##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_ReportTimer
		4.2::Critical Path Report for OneWire_clock_delay
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_ReportTimer:R vs. Clock_ReportTimer:R)
		5.2::Critical Path Report for (OneWire_clock_delay:R vs. OneWire_clock_delay:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_ReportTimer     | Frequency: 70.82 MHz  | Target: 0.00 MHz   | 
Clock: CyECO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFClk               | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk              | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                 | N/A                   | Target: 0.03 MHz   | 
Clock: OneWire_clock_delay   | Frequency: 37.94 MHz  | Target: 0.00 MHz   | 
Clock: UART_DEB_SCBCLK       | N/A                   | Target: 0.12 MHz   | 
Clock: UART_DEB_SCBCLK(FFB)  | N/A                   | Target: 0.12 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_ReportTimer    Clock_ReportTimer    1e+009           999985879   N/A              N/A         N/A              N/A         N/A              N/A         
OneWire_clock_delay  OneWire_clock_delay  1e+009           999973645   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
PinLED(0)_PAD     29628         OneWire_clock_delay:R  
Pin_0(0)_PAD:out  23165         CyHFClk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_ReportTimer
***********************************************
Clock: Clock_ReportTimer
Frequency: 70.82 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999985879p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q                                 macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell4    3768   5018  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   8368  999985879  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell15   2243  10611  999985879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for OneWire_clock_delay
*************************************************
Clock: OneWire_clock_delay
Frequency: 37.94 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999973645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -5090
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21265
-------------------------------------   ----- 
End-of-path arrival time (ps)           21265
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2808   5388  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8738  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11555  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  21265  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  21265  999973645  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_ReportTimer:R vs. Clock_ReportTimer:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999985879p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q                                 macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell4    3768   5018  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   8368  999985879  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell15   2243  10611  999985879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1


5.2::Critical Path Report for (OneWire_clock_delay:R vs. OneWire_clock_delay:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999973645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -5090
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21265
-------------------------------------   ----- 
End-of-path arrival time (ps)           21265
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2808   5388  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8738  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11555  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  21265  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  21265  999973645  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999973645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -5090
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21265
-------------------------------------   ----- 
End-of-path arrival time (ps)           21265
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2808   5388  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8738  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11555  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  21265  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  21265  999973645  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999976925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2808   5388  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8738  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2817  11555  999976925  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976926p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell2      2808   5388  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_reg\/q                          macrocell2      3350   8738  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   2816  11554  999976926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979405p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3795   9075  999979405  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3792   9072  999979408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999981160p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7      1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   6070   7320  999981160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982540p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                               -11520
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7      1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell2   4690   5940  999982540  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock       datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999983270p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -1570
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15160
-------------------------------------   ----- 
End-of-path arrival time (ps)           15160
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:status_tc\/main_2         macrocell1      4223   9503  999983270  RISE       1
\OneWire:TimerDelay:TimerUDB:status_tc\/q              macrocell1      3350  12853  999983270  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2308  15160  999983270  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock         statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999985879p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q                                 macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell4    3768   5018  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   8368  999985879  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell15   2243  10611  999985879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999985879p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q                                 macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell4    3768   5018  999985879  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350   8368  999985879  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell16   2243  10611  999985879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999986427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_4      macrocell8      4783  10063  999986427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999986427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_3      macrocell9      4783  10063  999986427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : LED/main_2
Capture Clock  : LED/clock_0
Path slack     : 999986987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock       datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976125  RISE       1
\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976125  RISE       1
LED/main_2                                             macrocell7      4223   9503  999986987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999988468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                              macrocell7    1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_5  macrocell8    6772   8022  999988468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999988468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                              macrocell7    1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_4  macrocell9    6772   8022  999988468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999988468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7    1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_2  macrocell11   6772   8022  999988468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999988479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
LED/q                                                    macrocell7    1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_2  macrocell12   6761   8011  999988479  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_1071/main_6
Capture Clock  : Net_1071/clock_0
Path slack     : 999988982p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q  macrocell19   1250   1250  999985879  RISE       1
Net_1071/main_6        macrocell13   6258   7508  999988982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999988982p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell17   6258   7508  999988982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:Trigger:Sync:ctrl_reg\/control_0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999989331p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:Trigger:Sync:ctrl_reg\/clock                     controlcell4               0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:Trigger:Sync:ctrl_reg\/control_0                controlcell4   2580   2580  999989331  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_4  macrocell12    4579   7159  999989331  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:Trigger:Sync:ctrl_reg\/control_0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999989905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:Trigger:Sync:ctrl_reg\/clock                     controlcell4               0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:Trigger:Sync:ctrl_reg\/control_0                controlcell4   2580   2580  999989331  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_4  macrocell11    4005   6585  999989905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:Trigger:Sync:ctrl_reg\/control_0
Path End       : \OneWire:TimerDelay:TimerUDB:trig_last\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_last\/clock_0
Path slack     : 999990309p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:Trigger:Sync:ctrl_reg\/clock                     controlcell4               0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:Trigger:Sync:ctrl_reg\/control_0       controlcell4   2580   2580  999989331  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/main_0  macrocell10    3601   6181  999990309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/clock_0           macrocell10                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_1071/main_1
Capture Clock  : Net_1071/clock_0
Path slack     : 999990341p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
Net_1071/main_1               macrocell13   4899   6149  999990341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999990341p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell17   4899   6149  999990341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999990341p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell20   4899   6149  999990341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999990341p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell22   4899   6149  999990341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 999990350p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell24   4890   6140  999990350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999990482p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell15   4758   6008  999990482  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999990482p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell16   4758   6008  999990482  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999990482p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell18   4758   6008  999990482  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : LED/main_3
Capture Clock  : LED/clock_0
Path slack     : 999990761p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  999974276  RISE       1
LED/main_3                                          macrocell7    4479   5729  999990761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999990927p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999986255  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell15   4313   5563  999990927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999990927p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999986255  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell16   4313   5563  999990927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999990927p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999986255  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell18   4313   5563  999990927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999990960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell15   4280   5530  999990960  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999990960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell16   4280   5530  999990960  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999990960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell18   4280   5530  999990960  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999991009p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell19   4231   5481  999991009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999991009p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell21   4231   5481  999991009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:run_mode\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:run_mode\/clock_0
Path slack     : 999991096p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991096  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/main_0                     macrocell6     2814   5394  999991096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991096p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991096  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_0           macrocell12    2814   5394  999991096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991102p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_1                 macrocell8     2808   5388  999991102  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991102p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_0                 macrocell9     2808   5388  999991102  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991102p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_1           macrocell11    2808   5388  999991102  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991113p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991096  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_0                 macrocell8     2797   5377  999991113  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991113p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999991096  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_0           macrocell11    2797   5377  999991113  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : LED/main_0
Capture Clock  : LED/clock_0
Path slack     : 999991120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973645  RISE       1
LED/main_0                                                        macrocell7     2790   5370  999991120  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                      model name             delay     AT  edge  Fanout
------------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                          m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                    m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                   m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2               0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  999973645  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_1           macrocell12    2790   5370  999991120  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_1071/main_7
Capture Clock  : Net_1071/clock_0
Path slack     : 999991451p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q  macrocell20   1250   1250  999986255  RISE       1
Net_1071/main_7        macrocell13   3789   5039  999991451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999991451p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999986255  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell17   3789   5039  999991451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999991472p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell19   3768   5018  999991472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999991472p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell19   1250   1250  999985879  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell21   3768   5018  999991472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999991483p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell19   3757   5007  999991483  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999991483p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell21   3757   5007  999991483  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999991515p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell15   3725   4975  999991515  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999991515p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell16   3725   4975  999991515  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999991515p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell18   3725   4975  999991515  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999991515p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell14                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell14   1250   1250  999990341  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell23   3725   4975  999991515  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_7
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  999974276  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_7   macrocell8    3507   4757  999991733  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_6
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  999974276  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_6   macrocell9    3507   4757  999991733  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell11   1250   1250  999974276  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_5  macrocell11   3507   4757  999991733  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1071/q
Path End       : Net_1071/main_0
Capture Clock  : Net_1071/clock_0
Path slack     : 999991814p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1071/q       macrocell13   1250   1250  999991814  RISE       1
Net_1071/main_0  macrocell13   3426   4676  999991814  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999991848p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999986255  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell19   3392   4642  999991848  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999991848p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell20   1250   1250  999986255  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell21   3392   4642  999991848  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_1071/main_10
Capture Clock  : Net_1071/clock_0
Path slack     : 999991878p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q  macrocell23   1250   1250  999985890  RISE       1
Net_1071/main_10       macrocell13   3362   4612  999991878  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999991878p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell17   3362   4612  999991878  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999991878p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell20   3362   4612  999991878  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999991878p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell23   1250   1250  999985890  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell22   3362   4612  999991878  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992242  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell15   2998   4248  999992242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992242  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell16   2998   4248  999992242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992242  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell18   2998   4248  999992242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_1071/main_4
Capture Clock  : Net_1071/clock_0
Path slack     : 999992242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q  macrocell17   1250   1250  999986794  RISE       1
Net_1071/main_4        macrocell13   2998   4248  999992242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999986794  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell17   2998   4248  999992242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_1071/main_3
Capture Clock  : Net_1071/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q  macrocell16   1250   1250  999992242  RISE       1
Net_1071/main_3        macrocell13   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992242  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell17   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999986794  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell15   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999986794  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell16   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999986794  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell18   2996   4246  999992244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell19   2970   4220  999992270  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell21   2970   4220  999992270  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992273p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell15   2967   4217  999992273  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992273p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell16   2967   4217  999992273  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992273p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell18   2967   4217  999992273  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999986794  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell19   2853   4103  999992387  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_7\/q       macrocell17   1250   1250  999986794  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell21   2853   4103  999992387  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992388p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992242  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell19   2852   4102  999992388  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992388p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_8\/q       macrocell16   1250   1250  999992242  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell21   2852   4102  999992388  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992399p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell19   2841   4091  999992399  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992399p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell21   2841   4091  999992399  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_1071/main_8
Capture Clock  : Net_1071/clock_0
Path slack     : 999992399p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q  macrocell21   1250   1250  999986677  RISE       1
Net_1071/main_8        macrocell13   2841   4091  999992399  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992399p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell17   2841   4091  999992399  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992399p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell21   1250   1250  999986677  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell20   2841   4091  999992399  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_1071/main_9
Capture Clock  : Net_1071/clock_0
Path slack     : 999992400p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q  macrocell22   1250   1250  999986806  RISE       1
Net_1071/main_9        macrocell13   2840   4090  999992400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992400p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell17   2840   4090  999992400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992400p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell20   2840   4090  999992400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell15   2839   4089  999992401  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell16   2839   4089  999992401  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell22   1250   1250  999986806  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell18   2839   4089  999992401  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_1071/main_2
Capture Clock  : Net_1071/clock_0
Path slack     : 999992403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q  macrocell15   1250   1250  999992403  RISE       1
Net_1071/main_2        macrocell13   2837   4087  999992403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992403  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell17   2837   4087  999992403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992403  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell15   2837   4087  999992403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992403  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell16   2837   4087  999992403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992403  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell18   2837   4087  999992403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_1071/main_5
Capture Clock  : Net_1071/clock_0
Path slack     : 999992405p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q  macrocell18   1250   1250  999986816  RISE       1
Net_1071/main_5        macrocell13   2835   4085  999992405  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992405p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999986816  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell17   2835   4085  999992405  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999986816  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell15   2834   4084  999992406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999986816  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell16   2834   4084  999992406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999986816  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell18   2834   4084  999992406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992407p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992403  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell19   2833   4083  999992407  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992407p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_9\/q       macrocell15   1250   1250  999992403  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell21   2833   4083  999992407  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992409p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999986816  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell19   2831   4081  999992409  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992409p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_6\/q       macrocell18   1250   1250  999986816  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell21   2831   4081  999992409  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 999992419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell15   2821   4071  999992419  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_9\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 999992419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell16   2821   4071  999992419  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 999992419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell18   2821   4071  999992419  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 999992419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell23   2821   4071  999992419  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_last\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/clock_0           macrocell10                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_last\/q                macrocell10   1250   1250  999992425  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_3  macrocell12   2815   4065  999992425  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 999992426p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell19   2814   4064  999992426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 999992426p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell21   2814   4064  999992426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_1071/main_11
Capture Clock  : Net_1071/clock_0
Path slack     : 999992427p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q  macrocell24   1250   1250  999986833  RISE       1
Net_1071/main_11       macrocell13   2813   4063  999992427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1071/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 999992427p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                     model name   delay     AT      slack  edge  Fanout
---------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q        macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell17   2813   4063  999992427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 999992427p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell20   2813   4063  999992427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell20                0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 999992427p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Clock_ReportTimer:R#1 vs. Clock_ReportTimer:R#2)   1000000000
- Setup time                                                            -3510
----------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell24   1250   1250  999986833  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell22   2813   4063  999992427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_last\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_last\/clock_0           macrocell10                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_last\/q                macrocell10   1250   1250  999992425  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/main_3  macrocell11   2812   4062  999992428  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_rise_detected\/clock_0  macrocell11                0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:run_mode\/q
Path End       : LED/main_1
Capture Clock  : LED/clock_0
Path slack     : 999992451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:run_mode\/q  macrocell6    1250   1250  999988733  RISE       1
LED/main_1                                macrocell7    2789   4039  999992451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:run_mode\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_3
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:run_mode\/q           macrocell6    1250   1250  999988733  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_3  macrocell8    2768   4018  999992472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:run_mode\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:run_mode\/clock_0            macrocell6                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:run_mode\/q           macrocell6    1250   1250  999988733  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_2  macrocell9    2768   4018  999992472  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_2
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:timer_enable\/q       macrocell8    1250   1250  999975468  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_2  macrocell8    2315   3565  999992925  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_1
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:timer_enable\/q       macrocell8    1250   1250  999975468  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_1  macrocell9    2315   3565  999992925  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:timer_enable\/main_6
Capture Clock  : \OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_disable\/q       macrocell9    1250   1250  999992943  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/main_6  macrocell8    2297   3547  999992943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:timer_enable\/clock_0        macrocell8                 0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_disable\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_disable\/q       macrocell9    1250   1250  999992943  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/main_5  macrocell9    2297   3547  999992943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_disable\/clock_0        macrocell9                 0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/q
Path End       : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992954p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Setup time                                                                -3510
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/q       macrocell12   1250   1250  999992954  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/main_5  macrocell12   2286   3536  999992954  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:trig_fall_detected\/clock_0  macrocell12                0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED/q
Path End       : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999994047p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OneWire_clock_delay:R#1 vs. OneWire_clock_delay:R#2)   1000000000
- Recovery time                                                                 0
--------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                         1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
LED/clock_0                                               macrocell7                 0      0  RISE       1

Data path
pin name                                           model name    delay     AT      slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ---------  ----  ------
LED/q                                              macrocell7     1250   1250  999977880  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/reset  statusicell1   4703   5953  999994047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\/clock         statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

