{"status": "active", "external_homepage": "", "developers": [{"url": "http://sourceforge.net/u/garibotti/", "username": "garibotti", "name": "Rafael Fraga Garibotti"}, {"url": "http://sourceforge.net/u/lvcargnini/", "username": "lvcargnini", "name": "Lu\u00eds Vit\u00f3rio Cargnini"}], "screenshots": [{"url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr1.png", "caption": "Voyager with MMU after synthesized", "thumbnail_url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr1.png/thumb"}, {"url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr2.png", "caption": "Datapath of the CORE", "thumbnail_url": "http://sourceforge.net/p/galaxyip/screenshot/sf_scr2.png/thumb"}], "name": "GalaxyIP", "preferred_support_tool": "tickets", "preferred_support_url": "", "icon_url": null, "labels": ["RTL", "Verilog", "SystemVerilog", "MIPS", "embedded", "microprocessor", "MMU", "ASIC", "CMOS", "Cadence", "Synopsys"], "video_url": "", "private": false, "creation_date": "2012-05-09", "url": "http://sourceforge.net/p/galaxyip/", "socialnetworks": [], "short_description": "GalaxyIP (Galaxy Intellectual Property Cores) is a project devoted to accommodate a set of IP-Cores for embedded SoC development, based on the processor code named Voyager (StarTrek and the space probes).", "moved_to_url": "", "shortname": "galaxyip", "_id": "4faa78611be1ce453d00055d", "tools": [{"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "downloads", "name": "files", "label": "Files"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"sourceforge_group_id": 767212, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "Galaxy Intellectual Property Cores  ", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 2 - Pre-Alpha", "shortname": "prealpha", "fullname": "2 - Pre-Alpha", "id": 8}, {"fullpath": "Development Status :: 1 - Planning", "shortname": "planning", "fullname": "1 - Planning", "id": 7}], "topic": [{"fullpath": "Topic :: Scientific/Engineering", "shortname": "scientific", "fullname": "Scientific/Engineering", "id": 97}, {"fullpath": "Topic :: System :: Embedded systems", "shortname": "embedded", "fullname": "Embedded systems", "id": 749}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: BSD License", "shortname": "bsd", "fullname": "BSD License", "id": 187}], "database": [], "environment": [], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Aerospace", "shortname": "aerospace", "fullname": "Aerospace", "id": 599}, {"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "shortname": "scienceresearch", "fullname": "Science/Research", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Education", "shortname": "education", "fullname": "Education", "id": 360}, {"fullpath": "Intended Audience :: by End-User Class :: Advanced End Users", "shortname": "enduser_advanced", "fullname": "Advanced End Users", "id": 536}, {"fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "shortname": "audienceengineering", "fullname": "Engineering", "id": 729}], "translation": [], "os": []}}
