// Seed: 1382153013
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4
);
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    output supply0 id_11,
    output wire id_12
);
  assign id_6 = 1;
  always @(posedge 1) id_12 = 1'b0;
  module_0(
      id_5, id_5, id_5, id_5, id_10
  );
  assign id_6 = 1'b0;
endmodule
