0.7
2020.1
May 27 2020
20:09:33
E:/projects/vivado_project/mips_components/mips_components.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/adder_tb.v,1608890997,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/alu.v,,adder_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/alu_tb.v,1608913673,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/dmem.v,,alu_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/dmem_tb.v,1608891191,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/imem_tb.v,,dmem_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/imem_tb.v,1608891196,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/mux2.v,,imem_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/mipstest.v,1608890385,verilog,,,,mipstest,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/mux2_tb.v,1608891203,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/pc.v,,mux2_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/pc_tb.v,1608865031,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/regfile.v,,pc_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/regfile_tb.v,1608859717,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/sign_extend.v,,regfile_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/signext_tb.v,1608866355,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/sl2.v,,signext_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/sl2_tb.v,1608871203,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/mipstest.v,,sl2_tb,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/ip/imem/sim/imem.v,1608878737,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/adder.v,,imem,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/adder.v,1608869595,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/adder_tb.v,,adder,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/alu.v,1608911721,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/alu_tb.v,,alu,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/dmem.v,1608883888,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/dmem_tb.v,,dmem,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/mux2.v,1608870217,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/mux2_tb.v,,mux2,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/pc.v,1608864505,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/pc_tb.v,,pc,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/regfile.v,1608857747,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/regfile_tb.v,,regfile,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/sign_extend.v,1608865709,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/signext_tb.v,,sign_extend,,,,,,,,
E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/sl2.v,1608871124,verilog,,E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/sl2_tb.v,,sl2,,,,,,,,
