Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85B9C17580
	for <sophgo@lists.linux.dev>; Sat,  1 Mar 2025 13:41:27 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1740836489; cv=none; b=G42Reg1JnnVlKQKrUh9XHA57kYM9Q8Bovcy+N17ZvYoaagwZH4dAqCzkhyhVf0XrbGdc+ryJ9fyk9rHexspoZ6EFWbqMFMoJRJz/H5uaLIEkL1XwLAkccRmuXnbxWHvbiN9SITzngeG1jtJtY7fC7Hp0BOIP3HeZtNOkE1oUzDo=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1740836489; c=relaxed/simple;
	bh=TLIhfOfTyCtDjvvlh1iDs9YNZo5D51zr3rSzpsvTr7g=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=q/Ee3dM9bya3Teh+be/qepVXZY7BhK+GWVAofOvdQfo0KtMmW0mQP9xeaD1Wm6cYzUGruF+Qy0yqdECipKCXXwL4mObZg3vzgPJvZtLvqmB5AoVTWu4A3VJuX6qisqMmxoB60zHE/9FH1swafdPzs+PClXUrQcNc1NGGYanqZpU=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CI9AmgpP; arc=none smtp.client-ip=209.85.218.50
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CI9AmgpP"
Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-abf628d653eso15540966b.0
        for <sophgo@lists.linux.dev>; Sat, 01 Mar 2025 05:41:27 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1740836486; x=1741441286; darn=lists.linux.dev;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=78FXd7H9s7OsBCpwurs18e3LRIW9gE8fGHh/i6qsJMY=;
        b=CI9AmgpPaXnilzfagjNB4JjDRYA5juEpRD6zg7o+k5CtDYwI4E/taxg6gdk0DySBn1
         a/6K5bK/RUqMnxY635zJZxYprCoIBArbGZt9D04bNaa02i8CMfhBAFNbyco6Af871FFu
         TEnAFTpGmLOw4xoShL1AqgtE4qia6pvd9qqyM+UT7cTuqwP7npWMjKFVdglq9Kzv6PQv
         yUWjZ6NHgy+D85ScMoIzYifSlwiAI8G+TVMtUJF/2XufGWw+8hga1iBQUSfqzK2QOIU+
         PgXbLCgJSkLnQ+hG4rNSHA8YLOVNQ2pCDD2qQjb4Ql4OE6VF+LmJt+ILSuE+hpE5bIHk
         r/YA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1740836486; x=1741441286;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=78FXd7H9s7OsBCpwurs18e3LRIW9gE8fGHh/i6qsJMY=;
        b=Am3TsC82BBIW2z8beDlUAUFnpo+yeXgR9zlFmMapt1jNbF7BwaJbnB82W9lLWUE1rR
         N0QMMJJZXXmL2lwVBmxRutf1dNUArwg60474XDZ4ChqZrFSbHOeKgGr0wrcA7mI12osU
         wtBFSHuI5WiXTKopScTnfSQC9U0fGJj+jylKSEiJDCNEJEoxOkqrF8tSc3yzK8dnT2a4
         weJPe4Z8/PNiZ/8kROe3b4YzsAQmIrLGQC8cWLFCxmMZvU1juka3lHwiEmsGXPeFM8Lc
         BpZkpGgs+uEkJcEVm2s/ZO2Fd3/hbeSvvzaRs9ZqZ8laRT6QM6w5TMXtzbvoCx7w0kmj
         /MUw==
X-Forwarded-Encrypted: i=1; AJvYcCWH8XeWjPjYR9yV/iPgo+cSPEQ24UPbz+wL03GRpC/u3uFuf88x3U01WgpcP7vjtNs5e0ykMQk=@lists.linux.dev
X-Gm-Message-State: AOJu0YzwRQMAafp1azdJMhKpOo+L9VEMkhTV8XQDADbtuA06sFfzCd1F
	2BJO7qp1TCNlCvajUIwoAaUQD9kS7YyGLPbokgab7z7XZ95sRTtAvlkIiV/KDQQRPplGFY3MX8+
	+Nh4F4WCT1PHgW252pwzOmr2slMU=
X-Gm-Gg: ASbGncs5mp7wAFidmAwGEjA0UIenAmmyBbGRlRxtf1d/+30IopUT5pt1J/0ALqP5SYJ
	YhYpx+owpUXUmAy71WB4a3/8H3gti33acSLDy6OgMGqcL0vR17QCnu35DT9VU5+aj18tElp5egB
	EzQotwoRX0Fhx86uiRedQU+XKBUoK7ZZwRV7jIWr7AptKgjkHLMhBJSJxm
X-Google-Smtp-Source: AGHT+IFLxVwOp5YMLsUkpptEmA0Qd2Flk1VNPL1BruQvXJdV1T6bcBXaIIh31J/l6mfSHIbhS/PJMvsfGdt69/SIBp4=
X-Received: by 2002:a17:907:2d0b:b0:abb:9d27:290f with SMTP id
 a640c23a62f3a-abf25da236emr881207766b.9.1740836485188; Sat, 01 Mar 2025
 05:41:25 -0800 (PST)
Precedence: bulk
X-Mailing-List: sophgo@lists.linux.dev
List-Id: <sophgo.lists.linux.dev>
List-Subscribe: <mailto:sophgo+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:sophgo+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
References: <20250228-sfg-spi-v2-1-8bbf23b85d0e@gmail.com> <20250228-factual-rage-0e1e1e48b009@spud>
In-Reply-To: <20250228-factual-rage-0e1e1e48b009@spud>
From: damon <sycamoremoon376@gmail.com>
Date: Sat, 1 Mar 2025 21:41:14 +0800
X-Gm-Features: AQ5f1JpwJ3BP_PC0W0ktRvkC8fjTUkMCYP9UPIHRuRuOyqb-ZHyNsvBVo66Lwcc
Message-ID: <CAKyUbwXUPBceR1ArZeLLjs1VNyRW=DngZyLTUCDGPFvT9wKikw@mail.gmail.com>
Subject: Re: [PATCH v2] riscv: sophgo: dts: Add spi controller for SG2042
To: Conor Dooley <conor@kernel.org>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
	Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, 
	Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, 
	Chen Wang <unicorn_wang@outlook.com>, Inochi Amaoto <inochiama@outlook.com>, 
	Alexandre Ghiti <alex@ghiti.fr>, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, 
	linux-kernel@vger.kernel.org, sophgo@lists.linux.dev, chao.wei@sophgo.com, 
	xiaoguang.xing@sophgo.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On 25/02/28 06:22PM, Conor Dooley wrote:
> On Fri, Feb 28, 2025 at 08:40:23PM +0800, Zixian Zeng wrote:
> > Add spi controllers for SG2042.
> >
> > SG2042 uses the upstreamed Synopsys DW SPI IP.
> >
> > Signed-off-by: Zixian Zeng <sycamoremoon376@gmail.com>
> > ---
> > For this spi controller patch, only bindings are included.
>
> ^^^ you've not actually included any bindings in this patch, copy-paste
> mistake?
>
My bad, I was confused about what=E2=80=99s the =E2=80=9Cbinding=E2=80=9D m=
eaning. I will
remove this description in next revision.
> > This is tested on milkv-pioneer board. Using driver/spi/spidev.c
> > for creating /dev/spidevX.Y and tools/spi/spidev_test for testing
> > functionality.
> > ---
> > Changes in v2:
> > - rebase v1 to sophgo/master(github.com/sophgo/linux.git).
> > - order properties in device node.
> > - remove unevaluated properties `clock-frequency`.
> > - set default status to disable.
> > - Link to v1: https://lore.kernel.org/r/20250228-sfg-spi-v1-1-b989aed94=
911@gmail.com
> > ---
> >  .../riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts |  8 +++++++
> >  arch/riscv/boot/dts/sophgo/sg2042.dtsi             | 28 ++++++++++++++=
++++++++
> >  2 files changed, 36 insertions(+)
> >
> > diff --git a/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts b/arch=
/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
> > index be596d01ff8d33bcdbe431d9731a55ee190ad5b3..c43a807af2f827b5267afe5=
e4fdf6e9e857dfa20 100644
> > --- a/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
> > +++ b/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
> > @@ -72,6 +72,14 @@ &uart0 {
> >     status =3D "okay";
> >  };
> >
> > +&spi0 {
> > +   status =3D "okay";
> > +};
> > +
> > +&spi1 {
> > +   status =3D "okay";
> > +};
> > +
> >  / {
> >     thermal-zones {
> >             soc-thermal {
> > diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/d=
ts/sophgo/sg2042.dtsi
> > index e62ac51ac55abd922b5ef796ba8c2196383850c4..500645147b1f8ed0a08ad3c=
afb38ea79cf57d737 100644
> > --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi
> > +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi
> > @@ -545,5 +545,33 @@ sd: mmc@704002b000 {
> >                                   "timer";
> >                     status =3D "disabled";
> >             };
> > +
> > +           spi0: spi@7040004000 {
> > +                   compatible =3D "snps,dw-apb-ssi";
>
> I thought were were dropping the use of "snps,dw-abp-ssi" in isolation,
> and starting to require soc-specific compatibles now.
>
That=E2=80=99s better, I will do it in next revision.
BTW, <https://lore.kernel.org/linux-riscv/20240703-garbage-explicit-bd95f8d=
eb716@wendy>
has similar situation,
those patches only create binding but not implement the compatible
property of "thead,th1520-spi=E2=80=9D in driver.
When kernel matching, it will find out there=E2=80=99s no compatible of
"thead,th1520-spi=E2=80=9D so fallback to "snps,dw-apb-ssi=E2=80=9D

May I take you a few minutes for reason behind it? My understanding is
that using soc-specific compatible is better
for future maintaining, If the device actually comes with some unknown
quirks not present in the generic IP.
And all we need to do for fixing is implementing the soc-specific
compatible property.

> Rob, Krzysztof?
>

Best regards,
Zixian Zeng
