Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 17 13:44:27 2025
| Host         : austen-legion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zynq_CPU_wrapper_timing_summary_routed.rpt -pb Zynq_CPU_wrapper_timing_summary_routed.pb -rpx Zynq_CPU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zynq_CPU_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.564        0.000                      0                   27        0.212        0.000                      0                   27        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.564        0.000                      0                   27        0.212        0.000                      0                   27        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.773ns (37.019%)  route 1.315ns (62.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.391     5.269    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y145        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.773ns (37.019%)  route 1.315ns (62.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.391     5.269    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y145        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.773ns (37.019%)  route 1.315ns (62.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.391     5.269    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y145        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.773ns (37.916%)  route 1.266ns (62.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.887     3.181    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.478     3.659 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.924     4.583    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.295     4.878 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.342     5.220    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695    12.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y146        FDCE (Setup_fdce_C_CE)      -0.169    12.833    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  7.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.148     1.139 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.087     1.226    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg_n_0_[1]
    SLICE_X26Y145        LUT3 (Prop_lut3_I0_O)        0.098     1.324 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000     1.324    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y145        FDCE (Hold_fdce_C_D)         0.121     1.112    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y146        FDCE (Prop_fdce_C_Q)         0.148     1.139 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     1.232    Zynq_CPU_i/ddpuf_spi_0/inst/p_1_in[3]
    SLICE_X26Y146        LUT3 (Prop_lut3_I2_O)        0.099     1.331 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[3]
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y146        FDCE (Hold_fdce_C_D)         0.121     1.112    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.164     1.155 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.175     1.330    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[0]
    SLICE_X26Y144        LUT3 (Prop_lut3_I1_O)        0.043     1.373 r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.373    Zynq_CPU_i/ddpuf_spi_0/inst/state__1[1]
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y144        FDCE (Hold_fdce_C_D)         0.131     1.122    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X27Y146        FDRE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/Q
                         net (fo=2, routed)           0.168     1.300    Zynq_CPU_i/ddpuf_spi_0/inst/MISO
    SLICE_X27Y146        LUT5 (Prop_lut5_I4_O)        0.045     1.345 r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     1.345    Zynq_CPU_i/ddpuf_spi_0/inst/MISO_i_1_n_0
    SLICE_X27Y146        FDRE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X27Y146        FDRE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
                         clock pessimism             -0.304     0.991    
    SLICE_X27Y146        FDRE (Hold_fdre_C_D)         0.091     1.082    Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDCE (Prop_fdce_C_Q)         0.164     1.155 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.175     1.330    Zynq_CPU_i/ddpuf_spi_0/inst/state__0[0]
    SLICE_X26Y144        LUT3 (Prop_lut3_I1_O)        0.045     1.375 r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.375    Zynq_CPU_i/ddpuf_spi_0/inst/state__1[0]
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y144        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y144        FDCE (Hold_fdce_C_D)         0.120     1.111    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.570%)  route 0.176ns (41.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y145        FDCE (Prop_fdce_C_Q)         0.148     1.139 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.176     1.315    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg_n_0_[1]
    SLICE_X26Y145        LUT2 (Prop_lut2_I0_O)        0.101     1.416 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[1]
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y145        FDCE (Hold_fdce_C_D)         0.131     1.122    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y146        FDCE (Prop_fdce_C_Q)         0.164     1.155 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.221     1.376    Zynq_CPU_i/ddpuf_spi_0/inst/p_1_in[2]
    SLICE_X26Y146        LUT3 (Prop_lut3_I2_O)        0.044     1.420 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.420    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[2]
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y146        FDCE (Hold_fdce_C_D)         0.131     1.122    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y146        FDCE (Prop_fdce_C_Q)         0.164     1.155 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.221     1.376    Zynq_CPU_i/ddpuf_spi_0/inst/p_1_in[4]
    SLICE_X26Y146        LUT3 (Prop_lut3_I2_O)        0.045     1.421 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.421    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[4]
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y146        FDCE (Hold_fdce_C_D)         0.131     1.122    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.249ns (55.006%)  route 0.204ns (44.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y146        FDCE (Prop_fdce_C_Q)         0.148     1.139 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.204     1.343    Zynq_CPU_i/ddpuf_spi_0/inst/p_1_in[7]
    SLICE_X26Y146        LUT3 (Prop_lut3_I2_O)        0.101     1.444 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.444    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[7]
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y146        FDCE (Hold_fdce_C_D)         0.131     1.122    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.498%)  route 0.197ns (44.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.655     0.991    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y146        FDCE (Prop_fdce_C_Q)         0.148     1.139 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.197     1.336    Zynq_CPU_i/ddpuf_spi_0/inst/p_1_in[5]
    SLICE_X26Y146        LUT3 (Prop_lut3_I2_O)        0.098     1.434 r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.434    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg[5]
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/C
                         clock pessimism             -0.304     0.991    
    SLICE_X26Y146        FDCE (Hold_fdce_C_D)         0.121     1.112    Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X27Y146   Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y146   Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y146   Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y146   Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y146   Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y146   Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y144   Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y146   Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y146   Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y145   Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.124ns (3.175%)  route 3.781ns (96.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.938     3.905    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y146        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 0.124ns (3.431%)  route 3.490ns (96.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.647     3.614    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y145        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 0.124ns (3.431%)  route 3.490ns (96.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.843     2.843    Zynq_CPU_i/ddpuf_spi_0/inst/RST_N
    SLICE_X26Y144        LUT1 (Prop_lut1_I0_O)        0.124     2.967 f  Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3/O
                         net (fo=13, routed)          0.647     3.614    Zynq_CPU_i/ddpuf_spi_0/inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X26Y145        FDCE                                         f  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          1.695     2.874    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.045ns (11.918%)  route 0.333ns (88.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.333     0.333    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X27Y146        LUT5 (Prop_lut5_I3_O)        0.045     0.378 r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     0.378    Zynq_CPU_i/ddpuf_spi_0/inst/MISO_i_1_n_0
    SLICE_X27Y146        FDRE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X27Y146        FDRE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/MISO_reg/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.605%)  route 0.379ns (89.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.121     0.424    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y146        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                            (internal pin)
  Destination:            Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.045ns (10.423%)  route 0.387ns (89.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zynq_CPU_i/processing_system7_0/inst/PS7_i/EMIOSPI1SSON[0]
                         net (fo=3, routed)           0.259     0.259    Zynq_CPU_i/ddpuf_spi_0/inst/SS_N
    SLICE_X26Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1/O
                         net (fo=11, routed)          0.128     0.432    Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt[2]_i_1_n_0
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15, routed)          0.929     1.295    Zynq_CPU_i/ddpuf_spi_0/inst/CLK
    SLICE_X26Y145        FDCE                                         r  Zynq_CPU_i/ddpuf_spi_0/inst/bit_cnt_reg[0]/C





