{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511694216680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511694216690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 19:03:36 2017 " "Processing started: Sun Nov 26 19:03:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511694216690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694216690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd -c sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd -c sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694216690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511694217351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511694217351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arb.v 1 1 " "Found 1 design units, including 1 entities, in source file arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 arb " "Found entity 1: arb" {  } { { "arb.v" "" { Text "D:/FPGA/sdram/arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_200US cnt_200us init.v(15) " "Verilog HDL Declaration information at init.v(15): object \"CNT_200US\" differs only in case from object \"cnt_200us\" in the same scope" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511694233688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.v 1 1 " "Found 1 design units, including 1 entities, in source file init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr.v 1 1 " "Found 1 design units, including 1 entities, in source file wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr " "Found entity 1: wr" {  } { { "wr.v" "" { Text "D:/FPGA/sdram/wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd.v 1 1 " "Found 1 design units, including 1 entities, in source file rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd " "Found entity 1: rd" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233688 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref ref.v(1) " "Verilog HDL Declaration warning at ref.v(1): \"ref\" is SystemVerilog-2005 keyword" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1511694233698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 ref.v(14) " "Verilog HDL Expression warning at ref.v(14): truncated literal to match 12 bits" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ref.v 1 1 " "Found 1 design units, including 1 entities, in source file ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref " "Found entity 1: ref" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad4.v 1 1 " "Found 1 design units, including 1 entities, in source file ad4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad4 " "Found entity 1: ad4" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad4_11.v 1 1 " "Found 1 design units, including 1 entities, in source file ad4_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad4_11 " "Found entity 1: ad4_11" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ad4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad4_2 " "Found entity 1: ad4_2" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(14) " "Verilog HDL information at display.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(42) " "Verilog HDL Expression warning at display.v(42): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(44) " "Verilog HDL Expression warning at display.v(44): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(46) " "Verilog HDL Expression warning at display.v(46): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(59) " "Verilog HDL Expression warning at display.v(59): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(61) " "Verilog HDL Expression warning at display.v(61): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(63) " "Verilog HDL Expression warning at display.v(63): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(76) " "Verilog HDL Expression warning at display.v(76): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(78) " "Verilog HDL Expression warning at display.v(78): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(80) " "Verilog HDL Expression warning at display.v(80): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(93) " "Verilog HDL Expression warning at display.v(93): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(95) " "Verilog HDL Expression warning at display.v(95): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(97) " "Verilog HDL Expression warning at display.v(97): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(23) " "Verilog HDL information at display.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispaly " "Found entity 1: dispaly" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694233708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511694233758 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "rd inst " "Logic function of type rd and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 368 944 1120 592 "inst" "" } { -88 136 312 120 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1511694233758 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511694233768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/sdram/output_files/sd.map.smsg " "Generated suppressed messages file D:/FPGA/sdram/output_files/sd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511694233848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 26 19:03:53 2017 " "Processing ended: Sun Nov 26 19:03:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511694233848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511694233848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511694233848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694233848 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694234498 ""}
