<!doctype html public "-//W3C//DTD HTML 3.2//EN">
<html>
<head>
    <title>Commodore 1540/1541 Service Manual: Read/Write Control Logic</title>
    <meta name="viewport" content="width=device-width, initial-scale=1">
</head>
<body>
<a href="Page_10.html"><img src="../../../../images/blue_prev.gif" width="24" height="24" alt="[Prev]"></a> <a href="Page_12.html"><img src="../../../../images/blue_next.gif" width="24" height="24" alt="[Next]"></a>
<a href="contents.html"><img src="../../../../images/blue_toc.gif" width="24" height="24" alt="[Contents]"></a>
<a href="../../index.html"><img src="../../../../images/blue_cbm.gif" alt="[Commodore]" width="22" height="24"></a>
 <a href="https://www.devili.iki.fi/general/new.html" title="New"><img src="../../../../images/blue_new.gif" alt="[New]" height="24" width="27"></a>
<a href="https://www.devili.iki.fi/search/" title="Search"><img src="../../../../images/blue_search.gif" alt="[Search]" height="24" width="24"></a>
<a href="https://www.devili.iki.fi/" title="Home"><img src="../../../../images/blue_home.gif" alt="[Home]" width=24 height=24></a>
<br>
<hr>


<h2 align="right">1541 CIRCUIT THEORY</h2>

<center>
<a href="large/Page_11.gif"><img src="small/Page_11.gif" alt="[Microprocessor control logic schematic]"></a>

<p>
<table border=1>
<tr><td>
The circuit shown here is from the long board schematic 1540008. This logic
was integrated in the PLA (Programmable Logic Array) on the short boards.
</td></tr>
</table>
</center>

<h3>Read/Write Control Logic</h3>

During a write operation, UD3 converts parallel data into serial data. The
output on pin 9 is input to 'NAND' gate UF5 pin 4. UF5 outputs the serial
data on pin 6 at the clock rate determined by input signal on pin 5. The
output clocks the D flip flop UF6. The outputs of UF6, Q and _Q, drive the
write amplifiers.

<p> During a read operation, data from the read amplifiers is applied to the
CLR input of counter UF4. The outputs, C and D, are shaped by the 'NOR' gate
UE5. UE5 outputs the serial data on pin 1, then it is converted to parallel
data by UD2. The output of UD2 is latched by UC3. The serial bits are
counted by UE4, when 8 bits have been counted, UF3 pin 12 goes "low", UC1 pin
10 goes "high", and UF3 pin 8 goes "low" indicating a byte is ready to be
read by the processor. UC2 monitors the parallel output of UD2, when all 8
bits are "1", the output pin 9 goes "low" indicating a sync bit has been
read.

<hr>
<a href="Page_10.html"><img src="../../../../images/blue_prev.gif" width="24" height="24" alt="[Prev]"></a> <a href="Page_12.html"><img src="../../../../images/blue_next.gif" width="24" height="24" alt="[Next]"></a>
<a href="contents.html"><img src="../../../../images/blue_toc.gif" width="24" height="24" alt="[Contents]"></a>
<a href="../../index.html"><img src="../../../../images/blue_cbm.gif" alt="[Commodore]" width="22" height="24"></a>
 <a href="https://www.devili.iki.fi/general/new.html" title="New"><img src="../../../../images/blue_new.gif" alt="[New]" height="24" width="27"></a>
<a href="https://www.devili.iki.fi/search/" title="Search"><img src="../../../../images/blue_search.gif" alt="[Search]" height="24" width="24"></a>
<a href="https://www.devili.iki.fi/" title="Home"><img src="../../../../images/blue_home.gif" alt="[Home]" width=24 height=24></a>
<br>
<table cellspacing="0" border="0" width="100%">
<tr><td align="right" colspan="2"><small>
	This page has been created by <a href="mailto:rtiainen@suespammers.org">
	Sami Rautiainen</a>.
</small></td></tr><tr><td align="left"><small>
	Read the <a href="https://www.devili.iki.fi/general/copyright.html">small print</a>.
</small></td><td align="right"><small>
	Last updated 
	September 05, 2020.
</small></td></tr>
</table>


</body>
</html>
