/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [5:0] _03_;
  reg [21:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  reg [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [4:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  reg [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = ~(_00_ | celloutsig_0_42z[3]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z[2] | celloutsig_1_2z) & celloutsig_1_4z[0]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[58]) & in_data[37]);
  assign celloutsig_0_0z = in_data[91] | ~(in_data[62]);
  assign celloutsig_0_39z = celloutsig_0_13z | ~(celloutsig_0_28z[0]);
  assign celloutsig_0_43z = celloutsig_0_34z | ~(celloutsig_0_41z);
  assign celloutsig_0_22z = celloutsig_0_2z | ~(celloutsig_0_21z);
  assign celloutsig_0_53z = celloutsig_0_36z | celloutsig_0_34z;
  assign celloutsig_1_2z = in_data[179] | celloutsig_1_1z;
  assign celloutsig_0_20z = celloutsig_0_6z | in_data[60];
  assign celloutsig_0_42z = { celloutsig_0_12z[2], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_10z } + celloutsig_0_19z[3:0];
  assign celloutsig_1_5z = in_data[126:120] + { celloutsig_1_1z, celloutsig_1_3z };
  reg [5:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 6'h00;
    else _17_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _00_, _03_[4], _01_, _02_ } = _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 22'h000000;
    else _04_ <= { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[3:0], celloutsig_1_1z } === { celloutsig_1_3z[3:2], celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z } === { _04_[21:20], celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z } === { _03_[4], _01_, _02_[2], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[14:5] === { in_data[78:76], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_17z = { in_data[39:22], celloutsig_0_8z } === in_data[22:4];
  assign celloutsig_0_37z = { celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_36z } && { celloutsig_0_23z[2:1], celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[41:29], _00_, _03_[4], _01_, _02_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } && { _00_, _03_[4], _01_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, _00_, _03_[4], _01_, _02_, _00_, _03_[4], _01_, _02_ };
  assign celloutsig_1_0z = in_data[114:106] && in_data[154:146];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && { in_data[158:157], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[16:13], celloutsig_0_1z, _00_, _03_[4], _01_, _02_, celloutsig_0_2z } && { _00_, _03_[4], _01_, _02_, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_16z } && { _04_[8:0], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_10z = { in_data[42:26], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z } && { in_data[15:12], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_9z[5], celloutsig_0_2z, celloutsig_0_7z } && { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_9z[12:2], celloutsig_0_5z, celloutsig_0_6z } && { celloutsig_0_9z[12:1], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_14z[4:1], celloutsig_0_10z, celloutsig_0_22z } || { _01_, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_13z } || { celloutsig_1_3z[2], celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[9] & ~(celloutsig_0_1z);
  assign celloutsig_0_74z = celloutsig_0_32z & ~(celloutsig_0_4z);
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_14z);
  assign celloutsig_0_28z = ~ { celloutsig_0_18z[9:8], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_41z = & in_data[20:15];
  assign celloutsig_0_34z = celloutsig_0_18z[1] & celloutsig_0_27z[0];
  assign celloutsig_0_57z = celloutsig_0_6z & celloutsig_0_44z[0];
  assign celloutsig_0_59z = celloutsig_0_53z & celloutsig_0_13z;
  assign celloutsig_0_32z = celloutsig_0_7z & celloutsig_0_19z[4];
  assign celloutsig_1_12z = | { _04_[11:1], celloutsig_1_4z };
  assign celloutsig_0_36z = ~^ { celloutsig_0_19z[2:1], celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_0_50z = ~^ { celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_4z };
  assign celloutsig_0_71z = ~^ { celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_50z, celloutsig_0_50z };
  assign celloutsig_0_7z = ~^ { in_data[17], celloutsig_0_4z, _00_, _03_[4], _01_, _02_, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_17z = ~^ celloutsig_1_3z[5:2];
  assign celloutsig_0_1z = ~^ in_data[60:55];
  assign celloutsig_0_6z = ^ { _02_[1:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_13z = ^ { celloutsig_1_7z[12:9], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[40:30], celloutsig_0_7z, celloutsig_0_2z } >> { in_data[12:1], celloutsig_0_2z };
  assign celloutsig_0_23z = _02_ >> celloutsig_0_19z[2:0];
  assign celloutsig_0_24z = in_data[5:2] >> { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_27z[2:1], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_2z } >> celloutsig_0_19z[4:0];
  assign celloutsig_0_12z = { in_data[46:45], celloutsig_0_6z, celloutsig_0_11z } <<< { _01_, _02_[2:1], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z } <<< in_data[88:85];
  assign celloutsig_0_73z = { _02_, celloutsig_0_59z, celloutsig_0_71z } - { celloutsig_0_33z[2], celloutsig_0_57z, celloutsig_0_34z, celloutsig_0_55z, celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[168:167], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } - { in_data[102:98], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[119:118], celloutsig_1_1z, celloutsig_1_1z } - { in_data[150:148], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_4z[3:1] - in_data[125:123];
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_4z, _00_, _03_[4], _01_, _02_ } - { _02_[0], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_19z[4:3], celloutsig_0_13z } - { _03_[4], _01_, _02_[2] };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 13'h0000;
    else if (clkin_data[128]) celloutsig_1_7z = { in_data[127:122], celloutsig_1_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_19z = 6'h00;
    else if (clkin_data[96]) celloutsig_0_19z = celloutsig_0_9z[5:0];
  assign { celloutsig_0_14z[4:1], celloutsig_0_14z[12], celloutsig_0_14z[14], celloutsig_0_14z[0], celloutsig_0_14z[11:6], celloutsig_0_14z[13] } = ~ { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, _00_, _03_[4], _01_, _02_, celloutsig_0_0z };
  assign { celloutsig_0_44z[1], celloutsig_0_44z[6], celloutsig_0_44z[7], celloutsig_0_44z[0], celloutsig_0_44z[4], celloutsig_0_44z[5], celloutsig_0_44z[2] } = ~ { celloutsig_0_43z, celloutsig_0_39z, celloutsig_0_23z[2], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_2z };
  assign { _03_[5], _03_[3:0] } = { _00_, _01_, _02_ };
  assign celloutsig_0_14z[5] = celloutsig_0_14z[13];
  assign celloutsig_0_44z[3] = celloutsig_0_44z[5];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
