{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603077308976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603077308976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 00:15:08 2020 " "Processing started: Mon Oct 19 00:15:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603077308976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603077308976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Geral -c Geral " "Command: quartus_sta Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603077308977 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603077309128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603077309852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603077309852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077309898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077309898 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1603077310271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Geral.sdc " "Synopsys Design Constraints File file not found: 'Geral.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603077310324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310324 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603077310326 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603077310326 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:processador\|registradorGenerico:PC\|DOUT\[0\] processador:processador\|registradorGenerico:PC\|DOUT\[0\] " "create_clock -period 1.000 -name processador:processador\|registradorGenerico:PC\|DOUT\[0\] processador:processador\|registradorGenerico:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603077310326 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077310326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077310330 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603077310333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077310334 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603077310336 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603077310346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077310438 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077310438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.701 " "Worst-case setup slack is -11.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.701            -464.487 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "  -11.701            -464.487 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.587           -1531.735 CLOCK_50  " "  -10.587           -1531.735 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.679 " "Worst-case hold slack is -1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679             -27.994 CLOCK_50  " "   -1.679             -27.994 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -9.384 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.062              -9.384 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.400 " "Worst-case recovery slack is -7.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.400              -7.400 SW\[0\]  " "   -7.400              -7.400 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.120 " "Worst-case removal slack is -1.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -1.120 SW\[0\]  " "   -1.120              -1.120 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.741 " "Worst-case minimum pulse width slack is -2.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741            -674.565 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.741            -674.565 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -1.077 SW\[0\]  " "   -0.539              -1.077 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -169.732 CLOCK_50  " "   -0.538            -169.732 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310504 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603077310524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603077310561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603077311854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077311977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077311978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077312021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077312021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.852 " "Worst-case setup slack is -11.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.852            -470.133 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "  -11.852            -470.133 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.552           -1533.844 CLOCK_50  " "  -10.552           -1533.844 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.841 " "Worst-case hold slack is -1.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841             -31.737 CLOCK_50  " "   -1.841             -31.737 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102             -11.848 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.102             -11.848 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.408 " "Worst-case recovery slack is -7.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.408              -7.408 SW\[0\]  " "   -7.408              -7.408 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.139 " "Worst-case removal slack is -1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139              -1.139 SW\[0\]  " "   -1.139              -1.139 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.741 " "Worst-case minimum pulse width slack is -2.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741            -695.102 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.741            -695.102 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -152.143 CLOCK_50  " "   -0.538            -152.143 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.072 SW\[0\]  " "   -0.538              -1.072 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312096 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603077312125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603077312316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603077313465 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077313619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077313620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077313628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077313628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.941 " "Worst-case setup slack is -5.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.941            -231.247 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -5.941            -231.247 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.312            -709.607 CLOCK_50  " "   -5.312            -709.607 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.868 " "Worst-case hold slack is -0.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868             -14.808 CLOCK_50  " "   -0.868             -14.808 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -6.710 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.612              -6.710 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.958 " "Worst-case recovery slack is -3.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.958              -3.958 SW\[0\]  " "   -3.958              -3.958 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.377 " "Worst-case removal slack is -0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -0.377 SW\[0\]  " "   -0.377              -0.377 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.294 " "Worst-case minimum pulse width slack is -1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294            -241.298 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.294            -241.298 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -1.850 SW\[0\]  " "   -0.663              -1.850 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406             -87.392 CLOCK_50  " "   -0.406             -87.392 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313685 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603077313707 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077313911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077313911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077313920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077313920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.382 " "Worst-case setup slack is -5.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.382            -211.011 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -5.382            -211.011 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.664            -622.416 CLOCK_50  " "   -4.664            -622.416 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.901 " "Worst-case hold slack is -0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901             -19.349 CLOCK_50  " "   -0.901             -19.349 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -6.620 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.550              -6.620 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.504 " "Worst-case recovery slack is -3.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504              -3.504 SW\[0\]  " "   -3.504              -3.504 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.405 " "Worst-case removal slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.405 SW\[0\]  " "   -0.405              -0.405 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.110 " "Worst-case minimum pulse width slack is -1.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110            -204.431 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.110            -204.431 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -2.002 SW\[0\]  " "   -0.685              -2.002 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445            -105.325 CLOCK_50  " "   -0.445            -105.325 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603077316120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603077316121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603077316329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 00:15:16 2020 " "Processing ended: Mon Oct 19 00:15:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603077316329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603077316329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603077316329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603077316329 ""}
