# Asynchronous-fifo-Design-and-verification


Asynchronous fifo with 
  clear(reset), 
  write enable, 
  read enable,
  write clk, 
  read clk, 
  Data in,
data out pins It has top module then 3 more module for write address, read address, and Ram for storing data inside fifo
