Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 22:01:52 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            2 |
|      6 |            1 |
|      8 |            7 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             292 |           88 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             632 |           94 |
| Yes          | No                    | No                     |             188 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             304 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+
|           Clock Signal           |                 Enable Signal                 |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+
|  slow_clk                        | poly_top1/coe_acc[7]_i_1_n_0                  | poly_top1/neg[3]_i_1_n_0                         |                1 |              2 |
|  slow_clk                        | poly_top1/coe_acc[15]_i_1_n_0                 | poly_top1/neg[3]_i_1_n_0                         |                1 |              2 |
|  slow_clk                        | poly_top1/coe_acc[3]_i_1_n_0                  | poly_top1/neg[3]_i_1_n_0                         |                1 |              2 |
|  slow_clk                        | poly_top1/coe_acc[11]_i_1_n_0                 | poly_top1/neg[3]_i_1_n_0                         |                1 |              2 |
|  menu_button0/clk0/clk_100hz_out |                                               |                                                  |                1 |              4 |
| ~clk_6_25Mhz_out_BUFG            |                                               |                                                  |                2 |              4 |
|  poly_top1/db0/clk0/slow_clk     |                                               |                                                  |                2 |              6 |
|  slow_clk                        | poly_top1/coe_acc[15]_i_1_n_0                 |                                                  |                1 |              8 |
|  slow_clk                        | poly_top1/mode_1_disabled                     |                                                  |                1 |              8 |
|  slow_clk                        | poly_top1/coe_acc[7]_i_1_n_0                  |                                                  |                1 |              8 |
|  slow_clk                        |                                               | poly_top1/mode_1_disabled                        |                3 |              8 |
|  poly_top1/db0/d1/pbc_out        |                                               |                                                  |                1 |              8 |
|  slow_clk                        | poly_top1/coe_acc[11]_i_1_n_0                 |                                                  |                1 |              8 |
|  slow_clk                        | poly_top1/coe_acc[3]_i_1_n_0                  |                                                  |                1 |              8 |
|  slow_clk                        | poly_top1/led[15]_i_1_n_0                     | poly_top1/led[9]_i_1_n_0                         |                2 |             10 |
|  slow_clk                        | poly_top1/curr_deg[3]_i_2_n_0                 | poly_top1/curr_deg[3]_i_1_n_0                    |                1 |             12 |
|  menu0/clk0/CLK                  | menu0/moving0/x_offset0                       | menu0/moving0/x_offset                           |                4 |             16 |
|  menu0/clk0/CLK                  | menu0/moving0/y_offset                        | menu0/moving0/x_offset                           |                4 |             16 |
|  slow_clk                        | poly_top1/led[15]_i_1_n_0                     |                                                  |                5 |             16 |
| ~aud0/J_MIC3_Pin4_OBUF           |                                               |                                                  |                5 |             24 |
|  BASYS_CLK_IBUF_BUFG             |                                               | J_MIC3_Pin1_OBUF_BUFG                            |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG           | morse0/detect_input0/current_peak[11]_i_2_n_0 | morse0/detect_input0/current_peak[11]_i_1__0_n_0 |                4 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG           | subtask4_20/current_peak0_carry__0_n_2        | subtask4_20/current_peak                         |                4 |             24 |
|  menu_button0/clk0/clk_100hz_out | menu_button0/count[13]_i_1_n_0                |                                                  |                4 |             28 |
|  slow_clk                        |                                               |                                                  |                6 |             30 |
|  J_MIC3_Pin1_OBUF_BUFG           |                                               | morse0/detect_input0/reset                       |                7 |             30 |
| ~clk_6_25Mhz_out_BUFG            |                                               | display0/frame_counter[16]_i_1_n_0               |                4 |             32 |
|  BASYS_CLK_IBUF_BUFG             |                                               |                                                  |               12 |             38 |
| ~clk_6_25Mhz_out_BUFG            | display0/delay[0]_i_1_n_0                     |                                                  |                5 |             40 |
|  clk_6_25Mhz_out_BUFG            |                                               |                                                  |               16 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG           |                                               |                                                  |               10 |             52 |
|  BASYS_CLK_IBUF_BUFG             |                                               | menu_button0/clk0/clear                          |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG             |                                               | clk6p25m/clear                                   |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG             |                                               | clk_20kHz/clear                                  |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG             |                                               | menu0/clk0/clear                                 |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG             |                                               | poly_top1/db0/clk0/clear                         |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG             |                                               | poly_top1/clk0/clear                             |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG             |                                               | poly_top1/clk6p25m/clear                         |                8 |             64 |
|  J_MIC3_Pin1_OBUF_BUFG           | morse0/detect_input0/count_running[0]_i_1_n_0 | morse0/detect_input0/reset                       |                8 |             64 |
|  J_MIC3_Pin1_OBUF_BUFG           | morse0/detect_input0/count_1[31]_i_1_n_0      | morse0/detect_input0/reset                       |                9 |             64 |
| ~clk_6_25Mhz_out_BUFG            | display0/FSM_onehot_state[31]_i_1_n_0         |                                                  |                8 |             64 |
|  J_MIC3_Pin1_OBUF_BUFG           | morse0/detect_input0/p_0_in_1                 | morse0/detect_input0/reset                       |               13 |             66 |
|  clk_6_25Mhz_out_0               |                                               |                                                  |               33 |             78 |
| ~clk_6_25Mhz_out_BUFG            |                                               | display0/spi_word[39]_i_1_n_0                    |               21 |             90 |
+----------------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+


