
*** Running vivado
    with args -log UART_LED_Subsystem_meta_harden_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_LED_Subsystem_meta_harden_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART_LED_Subsystem_meta_harden_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.113 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_meta_harden_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.113 ; gain = 0.000
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP UART_LED_Subsystem_meta_harden_0_0, cache-ID = d0baad310d39f670.
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 20:15:57 2022...
