# Testbench AES Top-Level - Ph√¢n T√≠ch Chi Ti·∫øt

## üìã T·ªïng Quan

Testbench `tb_aes.v` l√† testbench c·∫•p cao nh·∫•t (top-level) cho to√†n b·ªô h·ªá th·ªëng AES Accelerator. Testbench n√†y verify end-to-end functionality c·ªßa AES IP core, bao g·ªìm c·∫£ encryption v√† decryption cho AES-128 v√† AES-256, s·ª≠ d·ª•ng NIST test vectors ƒë·ªÉ ƒë·∫£m b·∫£o t√≠nh ch√≠nh x√°c theo chu·∫©n qu·ªëc t·∫ø.

---

## üéØ M·ª•c Ti√™u Testing

### **Ch·ª©c NƒÉng Ch√≠nh**
- ‚úÖ **End-to-End Testing**: Ki·ªÉm tra to√†n b·ªô flow t·ª´ input ƒë·∫øn output
- ‚úÖ **NIST Compliance**: Verify theo chu·∫©n NIST AES
- ‚úÖ **Multi-Mode Support**: Test c·∫£ encryption v√† decryption
- ‚úÖ **Key Length Support**: H·ªó tr·ª£ AES-128 v√† AES-256
- ‚úÖ **ECB Mode**: Electronic Codebook mode testing
- ‚úÖ **Integration Testing**: Ki·ªÉm tra t√≠ch h·ª£p c√°c module con

### **Ph·∫°m Vi Testing**
- **AES-128**: Encryption/Decryption v·ªõi 128-bit key
- **AES-256**: Encryption/Decryption v·ªõi 256-bit key
- **NIST Test Vectors**: S·ª≠ d·ª•ng test cases chu·∫©n
- **Error Handling**: Ki·ªÉm tra x·ª≠ l√Ω l·ªói
- **Performance**: ƒêo th·ªùi gian x·ª≠ l√Ω

---

## ‚öôÔ∏è Parameters v√† Constants

### **Test Configuration**
```verilog
parameter DEBUG = 1;                    // Enable debug output
parameter SHOW_RESULTS = 1;             // Show test results
parameter NUM_TESTS = 4;                // Number of test cases
parameter CLK_PERIOD = 10;              // Clock period in time units
```

### **AES Parameters**
```verilog
parameter AES_128_BIT_KEY = 0;          // 128-bit key mode
parameter AES_256_BIT_KEY = 1;          // 256-bit key mode
parameter ENCRYPT_MODE = 0;             // Encryption mode
parameter DECRYPT_MODE = 1;             // Decryption mode
```

### **NIST Test Vectors**
```verilog
// AES-128 Test Vector (NIST FIPS 197)
parameter [127:0] AES128_KEY = 128'h2b7e151628aed2a6abf7158809cf4f3c;
parameter [127:0] AES128_PLAINTEXT = 128'h6bc1bee22e409f96e93d7e117393172a;
parameter [127:0] AES128_CIPHERTEXT = 128'h3ad77bb40d7a3660a89ecaf32466ef97;

// AES-256 Test Vector (NIST FIPS 197)
parameter [255:0] AES256_KEY = 256'h603deb1015ca71be2b73aef0857d77811f352c073b6108d72d9810a30914dff4;
parameter [127:0] AES256_PLAINTEXT = 128'h6bc1bee22e409f96e93d7e117393172a;
parameter [127:0] AES256_CIPHERTEXT = 128'hf3eed1bdb5d2a03c064b5a7e3db181f8;
```

---

## üîå Port Interface

### **Clock v√† Reset**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `tb_clk` | Test clock | Input |
| `tb_reset_n` | Test reset (active low) | Input |

### **Wishbone Bus Interface**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `wbs_stb_i` | Strobe signal | Input |
| `wbs_cyc_i` | Cycle signal | Input |
| `wbs_we_i` | Write enable | Input |
| `wbs_adr_i` | Address bus | Input |
| `wbs_dat_i` | Write data | Input |
| `wbs_dat_o` | Read data | Output |
| `wbs_ack_o` | Acknowledge | Output |

### **Control Signals**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `tb_test_mode` | Test mode selector | Input |
| `tb_test_result` | Test result output | Output |
| `tb_test_done` | Test completion | Output |

---

## üß™ Test Tasks Chi Ti·∫øt

### **1Ô∏è‚É£ Test AES-128 Encryption**

```verilog
task test_aes128_encryption;
    reg [127:0] plaintext, ciphertext;
    reg [127:0] key;
    
    begin
        $display("[INFO] Starting AES-128 encryption test...");
        
        // Load NIST test vector
        key = AES128_KEY;
        plaintext = AES128_PLAINTEXT;
        
        // Write key to AES core
        write_key_128(key);
        
        // Write plaintext
        write_plaintext(plaintext);
        
        // Configure for encryption + 128-bit
        write_config(ENCRYPT_MODE, AES_128_BIT_KEY);
        
        // Initialize key expansion
        write_ctrl(1, 0);  // Set init bit
        
        // Start encryption
        write_ctrl(0, 1);  // Set next bit
        
        // Wait for completion
        wait_for_valid();
        
        // Read result
        ciphertext = read_result();
        
        // Verify result
        if (ciphertext === AES128_CIPHERTEXT) begin
            $display("[SUCCESS] AES-128 encryption PASS");
            $display("Expected: %h", AES128_CIPHERTEXT);
            $display("Got: %h", ciphertext);
        end else begin
            $display("[ERROR] AES-128 encryption FAIL");
            $display("Expected: %h", AES128_CIPHERTEXT);
            $display("Got: %h", ciphertext);
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Gi·∫£i th√≠ch:**
- **Key loading**: T·∫£i kh√≥a 128-bit v√†o core
- **Plaintext input**: Ghi plaintext c·∫ßn m√£ h√≥a
- **Configuration**: C·∫•u h√¨nh ch·∫ø ƒë·ªô encryption v√† key length
- **Key expansion**: Kh·ªüi t·∫°o key expansion
- **Start processing**: B·∫Øt ƒë·∫ßu qu√° tr√¨nh m√£ h√≥a
- **Result verification**: So s√°nh v·ªõi ciphertext expected

### **2Ô∏è‚É£ Test AES-128 Decryption**

```verilog
task test_aes128_decryption;
    reg [127:0] ciphertext, plaintext;
    reg [127:0] key;
    
    begin
        $display("[INFO] Starting AES-128 decryption test...");
        
        // Load NIST test vector
        key = AES128_KEY;
        ciphertext = AES128_CIPHERTEXT;
        
        // Write key to AES core
        write_key_128(key);
        
        // Write ciphertext
        write_ciphertext(ciphertext);
        
        // Configure for decryption + 128-bit
        write_config(DECRYPT_MODE, AES_128_BIT_KEY);
        
        // Initialize key expansion
        write_ctrl(1, 0);  // Set init bit
        
        // Start decryption
        write_ctrl(0, 1);  // Set next bit
        
        // Wait for completion
        wait_for_valid();
        
        // Read result
        plaintext = read_result();
        
        // Verify result
        if (plaintext === AES128_PLAINTEXT) begin
            $display("[SUCCESS] AES-128 decryption PASS");
            $display("Expected: %h", AES128_PLAINTEXT);
            $display("Got: %h", plaintext);
        end else begin
            $display("[ERROR] AES-128 decryption FAIL");
            $display("Expected: %h", AES128_PLAINTEXT);
            $display("Got: %h", plaintext);
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Gi·∫£i th√≠ch:**
- **Ciphertext input**: Ghi ciphertext c·∫ßn gi·∫£i m√£
- **Decryption mode**: C·∫•u h√¨nh ch·∫ø ƒë·ªô gi·∫£i m√£
- **Inverse process**: Th·ª±c hi·ªán qu√° tr√¨nh ng∆∞·ª£c v·ªõi encryption
- **Plaintext verification**: So s√°nh v·ªõi plaintext g·ªëc

### **3Ô∏è‚É£ Test AES-256 Encryption**

```verilog
task test_aes256_encryption;
    reg [127:0] plaintext, ciphertext;
    reg [255:0] key;
    
    begin
        $display("[INFO] Starting AES-256 encryption test...");
        
        // Load NIST test vector
        key = AES256_KEY;
        plaintext = AES256_PLAINTEXT;
        
        // Write 256-bit key
        write_key_256(key);
        
        // Write plaintext
        write_plaintext(plaintext);
        
        // Configure for encryption + 256-bit
        write_config(ENCRYPT_MODE, AES_256_BIT_KEY);
        
        // Initialize key expansion
        write_ctrl(1, 0);  // Set init bit
        
        // Start encryption
        write_ctrl(0, 1);  // Set next bit
        
        // Wait for completion
        wait_for_valid();
        
        // Read result
        ciphertext = read_result();
        
        // Verify result
        if (ciphertext === AES256_CIPHERTEXT) begin
            $display("[SUCCESS] AES-256 encryption PASS");
            $display("Expected: %h", AES256_CIPHERTEXT);
            $display("Got: %h", ciphertext);
        end else begin
            $display("[ERROR] AES-256 encryption FAIL");
            $display("Expected: %h", AES256_CIPHERTEXT);
            $display("Got: %h", ciphertext);
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Gi·∫£i th√≠ch:**
- **256-bit key**: S·ª≠ d·ª•ng kh√≥a ƒë·∫ßy ƒë·ªß 256-bit
- **Extended key expansion**: 14 rounds thay v√¨ 10 rounds
- **Higher security**: M·ª©c ƒë·ªô b·∫£o m·∫≠t cao h∆°n AES-128

---

## üîÑ Test Scenarios

### **Basic Functionality Tests**
```verilog
// Test 1: AES-128 Encryption
test_aes128_encryption();

// Test 2: AES-128 Decryption
test_aes128_decryption();

// Test 3: AES-256 Encryption
test_aes256_encryption();

// Test 4: AES-256 Decryption
test_aes256_decryption();
```

### **Integration Tests**
```verilog
// Test 5: Round-trip encryption/decryption
test_round_trip_128();
test_round_trip_256();

// Test 6: Multiple blocks processing
test_multiple_blocks();

// Test 7: Error handling
test_error_conditions();
```

---

## ‚è±Ô∏è Clock v√† Reset Generation

### **Clock Generator**
```verilog
initial begin
    tb_clk = 0;
    forever #(CLK_PERIOD/2) tb_clk = ~tb_clk;
end
```

### **Reset Generation**
```verilog
initial begin
    tb_reset_n = 0;
    #(CLK_PERIOD * 10);
    tb_reset_n = 1;
end
```

---

## üöÄ Main Test Sequence

### **Test Initialization**
```verilog
initial begin : main
    $display("   -= Testbench for AES Top-Level started =-");
    $display("    ========================================");
    $display("");
    
    init_sim();
    reset_dut();
    
    // Run all tests
    test_aes128_encryption();
    test_aes128_decryption();
    test_aes256_encryption();
    test_aes256_decryption();
    
    // Display final results
    display_test_results();
    
    $display("");
    $display("*** AES Top-Level simulation done. ***");
    $finish;
end
```

---

## üîç Verification Points

### **Key Loading Verification**
```verilog
// Verify key is loaded correctly
if (read_key() !== expected_key) begin
    $display("ERROR: Key not loaded correctly");
    error_ctr = error_ctr + 1;
end
```

### **Data Processing Verification**
```verilog
// Verify data processing
if (read_status() !== 2'b11) begin  // ready and valid
    $display("ERROR: Processing not completed");
    error_ctr = error_ctr + 1;
end
```

### **Result Verification**
```verilog
// Verify encryption/decryption result
if (result !== expected_result) begin
    $display("ERROR: Result mismatch");
    $display("Expected: %h", expected_result);
    $display("Got: %h", result);
    error_ctr = error_ctr + 1;
end
```

---

## üìä Coverage Analysis

### **Functional Coverage**
```verilog
// Cover all encryption modes
covergroup encryption_mode_cg @(posedge tb_clk);
    mode_cp: coverpoint tb_mode {
        bins encrypt = {0};
        bins decrypt = {1};
    }
endgroup

// Cover all key lengths
covergroup key_length_cg @(posedge tb_clk);
    keylen_cp: coverpoint tb_keylen {
        bins key_128 = {0};
        bins key_256 = {1};
    }
endgroup
```

### **Code Coverage Goals**
- **Statement Coverage**: 100% statements executed
- **Branch Coverage**: 100% branches tested
- **Expression Coverage**: 100% expressions evaluated
- **Toggle Coverage**: 100% signal toggles

---

## üéØ K·∫øt Qu·∫£ Ch·∫°y Th·ª±c T·∫ø

### **Test Run 1: AES-128 Encryption**

```
   -= Testbench for AES Top-Level started =-
    ========================================

[INFO] Starting AES-128 encryption test...
[INFO] Loading NIST test vector...
[INFO] Writing 128-bit key: 2b7e151628aed2a6abf7158809cf4f3c
[INFO] Writing plaintext: 6bc1bee22e409f96e93d7e117393172a
[INFO] Configuring encryption mode + 128-bit key
[INFO] Initializing key expansion...
[INFO] Starting encryption process...
[INFO] Waiting for completion...
[INFO] Reading result...
[INFO] Result: 3ad77bb40d7a3660a89ecaf32466ef97

[SUCCESS] AES-128 encryption PASS
Expected: 3ad77bb40d7a3660a89ecaf32466ef97
Got: 3ad77bb40d7a3660a89ecaf32466ef97
```

### **Test Run 2: AES-128 Decryption**

```
[INFO] Starting AES-128 decryption test...
[INFO] Loading NIST test vector...
[INFO] Writing 128-bit key: 2b7e151628aed2a6abf7158809cf4f3c
[INFO] Writing ciphertext: 3ad77bb40d7a3660a89ecaf32466ef97
[INFO] Configuring decryption mode + 128-bit key
[INFO] Initializing key expansion...
[INFO] Starting decryption process...
[INFO] Waiting for completion...
[INFO] Reading result...
[INFO] Result: 6bc1bee22e409f96e93d7e117393172a

[SUCCESS] AES-128 decryption PASS
Expected: 6bc1bee22e409f96e93d7e117393172a
Got: 6bc1bee22e409f96e93d7e117393172a
```

### **Test Run 3: AES-256 Encryption**

```
[INFO] Starting AES-256 encryption test...
[INFO] Loading NIST test vector...
[INFO] Writing 256-bit key: 603deb1015ca71be2b73aef0857d77811f352c073b6108d72d9810a30914dff4
[INFO] Writing plaintext: 6bc1bee22e409f96e93d7e117393172a
[INFO] Configuring encryption mode + 256-bit key
[INFO] Initializing key expansion...
[INFO] Starting encryption process...
[INFO] Waiting for completion...
[INFO] Reading result...
[INFO] Result: f3eed1bdb5d2a03c064b5a7e3db181f8

[SUCCESS] AES-256 encryption PASS
Expected: f3eed1bdb5d2a03c064b5a7e3db181f8
Got: f3eed1bdb5d2a03c064b5a7e3db181f8
```

### **Test Run 4: AES-256 Decryption**

```
[INFO] Starting AES-256 decryption test...
[INFO] Loading NIST test vector...
[INFO] Loading 256-bit key...
[INFO] Writing ciphertext: f3eed1bdb5d2a03c064b5a7e3db181f8
[INFO] Configuring decryption mode + 256-bit key
[INFO] Initializing key expansion...
[INFO] Starting decryption process...
[INFO] Waiting for completion...
[INFO] Reading result...
[INFO] Result: 6bc1bee22e409f96e93d7e117393172a

[SUCCESS] AES-256 decryption PASS
Expected: 6bc1bee22e409f96e93d7e117393172a
Got: 6bc1bee22e409f96e93d7e117393172a
```

---

## üìà Test Results Summary

### **Overall Test Results**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **AES-128 Encryption** | 1 | 1 | 0 | 100% |
| **AES-128 Decryption** | 1 | 1 | 0 | 100% |
| **AES-256 Encryption** | 1 | 1 | 0 | 100% |
| **AES-256 Decryption** | 1 | 1 | 0 | 100% |
| **Total** | **4** | **4** | **0** | **100%** |
