#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 21:01:06 2019
# Process ID: 18540
# Current directory: D:/Vivado/Xilinx/single-cycle-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18732 D:\Vivado\Xilinx\single-cycle-CPU\single-cycle-CPU.xpr
# Log file: D:/Vivado/Xilinx/single-cycle-CPU/vivado.log
# Journal file: D:/Vivado/Xilinx/single-cycle-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 818.828 ; gain = 89.957
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst_n' as interface 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new'
create_bd_design "design_1"
Wrote  : <D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 929.840 ; gain = 63.688
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 999.340 ; gain = 60.355
endgroup
set_property top test_id [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_id' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_id_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sim_1/new/test_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 999.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f1f2738cdbc5481687cebe2b8e748b7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_id_behav xil_defaultlib.test_id xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.test_id
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_id_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim/xsim.dir/test_id_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim/xsim.dir/test_id_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 18 21:05:12 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 51.301 ; gain = 0.660
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 21:05:12 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 999.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_id_behav -key {Behavioral:sim_1:Functional:test_id} -tclbatch {test_id.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_id.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.680 ; gain = 11.340
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_id_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1010.680 ; gain = 11.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1033.523 ; gain = 0.000
set_property top test_cup_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cup_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cup_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/alu_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/ie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ie
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/mux_PcOrBusA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_PcOrBusA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/mux_alu_asrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_asrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/mux_alu_bsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_bsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/mux_memto_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_memto_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/mux_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/next_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sim_1/new/test_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cup_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f1f2738cdbc5481687cebe2b8e748b7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cup_top_behav xil_defaultlib.test_cup_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu_ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.ie
Compiling module xil_defaultlib.next_pc
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.mux_alu_bsrc
Compiling module xil_defaultlib.mux_alu_asrc
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.mux_store
Compiling module xil_defaultlib.mux_memto_reg
Compiling module xil_defaultlib.mux_PcOrBusA
Compiling module xil_defaultlib.test_cup_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cup_top_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim/xsim.dir/test_cup_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim/xsim.dir/test_cup_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 18 21:07:04 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 51.430 ; gain = 0.691
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 21:07:04 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cup_top_behav -key {Behavioral:sim_1:Functional:test_cup_top} -tclbatch {test_cup_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_cup_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cup_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1033.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1038.645 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 21:12:01 2019...
