// Seed: 2086229456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial @(posedge 1 or posedge id_1) id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      1'd0, 1
  );
  always begin
    @(negedge id_3) id_1 <= 1;
  end
  initial if (1) id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
