Warning (10268): Verilog HDL information at q_8_16.sv(48): always construct contains both blocking and non-blocking assignments File: C:/Users/home/Downloads/digital_design/q_8_16_mult_by_add/q_8_16.sv Line: 48
