

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri May 12 21:55:07 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _LATD	set	3980
    50   000000                     _TRISD	set	3989
    51   000000                     _OSCCON	set	4051
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FC2                     __pcinit:
    57                           	callstack 0
    58   007FC2                     start_initialization:
    59                           	callstack 0
    60   007FC2                     __initialization:
    61                           	callstack 0
    62   007FC2                     end_of_initialization:
    63                           	callstack 0
    64   007FC2                     __end_of__initialization:
    65                           	callstack 0
    66   007FC2  0100               	movlb	0
    67   007FC4  EFEA  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73   000001                     
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 28 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  2   14[None  ] int 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_Internal_Oscillator_Init
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FD4                     __ptext0:
   111                           	callstack 0
   112   007FD4                     _main:
   113                           	callstack 30
   114   007FD4                     
   115                           ;main.c: 30:     Internal_Oscillator_Init();
   116   007FD4  ECE4  F03F         	call	_Internal_Oscillator_Init	;wreg free
   117   007FD8                     
   118                           ;main.c: 31:     TRISD &= ~(1 << 0x0);
   119   007FD8  9095               	bcf	149,0,c	;volatile
   120   007FDA                     
   121                           ;main.c: 32:     LATD &= ~(1 << 0x0);
   122   007FDA  908C               	bcf	140,0,c	;volatile
   123   007FDC                     l709:
   124                           
   125                           ;main.c: 34:     {;main.c: 35:         LATD ^= (1 << 0x0);
   126   007FDC  0E01               	movlw	1
   127   007FDE  1A8C               	xorwf	140,f,c	;volatile
   128   007FE0                     
   129                           ;main.c: 36:         _delay((unsigned long)((200)*(4000000ul/4000.0)));
   130   007FE0  0E02               	movlw	2
   131   007FE2  6E02               	movwf	(??_main+1)^0,c
   132   007FE4  0E04               	movlw	4
   133   007FE6  6E01               	movwf	??_main^0,c
   134   007FE8  0EBA               	movlw	186
   135   007FEA                     u17:
   136   007FEA  2EE8               	decfsz	wreg,f,c
   137   007FEC  D7FE               	bra	u17
   138   007FEE  2E01               	decfsz	??_main^0,f,c
   139   007FF0  D7FC               	bra	u17
   140   007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   141   007FF4  D7FA               	bra	u17
   142   007FF6  D000               	nop2	
   143   007FF8  EFEE  F03F         	goto	l709
   144   007FFC  EF00  F000         	goto	start
   145   008000                     __end_of_main:
   146                           	callstack 0
   147                           
   148 ;; *************** function _Internal_Oscillator_Init *****************
   149 ;; Defined at:
   150 ;;		line 43 in file "main.c"
   151 ;; Parameters:    Size  Location     Type
   152 ;;		None
   153 ;; Auto vars:     Size  Location     Type
   154 ;;		None
   155 ;; Return value:  Size  Location     Type
   156 ;;                  1    wreg      void 
   157 ;; Registers used:
   158 ;;		wreg, status,2, status,0
   159 ;; Tracked objects:
   160 ;;		On entry : 0/0
   161 ;;		On exit  : 0/0
   162 ;;		Unchanged: 0/0
   163 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   164 ;;      Params:         0       0       0       0       0       0       0       0       0
   165 ;;      Locals:         0       0       0       0       0       0       0       0       0
   166 ;;      Temps:          0       0       0       0       0       0       0       0       0
   167 ;;      Totals:         0       0       0       0       0       0       0       0       0
   168 ;;Total ram usage:        0 bytes
   169 ;; Hardware stack levels used: 1
   170 ;; This function calls:
   171 ;;		Nothing
   172 ;; This function is called by:
   173 ;;		_main
   174 ;; This function uses a non-reentrant model
   175 ;;
   176                           
   177                           	psect	text1
   178   007FC8                     __ptext1:
   179                           	callstack 0
   180   007FC8                     _Internal_Oscillator_Init:
   181                           	callstack 30
   182   007FC8                     
   183                           ;main.c: 46:     OSCCON = 0x00;
   184   007FC8  0E00               	movlw	0
   185   007FCA  6ED3               	movwf	211,c	;volatile
   186   007FCC                     
   187                           ;main.c: 48:     OSCCON |= (0b110 << 0x4);
   188   007FCC  0E60               	movlw	96
   189   007FCE  12D3               	iorwf	211,f,c	;volatile
   190   007FD0                     
   191                           ;main.c: 50:     OSCCON |= (0b10 << 0x0);
   192   007FD0  82D3               	bsf	211,1,c	;volatile
   193   007FD2  0012               	return		;funcret
   194   007FD4                     __end_of_Internal_Oscillator_Init:
   195                           	callstack 0
   196   000000                     
   197                           	psect	rparam
   198   000000                     
   199                           	psect	idloc
   200                           
   201                           ;Config register IDLOC0 @ 0x200000
   202                           ;	unspecified, using default values
   203   200000                     	org	2097152
   204   200000  FF                 	db	255
   205                           
   206                           ;Config register IDLOC1 @ 0x200001
   207                           ;	unspecified, using default values
   208   200001                     	org	2097153
   209   200001  FF                 	db	255
   210                           
   211                           ;Config register IDLOC2 @ 0x200002
   212                           ;	unspecified, using default values
   213   200002                     	org	2097154
   214   200002  FF                 	db	255
   215                           
   216                           ;Config register IDLOC3 @ 0x200003
   217                           ;	unspecified, using default values
   218   200003                     	org	2097155
   219   200003  FF                 	db	255
   220                           
   221                           ;Config register IDLOC4 @ 0x200004
   222                           ;	unspecified, using default values
   223   200004                     	org	2097156
   224   200004  FF                 	db	255
   225                           
   226                           ;Config register IDLOC5 @ 0x200005
   227                           ;	unspecified, using default values
   228   200005                     	org	2097157
   229   200005  FF                 	db	255
   230                           
   231                           ;Config register IDLOC6 @ 0x200006
   232                           ;	unspecified, using default values
   233   200006                     	org	2097158
   234   200006  FF                 	db	255
   235                           
   236                           ;Config register IDLOC7 @ 0x200007
   237                           ;	unspecified, using default values
   238   200007                     	org	2097159
   239   200007  FF                 	db	255
   240                           
   241                           	psect	config
   242                           
   243                           ;Config register CONFIG1L @ 0x300000
   244                           ;	PLL Prescaler Selection bits
   245                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   246                           ;	System Clock Postscaler Selection bits
   247                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   248                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   249                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   250   300000                     	org	3145728
   251   300000  00                 	db	0
   252                           
   253                           ;Config register CONFIG1H @ 0x300001
   254                           ;	Oscillator Selection bits
   255                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   256                           ;	Fail-Safe Clock Monitor Enable bit
   257                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   258                           ;	Internal/External Oscillator Switchover bit
   259                           ;	IESO = OFF, Oscillator Switchover mode disabled
   260   300001                     	org	3145729
   261   300001  0B                 	db	11
   262                           
   263                           ;Config register CONFIG2L @ 0x300002
   264                           ;	Power-up Timer Enable bit
   265                           ;	PWRT = OFF, PWRT disabled
   266                           ;	Brown-out Reset Enable bits
   267                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   268                           ;	Brown-out Reset Voltage bits
   269                           ;	BORV = 3, Minimum setting 2.05V
   270                           ;	USB Voltage Regulator Enable bit
   271                           ;	VREGEN = OFF, USB voltage regulator disabled
   272   300002                     	org	3145730
   273   300002  19                 	db	25
   274                           
   275                           ;Config register CONFIG2H @ 0x300003
   276                           ;	Watchdog Timer Enable bit
   277                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   278                           ;	Watchdog Timer Postscale Select bits
   279                           ;	WDTPS = 32768, 1:32768
   280   300003                     	org	3145731
   281   300003  1E                 	db	30
   282                           
   283                           ; Padding undefined space
   284   300004                     	org	3145732
   285   300004  FF                 	db	255
   286                           
   287                           ;Config register CONFIG3H @ 0x300005
   288                           ;	CCP2 MUX bit
   289                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   290                           ;	PORTB A/D Enable bit
   291                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   292                           ;	Low-Power Timer 1 Oscillator Enable bit
   293                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   294                           ;	MCLR Pin Enable bit
   295                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   296   300005                     	org	3145733
   297   300005  80                 	db	128
   298                           
   299                           ;Config register CONFIG4L @ 0x300006
   300                           ;	Stack Full/Underflow Reset Enable bit
   301                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   302                           ;	Single-Supply ICSP Enable bit
   303                           ;	LVP = OFF, Single-Supply ICSP disabled
   304                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   305                           ;	ICPRT = OFF, ICPORT disabled
   306                           ;	Extended Instruction Set Enable bit
   307                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   308                           ;	Background Debugger Enable bit
   309                           ;	DEBUG = 0x1, unprogrammed default
   310   300006                     	org	3145734
   311   300006  80                 	db	128
   312                           
   313                           ; Padding undefined space
   314   300007                     	org	3145735
   315   300007  FF                 	db	255
   316                           
   317                           ;Config register CONFIG5L @ 0x300008
   318                           ;	Code Protection bit
   319                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   320                           ;	Code Protection bit
   321                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   322                           ;	Code Protection bit
   323                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   324                           ;	Code Protection bit
   325                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   326   300008                     	org	3145736
   327   300008  0F                 	db	15
   328                           
   329                           ;Config register CONFIG5H @ 0x300009
   330                           ;	Boot Block Code Protection bit
   331                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   332                           ;	Data EEPROM Code Protection bit
   333                           ;	CPD = OFF, Data EEPROM is not code-protected
   334   300009                     	org	3145737
   335   300009  C0                 	db	192
   336                           
   337                           ;Config register CONFIG6L @ 0x30000A
   338                           ;	Write Protection bit
   339                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   340                           ;	Write Protection bit
   341                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   342                           ;	Write Protection bit
   343                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   344                           ;	Write Protection bit
   345                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   346   30000A                     	org	3145738
   347   30000A  0F                 	db	15
   348                           
   349                           ;Config register CONFIG6H @ 0x30000B
   350                           ;	Configuration Register Write Protection bit
   351                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   352                           ;	Boot Block Write Protection bit
   353                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   354                           ;	Data EEPROM Write Protection bit
   355                           ;	WRTD = OFF, Data EEPROM is not write-protected
   356   30000B                     	org	3145739
   357   30000B  E0                 	db	224
   358                           
   359                           ;Config register CONFIG7L @ 0x30000C
   360                           ;	Table Read Protection bit
   361                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   362                           ;	Table Read Protection bit
   363                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   364                           ;	Table Read Protection bit
   365                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   366                           ;	Table Read Protection bit
   367                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   368   30000C                     	org	3145740
   369   30000C  0F                 	db	15
   370                           
   371                           ;Config register CONFIG7H @ 0x30000D
   372                           ;	Boot Block Table Read Protection bit
   373                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   374   30000D                     	org	3145741
   375   30000D  40                 	db	64
   376                           tosu	equ	0xFFF
   377                           tosh	equ	0xFFE
   378                           tosl	equ	0xFFD
   379                           stkptr	equ	0xFFC
   380                           pclatu	equ	0xFFB
   381                           pclath	equ	0xFFA
   382                           pcl	equ	0xFF9
   383                           tblptru	equ	0xFF8
   384                           tblptrh	equ	0xFF7
   385                           tblptrl	equ	0xFF6
   386                           tablat	equ	0xFF5
   387                           prodh	equ	0xFF4
   388                           prodl	equ	0xFF3
   389                           indf0	equ	0xFEF
   390                           postinc0	equ	0xFEE
   391                           postdec0	equ	0xFED
   392                           preinc0	equ	0xFEC
   393                           plusw0	equ	0xFEB
   394                           fsr0h	equ	0xFEA
   395                           fsr0l	equ	0xFE9
   396                           wreg	equ	0xFE8
   397                           indf1	equ	0xFE7
   398                           postinc1	equ	0xFE6
   399                           postdec1	equ	0xFE5
   400                           preinc1	equ	0xFE4
   401                           plusw1	equ	0xFE3
   402                           fsr1h	equ	0xFE2
   403                           fsr1l	equ	0xFE1
   404                           bsr	equ	0xFE0
   405                           indf2	equ	0xFDF
   406                           postinc2	equ	0xFDE
   407                           postdec2	equ	0xFDD
   408                           preinc2	equ	0xFDC
   409                           plusw2	equ	0xFDB
   410                           fsr2h	equ	0xFDA
   411                           fsr2l	equ	0xFD9
   412                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
           _Internal_Oscillator_Init
 ---------------------------------------------------------------------------------
 (1) _Internal_Oscillator_Init                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Internal_Oscillator_Init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh         2C      0       0      20        0.0%
BITBIGSFRhl         3D      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2C      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri May 12 21:55:07 2023

                              l21 7FD2                                u17 7FEA                               l701 7FD0  
                             l711 7FE0                               l703 7FD4                               l705 7FD8  
                             l707 7FDA                               l709 7FDC                               l697 7FC8  
                             l699 7FCC                               wreg 0FE8                              _LATD 0F8C  
                            _main 7FD4                              start 0000                      ___param_bank 0000  
                           ?_main 0001                             _TRISD 0F95                   __initialization 7FC2  
                    __end_of_main 8000                            ??_main 0001                     __activetblptr 0000  
                          _OSCCON 0FD3                            isa$std 0001                        __accesstop 0060  
         __end_of__initialization 7FC2                     ___rparam_used 0001                    __pcstackCOMRAM 0001  
       ?_Internal_Oscillator_Init 0001                           __Hparam 0000                           __Lparam 0000  
                         __pcinit 7FC2                           __ramtop 0800                           __ptext0 7FD4  
                         __ptext1 7FC8              end_of_initialization 7FC2  __end_of_Internal_Oscillator_Init 7FD4  
             start_initialization 7FC2          _Internal_Oscillator_Init 7FC8                          __Hrparam 0000  
                        __Lrparam 0000                          isa$xinst 0000        ??_Internal_Oscillator_Init 0001  
