

================================================================
== Vitis HLS Report for 'fuse_9x9_1x1'
================================================================
* Date:           Tue Oct 21 14:52:23 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max    |    min   |    max    |  min  |    max    |   Type  |
    +---------+-----------+----------+-----------+-------+-----------+---------+
    |    89444|  374982794|  0.894 ms|  3.750 sec|  89444|  374982794|       no|
    +---------+-----------+----------+-----------+-------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+-----------+----------+-----------+-----------+------------+----------+
        |                       |   Latency (cycles)  | Iteration|  Initiation Interval  |    Trip    |          |
        |       Loop Name       |   min   |    max    |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------------+---------+-----------+----------+-----------+-----------+------------+----------+
        |- ITRowcomp_ITColcomp  |    89440|  374982790|      5590|          -|          -|  16 ~ 67081|        no|
        | + Conv1_outftmaps     |     5504|       5504|        86|          -|          -|          64|        no|
        +-----------------------+---------+-----------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 80 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 73 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.39>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x0 = alloca i32 1"   --->   Operation 84 'alloca' 'x0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%y0 = alloca i32 1"   --->   Operation 85 'alloca' 'y0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 86 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.83ns)   --->   "%w0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %w0"   --->   Operation 87 'read' 'w0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 88 [1/1] (1.83ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 88 'read' 'h0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 89 [1/1] (1.83ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase"   --->   Operation 89 'read' 'phase_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%acc1_2_loc = alloca i64 1"   --->   Operation 90 'alloca' 'acc1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%add5129_i_i_loc = alloca i64 1"   --->   Operation 91 'alloca' 'add5129_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%add51_130_i_i_loc = alloca i64 1"   --->   Operation 92 'alloca' 'add51_130_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%add51_231_i_i_loc = alloca i64 1"   --->   Operation 93 'alloca' 'add51_231_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%add51_332_i_i_loc = alloca i64 1"   --->   Operation 94 'alloca' 'add51_332_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%add51_433_i_i_loc = alloca i64 1"   --->   Operation 95 'alloca' 'add51_433_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%add51_534_i_i_loc = alloca i64 1"   --->   Operation 96 'alloca' 'add51_534_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%add51_635_i_i_loc = alloca i64 1"   --->   Operation 97 'alloca' 'add51_635_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%add51_736_i_i_loc = alloca i64 1"   --->   Operation 98 'alloca' 'add51_736_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%add51_837_i_i_loc = alloca i64 1"   --->   Operation 99 'alloca' 'add51_837_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %w0_c, i9 %w0_read"   --->   Operation 100 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c, i9 %h0_read"   --->   Operation 101 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %phase_c, i1 %phase_read"   --->   Operation 102 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%acc2 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 103 'alloca' 'acc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%acc2_1 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 104 'alloca' 'acc2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%acc2_2 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 105 'alloca' 'acc2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%acc2_3 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 106 'alloca' 'acc2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%acc2_4 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 107 'alloca' 'acc2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%acc2_5 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 108 'alloca' 'acc2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%acc2_6 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 109 'alloca' 'acc2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%acc2_7 = alloca i64 1" [src/srcnn.cpp:93->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 110 'alloca' 'acc2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%f2 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 111 'alloca' 'f2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%f2_1 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 112 'alloca' 'f2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%f2_2 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 113 'alloca' 'f2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%f2_3 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 114 'alloca' 'f2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%f2_4 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 115 'alloca' 'f2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%f2_5 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 116 'alloca' 'f2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%f2_6 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 117 'alloca' 'f2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%f2_7 = alloca i64 1" [src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 118 'alloca' 'f2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 119 [1/1] (0.77ns)   --->   "%add_ln754 = add i9 %h0_read, i9 16" [src/srcnn.cpp:754]   --->   Operation 119 'add' 'add_ln754' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln754)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln754, i32 8" [src/srcnn.cpp:754]   --->   Operation 120 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln754)   --->   "%trunc_ln753 = trunc i9 %h0_read" [src/srcnn.cpp:753]   --->   Operation 121 'trunc' 'trunc_ln753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln754)   --->   "%xor_ln754 = xor i8 %trunc_ln753, i8 255" [src/srcnn.cpp:754]   --->   Operation 122 'xor' 'xor_ln754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln754 = select i1 %tmp, i8 %xor_ln754, i8 16" [src/srcnn.cpp:754]   --->   Operation 123 'select' 'select_ln754' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.77ns)   --->   "%add_ln757 = add i9 %w0_read, i9 16" [src/srcnn.cpp:757]   --->   Operation 124 'add' 'add_ln757' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln757)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln757, i32 8" [src/srcnn.cpp:757]   --->   Operation 125 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln757)   --->   "%trunc_ln756 = trunc i9 %w0_read" [src/srcnn.cpp:756]   --->   Operation 126 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln757)   --->   "%xor_ln757 = xor i8 %trunc_ln756, i8 255" [src/srcnn.cpp:757]   --->   Operation 127 'xor' 'xor_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln757 = select i1 %tmp_8, i8 %xor_ln757, i8 16" [src/srcnn.cpp:757]   --->   Operation 128 'select' 'select_ln757' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%select_ln757_cast = zext i8 %select_ln757" [src/srcnn.cpp:757]   --->   Operation 129 'zext' 'select_ln757_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%select_ln754_cast = zext i8 %select_ln754" [src/srcnn.cpp:754]   --->   Operation 130 'zext' 'select_ln754_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (2.39ns) (grouped into DSP with root node bound)   --->   "%add_ln86_1 = add i9 %select_ln754_cast, i9 4" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 131 'add' 'add_ln86_1' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (0.76ns)   --->   "%add_ln86_3 = add i9 %select_ln757_cast, i9 4" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 132 'add' 'add_ln86_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%add_ln86_3_cast = zext i9 %add_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 133 'zext' 'add_ln86_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%add_ln86_4_cast = zext i9 %add_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 134 'zext' 'add_ln86_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [4/4] (0.99ns) (root node of the DSP)   --->   "%bound = mul i18 %add_ln86_3_cast, i18 %add_ln86_4_cast" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 135 'mul' 'bound' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln86 = store i17 0, i17 %indvar_flatten" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 136 'store' 'store_ln86' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln86 = store i10 1022, i10 %y0" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 137 'store' 'store_ln86' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln86 = store i10 1022, i10 %x0" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 138 'store' 'store_ln86' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 139 [3/4] (0.99ns) (root node of the DSP)   --->   "%bound = mul i18 %add_ln86_3_cast, i18 %add_ln86_4_cast" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 139 'mul' 'bound' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 140 [2/4] (0.99ns) (root node of the DSP)   --->   "%bound = mul i18 %add_ln86_3_cast, i18 %add_ln86_4_cast" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 140 'mul' 'bound' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.76>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %w0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.20ns)   --->   "%select_ln121 = select i1 %phase_read, i3 4, i3 0" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 147 'select' 'select_ln121' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 149 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 151 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_f2_i_i, void @empty_38, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%f2_addr = getelementptr i32 %f2, i64 0, i64 0"   --->   Operation 163 'getelementptr' 'f2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 0"   --->   Operation 164 'getelementptr' 'f2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 0"   --->   Operation 165 'getelementptr' 'f2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 0"   --->   Operation 166 'getelementptr' 'f2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 0"   --->   Operation 167 'getelementptr' 'f2_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 0"   --->   Operation 168 'getelementptr' 'f2_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 0"   --->   Operation 169 'getelementptr' 'f2_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 0"   --->   Operation 170 'getelementptr' 'f2_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%f2_addr_1 = getelementptr i32 %f2, i64 0, i64 1"   --->   Operation 171 'getelementptr' 'f2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%f2_1_addr_1 = getelementptr i32 %f2_1, i64 0, i64 1"   --->   Operation 172 'getelementptr' 'f2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%f2_2_addr_1 = getelementptr i32 %f2_2, i64 0, i64 1"   --->   Operation 173 'getelementptr' 'f2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%f2_3_addr_1 = getelementptr i32 %f2_3, i64 0, i64 1"   --->   Operation 174 'getelementptr' 'f2_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%f2_4_addr_1 = getelementptr i32 %f2_4, i64 0, i64 1"   --->   Operation 175 'getelementptr' 'f2_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%f2_5_addr_1 = getelementptr i32 %f2_5, i64 0, i64 1"   --->   Operation 176 'getelementptr' 'f2_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%f2_6_addr_1 = getelementptr i32 %f2_6, i64 0, i64 1"   --->   Operation 177 'getelementptr' 'f2_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%f2_7_addr_1 = getelementptr i32 %f2_7, i64 0, i64 1"   --->   Operation 178 'getelementptr' 'f2_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%f2_addr_2 = getelementptr i32 %f2, i64 0, i64 2"   --->   Operation 179 'getelementptr' 'f2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%f2_1_addr_2 = getelementptr i32 %f2_1, i64 0, i64 2"   --->   Operation 180 'getelementptr' 'f2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%f2_2_addr_2 = getelementptr i32 %f2_2, i64 0, i64 2"   --->   Operation 181 'getelementptr' 'f2_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%f2_3_addr_2 = getelementptr i32 %f2_3, i64 0, i64 2"   --->   Operation 182 'getelementptr' 'f2_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%f2_4_addr_2 = getelementptr i32 %f2_4, i64 0, i64 2"   --->   Operation 183 'getelementptr' 'f2_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%f2_5_addr_2 = getelementptr i32 %f2_5, i64 0, i64 2"   --->   Operation 184 'getelementptr' 'f2_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%f2_6_addr_2 = getelementptr i32 %f2_6, i64 0, i64 2"   --->   Operation 185 'getelementptr' 'f2_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%f2_7_addr_2 = getelementptr i32 %f2_7, i64 0, i64 2"   --->   Operation 186 'getelementptr' 'f2_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%f2_addr_3 = getelementptr i32 %f2, i64 0, i64 3"   --->   Operation 187 'getelementptr' 'f2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%f2_1_addr_3 = getelementptr i32 %f2_1, i64 0, i64 3"   --->   Operation 188 'getelementptr' 'f2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%f2_2_addr_3 = getelementptr i32 %f2_2, i64 0, i64 3"   --->   Operation 189 'getelementptr' 'f2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%f2_3_addr_3 = getelementptr i32 %f2_3, i64 0, i64 3"   --->   Operation 190 'getelementptr' 'f2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%f2_4_addr_3 = getelementptr i32 %f2_4, i64 0, i64 3"   --->   Operation 191 'getelementptr' 'f2_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%f2_5_addr_3 = getelementptr i32 %f2_5, i64 0, i64 3"   --->   Operation 192 'getelementptr' 'f2_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%f2_6_addr_3 = getelementptr i32 %f2_6, i64 0, i64 3"   --->   Operation 193 'getelementptr' 'f2_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%f2_7_addr_3 = getelementptr i32 %f2_7, i64 0, i64 3"   --->   Operation 194 'getelementptr' 'f2_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24"   --->   Operation 195 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16"   --->   Operation 196 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16"   --->   Operation 197 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24"   --->   Operation 198 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23"   --->   Operation 199 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"   --->   Operation 200 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17"   --->   Operation 201 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25"   --->   Operation 202 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22"   --->   Operation 203 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10"   --->   Operation 204 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18"   --->   Operation 205 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26"   --->   Operation 206 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21"   --->   Operation 207 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11"   --->   Operation 208 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19"   --->   Operation 209 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27"   --->   Operation 210 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20"   --->   Operation 211 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12"   --->   Operation 212 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20"   --->   Operation 213 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28"   --->   Operation 214 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19"   --->   Operation 215 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13"   --->   Operation 216 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_75 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21"   --->   Operation 217 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29"   --->   Operation 218 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18"   --->   Operation 219 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14"   --->   Operation 220 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22"   --->   Operation 221 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30"   --->   Operation 222 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17"   --->   Operation 223 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15"   --->   Operation 224 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23"   --->   Operation 225 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_76 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31"   --->   Operation 226 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34"   --->   Operation 227 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33"   --->   Operation 228 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32"   --->   Operation 229 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31"   --->   Operation 230 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30"   --->   Operation 231 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29"   --->   Operation 232 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28"   --->   Operation 233 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27"   --->   Operation 234 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26"   --->   Operation 235 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176 = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25"   --->   Operation 236 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10"   --->   Operation 237 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11"   --->   Operation 238 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12"   --->   Operation 239 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13"   --->   Operation 240 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14"   --->   Operation 241 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15"   --->   Operation 242 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16"   --->   Operation 243 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17"   --->   Operation 244 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18"   --->   Operation 245 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19"   --->   Operation 246 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20"   --->   Operation 247 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_77 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21"   --->   Operation 248 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22"   --->   Operation 249 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23"   --->   Operation 250 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24"   --->   Operation 251 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25"   --->   Operation 252 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26"   --->   Operation 253 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27"   --->   Operation 254 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28"   --->   Operation 255 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29"   --->   Operation 256 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30"   --->   Operation 257 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_78 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31"   --->   Operation 258 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32"   --->   Operation 259 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33"   --->   Operation 260 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34"   --->   Operation 261 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35"   --->   Operation 262 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36"   --->   Operation 263 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37"   --->   Operation 264 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38"   --->   Operation 265 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39"   --->   Operation 266 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40"   --->   Operation 267 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_79 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41"   --->   Operation 268 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42"   --->   Operation 269 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43"   --->   Operation 270 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44"   --->   Operation 271 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45"   --->   Operation 272 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46"   --->   Operation 273 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47"   --->   Operation 274 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48"   --->   Operation 275 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49"   --->   Operation 276 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50"   --->   Operation 277 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_80 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51"   --->   Operation 278 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52"   --->   Operation 279 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53"   --->   Operation 280 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54"   --->   Operation 281 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55"   --->   Operation 282 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56"   --->   Operation 283 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57"   --->   Operation 284 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58"   --->   Operation 285 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59"   --->   Operation 286 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60"   --->   Operation 287 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_81 = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61"   --->   Operation 288 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62"   --->   Operation 289 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63_s = load i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63"   --->   Operation 290 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.76ns)   --->   "%add_ln86 = add i9 %select_ln757_cast, i9 2" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 291 'add' 'add_ln86' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%add_ln86_cast = zext i9 %add_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 292 'zext' 'add_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i18 %add_ln86_3_cast, i18 %add_ln86_4_cast" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 293 'mul' 'bound' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln86 = br void %VITIS_LOOP_95_1.i.i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 294 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 295 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%indvar_flatten_cast = zext i17 %indvar_flatten_load" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 296 'zext' 'indvar_flatten_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.87ns)   --->   "%icmp_ln86 = icmp_eq  i18 %indvar_flatten_cast, i18 %bound" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 297 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.86ns)   --->   "%add_ln86_4 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 298 'add' 'add_ln86_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc110.loopexit.i.i, void %fuse_9x9_1x1.exit" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 299 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%x0_load = load i10 %x0" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 300 'load' 'x0_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.78ns)   --->   "%icmp_ln88 = icmp_eq  i10 %x0_load, i10 %add_ln86_cast" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 301 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.40ns)   --->   "%select_ln86 = select i1 %icmp_ln88, i10 1022, i10 %x0_load" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 302 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 303 [2/2] (1.55ns)   --->   "%call_ln0 = call void @fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1, i32 %acc2_7, i32 %acc2_6, i32 %acc2_5, i32 %acc2_4, i32 %acc2_3, i32 %acc2_2, i32 %acc2_1, i32 %acc2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_75, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_76"   --->   Operation 303 'call' 'call_ln0' <Predicate = (!icmp_ln86)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%empty = trunc i10 %select_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 304 'trunc' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %select_ln86, i32 9" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 305 'bitselect' 'tmp_9' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node p_smodpre_i_i)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %select_ln86, i32 9" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 306 'bitselect' 'tmp_10' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node p_smodpre_i_i)   --->   "%p_cast24_i_i = select i1 %tmp_10, i10 1023, i10 0" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 307 'select' 'p_cast24_i_i' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.35ns) (out node of the LUT)   --->   "%p_smodpre_i_i = xor i10 %select_ln86, i10 %p_cast24_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 308 'xor' 'p_smodpre_i_i' <Predicate = (!icmp_ln86)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%p_smodpre_cast_i_i = sext i10 %p_smodpre_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 309 'sext' 'p_smodpre_cast_i_i' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 310 [68/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 310 'urem' 'empty_82' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%ret_ln274 = ret" [src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 311 'ret' 'ret_ln274' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.56>
ST_6 : Operation 312 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1, i32 %acc2_7, i32 %acc2_6, i32 %acc2_5, i32 %acc2_4, i32 %acc2_3, i32 %acc2_2, i32 %acc2_1, i32 %acc2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_75, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_76"   --->   Operation 312 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 313 [67/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 313 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.56>
ST_7 : Operation 314 [66/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 314 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.56>
ST_8 : Operation 315 [65/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 315 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 316 [64/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 316 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.56>
ST_10 : Operation 317 [63/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 317 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.56>
ST_11 : Operation 318 [62/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 318 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.56>
ST_12 : Operation 319 [61/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 319 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.56>
ST_13 : Operation 320 [60/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 320 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.56>
ST_14 : Operation 321 [59/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 321 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.56>
ST_15 : Operation 322 [58/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 322 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.56>
ST_16 : Operation 323 [57/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 323 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.56>
ST_17 : Operation 324 [56/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 324 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.56>
ST_18 : Operation 325 [55/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 325 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.56>
ST_19 : Operation 326 [54/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 326 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.56>
ST_20 : Operation 327 [53/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 327 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.56>
ST_21 : Operation 328 [52/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 328 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.56>
ST_22 : Operation 329 [51/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 329 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.56>
ST_23 : Operation 330 [50/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 330 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.56>
ST_24 : Operation 331 [49/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 331 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.56>
ST_25 : Operation 332 [48/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 332 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.56>
ST_26 : Operation 333 [47/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 333 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.56>
ST_27 : Operation 334 [46/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 334 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.56>
ST_28 : Operation 335 [45/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 335 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.56>
ST_29 : Operation 336 [44/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 336 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.56>
ST_30 : Operation 337 [43/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 337 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.56>
ST_31 : Operation 338 [42/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 338 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.56>
ST_32 : Operation 339 [41/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 339 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.56>
ST_33 : Operation 340 [40/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 340 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.56>
ST_34 : Operation 341 [39/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 341 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.56>
ST_35 : Operation 342 [38/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 342 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.56>
ST_36 : Operation 343 [37/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 343 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.56>
ST_37 : Operation 344 [36/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 344 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.56>
ST_38 : Operation 345 [35/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 345 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.56>
ST_39 : Operation 346 [34/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 346 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.56>
ST_40 : Operation 347 [33/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 347 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.56>
ST_41 : Operation 348 [32/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 348 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.56>
ST_42 : Operation 349 [31/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 349 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.56>
ST_43 : Operation 350 [30/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 350 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.56>
ST_44 : Operation 351 [29/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 351 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.56>
ST_45 : Operation 352 [28/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 352 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.56>
ST_46 : Operation 353 [27/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 353 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.56>
ST_47 : Operation 354 [26/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 354 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.56>
ST_48 : Operation 355 [25/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 355 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.56>
ST_49 : Operation 356 [24/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 356 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.56>
ST_50 : Operation 357 [23/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 357 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.56>
ST_51 : Operation 358 [22/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 358 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.56>
ST_52 : Operation 359 [21/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 359 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.56>
ST_53 : Operation 360 [20/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 360 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.56>
ST_54 : Operation 361 [19/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 361 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.56>
ST_55 : Operation 362 [18/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 362 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.56>
ST_56 : Operation 363 [17/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 363 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.56>
ST_57 : Operation 364 [16/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 364 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.56>
ST_58 : Operation 365 [15/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 365 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.56>
ST_59 : Operation 366 [14/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 366 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.56>
ST_60 : Operation 367 [13/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 367 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.56>
ST_61 : Operation 368 [12/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 368 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.56>
ST_62 : Operation 369 [11/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 369 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.56>
ST_63 : Operation 370 [10/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 370 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.56>
ST_64 : Operation 371 [9/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 371 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.56>
ST_65 : Operation 372 [8/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 372 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.56>
ST_66 : Operation 373 [7/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 373 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.56>
ST_67 : Operation 374 [6/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 374 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.56>
ST_68 : Operation 375 [5/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 375 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.56>
ST_69 : Operation 376 [4/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 376 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.56>
ST_70 : Operation 377 [3/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 377 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.56>
ST_71 : Operation 378 [2/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 378 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.91>
ST_72 : Operation 379 [1/1] (0.00ns)   --->   "%y0_load = load i10 %y0" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 379 'load' 'y0_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 380 [1/1] (0.78ns)   --->   "%add_ln86_2 = add i10 %y0_load, i10 1" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 380 'add' 'add_ln86_2' <Predicate = (icmp_ln88)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 381 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ITRowcomp_ITColcomp_str"   --->   Operation 381 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 382 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 67081, i64 0"   --->   Operation 382 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 383 [1/1] (0.40ns)   --->   "%select_ln86_1 = select i1 %icmp_ln88, i10 %add_ln86_2, i10 %y0_load" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 383 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i10 %select_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 384 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 385 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 385 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 386 [1/1] (0.77ns)   --->   "%p_cast22_i_i = add i9 %empty, i9 2" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 386 'add' 'p_cast22_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 387 [1/1] (0.00ns)   --->   "%p_cast22_i_i_cast = zext i9 %p_cast22_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 387 'zext' 'p_cast22_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 388 [1/1] (2.14ns)   --->   "%mul26 = mul i19 %p_cast22_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 388 'mul' 'mul26' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul26, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 389 'partselect' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 390 [1/68] (1.56ns)   --->   "%empty_82 = urem i64 %p_smodpre_cast_i_i, i64 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 390 'urem' 'empty_82' <Predicate = true> <Delay = 1.56> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 2> <Delay = 1.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 391 [1/1] (0.00ns)   --->   "%empty_83 = trunc i2 %empty_82" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 391 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 392 [1/1] (0.54ns)   --->   "%empty_84 = sub i2 2, i2 %empty_83" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 392 'sub' 'empty_84' <Predicate = (tmp_9)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 393 [1/1] (0.17ns)   --->   "%p_smodpost_i_i = select i1 %tmp_9, i2 %empty_84, i2 %empty_83" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 393 'select' 'p_smodpost_i_i' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 394 [1/1] (0.77ns)   --->   "%p_cast26_i_i = add i9 %empty, i9 3" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 394 'add' 'p_cast26_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 395 [1/1] (0.00ns)   --->   "%p_cast26_i_i_cast = zext i9 %p_cast26_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 395 'zext' 'p_cast26_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 396 [1/1] (2.14ns)   --->   "%mul23 = mul i19 %p_cast26_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 396 'mul' 'mul23' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_20_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul23, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 397 'partselect' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 398 [1/1] (0.77ns)   --->   "%p_cast27_i_i = add i9 %empty, i9 4" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 398 'add' 'p_cast27_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 399 [1/1] (0.00ns)   --->   "%p_cast27_i_i_cast = zext i9 %p_cast27_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 399 'zext' 'p_cast27_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 400 [1/1] (2.14ns)   --->   "%mul20 = mul i19 %p_cast27_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 400 'mul' 'mul20' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_21_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul20, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 401 'partselect' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 402 [1/1] (0.77ns)   --->   "%p_cast28_i_i = add i9 %empty, i9 5" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 402 'add' 'p_cast28_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 403 [1/1] (0.00ns)   --->   "%p_cast28_i_i_cast = zext i9 %p_cast28_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 403 'zext' 'p_cast28_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 404 [1/1] (2.14ns)   --->   "%mul17 = mul i19 %p_cast28_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 404 'mul' 'mul17' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_22_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul17, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 405 'partselect' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 406 [1/1] (0.77ns)   --->   "%p_cast29_i_i = add i9 %empty, i9 6" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 406 'add' 'p_cast29_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 407 [1/1] (0.00ns)   --->   "%p_cast29_i_i_cast = zext i9 %p_cast29_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 407 'zext' 'p_cast29_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 408 [1/1] (2.14ns)   --->   "%mul14 = mul i19 %p_cast29_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 408 'mul' 'mul14' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_23_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul14, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 409 'partselect' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 410 [1/1] (0.77ns)   --->   "%p_cast30_i_i = add i9 %empty, i9 7" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 410 'add' 'p_cast30_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 411 [1/1] (0.00ns)   --->   "%p_cast30_i_i_cast = zext i9 %p_cast30_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 411 'zext' 'p_cast30_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 412 [1/1] (2.14ns)   --->   "%mul11 = mul i19 %p_cast30_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 412 'mul' 'mul11' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_24_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul11, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 413 'partselect' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 414 [1/1] (0.77ns)   --->   "%p_cast31_i_i = add i9 %empty, i9 8" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 414 'add' 'p_cast31_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 415 [1/1] (0.00ns)   --->   "%p_cast31_i_i_cast = zext i9 %p_cast31_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 415 'zext' 'p_cast31_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 416 [1/1] (2.14ns)   --->   "%mul8 = mul i19 %p_cast31_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 416 'mul' 'mul8' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_25_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul8, i32 11, i32 18" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 417 'partselect' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 418 [1/1] (0.77ns)   --->   "%p_cast32_i_i = add i9 %empty, i9 9" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 418 'add' 'p_cast32_i_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 419 [1/1] (0.00ns)   --->   "%p_cast32_i_i_cast = zext i9 %p_cast32_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 419 'zext' 'p_cast32_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 420 [1/1] (2.14ns)   --->   "%mul5 = mul i19 %p_cast32_i_i_cast, i19 683" [src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 420 'mul' 'mul5' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_26_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul5, i32 11, i32 18" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 421 'partselect' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 422 [1/1] (0.77ns)   --->   "%add_ln103 = add i9 %empty, i9 10" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 422 'add' 'add_ln103' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %add_ln103" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 423 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 424 [1/1] (2.14ns)   --->   "%mul_ln103 = mul i19 %zext_ln103, i19 683" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 424 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 425 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln103, i32 11, i32 18" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 425 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 426 [1/1] (0.42ns)   --->   "%br_ln103 = br void %for.inc22.i.i" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 426 'br' 'br_ln103' <Predicate = true> <Delay = 0.42>

State 73 <SV = 72> <Delay = 3.06>
ST_73 : Operation 427 [1/1] (0.00ns)   --->   "%c1 = phi i7 0, void %for.inc110.loopexit.i.i, i7 %add_ln103_1, void %for.inc22.split.i.i" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 427 'phi' 'c1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 428 [1/1] (0.77ns)   --->   "%icmp_ln103 = icmp_eq  i7 %c1, i7 64" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 428 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 429 [1/1] (0.77ns)   --->   "%add_ln103_1 = add i7 %c1, i7 1" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 429 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc22.split.i.i, void %for.body98.i.i.preheader" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 430 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i7 %c1" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 431 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_73 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i7 %c1" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 432 'zext' 'zext_ln121' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_73 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %c1, i3 0" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 433 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_73 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln121_15 = zext i10 %tmp_s" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 434 'zext' 'zext_ln121_15' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_73 : Operation 435 [1/1] (0.78ns)   --->   "%add_ln121_1 = add i11 %zext_ln121_15, i11 %zext_ln121" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 435 'add' 'add_ln121_1' <Predicate = (!icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 436 [2/2] (2.27ns)   --->   "%call_ln121 = call void @fuse_9x9_1x1_Pipeline_Conv1_ky, i11 %add_ln121_1, i6 %trunc_ln86, i3 %select_ln121, i8 %tmp_19_cast, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i8 %tmp_20_cast, i8 %tmp_21_cast, i8 %tmp_22_cast, i8 %tmp_23_cast, i8 %tmp_24_cast, i8 %tmp_25_cast, i8 %tmp_26_cast, i8 %udiv_ln_cast, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i2 %p_smodpost_i_i, i32 %add51_837_i_i_loc, i32 %add51_736_i_i_loc, i32 %add51_635_i_i_loc, i32 %add51_534_i_i_loc, i32 %add51_433_i_i_loc, i32 %add51_332_i_i_loc, i32 %add51_231_i_i_loc, i32 %add51_130_i_i_loc, i32 %add5129_i_i_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 436 'call' 'call_ln121' <Predicate = (!icmp_ln103)> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 437 [1/1] (0.85ns)   --->   "%acc1 = mux i32 @_ssdm_op_Mux.ap_auto.64f32.i6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_77, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_78, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_79, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_80, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60_s, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b1_loc_81, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62_s, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63_s, i6 %trunc_ln121" [src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 437 'mux' 'acc1' <Predicate = (!icmp_ln103)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 438 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fuse_9x9_1x1_Pipeline_Conv2_ReLU, i32 %f2_7, i32 %f2_6, i32 %f2_5, i32 %f2_4, i32 %f2_3, i32 %f2_2, i32 %f2_1, i32 %f2, i32 %acc2, i32 %acc2_1, i32 %acc2_2, i32 %acc2_3, i32 %acc2_4, i32 %acc2_5, i32 %acc2_6, i32 %acc2_7"   --->   Operation 438 'call' 'call_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 439 [1/1] (0.78ns)   --->   "%add_ln88 = add i10 %select_ln86, i10 1" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 439 'add' 'add_ln88' <Predicate = (icmp_ln103)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 440 [1/1] (0.42ns)   --->   "%store_ln88 = store i17 %add_ln86_4, i17 %indvar_flatten" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 440 'store' 'store_ln88' <Predicate = (icmp_ln103)> <Delay = 0.42>
ST_73 : Operation 441 [1/1] (0.42ns)   --->   "%store_ln88 = store i10 %select_ln86_1, i10 %y0" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 441 'store' 'store_ln88' <Predicate = (icmp_ln103)> <Delay = 0.42>
ST_73 : Operation 442 [1/1] (0.42ns)   --->   "%store_ln88 = store i10 %add_ln88, i10 %x0" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 442 'store' 'store_ln88' <Predicate = (icmp_ln103)> <Delay = 0.42>

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 443 [1/2] (0.00ns)   --->   "%call_ln121 = call void @fuse_9x9_1x1_Pipeline_Conv1_ky, i11 %add_ln121_1, i6 %trunc_ln86, i3 %select_ln121, i8 %tmp_19_cast, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i8 %tmp_20_cast, i8 %tmp_21_cast, i8 %tmp_22_cast, i8 %tmp_23_cast, i8 %tmp_24_cast, i8 %tmp_25_cast, i8 %tmp_26_cast, i8 %udiv_ln_cast, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i2 %p_smodpost_i_i, i32 %add51_837_i_i_loc, i32 %add51_736_i_i_loc, i32 %add51_635_i_i_loc, i32 %add51_534_i_i_loc, i32 %add51_433_i_i_loc, i32 %add51_332_i_i_loc, i32 %add51_231_i_i_loc, i32 %add51_130_i_i_loc, i32 %add5129_i_i_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 443 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.42>
ST_75 : Operation 444 [1/1] (0.00ns)   --->   "%add51_837_i_i_loc_load = load i32 %add51_837_i_i_loc"   --->   Operation 444 'load' 'add51_837_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 445 [1/1] (0.00ns)   --->   "%add51_736_i_i_loc_load = load i32 %add51_736_i_i_loc"   --->   Operation 445 'load' 'add51_736_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 446 [1/1] (0.00ns)   --->   "%add51_635_i_i_loc_load = load i32 %add51_635_i_i_loc"   --->   Operation 446 'load' 'add51_635_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 447 [1/1] (0.00ns)   --->   "%add51_534_i_i_loc_load = load i32 %add51_534_i_i_loc"   --->   Operation 447 'load' 'add51_534_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 448 [1/1] (0.00ns)   --->   "%add51_433_i_i_loc_load = load i32 %add51_433_i_i_loc"   --->   Operation 448 'load' 'add51_433_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 449 [1/1] (0.00ns)   --->   "%add51_332_i_i_loc_load = load i32 %add51_332_i_i_loc"   --->   Operation 449 'load' 'add51_332_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 450 [1/1] (0.00ns)   --->   "%add51_231_i_i_loc_load = load i32 %add51_231_i_i_loc"   --->   Operation 450 'load' 'add51_231_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 451 [1/1] (0.00ns)   --->   "%add51_130_i_i_loc_load = load i32 %add51_130_i_i_loc"   --->   Operation 451 'load' 'add51_130_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 452 [1/1] (0.00ns)   --->   "%add5129_i_i_loc_load = load i32 %add5129_i_i_loc"   --->   Operation 452 'load' 'add5129_i_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 453 [2/2] (0.42ns)   --->   "%call_ln124 = call void @fuse_9x9_1x1_Pipeline_acc1, i32 %acc1, i32 %add5129_i_i_loc_load, i32 %add51_130_i_i_loc_load, i32 %add51_231_i_i_loc_load, i32 %add51_332_i_i_loc_load, i32 %add51_433_i_i_loc_load, i32 %add51_534_i_i_loc_load, i32 %add51_635_i_i_loc_load, i32 %add51_736_i_i_loc_load, i32 %add51_837_i_i_loc_load, i32 %acc1_2_loc" [src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 453 'call' 'call_ln124' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.79>
ST_76 : Operation 454 [1/2] (0.79ns)   --->   "%call_ln124 = call void @fuse_9x9_1x1_Pipeline_acc1, i32 %acc1, i32 %add5129_i_i_loc_load, i32 %add51_130_i_i_loc_load, i32 %add51_231_i_i_loc_load, i32 %add51_332_i_i_loc_load, i32 %add51_433_i_i_loc_load, i32 %add51_534_i_i_loc_load, i32 %add51_635_i_i_loc_load, i32 %add51_736_i_i_loc_load, i32 %add51_837_i_i_loc_load, i32 %acc1_2_loc" [src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 454 'call' 'call_ln124' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.78>
ST_77 : Operation 455 [1/1] (0.00ns)   --->   "%acc1_2_loc_load = load i32 %acc1_2_loc"   --->   Operation 455 'load' 'acc1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : [1/1] (0.77ns)   --->   Input mux for Operation 456 '%tmp_17 = fcmp_olt  i32 %acc1_2_loc_load, i32 0'
ST_77 : Operation 456 [2/2] (2.01ns)   --->   "%tmp_17 = fcmp_olt  i32 %acc1_2_loc_load, i32 0" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 456 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.46>
ST_78 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %acc1_2_loc_load" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 457 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln127, i32 23, i32 30" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 458 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %bitcast_ln127" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 459 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 460 [1/1] (0.76ns)   --->   "%icmp_ln127 = icmp_ne  i8 %tmp_16, i8 255" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 460 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 461 [1/1] (0.92ns)   --->   "%icmp_ln127_1 = icmp_eq  i23 %trunc_ln127, i23 0" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 461 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node acc1_3)   --->   "%or_ln127 = or i1 %icmp_ln127_1, i1 %icmp_ln127" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 462 'or' 'or_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 463 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %acc1_2_loc_load, i32 0" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 463 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node acc1_3)   --->   "%and_ln127 = and i1 %or_ln127, i1 %tmp_17" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 464 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 465 [1/1] (0.44ns) (out node of the LUT)   --->   "%acc1_3 = select i1 %and_ln127, i32 0, i32 %acc1_2_loc_load" [src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 465 'select' 'acc1_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 466 [2/2] (1.23ns)   --->   "%call_ln121 = call void @fuse_9x9_1x1_Pipeline_Conv2_dot32, i6 %trunc_ln121, i32 %acc2_7, i32 %acc2_6, i32 %acc2_5, i32 %acc2_4, i32 %acc2_3, i32 %acc2_2, i32 %acc2_1, i32 %acc2, i32 %acc1_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 466 'call' 'call_ln121' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 467 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 467 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 468 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 468 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 469 [1/2] (0.00ns)   --->   "%call_ln121 = call void @fuse_9x9_1x1_Pipeline_Conv2_dot32, i6 %trunc_ln121, i32 %acc2_7, i32 %acc2_6, i32 %acc2_5, i32 %acc2_4, i32 %acc2_3, i32 %acc2_2, i32 %acc2_1, i32 %acc2, i32 %acc1_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5" [src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 469 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc22.i.i" [src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 470 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 80 <SV = 73> <Delay = 0.00>
ST_80 : Operation 471 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fuse_9x9_1x1_Pipeline_Conv2_ReLU, i32 %f2_7, i32 %f2_6, i32 %f2_5, i32 %f2_4, i32 %f2_3, i32 %f2_2, i32 %f2_1, i32 %f2, i32 %acc2, i32 %acc2_1, i32 %acc2_2, i32 %acc2_3, i32 %acc2_4, i32 %acc2_5, i32 %acc2_6, i32 %acc2_7"   --->   Operation 471 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 74> <Delay = 0.67>
ST_81 : Operation 472 [2/2] (0.67ns)   --->   "%f2_load = load i2 %f2_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 472 'load' 'f2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 473 [2/2] (0.67ns)   --->   "%f2_1_load = load i2 %f2_1_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 473 'load' 'f2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 474 [2/2] (0.67ns)   --->   "%f2_2_load = load i2 %f2_2_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 474 'load' 'f2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 475 [2/2] (0.67ns)   --->   "%f2_3_load = load i2 %f2_3_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 475 'load' 'f2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 476 [2/2] (0.67ns)   --->   "%f2_4_load = load i2 %f2_4_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 476 'load' 'f2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 477 [2/2] (0.67ns)   --->   "%f2_5_load = load i2 %f2_5_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 477 'load' 'f2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 478 [2/2] (0.67ns)   --->   "%f2_6_load = load i2 %f2_6_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 478 'load' 'f2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 479 [2/2] (0.67ns)   --->   "%f2_7_load = load i2 %f2_7_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 479 'load' 'f2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 480 [2/2] (0.67ns)   --->   "%f2_load_1 = load i2 %f2_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 480 'load' 'f2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 481 [2/2] (0.67ns)   --->   "%f2_1_load_1 = load i2 %f2_1_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 481 'load' 'f2_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 482 [2/2] (0.67ns)   --->   "%f2_2_load_1 = load i2 %f2_2_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 482 'load' 'f2_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 483 [2/2] (0.67ns)   --->   "%f2_3_load_1 = load i2 %f2_3_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 483 'load' 'f2_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 484 [2/2] (0.67ns)   --->   "%f2_4_load_1 = load i2 %f2_4_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 484 'load' 'f2_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 485 [2/2] (0.67ns)   --->   "%f2_5_load_1 = load i2 %f2_5_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 485 'load' 'f2_5_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 486 [2/2] (0.67ns)   --->   "%f2_6_load_1 = load i2 %f2_6_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 486 'load' 'f2_6_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_81 : Operation 487 [2/2] (0.67ns)   --->   "%f2_7_load_1 = load i2 %f2_7_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 487 'load' 'f2_7_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 82 <SV = 75> <Delay = 0.67>
ST_82 : Operation 488 [1/2] (0.67ns)   --->   "%f2_load = load i2 %f2_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 488 'load' 'f2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 489 [1/2] (0.67ns)   --->   "%f2_1_load = load i2 %f2_1_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 489 'load' 'f2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 490 [1/2] (0.67ns)   --->   "%f2_2_load = load i2 %f2_2_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 490 'load' 'f2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 491 [1/2] (0.67ns)   --->   "%f2_3_load = load i2 %f2_3_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 491 'load' 'f2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 492 [1/2] (0.67ns)   --->   "%f2_4_load = load i2 %f2_4_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 492 'load' 'f2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 493 [1/2] (0.67ns)   --->   "%f2_5_load = load i2 %f2_5_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 493 'load' 'f2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 494 [1/2] (0.67ns)   --->   "%f2_6_load = load i2 %f2_6_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 494 'load' 'f2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 495 [1/2] (0.67ns)   --->   "%f2_7_load = load i2 %f2_7_addr" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 495 'load' 'f2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 496 [1/2] (0.67ns)   --->   "%f2_load_1 = load i2 %f2_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 496 'load' 'f2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 497 [1/2] (0.67ns)   --->   "%f2_1_load_1 = load i2 %f2_1_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 497 'load' 'f2_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 498 [1/2] (0.67ns)   --->   "%f2_2_load_1 = load i2 %f2_2_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 498 'load' 'f2_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 499 [1/2] (0.67ns)   --->   "%f2_3_load_1 = load i2 %f2_3_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 499 'load' 'f2_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 500 [1/2] (0.67ns)   --->   "%f2_4_load_1 = load i2 %f2_4_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 500 'load' 'f2_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 501 [1/2] (0.67ns)   --->   "%f2_5_load_1 = load i2 %f2_5_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 501 'load' 'f2_5_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 502 [1/2] (0.67ns)   --->   "%f2_6_load_1 = load i2 %f2_6_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 502 'load' 'f2_6_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 503 [1/2] (0.67ns)   --->   "%f2_7_load_1 = load i2 %f2_7_addr_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 503 'load' 'f2_7_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 504 [2/2] (0.67ns)   --->   "%f2_load_2 = load i2 %f2_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 504 'load' 'f2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 505 [2/2] (0.67ns)   --->   "%f2_1_load_2 = load i2 %f2_1_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 505 'load' 'f2_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 506 [2/2] (0.67ns)   --->   "%f2_2_load_2 = load i2 %f2_2_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 506 'load' 'f2_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 507 [2/2] (0.67ns)   --->   "%f2_3_load_2 = load i2 %f2_3_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 507 'load' 'f2_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 508 [2/2] (0.67ns)   --->   "%f2_4_load_2 = load i2 %f2_4_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 508 'load' 'f2_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 509 [2/2] (0.67ns)   --->   "%f2_5_load_2 = load i2 %f2_5_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 509 'load' 'f2_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 510 [2/2] (0.67ns)   --->   "%f2_6_load_2 = load i2 %f2_6_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 510 'load' 'f2_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 511 [2/2] (0.67ns)   --->   "%f2_7_load_2 = load i2 %f2_7_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 511 'load' 'f2_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 512 [2/2] (0.67ns)   --->   "%f2_load_3 = load i2 %f2_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 512 'load' 'f2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 513 [2/2] (0.67ns)   --->   "%f2_1_load_3 = load i2 %f2_1_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 513 'load' 'f2_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 514 [2/2] (0.67ns)   --->   "%f2_2_load_3 = load i2 %f2_2_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 514 'load' 'f2_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 515 [2/2] (0.67ns)   --->   "%f2_3_load_3 = load i2 %f2_3_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 515 'load' 'f2_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 516 [2/2] (0.67ns)   --->   "%f2_4_load_3 = load i2 %f2_4_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 516 'load' 'f2_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 517 [2/2] (0.67ns)   --->   "%f2_5_load_3 = load i2 %f2_5_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 517 'load' 'f2_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 518 [2/2] (0.67ns)   --->   "%f2_6_load_3 = load i2 %f2_6_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 518 'load' 'f2_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_82 : Operation 519 [2/2] (0.67ns)   --->   "%f2_7_load_3 = load i2 %f2_7_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 519 'load' 'f2_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 83 <SV = 76> <Delay = 2.23>
ST_83 : Operation 520 [1/2] (0.67ns)   --->   "%f2_load_2 = load i2 %f2_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 520 'load' 'f2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 521 [1/2] (0.67ns)   --->   "%f2_1_load_2 = load i2 %f2_1_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 521 'load' 'f2_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 522 [1/2] (0.67ns)   --->   "%f2_2_load_2 = load i2 %f2_2_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 522 'load' 'f2_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 523 [1/2] (0.67ns)   --->   "%f2_3_load_2 = load i2 %f2_3_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 523 'load' 'f2_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 524 [1/2] (0.67ns)   --->   "%f2_4_load_2 = load i2 %f2_4_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 524 'load' 'f2_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 525 [1/2] (0.67ns)   --->   "%f2_5_load_2 = load i2 %f2_5_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 525 'load' 'f2_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 526 [1/2] (0.67ns)   --->   "%f2_6_load_2 = load i2 %f2_6_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 526 'load' 'f2_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 527 [1/2] (0.67ns)   --->   "%f2_7_load_2 = load i2 %f2_7_addr_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 527 'load' 'f2_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 528 [1/2] (0.67ns)   --->   "%f2_load_3 = load i2 %f2_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 528 'load' 'f2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 529 [1/2] (0.67ns)   --->   "%f2_1_load_3 = load i2 %f2_1_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 529 'load' 'f2_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 530 [1/2] (0.67ns)   --->   "%f2_2_load_3 = load i2 %f2_2_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 530 'load' 'f2_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 531 [1/2] (0.67ns)   --->   "%f2_3_load_3 = load i2 %f2_3_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 531 'load' 'f2_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 532 [1/2] (0.67ns)   --->   "%f2_4_load_3 = load i2 %f2_4_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 532 'load' 'f2_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 533 [1/2] (0.67ns)   --->   "%f2_5_load_3 = load i2 %f2_5_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 533 'load' 'f2_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 534 [1/2] (0.67ns)   --->   "%f2_6_load_3 = load i2 %f2_6_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 534 'load' 'f2_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 535 [1/2] (0.67ns)   --->   "%f2_7_load_3 = load i2 %f2_7_addr_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 535 'load' 'f2_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_83 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %f2_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 536 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i32 %f2_1_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 537 'bitcast' 'bitcast_ln145_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %f2_2_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 538 'bitcast' 'bitcast_ln145_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %f2_3_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 539 'bitcast' 'bitcast_ln145_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %f2_4_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 540 'bitcast' 'bitcast_ln145_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %f2_5_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 541 'bitcast' 'bitcast_ln145_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %f2_6_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 542 'bitcast' 'bitcast_ln145_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %f2_7_load" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 543 'bitcast' 'bitcast_ln145_7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln145_8 = bitcast i32 %f2_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 544 'bitcast' 'bitcast_ln145_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln145_9 = bitcast i32 %f2_1_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 545 'bitcast' 'bitcast_ln145_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln145_10 = bitcast i32 %f2_2_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 546 'bitcast' 'bitcast_ln145_10' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln145_11 = bitcast i32 %f2_3_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 547 'bitcast' 'bitcast_ln145_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 548 [1/1] (0.00ns)   --->   "%bitcast_ln145_12 = bitcast i32 %f2_4_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 548 'bitcast' 'bitcast_ln145_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln145_13 = bitcast i32 %f2_5_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 549 'bitcast' 'bitcast_ln145_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 550 [1/1] (0.00ns)   --->   "%bitcast_ln145_14 = bitcast i32 %f2_6_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 550 'bitcast' 'bitcast_ln145_14' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln145_15 = bitcast i32 %f2_7_load_1" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 551 'bitcast' 'bitcast_ln145_15' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln145_16 = bitcast i32 %f2_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 552 'bitcast' 'bitcast_ln145_16' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln145_17 = bitcast i32 %f2_1_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 553 'bitcast' 'bitcast_ln145_17' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln145_18 = bitcast i32 %f2_2_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 554 'bitcast' 'bitcast_ln145_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln145_19 = bitcast i32 %f2_3_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 555 'bitcast' 'bitcast_ln145_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln145_20 = bitcast i32 %f2_4_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 556 'bitcast' 'bitcast_ln145_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln145_21 = bitcast i32 %f2_5_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 557 'bitcast' 'bitcast_ln145_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln145_22 = bitcast i32 %f2_6_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 558 'bitcast' 'bitcast_ln145_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln145_23 = bitcast i32 %f2_7_load_2" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 559 'bitcast' 'bitcast_ln145_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln145_24 = bitcast i32 %f2_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 560 'bitcast' 'bitcast_ln145_24' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 561 [1/1] (0.00ns)   --->   "%bitcast_ln145_25 = bitcast i32 %f2_1_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 561 'bitcast' 'bitcast_ln145_25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln145_26 = bitcast i32 %f2_2_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 562 'bitcast' 'bitcast_ln145_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln145_27 = bitcast i32 %f2_3_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 563 'bitcast' 'bitcast_ln145_27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln145_28 = bitcast i32 %f2_4_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 564 'bitcast' 'bitcast_ln145_28' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln145_29 = bitcast i32 %f2_5_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 565 'bitcast' 'bitcast_ln145_29' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln145_30 = bitcast i32 %f2_6_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 566 'bitcast' 'bitcast_ln145_30' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln145_31 = bitcast i32 %f2_7_load_3" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 567 'bitcast' 'bitcast_ln145_31' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln145_i_i = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln145_31, i32 %bitcast_ln145_30, i32 %bitcast_ln145_29, i32 %bitcast_ln145_28, i32 %bitcast_ln145_27, i32 %bitcast_ln145_26, i32 %bitcast_ln145_25, i32 %bitcast_ln145_24, i32 %bitcast_ln145_23, i32 %bitcast_ln145_22, i32 %bitcast_ln145_21, i32 %bitcast_ln145_20, i32 %bitcast_ln145_19, i32 %bitcast_ln145_18, i32 %bitcast_ln145_17, i32 %bitcast_ln145_16, i32 %bitcast_ln145_15, i32 %bitcast_ln145_14, i32 %bitcast_ln145_13, i32 %bitcast_ln145_12, i32 %bitcast_ln145_11, i32 %bitcast_ln145_10, i32 %bitcast_ln145_9, i32 %bitcast_ln145_8, i32 %bitcast_ln145_7, i32 %bitcast_ln145_6, i32 %bitcast_ln145_5, i32 %bitcast_ln145_4, i32 %bitcast_ln145_3, i32 %bitcast_ln145_2, i32 %bitcast_ln145_1, i32 %bitcast_ln145" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 568 'bitconcatenate' 'or_ln145_i_i' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 569 [1/1] (1.55ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %s_f2_i_i, i1024 %or_ln145_i_i" [src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 569 'write' 'write_ln145' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 64> <FIFO>
ST_83 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_95_1.i.i" [src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 570 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.399ns
The critical path consists of the following:
	wire read operation ('h0_read') on port 'h0' [122]  (1.838 ns)
	'add' operation ('add_ln754', src/srcnn.cpp:754) [156]  (0.776 ns)
	'select' operation ('select_ln754', src/srcnn.cpp:754) [160]  (0.393 ns)
	'add' operation of DSP[321] ('add_ln86_1', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [317]  (2.396 ns)
	'mul' operation of DSP[321] ('bound', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [321]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[321] ('bound', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [321]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[321] ('bound', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [321]  (0.996 ns)

 <State 4>: 0.765ns
The critical path consists of the following:
	'add' operation ('add_ln86', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [314]  (0.765 ns)

 <State 5>: 3.105ns
The critical path consists of the following:
	'load' operation ('x0_load', src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770) on local variable 'x0' [333]  (0.000 ns)
	'icmp' operation ('icmp_ln88', src/srcnn.cpp:88->src/srcnn.cpp:274->src/srcnn.cpp:770) [338]  (0.787 ns)
	'select' operation ('select_ln86', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [339]  (0.403 ns)
	'xor' operation ('p_smodpre_i_i', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [352]  (0.351 ns)
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 6>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 7>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 8>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 9>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 10>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 11>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 12>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 13>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 14>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 15>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 16>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 17>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 18>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 19>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 20>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 21>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 22>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 23>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 24>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 25>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 26>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 27>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 28>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 29>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 30>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 31>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 32>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 33>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 34>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 35>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 36>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 37>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 38>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 39>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 40>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 41>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 42>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 43>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 44>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 45>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 46>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 47>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 48>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 49>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 50>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 51>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 52>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 53>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 54>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 55>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 56>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 57>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 58>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 59>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 60>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 61>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 62>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 63>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 64>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 65>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 66>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 67>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 68>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 69>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 70>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 71>: 1.564ns
The critical path consists of the following:
	'urem' operation ('empty_82', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [354]  (1.564 ns)

 <State 72>: 2.916ns
The critical path consists of the following:
	'add' operation ('p_cast22_i_i', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [345]  (0.776 ns)
	'mul' operation ('mul26', src/srcnn.cpp:86->src/srcnn.cpp:274->src/srcnn.cpp:770) [347]  (2.140 ns)

 <State 73>: 3.060ns
The critical path consists of the following:
	'phi' operation ('c1', src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770) with incoming values : ('add_ln103_1', src/srcnn.cpp:103->src/srcnn.cpp:274->src/srcnn.cpp:770) [392]  (0.000 ns)
	'add' operation ('add_ln121_1', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) [401]  (0.787 ns)
	'call' operation ('call_ln121', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) to 'fuse_9x9_1x1_Pipeline_Conv1_ky' [404]  (2.273 ns)

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.427ns
The critical path consists of the following:
	'load' operation ('add51_837_i_i_loc_load') on local variable 'add51_837_i_i_loc' [405]  (0.000 ns)
	'call' operation ('call_ln124', src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770) to 'fuse_9x9_1x1_Pipeline_acc1' [415]  (0.427 ns)

 <State 76>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln124', src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770) to 'fuse_9x9_1x1_Pipeline_acc1' [415]  (0.797 ns)

 <State 77>: 2.782ns
The critical path consists of the following:
	'load' operation ('acc1_2_loc_load') on local variable 'acc1_2_loc' [416]  (0.000 ns)
	multiplexor before operation 'fcmp' with delay (0.770 ns)
'fcmp' operation ('tmp_17', src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770) [423]  (2.012 ns)

 <State 78>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770) [423]  (2.782 ns)
	'and' operation ('and_ln127', src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770) [424]  (0.000 ns)
	'select' operation ('acc1', src/srcnn.cpp:127->src/srcnn.cpp:274->src/srcnn.cpp:770) [425]  (0.449 ns)
	'call' operation ('call_ln121', src/srcnn.cpp:121->src/srcnn.cpp:274->src/srcnn.cpp:770) to 'fuse_9x9_1x1_Pipeline_Conv2_dot32' [426]  (1.237 ns)

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.677ns
The critical path consists of the following:
	'load' operation ('f2_load', src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770) on array 'f2', src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770 [430]  (0.677 ns)

 <State 82>: 0.677ns
The critical path consists of the following:
	'load' operation ('f2_load', src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770) on array 'f2', src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770 [430]  (0.677 ns)

 <State 83>: 2.234ns
The critical path consists of the following:
	'load' operation ('f2_load_2', src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770) on array 'f2', src/srcnn.cpp:136->src/srcnn.cpp:274->src/srcnn.cpp:770 [446]  (0.677 ns)
	fifo write operation ('write_ln145', src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770) on port 's_f2_i_i' (src/srcnn.cpp:145->src/srcnn.cpp:274->src/srcnn.cpp:770) [495]  (1.557 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
