
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: PAPRATT

Implementation : impl1

# Written on Fri Jan 19 10:11:20 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                        Requested     Requested     Clock                               Clock                   Clock
Level     Clock                                        Frequency     Period        Type                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       datapath|clk_25m                             200.0 MHz     5.000         inferred                            Inferred_clkgroup_0     43   
1 .         upravljac|R_keys_last_derived_clock[3]     200.0 MHz     5.000         derived (from datapath|clk_25m)     Inferred_clkgroup_0     16   
====================================================================================================================================================


Clock Load Summary
******************

                                           Clock     Source                                      Clock Pin                      Non-clock Pin     Non-clock Pin       
Clock                                      Load      Pin                                         Seq Example                    Seq Example       Comb Example        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
datapath|clk_25m                           43        clk_25m(port)                               I_upravljac.R_AddrA[1:0].C     -                 -                   
upravljac|R_keys_last_derived_clock[3]     16        I_upravljac.R_keys_last[3:0].Q[3](dffe)     I_regfile.R0[3:0].C            -                 led_3[3:0].A[3](mux)
======================================================================================================================================================================
