module Sub 
  (
   input  logic clk, 
   output [2:0] a_NO, 
   output [3:0] f4_dotnamed, 
   output bign1_dotnamed, 
   output [1:0] bign2_dotnamed, 
   output c_dotnamed, 
   output dtmp_NO, 
   output etmp_dotnamed, 
   input \escaped*dot*named 
   );
endmodule 