

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_25mhz           Unconstrained_port     28         R_prog_release[17]
@KP:ckid0_1       sd_clk              Unconstrained_port     8          R_spi_miso[7]     
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

