[tasks]
srl_bmc srl bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
srl_bmc: depth 72

[engines]
smtbmc

[script]
srl: read_verilog -sv -formal alu_srl.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu.svh
srl: @srcdir@/alu_srl.sv
