$comment
	File created using the following command:
		vcd file Aula17.msim.vcd -direction
$end
$date
	Mon Nov 21 18:31:37 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula17_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " flagEqual $end
$var wire 1 # Funct [5] $end
$var wire 1 $ Funct [4] $end
$var wire 1 % Funct [3] $end
$var wire 1 & Funct [2] $end
$var wire 1 ' Funct [1] $end
$var wire 1 ( Funct [0] $end
$var wire 1 ) habFlagBEQ $end
$var wire 1 * Instru_opcode [5] $end
$var wire 1 + Instru_opcode [4] $end
$var wire 1 , Instru_opcode [3] $end
$var wire 1 - Instru_opcode [2] $end
$var wire 1 . Instru_opcode [1] $end
$var wire 1 / Instru_opcode [0] $end
$var wire 1 0 MEM_INN [31] $end
$var wire 1 1 MEM_INN [30] $end
$var wire 1 2 MEM_INN [29] $end
$var wire 1 3 MEM_INN [28] $end
$var wire 1 4 MEM_INN [27] $end
$var wire 1 5 MEM_INN [26] $end
$var wire 1 6 MEM_INN [25] $end
$var wire 1 7 MEM_INN [24] $end
$var wire 1 8 MEM_INN [23] $end
$var wire 1 9 MEM_INN [22] $end
$var wire 1 : MEM_INN [21] $end
$var wire 1 ; MEM_INN [20] $end
$var wire 1 < MEM_INN [19] $end
$var wire 1 = MEM_INN [18] $end
$var wire 1 > MEM_INN [17] $end
$var wire 1 ? MEM_INN [16] $end
$var wire 1 @ MEM_INN [15] $end
$var wire 1 A MEM_INN [14] $end
$var wire 1 B MEM_INN [13] $end
$var wire 1 C MEM_INN [12] $end
$var wire 1 D MEM_INN [11] $end
$var wire 1 E MEM_INN [10] $end
$var wire 1 F MEM_INN [9] $end
$var wire 1 G MEM_INN [8] $end
$var wire 1 H MEM_INN [7] $end
$var wire 1 I MEM_INN [6] $end
$var wire 1 J MEM_INN [5] $end
$var wire 1 K MEM_INN [4] $end
$var wire 1 L MEM_INN [3] $end
$var wire 1 M MEM_INN [2] $end
$var wire 1 N MEM_INN [1] $end
$var wire 1 O MEM_INN [0] $end
$var wire 1 P MEM_OUTT [31] $end
$var wire 1 Q MEM_OUTT [30] $end
$var wire 1 R MEM_OUTT [29] $end
$var wire 1 S MEM_OUTT [28] $end
$var wire 1 T MEM_OUTT [27] $end
$var wire 1 U MEM_OUTT [26] $end
$var wire 1 V MEM_OUTT [25] $end
$var wire 1 W MEM_OUTT [24] $end
$var wire 1 X MEM_OUTT [23] $end
$var wire 1 Y MEM_OUTT [22] $end
$var wire 1 Z MEM_OUTT [21] $end
$var wire 1 [ MEM_OUTT [20] $end
$var wire 1 \ MEM_OUTT [19] $end
$var wire 1 ] MEM_OUTT [18] $end
$var wire 1 ^ MEM_OUTT [17] $end
$var wire 1 _ MEM_OUTT [16] $end
$var wire 1 ` MEM_OUTT [15] $end
$var wire 1 a MEM_OUTT [14] $end
$var wire 1 b MEM_OUTT [13] $end
$var wire 1 c MEM_OUTT [12] $end
$var wire 1 d MEM_OUTT [11] $end
$var wire 1 e MEM_OUTT [10] $end
$var wire 1 f MEM_OUTT [9] $end
$var wire 1 g MEM_OUTT [8] $end
$var wire 1 h MEM_OUTT [7] $end
$var wire 1 i MEM_OUTT [6] $end
$var wire 1 j MEM_OUTT [5] $end
$var wire 1 k MEM_OUTT [4] $end
$var wire 1 l MEM_OUTT [3] $end
$var wire 1 m MEM_OUTT [2] $end
$var wire 1 n MEM_OUTT [1] $end
$var wire 1 o MEM_OUTT [0] $end
$var wire 1 p muxJmp $end
$var wire 1 q PC_OUTT [31] $end
$var wire 1 r PC_OUTT [30] $end
$var wire 1 s PC_OUTT [29] $end
$var wire 1 t PC_OUTT [28] $end
$var wire 1 u PC_OUTT [27] $end
$var wire 1 v PC_OUTT [26] $end
$var wire 1 w PC_OUTT [25] $end
$var wire 1 x PC_OUTT [24] $end
$var wire 1 y PC_OUTT [23] $end
$var wire 1 z PC_OUTT [22] $end
$var wire 1 { PC_OUTT [21] $end
$var wire 1 | PC_OUTT [20] $end
$var wire 1 } PC_OUTT [19] $end
$var wire 1 ~ PC_OUTT [18] $end
$var wire 1 !! PC_OUTT [17] $end
$var wire 1 "! PC_OUTT [16] $end
$var wire 1 #! PC_OUTT [15] $end
$var wire 1 $! PC_OUTT [14] $end
$var wire 1 %! PC_OUTT [13] $end
$var wire 1 &! PC_OUTT [12] $end
$var wire 1 '! PC_OUTT [11] $end
$var wire 1 (! PC_OUTT [10] $end
$var wire 1 )! PC_OUTT [9] $end
$var wire 1 *! PC_OUTT [8] $end
$var wire 1 +! PC_OUTT [7] $end
$var wire 1 ,! PC_OUTT [6] $end
$var wire 1 -! PC_OUTT [5] $end
$var wire 1 .! PC_OUTT [4] $end
$var wire 1 /! PC_OUTT [3] $end
$var wire 1 0! PC_OUTT [2] $end
$var wire 1 1! PC_OUTT [1] $end
$var wire 1 2! PC_OUTT [0] $end
$var wire 1 3! Rs_End [4] $end
$var wire 1 4! Rs_End [3] $end
$var wire 1 5! Rs_End [2] $end
$var wire 1 6! Rs_End [1] $end
$var wire 1 7! Rs_End [0] $end
$var wire 1 8! RS_OUT [31] $end
$var wire 1 9! RS_OUT [30] $end
$var wire 1 :! RS_OUT [29] $end
$var wire 1 ;! RS_OUT [28] $end
$var wire 1 <! RS_OUT [27] $end
$var wire 1 =! RS_OUT [26] $end
$var wire 1 >! RS_OUT [25] $end
$var wire 1 ?! RS_OUT [24] $end
$var wire 1 @! RS_OUT [23] $end
$var wire 1 A! RS_OUT [22] $end
$var wire 1 B! RS_OUT [21] $end
$var wire 1 C! RS_OUT [20] $end
$var wire 1 D! RS_OUT [19] $end
$var wire 1 E! RS_OUT [18] $end
$var wire 1 F! RS_OUT [17] $end
$var wire 1 G! RS_OUT [16] $end
$var wire 1 H! RS_OUT [15] $end
$var wire 1 I! RS_OUT [14] $end
$var wire 1 J! RS_OUT [13] $end
$var wire 1 K! RS_OUT [12] $end
$var wire 1 L! RS_OUT [11] $end
$var wire 1 M! RS_OUT [10] $end
$var wire 1 N! RS_OUT [9] $end
$var wire 1 O! RS_OUT [8] $end
$var wire 1 P! RS_OUT [7] $end
$var wire 1 Q! RS_OUT [6] $end
$var wire 1 R! RS_OUT [5] $end
$var wire 1 S! RS_OUT [4] $end
$var wire 1 T! RS_OUT [3] $end
$var wire 1 U! RS_OUT [2] $end
$var wire 1 V! RS_OUT [1] $end
$var wire 1 W! RS_OUT [0] $end
$var wire 1 X! Rt_End [4] $end
$var wire 1 Y! Rt_End [3] $end
$var wire 1 Z! Rt_End [2] $end
$var wire 1 [! Rt_End [1] $end
$var wire 1 \! Rt_End [0] $end
$var wire 1 ]! RT_OUTT [31] $end
$var wire 1 ^! RT_OUTT [30] $end
$var wire 1 _! RT_OUTT [29] $end
$var wire 1 `! RT_OUTT [28] $end
$var wire 1 a! RT_OUTT [27] $end
$var wire 1 b! RT_OUTT [26] $end
$var wire 1 c! RT_OUTT [25] $end
$var wire 1 d! RT_OUTT [24] $end
$var wire 1 e! RT_OUTT [23] $end
$var wire 1 f! RT_OUTT [22] $end
$var wire 1 g! RT_OUTT [21] $end
$var wire 1 h! RT_OUTT [20] $end
$var wire 1 i! RT_OUTT [19] $end
$var wire 1 j! RT_OUTT [18] $end
$var wire 1 k! RT_OUTT [17] $end
$var wire 1 l! RT_OUTT [16] $end
$var wire 1 m! RT_OUTT [15] $end
$var wire 1 n! RT_OUTT [14] $end
$var wire 1 o! RT_OUTT [13] $end
$var wire 1 p! RT_OUTT [12] $end
$var wire 1 q! RT_OUTT [11] $end
$var wire 1 r! RT_OUTT [10] $end
$var wire 1 s! RT_OUTT [9] $end
$var wire 1 t! RT_OUTT [8] $end
$var wire 1 u! RT_OUTT [7] $end
$var wire 1 v! RT_OUTT [6] $end
$var wire 1 w! RT_OUTT [5] $end
$var wire 1 x! RT_OUTT [4] $end
$var wire 1 y! RT_OUTT [3] $end
$var wire 1 z! RT_OUTT [2] $end
$var wire 1 {! RT_OUTT [1] $end
$var wire 1 |! RT_OUTT [0] $end
$var wire 1 }! ULAA_OUT_AddrRAM [31] $end
$var wire 1 ~! ULAA_OUT_AddrRAM [30] $end
$var wire 1 !" ULAA_OUT_AddrRAM [29] $end
$var wire 1 "" ULAA_OUT_AddrRAM [28] $end
$var wire 1 #" ULAA_OUT_AddrRAM [27] $end
$var wire 1 $" ULAA_OUT_AddrRAM [26] $end
$var wire 1 %" ULAA_OUT_AddrRAM [25] $end
$var wire 1 &" ULAA_OUT_AddrRAM [24] $end
$var wire 1 '" ULAA_OUT_AddrRAM [23] $end
$var wire 1 (" ULAA_OUT_AddrRAM [22] $end
$var wire 1 )" ULAA_OUT_AddrRAM [21] $end
$var wire 1 *" ULAA_OUT_AddrRAM [20] $end
$var wire 1 +" ULAA_OUT_AddrRAM [19] $end
$var wire 1 ," ULAA_OUT_AddrRAM [18] $end
$var wire 1 -" ULAA_OUT_AddrRAM [17] $end
$var wire 1 ." ULAA_OUT_AddrRAM [16] $end
$var wire 1 /" ULAA_OUT_AddrRAM [15] $end
$var wire 1 0" ULAA_OUT_AddrRAM [14] $end
$var wire 1 1" ULAA_OUT_AddrRAM [13] $end
$var wire 1 2" ULAA_OUT_AddrRAM [12] $end
$var wire 1 3" ULAA_OUT_AddrRAM [11] $end
$var wire 1 4" ULAA_OUT_AddrRAM [10] $end
$var wire 1 5" ULAA_OUT_AddrRAM [9] $end
$var wire 1 6" ULAA_OUT_AddrRAM [8] $end
$var wire 1 7" ULAA_OUT_AddrRAM [7] $end
$var wire 1 8" ULAA_OUT_AddrRAM [6] $end
$var wire 1 9" ULAA_OUT_AddrRAM [5] $end
$var wire 1 :" ULAA_OUT_AddrRAM [4] $end
$var wire 1 ;" ULAA_OUT_AddrRAM [3] $end
$var wire 1 <" ULAA_OUT_AddrRAM [2] $end
$var wire 1 =" ULAA_OUT_AddrRAM [1] $end
$var wire 1 >" ULAA_OUT_AddrRAM [0] $end

$scope module i1 $end
$var wire 1 ?" gnd $end
$var wire 1 @" vcc $end
$var wire 1 A" unknown $end
$var wire 1 B" devoe $end
$var wire 1 C" devclrn $end
$var wire 1 D" devpor $end
$var wire 1 E" ww_devoe $end
$var wire 1 F" ww_devclrn $end
$var wire 1 G" ww_devpor $end
$var wire 1 H" ww_CLOCK_50 $end
$var wire 1 I" ww_Instru_opcode [5] $end
$var wire 1 J" ww_Instru_opcode [4] $end
$var wire 1 K" ww_Instru_opcode [3] $end
$var wire 1 L" ww_Instru_opcode [2] $end
$var wire 1 M" ww_Instru_opcode [1] $end
$var wire 1 N" ww_Instru_opcode [0] $end
$var wire 1 O" ww_Funct [5] $end
$var wire 1 P" ww_Funct [4] $end
$var wire 1 Q" ww_Funct [3] $end
$var wire 1 R" ww_Funct [2] $end
$var wire 1 S" ww_Funct [1] $end
$var wire 1 T" ww_Funct [0] $end
$var wire 1 U" ww_ULAA_OUT_AddrRAM [31] $end
$var wire 1 V" ww_ULAA_OUT_AddrRAM [30] $end
$var wire 1 W" ww_ULAA_OUT_AddrRAM [29] $end
$var wire 1 X" ww_ULAA_OUT_AddrRAM [28] $end
$var wire 1 Y" ww_ULAA_OUT_AddrRAM [27] $end
$var wire 1 Z" ww_ULAA_OUT_AddrRAM [26] $end
$var wire 1 [" ww_ULAA_OUT_AddrRAM [25] $end
$var wire 1 \" ww_ULAA_OUT_AddrRAM [24] $end
$var wire 1 ]" ww_ULAA_OUT_AddrRAM [23] $end
$var wire 1 ^" ww_ULAA_OUT_AddrRAM [22] $end
$var wire 1 _" ww_ULAA_OUT_AddrRAM [21] $end
$var wire 1 `" ww_ULAA_OUT_AddrRAM [20] $end
$var wire 1 a" ww_ULAA_OUT_AddrRAM [19] $end
$var wire 1 b" ww_ULAA_OUT_AddrRAM [18] $end
$var wire 1 c" ww_ULAA_OUT_AddrRAM [17] $end
$var wire 1 d" ww_ULAA_OUT_AddrRAM [16] $end
$var wire 1 e" ww_ULAA_OUT_AddrRAM [15] $end
$var wire 1 f" ww_ULAA_OUT_AddrRAM [14] $end
$var wire 1 g" ww_ULAA_OUT_AddrRAM [13] $end
$var wire 1 h" ww_ULAA_OUT_AddrRAM [12] $end
$var wire 1 i" ww_ULAA_OUT_AddrRAM [11] $end
$var wire 1 j" ww_ULAA_OUT_AddrRAM [10] $end
$var wire 1 k" ww_ULAA_OUT_AddrRAM [9] $end
$var wire 1 l" ww_ULAA_OUT_AddrRAM [8] $end
$var wire 1 m" ww_ULAA_OUT_AddrRAM [7] $end
$var wire 1 n" ww_ULAA_OUT_AddrRAM [6] $end
$var wire 1 o" ww_ULAA_OUT_AddrRAM [5] $end
$var wire 1 p" ww_ULAA_OUT_AddrRAM [4] $end
$var wire 1 q" ww_ULAA_OUT_AddrRAM [3] $end
$var wire 1 r" ww_ULAA_OUT_AddrRAM [2] $end
$var wire 1 s" ww_ULAA_OUT_AddrRAM [1] $end
$var wire 1 t" ww_ULAA_OUT_AddrRAM [0] $end
$var wire 1 u" ww_MEM_INN [31] $end
$var wire 1 v" ww_MEM_INN [30] $end
$var wire 1 w" ww_MEM_INN [29] $end
$var wire 1 x" ww_MEM_INN [28] $end
$var wire 1 y" ww_MEM_INN [27] $end
$var wire 1 z" ww_MEM_INN [26] $end
$var wire 1 {" ww_MEM_INN [25] $end
$var wire 1 |" ww_MEM_INN [24] $end
$var wire 1 }" ww_MEM_INN [23] $end
$var wire 1 ~" ww_MEM_INN [22] $end
$var wire 1 !# ww_MEM_INN [21] $end
$var wire 1 "# ww_MEM_INN [20] $end
$var wire 1 ## ww_MEM_INN [19] $end
$var wire 1 $# ww_MEM_INN [18] $end
$var wire 1 %# ww_MEM_INN [17] $end
$var wire 1 &# ww_MEM_INN [16] $end
$var wire 1 '# ww_MEM_INN [15] $end
$var wire 1 (# ww_MEM_INN [14] $end
$var wire 1 )# ww_MEM_INN [13] $end
$var wire 1 *# ww_MEM_INN [12] $end
$var wire 1 +# ww_MEM_INN [11] $end
$var wire 1 ,# ww_MEM_INN [10] $end
$var wire 1 -# ww_MEM_INN [9] $end
$var wire 1 .# ww_MEM_INN [8] $end
$var wire 1 /# ww_MEM_INN [7] $end
$var wire 1 0# ww_MEM_INN [6] $end
$var wire 1 1# ww_MEM_INN [5] $end
$var wire 1 2# ww_MEM_INN [4] $end
$var wire 1 3# ww_MEM_INN [3] $end
$var wire 1 4# ww_MEM_INN [2] $end
$var wire 1 5# ww_MEM_INN [1] $end
$var wire 1 6# ww_MEM_INN [0] $end
$var wire 1 7# ww_MEM_OUTT [31] $end
$var wire 1 8# ww_MEM_OUTT [30] $end
$var wire 1 9# ww_MEM_OUTT [29] $end
$var wire 1 :# ww_MEM_OUTT [28] $end
$var wire 1 ;# ww_MEM_OUTT [27] $end
$var wire 1 <# ww_MEM_OUTT [26] $end
$var wire 1 =# ww_MEM_OUTT [25] $end
$var wire 1 ># ww_MEM_OUTT [24] $end
$var wire 1 ?# ww_MEM_OUTT [23] $end
$var wire 1 @# ww_MEM_OUTT [22] $end
$var wire 1 A# ww_MEM_OUTT [21] $end
$var wire 1 B# ww_MEM_OUTT [20] $end
$var wire 1 C# ww_MEM_OUTT [19] $end
$var wire 1 D# ww_MEM_OUTT [18] $end
$var wire 1 E# ww_MEM_OUTT [17] $end
$var wire 1 F# ww_MEM_OUTT [16] $end
$var wire 1 G# ww_MEM_OUTT [15] $end
$var wire 1 H# ww_MEM_OUTT [14] $end
$var wire 1 I# ww_MEM_OUTT [13] $end
$var wire 1 J# ww_MEM_OUTT [12] $end
$var wire 1 K# ww_MEM_OUTT [11] $end
$var wire 1 L# ww_MEM_OUTT [10] $end
$var wire 1 M# ww_MEM_OUTT [9] $end
$var wire 1 N# ww_MEM_OUTT [8] $end
$var wire 1 O# ww_MEM_OUTT [7] $end
$var wire 1 P# ww_MEM_OUTT [6] $end
$var wire 1 Q# ww_MEM_OUTT [5] $end
$var wire 1 R# ww_MEM_OUTT [4] $end
$var wire 1 S# ww_MEM_OUTT [3] $end
$var wire 1 T# ww_MEM_OUTT [2] $end
$var wire 1 U# ww_MEM_OUTT [1] $end
$var wire 1 V# ww_MEM_OUTT [0] $end
$var wire 1 W# ww_RS_OUT [31] $end
$var wire 1 X# ww_RS_OUT [30] $end
$var wire 1 Y# ww_RS_OUT [29] $end
$var wire 1 Z# ww_RS_OUT [28] $end
$var wire 1 [# ww_RS_OUT [27] $end
$var wire 1 \# ww_RS_OUT [26] $end
$var wire 1 ]# ww_RS_OUT [25] $end
$var wire 1 ^# ww_RS_OUT [24] $end
$var wire 1 _# ww_RS_OUT [23] $end
$var wire 1 `# ww_RS_OUT [22] $end
$var wire 1 a# ww_RS_OUT [21] $end
$var wire 1 b# ww_RS_OUT [20] $end
$var wire 1 c# ww_RS_OUT [19] $end
$var wire 1 d# ww_RS_OUT [18] $end
$var wire 1 e# ww_RS_OUT [17] $end
$var wire 1 f# ww_RS_OUT [16] $end
$var wire 1 g# ww_RS_OUT [15] $end
$var wire 1 h# ww_RS_OUT [14] $end
$var wire 1 i# ww_RS_OUT [13] $end
$var wire 1 j# ww_RS_OUT [12] $end
$var wire 1 k# ww_RS_OUT [11] $end
$var wire 1 l# ww_RS_OUT [10] $end
$var wire 1 m# ww_RS_OUT [9] $end
$var wire 1 n# ww_RS_OUT [8] $end
$var wire 1 o# ww_RS_OUT [7] $end
$var wire 1 p# ww_RS_OUT [6] $end
$var wire 1 q# ww_RS_OUT [5] $end
$var wire 1 r# ww_RS_OUT [4] $end
$var wire 1 s# ww_RS_OUT [3] $end
$var wire 1 t# ww_RS_OUT [2] $end
$var wire 1 u# ww_RS_OUT [1] $end
$var wire 1 v# ww_RS_OUT [0] $end
$var wire 1 w# ww_RT_OUTT [31] $end
$var wire 1 x# ww_RT_OUTT [30] $end
$var wire 1 y# ww_RT_OUTT [29] $end
$var wire 1 z# ww_RT_OUTT [28] $end
$var wire 1 {# ww_RT_OUTT [27] $end
$var wire 1 |# ww_RT_OUTT [26] $end
$var wire 1 }# ww_RT_OUTT [25] $end
$var wire 1 ~# ww_RT_OUTT [24] $end
$var wire 1 !$ ww_RT_OUTT [23] $end
$var wire 1 "$ ww_RT_OUTT [22] $end
$var wire 1 #$ ww_RT_OUTT [21] $end
$var wire 1 $$ ww_RT_OUTT [20] $end
$var wire 1 %$ ww_RT_OUTT [19] $end
$var wire 1 &$ ww_RT_OUTT [18] $end
$var wire 1 '$ ww_RT_OUTT [17] $end
$var wire 1 ($ ww_RT_OUTT [16] $end
$var wire 1 )$ ww_RT_OUTT [15] $end
$var wire 1 *$ ww_RT_OUTT [14] $end
$var wire 1 +$ ww_RT_OUTT [13] $end
$var wire 1 ,$ ww_RT_OUTT [12] $end
$var wire 1 -$ ww_RT_OUTT [11] $end
$var wire 1 .$ ww_RT_OUTT [10] $end
$var wire 1 /$ ww_RT_OUTT [9] $end
$var wire 1 0$ ww_RT_OUTT [8] $end
$var wire 1 1$ ww_RT_OUTT [7] $end
$var wire 1 2$ ww_RT_OUTT [6] $end
$var wire 1 3$ ww_RT_OUTT [5] $end
$var wire 1 4$ ww_RT_OUTT [4] $end
$var wire 1 5$ ww_RT_OUTT [3] $end
$var wire 1 6$ ww_RT_OUTT [2] $end
$var wire 1 7$ ww_RT_OUTT [1] $end
$var wire 1 8$ ww_RT_OUTT [0] $end
$var wire 1 9$ ww_Rs_End [4] $end
$var wire 1 :$ ww_Rs_End [3] $end
$var wire 1 ;$ ww_Rs_End [2] $end
$var wire 1 <$ ww_Rs_End [1] $end
$var wire 1 =$ ww_Rs_End [0] $end
$var wire 1 >$ ww_Rt_End [4] $end
$var wire 1 ?$ ww_Rt_End [3] $end
$var wire 1 @$ ww_Rt_End [2] $end
$var wire 1 A$ ww_Rt_End [1] $end
$var wire 1 B$ ww_Rt_End [0] $end
$var wire 1 C$ ww_PC_OUTT [31] $end
$var wire 1 D$ ww_PC_OUTT [30] $end
$var wire 1 E$ ww_PC_OUTT [29] $end
$var wire 1 F$ ww_PC_OUTT [28] $end
$var wire 1 G$ ww_PC_OUTT [27] $end
$var wire 1 H$ ww_PC_OUTT [26] $end
$var wire 1 I$ ww_PC_OUTT [25] $end
$var wire 1 J$ ww_PC_OUTT [24] $end
$var wire 1 K$ ww_PC_OUTT [23] $end
$var wire 1 L$ ww_PC_OUTT [22] $end
$var wire 1 M$ ww_PC_OUTT [21] $end
$var wire 1 N$ ww_PC_OUTT [20] $end
$var wire 1 O$ ww_PC_OUTT [19] $end
$var wire 1 P$ ww_PC_OUTT [18] $end
$var wire 1 Q$ ww_PC_OUTT [17] $end
$var wire 1 R$ ww_PC_OUTT [16] $end
$var wire 1 S$ ww_PC_OUTT [15] $end
$var wire 1 T$ ww_PC_OUTT [14] $end
$var wire 1 U$ ww_PC_OUTT [13] $end
$var wire 1 V$ ww_PC_OUTT [12] $end
$var wire 1 W$ ww_PC_OUTT [11] $end
$var wire 1 X$ ww_PC_OUTT [10] $end
$var wire 1 Y$ ww_PC_OUTT [9] $end
$var wire 1 Z$ ww_PC_OUTT [8] $end
$var wire 1 [$ ww_PC_OUTT [7] $end
$var wire 1 \$ ww_PC_OUTT [6] $end
$var wire 1 ]$ ww_PC_OUTT [5] $end
$var wire 1 ^$ ww_PC_OUTT [4] $end
$var wire 1 _$ ww_PC_OUTT [3] $end
$var wire 1 `$ ww_PC_OUTT [2] $end
$var wire 1 a$ ww_PC_OUTT [1] $end
$var wire 1 b$ ww_PC_OUTT [0] $end
$var wire 1 c$ ww_flagEqual $end
$var wire 1 d$ ww_habFlagBEQ $end
$var wire 1 e$ ww_muxJmp $end
$var wire 1 f$ \MEM_OUTT[0]~output_o\ $end
$var wire 1 g$ \MEM_OUTT[1]~output_o\ $end
$var wire 1 h$ \MEM_OUTT[2]~output_o\ $end
$var wire 1 i$ \MEM_OUTT[3]~output_o\ $end
$var wire 1 j$ \MEM_OUTT[4]~output_o\ $end
$var wire 1 k$ \MEM_OUTT[5]~output_o\ $end
$var wire 1 l$ \MEM_OUTT[6]~output_o\ $end
$var wire 1 m$ \MEM_OUTT[7]~output_o\ $end
$var wire 1 n$ \MEM_OUTT[8]~output_o\ $end
$var wire 1 o$ \MEM_OUTT[9]~output_o\ $end
$var wire 1 p$ \MEM_OUTT[10]~output_o\ $end
$var wire 1 q$ \MEM_OUTT[11]~output_o\ $end
$var wire 1 r$ \MEM_OUTT[12]~output_o\ $end
$var wire 1 s$ \MEM_OUTT[13]~output_o\ $end
$var wire 1 t$ \MEM_OUTT[14]~output_o\ $end
$var wire 1 u$ \MEM_OUTT[15]~output_o\ $end
$var wire 1 v$ \MEM_OUTT[16]~output_o\ $end
$var wire 1 w$ \MEM_OUTT[17]~output_o\ $end
$var wire 1 x$ \MEM_OUTT[18]~output_o\ $end
$var wire 1 y$ \MEM_OUTT[19]~output_o\ $end
$var wire 1 z$ \MEM_OUTT[20]~output_o\ $end
$var wire 1 {$ \MEM_OUTT[21]~output_o\ $end
$var wire 1 |$ \MEM_OUTT[22]~output_o\ $end
$var wire 1 }$ \MEM_OUTT[23]~output_o\ $end
$var wire 1 ~$ \MEM_OUTT[24]~output_o\ $end
$var wire 1 !% \MEM_OUTT[25]~output_o\ $end
$var wire 1 "% \MEM_OUTT[26]~output_o\ $end
$var wire 1 #% \MEM_OUTT[27]~output_o\ $end
$var wire 1 $% \MEM_OUTT[28]~output_o\ $end
$var wire 1 %% \MEM_OUTT[29]~output_o\ $end
$var wire 1 &% \MEM_OUTT[30]~output_o\ $end
$var wire 1 '% \MEM_OUTT[31]~output_o\ $end
$var wire 1 (% \Instru_opcode[0]~output_o\ $end
$var wire 1 )% \Instru_opcode[1]~output_o\ $end
$var wire 1 *% \Instru_opcode[2]~output_o\ $end
$var wire 1 +% \Instru_opcode[3]~output_o\ $end
$var wire 1 ,% \Instru_opcode[4]~output_o\ $end
$var wire 1 -% \Instru_opcode[5]~output_o\ $end
$var wire 1 .% \Funct[0]~output_o\ $end
$var wire 1 /% \Funct[1]~output_o\ $end
$var wire 1 0% \Funct[2]~output_o\ $end
$var wire 1 1% \Funct[3]~output_o\ $end
$var wire 1 2% \Funct[4]~output_o\ $end
$var wire 1 3% \Funct[5]~output_o\ $end
$var wire 1 4% \ULAA_OUT_AddrRAM[0]~output_o\ $end
$var wire 1 5% \ULAA_OUT_AddrRAM[1]~output_o\ $end
$var wire 1 6% \ULAA_OUT_AddrRAM[2]~output_o\ $end
$var wire 1 7% \ULAA_OUT_AddrRAM[3]~output_o\ $end
$var wire 1 8% \ULAA_OUT_AddrRAM[4]~output_o\ $end
$var wire 1 9% \ULAA_OUT_AddrRAM[5]~output_o\ $end
$var wire 1 :% \ULAA_OUT_AddrRAM[6]~output_o\ $end
$var wire 1 ;% \ULAA_OUT_AddrRAM[7]~output_o\ $end
$var wire 1 <% \ULAA_OUT_AddrRAM[8]~output_o\ $end
$var wire 1 =% \ULAA_OUT_AddrRAM[9]~output_o\ $end
$var wire 1 >% \ULAA_OUT_AddrRAM[10]~output_o\ $end
$var wire 1 ?% \ULAA_OUT_AddrRAM[11]~output_o\ $end
$var wire 1 @% \ULAA_OUT_AddrRAM[12]~output_o\ $end
$var wire 1 A% \ULAA_OUT_AddrRAM[13]~output_o\ $end
$var wire 1 B% \ULAA_OUT_AddrRAM[14]~output_o\ $end
$var wire 1 C% \ULAA_OUT_AddrRAM[15]~output_o\ $end
$var wire 1 D% \ULAA_OUT_AddrRAM[16]~output_o\ $end
$var wire 1 E% \ULAA_OUT_AddrRAM[17]~output_o\ $end
$var wire 1 F% \ULAA_OUT_AddrRAM[18]~output_o\ $end
$var wire 1 G% \ULAA_OUT_AddrRAM[19]~output_o\ $end
$var wire 1 H% \ULAA_OUT_AddrRAM[20]~output_o\ $end
$var wire 1 I% \ULAA_OUT_AddrRAM[21]~output_o\ $end
$var wire 1 J% \ULAA_OUT_AddrRAM[22]~output_o\ $end
$var wire 1 K% \ULAA_OUT_AddrRAM[23]~output_o\ $end
$var wire 1 L% \ULAA_OUT_AddrRAM[24]~output_o\ $end
$var wire 1 M% \ULAA_OUT_AddrRAM[25]~output_o\ $end
$var wire 1 N% \ULAA_OUT_AddrRAM[26]~output_o\ $end
$var wire 1 O% \ULAA_OUT_AddrRAM[27]~output_o\ $end
$var wire 1 P% \ULAA_OUT_AddrRAM[28]~output_o\ $end
$var wire 1 Q% \ULAA_OUT_AddrRAM[29]~output_o\ $end
$var wire 1 R% \ULAA_OUT_AddrRAM[30]~output_o\ $end
$var wire 1 S% \ULAA_OUT_AddrRAM[31]~output_o\ $end
$var wire 1 T% \MEM_INN[0]~output_o\ $end
$var wire 1 U% \MEM_INN[1]~output_o\ $end
$var wire 1 V% \MEM_INN[2]~output_o\ $end
$var wire 1 W% \MEM_INN[3]~output_o\ $end
$var wire 1 X% \MEM_INN[4]~output_o\ $end
$var wire 1 Y% \MEM_INN[5]~output_o\ $end
$var wire 1 Z% \MEM_INN[6]~output_o\ $end
$var wire 1 [% \MEM_INN[7]~output_o\ $end
$var wire 1 \% \MEM_INN[8]~output_o\ $end
$var wire 1 ]% \MEM_INN[9]~output_o\ $end
$var wire 1 ^% \MEM_INN[10]~output_o\ $end
$var wire 1 _% \MEM_INN[11]~output_o\ $end
$var wire 1 `% \MEM_INN[12]~output_o\ $end
$var wire 1 a% \MEM_INN[13]~output_o\ $end
$var wire 1 b% \MEM_INN[14]~output_o\ $end
$var wire 1 c% \MEM_INN[15]~output_o\ $end
$var wire 1 d% \MEM_INN[16]~output_o\ $end
$var wire 1 e% \MEM_INN[17]~output_o\ $end
$var wire 1 f% \MEM_INN[18]~output_o\ $end
$var wire 1 g% \MEM_INN[19]~output_o\ $end
$var wire 1 h% \MEM_INN[20]~output_o\ $end
$var wire 1 i% \MEM_INN[21]~output_o\ $end
$var wire 1 j% \MEM_INN[22]~output_o\ $end
$var wire 1 k% \MEM_INN[23]~output_o\ $end
$var wire 1 l% \MEM_INN[24]~output_o\ $end
$var wire 1 m% \MEM_INN[25]~output_o\ $end
$var wire 1 n% \MEM_INN[26]~output_o\ $end
$var wire 1 o% \MEM_INN[27]~output_o\ $end
$var wire 1 p% \MEM_INN[28]~output_o\ $end
$var wire 1 q% \MEM_INN[29]~output_o\ $end
$var wire 1 r% \MEM_INN[30]~output_o\ $end
$var wire 1 s% \MEM_INN[31]~output_o\ $end
$var wire 1 t% \RS_OUT[0]~output_o\ $end
$var wire 1 u% \RS_OUT[1]~output_o\ $end
$var wire 1 v% \RS_OUT[2]~output_o\ $end
$var wire 1 w% \RS_OUT[3]~output_o\ $end
$var wire 1 x% \RS_OUT[4]~output_o\ $end
$var wire 1 y% \RS_OUT[5]~output_o\ $end
$var wire 1 z% \RS_OUT[6]~output_o\ $end
$var wire 1 {% \RS_OUT[7]~output_o\ $end
$var wire 1 |% \RS_OUT[8]~output_o\ $end
$var wire 1 }% \RS_OUT[9]~output_o\ $end
$var wire 1 ~% \RS_OUT[10]~output_o\ $end
$var wire 1 !& \RS_OUT[11]~output_o\ $end
$var wire 1 "& \RS_OUT[12]~output_o\ $end
$var wire 1 #& \RS_OUT[13]~output_o\ $end
$var wire 1 $& \RS_OUT[14]~output_o\ $end
$var wire 1 %& \RS_OUT[15]~output_o\ $end
$var wire 1 && \RS_OUT[16]~output_o\ $end
$var wire 1 '& \RS_OUT[17]~output_o\ $end
$var wire 1 (& \RS_OUT[18]~output_o\ $end
$var wire 1 )& \RS_OUT[19]~output_o\ $end
$var wire 1 *& \RS_OUT[20]~output_o\ $end
$var wire 1 +& \RS_OUT[21]~output_o\ $end
$var wire 1 ,& \RS_OUT[22]~output_o\ $end
$var wire 1 -& \RS_OUT[23]~output_o\ $end
$var wire 1 .& \RS_OUT[24]~output_o\ $end
$var wire 1 /& \RS_OUT[25]~output_o\ $end
$var wire 1 0& \RS_OUT[26]~output_o\ $end
$var wire 1 1& \RS_OUT[27]~output_o\ $end
$var wire 1 2& \RS_OUT[28]~output_o\ $end
$var wire 1 3& \RS_OUT[29]~output_o\ $end
$var wire 1 4& \RS_OUT[30]~output_o\ $end
$var wire 1 5& \RS_OUT[31]~output_o\ $end
$var wire 1 6& \RT_OUTT[0]~output_o\ $end
$var wire 1 7& \RT_OUTT[1]~output_o\ $end
$var wire 1 8& \RT_OUTT[2]~output_o\ $end
$var wire 1 9& \RT_OUTT[3]~output_o\ $end
$var wire 1 :& \RT_OUTT[4]~output_o\ $end
$var wire 1 ;& \RT_OUTT[5]~output_o\ $end
$var wire 1 <& \RT_OUTT[6]~output_o\ $end
$var wire 1 =& \RT_OUTT[7]~output_o\ $end
$var wire 1 >& \RT_OUTT[8]~output_o\ $end
$var wire 1 ?& \RT_OUTT[9]~output_o\ $end
$var wire 1 @& \RT_OUTT[10]~output_o\ $end
$var wire 1 A& \RT_OUTT[11]~output_o\ $end
$var wire 1 B& \RT_OUTT[12]~output_o\ $end
$var wire 1 C& \RT_OUTT[13]~output_o\ $end
$var wire 1 D& \RT_OUTT[14]~output_o\ $end
$var wire 1 E& \RT_OUTT[15]~output_o\ $end
$var wire 1 F& \RT_OUTT[16]~output_o\ $end
$var wire 1 G& \RT_OUTT[17]~output_o\ $end
$var wire 1 H& \RT_OUTT[18]~output_o\ $end
$var wire 1 I& \RT_OUTT[19]~output_o\ $end
$var wire 1 J& \RT_OUTT[20]~output_o\ $end
$var wire 1 K& \RT_OUTT[21]~output_o\ $end
$var wire 1 L& \RT_OUTT[22]~output_o\ $end
$var wire 1 M& \RT_OUTT[23]~output_o\ $end
$var wire 1 N& \RT_OUTT[24]~output_o\ $end
$var wire 1 O& \RT_OUTT[25]~output_o\ $end
$var wire 1 P& \RT_OUTT[26]~output_o\ $end
$var wire 1 Q& \RT_OUTT[27]~output_o\ $end
$var wire 1 R& \RT_OUTT[28]~output_o\ $end
$var wire 1 S& \RT_OUTT[29]~output_o\ $end
$var wire 1 T& \RT_OUTT[30]~output_o\ $end
$var wire 1 U& \RT_OUTT[31]~output_o\ $end
$var wire 1 V& \Rs_End[0]~output_o\ $end
$var wire 1 W& \Rs_End[1]~output_o\ $end
$var wire 1 X& \Rs_End[2]~output_o\ $end
$var wire 1 Y& \Rs_End[3]~output_o\ $end
$var wire 1 Z& \Rs_End[4]~output_o\ $end
$var wire 1 [& \Rt_End[0]~output_o\ $end
$var wire 1 \& \Rt_End[1]~output_o\ $end
$var wire 1 ]& \Rt_End[2]~output_o\ $end
$var wire 1 ^& \Rt_End[3]~output_o\ $end
$var wire 1 _& \Rt_End[4]~output_o\ $end
$var wire 1 `& \PC_OUTT[0]~output_o\ $end
$var wire 1 a& \PC_OUTT[1]~output_o\ $end
$var wire 1 b& \PC_OUTT[2]~output_o\ $end
$var wire 1 c& \PC_OUTT[3]~output_o\ $end
$var wire 1 d& \PC_OUTT[4]~output_o\ $end
$var wire 1 e& \PC_OUTT[5]~output_o\ $end
$var wire 1 f& \PC_OUTT[6]~output_o\ $end
$var wire 1 g& \PC_OUTT[7]~output_o\ $end
$var wire 1 h& \PC_OUTT[8]~output_o\ $end
$var wire 1 i& \PC_OUTT[9]~output_o\ $end
$var wire 1 j& \PC_OUTT[10]~output_o\ $end
$var wire 1 k& \PC_OUTT[11]~output_o\ $end
$var wire 1 l& \PC_OUTT[12]~output_o\ $end
$var wire 1 m& \PC_OUTT[13]~output_o\ $end
$var wire 1 n& \PC_OUTT[14]~output_o\ $end
$var wire 1 o& \PC_OUTT[15]~output_o\ $end
$var wire 1 p& \PC_OUTT[16]~output_o\ $end
$var wire 1 q& \PC_OUTT[17]~output_o\ $end
$var wire 1 r& \PC_OUTT[18]~output_o\ $end
$var wire 1 s& \PC_OUTT[19]~output_o\ $end
$var wire 1 t& \PC_OUTT[20]~output_o\ $end
$var wire 1 u& \PC_OUTT[21]~output_o\ $end
$var wire 1 v& \PC_OUTT[22]~output_o\ $end
$var wire 1 w& \PC_OUTT[23]~output_o\ $end
$var wire 1 x& \PC_OUTT[24]~output_o\ $end
$var wire 1 y& \PC_OUTT[25]~output_o\ $end
$var wire 1 z& \PC_OUTT[26]~output_o\ $end
$var wire 1 {& \PC_OUTT[27]~output_o\ $end
$var wire 1 |& \PC_OUTT[28]~output_o\ $end
$var wire 1 }& \PC_OUTT[29]~output_o\ $end
$var wire 1 ~& \PC_OUTT[30]~output_o\ $end
$var wire 1 !' \PC_OUTT[31]~output_o\ $end
$var wire 1 "' \flagEqual~output_o\ $end
$var wire 1 #' \habFlagBEQ~output_o\ $end
$var wire 1 $' \muxJmp~output_o\ $end
$var wire 1 %' \CLOCK_50~input_o\ $end
$var wire 1 &' \ROM1|memROM~6_combout\ $end
$var wire 1 '' \Somador1|Add0~22\ $end
$var wire 1 (' \Somador1|Add0~5_sumout\ $end
$var wire 1 )' \Somador1|Add0~21_sumout\ $end
$var wire 1 *' \Somador2|Add0~22\ $end
$var wire 1 +' \Somador2|Add0~5_sumout\ $end
$var wire 1 ,' \ROM1|memROM~2_combout\ $end
$var wire 1 -' \decoderInstru1|OUTPUT[2]~4_combout\ $end
$var wire 1 .' \ROM1|memROM~7_combout\ $end
$var wire 1 /' \MUX_NEXT_PC|saida_MUX[3]~55_combout\ $end
$var wire 1 0' \ROM1|memROM~5_combout\ $end
$var wire 1 1' \Somador2|Add0~21_sumout\ $end
$var wire 1 2' \MUX_NEXT_PC|saida_MUX[2]~43_combout\ $end
$var wire 1 3' \ROM1|memROM~1_combout\ $end
$var wire 1 4' \ROM1|memROM~0_combout\ $end
$var wire 1 5' \decoderOPCODE|OUTPUT_OP[1]~0_combout\ $end
$var wire 1 6' \Somador1|Add0~6\ $end
$var wire 1 7' \Somador1|Add0~2\ $end
$var wire 1 8' \Somador1|Add0~10\ $end
$var wire 1 9' \Somador1|Add0~17_sumout\ $end
$var wire 1 :' \ROM1|memROM~10_combout\ $end
$var wire 1 ;' \Somador1|Add0~9_sumout\ $end
$var wire 1 <' \ROM1|memROM~8_combout\ $end
$var wire 1 =' \Somador1|Add0~1_sumout\ $end
$var wire 1 >' \Somador2|Add0~6\ $end
$var wire 1 ?' \Somador2|Add0~2\ $end
$var wire 1 @' \Somador2|Add0~10\ $end
$var wire 1 A' \Somador2|Add0~17_sumout\ $end
$var wire 1 B' \MUX_NEXT_PC|saida_MUX[6]~0_combout\ $end
$var wire 1 C' \Somador2|Add0~1_sumout\ $end
$var wire 1 D' \ROM1|memROM~9_combout\ $end
$var wire 1 E' \MUX_NEXT_PC|saida_MUX[4]~59_combout\ $end
$var wire 1 F' \ROM1|memROM~3_combout\ $end
$var wire 1 G' \decoderInstru1|OUTPUT~1_combout\ $end
$var wire 1 H' \decoderInstru1|OUTPUT~2_combout\ $end
$var wire 1 I' \ROM1|memROM~11_combout\ $end
$var wire 1 J' \ROM1|memROM~13_combout\ $end
$var wire 1 K' \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 L' \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 M' \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 N' \ROM1|memROM~12_combout\ $end
$var wire 1 O' \ROM1|memROM~14_combout\ $end
$var wire 1 P' \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ $end
$var wire 1 Q' \MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $end
$var wire 1 R' \BANCO_REG|registrador~1223_combout\ $end
$var wire 1 S' \BANCO_REG|registrador~1193_combout\ $end
$var wire 1 T' \BANCO_REG|saidaB[26]~25_combout\ $end
$var wire 1 U' \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 V' \ULA1|ULA27|Somador|saida~0_combout\ $end
$var wire 1 W' \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 X' \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 Y' \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 Z' \decoderInstru1|OUTPUT[3]~5_combout\ $end
$var wire 1 [' \decoderInstru1|Equal9~0_combout\ $end
$var wire 1 \' \ROM1|memROM~4_combout\ $end
$var wire 1 ]' \BANCO_REG|registrador~1068_combout\ $end
$var wire 1 ^' \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 _' \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 `' \BANCO_REG|saidaB[1]~1_combout\ $end
$var wire 1 a' \RAM1|memRAM~40_q\ $end
$var wire 1 b' \BANCO_REG|registrador~1073_combout\ $end
$var wire 1 c' \BANCO_REG|saidaB[2]~31_combout\ $end
$var wire 1 d' \RAM1|memRAM~41_q\ $end
$var wire 1 e' \BANCO_REG|registrador~1078_combout\ $end
$var wire 1 f' \BANCO_REG|saidaB[3]~2_combout\ $end
$var wire 1 g' \RAM1|memRAM~42_q\ $end
$var wire 1 h' \BANCO_REG|registrador~1083_combout\ $end
$var wire 1 i' \BANCO_REG|saidaB[4]~3_combout\ $end
$var wire 1 j' \RAM1|memRAM~43_q\ $end
$var wire 1 k' \RAM1|memRAM~555_q\ $end
$var wire 1 l' \BANCO_REG|registrador~1093_combout\ $end
$var wire 1 m' \BANCO_REG|saidaB[6]~5_combout\ $end
$var wire 1 n' \RAM1|memRAM~45_q\ $end
$var wire 1 o' \RAM1|memRAM~173_q\ $end
$var wire 1 p' \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 q' \BANCO_REG|registrador~1098_combout\ $end
$var wire 1 r' \BANCO_REG|saidaB[7]~6_combout\ $end
$var wire 1 s' \RAM1|memRAM~46_q\ $end
$var wire 1 t' \RAM1|memRAM~558_q\ $end
$var wire 1 u' \RAM1|memRAM~1070_q\ $end
$var wire 1 v' \RAM1|memRAM~2855_combout\ $end
$var wire 1 w' \RAM1|memRAM~2856_combout\ $end
$var wire 1 x' \RAM1|memRAM~1582_q\ $end
$var wire 1 y' \RAM1|memRAM~2234_combout\ $end
$var wire 1 z' \RAM1|memRAM~174_q\ $end
$var wire 1 {' \RAM1|memRAM~2799_combout\ $end
$var wire 1 |' \RAM1|memRAM~2800_combout\ $end
$var wire 1 }' \RAM1|memRAM~686_q\ $end
$var wire 1 ~' \RAM1|memRAM~2825_combout\ $end
$var wire 1 !( \RAM1|memRAM~2826_combout\ $end
$var wire 1 "( \RAM1|memRAM~1198_q\ $end
$var wire 1 #( \RAM1|memRAM~2863_combout\ $end
$var wire 1 $( \RAM1|memRAM~2864_combout\ $end
$var wire 1 %( \RAM1|memRAM~1710_q\ $end
$var wire 1 &( \RAM1|memRAM~2235_combout\ $end
$var wire 1 '( \RAM1|memRAM~302_q\ $end
$var wire 1 (( \RAM1|memRAM~2807_combout\ $end
$var wire 1 )( \RAM1|memRAM~2808_combout\ $end
$var wire 1 *( \RAM1|memRAM~814_q\ $end
$var wire 1 +( \RAM1|memRAM~2827_combout\ $end
$var wire 1 ,( \RAM1|memRAM~2828_combout\ $end
$var wire 1 -( \RAM1|memRAM~1326_q\ $end
$var wire 1 .( \RAM1|memRAM~2871_combout\ $end
$var wire 1 /( \RAM1|memRAM~2872_combout\ $end
$var wire 1 0( \RAM1|memRAM~1838_q\ $end
$var wire 1 1( \RAM1|memRAM~2236_combout\ $end
$var wire 1 2( \RAM1|memRAM~2783_combout\ $end
$var wire 1 3( \RAM1|memRAM~2784_combout\ $end
$var wire 1 4( \RAM1|memRAM~430_q\ $end
$var wire 1 5( \RAM1|memRAM~2815_combout\ $end
$var wire 1 6( \RAM1|memRAM~2816_combout\ $end
$var wire 1 7( \RAM1|memRAM~942_q\ $end
$var wire 1 8( \RAM1|memRAM~2829_combout\ $end
$var wire 1 9( \RAM1|memRAM~2830_combout\ $end
$var wire 1 :( \RAM1|memRAM~1454_q\ $end
$var wire 1 ;( \RAM1|memRAM~2879_combout\ $end
$var wire 1 <( \RAM1|memRAM~2880_combout\ $end
$var wire 1 =( \RAM1|memRAM~1966_q\ $end
$var wire 1 >( \RAM1|memRAM~2237_combout\ $end
$var wire 1 ?( \RAM1|memRAM~2238_combout\ $end
$var wire 1 @( \RAM1|memRAM~78_q\ $end
$var wire 1 A( \RAM1|memRAM~2793_combout\ $end
$var wire 1 B( \RAM1|memRAM~2794_combout\ $end
$var wire 1 C( \RAM1|memRAM~590_q\ $end
$var wire 1 D( \RAM1|memRAM~2831_combout\ $end
$var wire 1 E( \RAM1|memRAM~2832_combout\ $end
$var wire 1 F( \RAM1|memRAM~1102_q\ $end
$var wire 1 G( \RAM1|memRAM~2857_combout\ $end
$var wire 1 H( \RAM1|memRAM~2858_combout\ $end
$var wire 1 I( \RAM1|memRAM~1614_q\ $end
$var wire 1 J( \RAM1|memRAM~2239_combout\ $end
$var wire 1 K( \RAM1|memRAM~2769_combout\ $end
$var wire 1 L( \RAM1|memRAM~2770_combout\ $end
$var wire 1 M( \RAM1|memRAM~206_q\ $end
$var wire 1 N( \RAM1|memRAM~2801_combout\ $end
$var wire 1 O( \RAM1|memRAM~2802_combout\ $end
$var wire 1 P( \RAM1|memRAM~718_q\ $end
$var wire 1 Q( \RAM1|memRAM~2833_combout\ $end
$var wire 1 R( \RAM1|memRAM~2834_combout\ $end
$var wire 1 S( \RAM1|memRAM~1230_q\ $end
$var wire 1 T( \RAM1|memRAM~2865_combout\ $end
$var wire 1 U( \RAM1|memRAM~2866_combout\ $end
$var wire 1 V( \RAM1|memRAM~1742_q\ $end
$var wire 1 W( \RAM1|memRAM~2240_combout\ $end
$var wire 1 X( \RAM1|memRAM~2777_combout\ $end
$var wire 1 Y( \RAM1|memRAM~2778_combout\ $end
$var wire 1 Z( \RAM1|memRAM~334_q\ $end
$var wire 1 [( \RAM1|memRAM~2809_combout\ $end
$var wire 1 \( \RAM1|memRAM~2810_combout\ $end
$var wire 1 ]( \RAM1|memRAM~846_q\ $end
$var wire 1 ^( \RAM1|memRAM~2835_combout\ $end
$var wire 1 _( \RAM1|memRAM~2836_combout\ $end
$var wire 1 `( \RAM1|memRAM~1358_q\ $end
$var wire 1 a( \RAM1|memRAM~2873_combout\ $end
$var wire 1 b( \RAM1|memRAM~2874_combout\ $end
$var wire 1 c( \RAM1|memRAM~1870_q\ $end
$var wire 1 d( \RAM1|memRAM~2241_combout\ $end
$var wire 1 e( \RAM1|memRAM~2785_combout\ $end
$var wire 1 f( \RAM1|memRAM~2786_combout\ $end
$var wire 1 g( \RAM1|memRAM~462_q\ $end
$var wire 1 h( \RAM1|memRAM~2817_combout\ $end
$var wire 1 i( \RAM1|memRAM~2818_combout\ $end
$var wire 1 j( \RAM1|memRAM~974_q\ $end
$var wire 1 k( \RAM1|memRAM~2837_combout\ $end
$var wire 1 l( \RAM1|memRAM~2838_combout\ $end
$var wire 1 m( \RAM1|memRAM~1486_q\ $end
$var wire 1 n( \RAM1|memRAM~2881_combout\ $end
$var wire 1 o( \RAM1|memRAM~2882_combout\ $end
$var wire 1 p( \RAM1|memRAM~1998_q\ $end
$var wire 1 q( \RAM1|memRAM~2242_combout\ $end
$var wire 1 r( \RAM1|memRAM~2243_combout\ $end
$var wire 1 s( \RAM1|memRAM~2763_combout\ $end
$var wire 1 t( \RAM1|memRAM~2764_combout\ $end
$var wire 1 u( \RAM1|memRAM~110_q\ $end
$var wire 1 v( \RAM1|memRAM~2795_combout\ $end
$var wire 1 w( \RAM1|memRAM~2796_combout\ $end
$var wire 1 x( \RAM1|memRAM~622_q\ $end
$var wire 1 y( \RAM1|memRAM~2839_combout\ $end
$var wire 1 z( \RAM1|memRAM~2840_combout\ $end
$var wire 1 {( \RAM1|memRAM~1134_q\ $end
$var wire 1 |( \RAM1|memRAM~2859_combout\ $end
$var wire 1 }( \RAM1|memRAM~2860_combout\ $end
$var wire 1 ~( \RAM1|memRAM~1646_q\ $end
$var wire 1 !) \RAM1|memRAM~2244_combout\ $end
$var wire 1 ") \RAM1|memRAM~2771_combout\ $end
$var wire 1 #) \RAM1|memRAM~2772_combout\ $end
$var wire 1 $) \RAM1|memRAM~238_q\ $end
$var wire 1 %) \RAM1|memRAM~2803_combout\ $end
$var wire 1 &) \RAM1|memRAM~2804_combout\ $end
$var wire 1 ') \RAM1|memRAM~750_q\ $end
$var wire 1 () \RAM1|memRAM~2841_combout\ $end
$var wire 1 )) \RAM1|memRAM~2842_combout\ $end
$var wire 1 *) \RAM1|memRAM~1262_q\ $end
$var wire 1 +) \RAM1|memRAM~2867_combout\ $end
$var wire 1 ,) \RAM1|memRAM~2868_combout\ $end
$var wire 1 -) \RAM1|memRAM~1774_q\ $end
$var wire 1 .) \RAM1|memRAM~2245_combout\ $end
$var wire 1 /) \RAM1|memRAM~2779_combout\ $end
$var wire 1 0) \RAM1|memRAM~2780_combout\ $end
$var wire 1 1) \RAM1|memRAM~366_q\ $end
$var wire 1 2) \RAM1|memRAM~2811_combout\ $end
$var wire 1 3) \RAM1|memRAM~2812_combout\ $end
$var wire 1 4) \RAM1|memRAM~878_q\ $end
$var wire 1 5) \RAM1|memRAM~2843_combout\ $end
$var wire 1 6) \RAM1|memRAM~2844_combout\ $end
$var wire 1 7) \RAM1|memRAM~1390_q\ $end
$var wire 1 8) \RAM1|memRAM~2875_combout\ $end
$var wire 1 9) \RAM1|memRAM~2876_combout\ $end
$var wire 1 :) \RAM1|memRAM~1902_q\ $end
$var wire 1 ;) \RAM1|memRAM~2246_combout\ $end
$var wire 1 <) \RAM1|memRAM~2787_combout\ $end
$var wire 1 =) \RAM1|memRAM~2788_combout\ $end
$var wire 1 >) \RAM1|memRAM~494_q\ $end
$var wire 1 ?) \RAM1|memRAM~2819_combout\ $end
$var wire 1 @) \RAM1|memRAM~2820_combout\ $end
$var wire 1 A) \RAM1|memRAM~1006_q\ $end
$var wire 1 B) \RAM1|memRAM~2845_combout\ $end
$var wire 1 C) \RAM1|memRAM~2846_combout\ $end
$var wire 1 D) \RAM1|memRAM~1518_q\ $end
$var wire 1 E) \RAM1|memRAM~2883_combout\ $end
$var wire 1 F) \RAM1|memRAM~2884_combout\ $end
$var wire 1 G) \RAM1|memRAM~2030_q\ $end
$var wire 1 H) \RAM1|memRAM~2247_combout\ $end
$var wire 1 I) \RAM1|memRAM~2248_combout\ $end
$var wire 1 J) \RAM1|memRAM~2765_combout\ $end
$var wire 1 K) \RAM1|memRAM~2766_combout\ $end
$var wire 1 L) \RAM1|memRAM~142_q\ $end
$var wire 1 M) \RAM1|memRAM~2773_combout\ $end
$var wire 1 N) \RAM1|memRAM~2774_combout\ $end
$var wire 1 O) \RAM1|memRAM~270_q\ $end
$var wire 1 P) \RAM1|memRAM~2781_combout\ $end
$var wire 1 Q) \RAM1|memRAM~2782_combout\ $end
$var wire 1 R) \RAM1|memRAM~398_q\ $end
$var wire 1 S) \RAM1|memRAM~2789_combout\ $end
$var wire 1 T) \RAM1|memRAM~2790_combout\ $end
$var wire 1 U) \RAM1|memRAM~526_q\ $end
$var wire 1 V) \RAM1|memRAM~2249_combout\ $end
$var wire 1 W) \RAM1|memRAM~2797_combout\ $end
$var wire 1 X) \RAM1|memRAM~2798_combout\ $end
$var wire 1 Y) \RAM1|memRAM~654_q\ $end
$var wire 1 Z) \RAM1|memRAM~2805_combout\ $end
$var wire 1 [) \RAM1|memRAM~2806_combout\ $end
$var wire 1 \) \RAM1|memRAM~782_q\ $end
$var wire 1 ]) \RAM1|memRAM~2813_combout\ $end
$var wire 1 ^) \RAM1|memRAM~2814_combout\ $end
$var wire 1 _) \RAM1|memRAM~910_q\ $end
$var wire 1 `) \RAM1|memRAM~2821_combout\ $end
$var wire 1 a) \RAM1|memRAM~2822_combout\ $end
$var wire 1 b) \RAM1|memRAM~1038_q\ $end
$var wire 1 c) \RAM1|memRAM~2250_combout\ $end
$var wire 1 d) \RAM1|memRAM~2847_combout\ $end
$var wire 1 e) \RAM1|memRAM~2848_combout\ $end
$var wire 1 f) \RAM1|memRAM~1166_q\ $end
$var wire 1 g) \RAM1|memRAM~2849_combout\ $end
$var wire 1 h) \RAM1|memRAM~2850_combout\ $end
$var wire 1 i) \RAM1|memRAM~1294_q\ $end
$var wire 1 j) \RAM1|memRAM~2851_combout\ $end
$var wire 1 k) \RAM1|memRAM~2852_combout\ $end
$var wire 1 l) \RAM1|memRAM~1422_q\ $end
$var wire 1 m) \RAM1|memRAM~2853_combout\ $end
$var wire 1 n) \RAM1|memRAM~2854_combout\ $end
$var wire 1 o) \RAM1|memRAM~1550_q\ $end
$var wire 1 p) \RAM1|memRAM~2251_combout\ $end
$var wire 1 q) \RAM1|memRAM~2861_combout\ $end
$var wire 1 r) \RAM1|memRAM~2862_combout\ $end
$var wire 1 s) \RAM1|memRAM~1678_q\ $end
$var wire 1 t) \RAM1|memRAM~2869_combout\ $end
$var wire 1 u) \RAM1|memRAM~2870_combout\ $end
$var wire 1 v) \RAM1|memRAM~1806_q\ $end
$var wire 1 w) \RAM1|memRAM~2877_combout\ $end
$var wire 1 x) \RAM1|memRAM~2878_combout\ $end
$var wire 1 y) \RAM1|memRAM~1934_q\ $end
$var wire 1 z) \RAM1|memRAM~2885_combout\ $end
$var wire 1 {) \RAM1|memRAM~2886_combout\ $end
$var wire 1 |) \RAM1|memRAM~2062_q\ $end
$var wire 1 }) \RAM1|memRAM~2252_combout\ $end
$var wire 1 ~) \RAM1|memRAM~2253_combout\ $end
$var wire 1 !* \RAM1|memRAM~2254_combout\ $end
$var wire 1 "* \MUX_ULA_MEM|saida_MUX[7]~7_combout\ $end
$var wire 1 #* \ROM1|memROM~16_combout\ $end
$var wire 1 $* \decoderInstru1|OUTPUT~3_combout\ $end
$var wire 1 %* \BANCO_REG|registrador~1222_combout\ $end
$var wire 1 &* \BANCO_REG|registrador~301_q\ $end
$var wire 1 '* \ROM1|memROM~15_combout\ $end
$var wire 1 (* \BANCO_REG|registrador~1097_combout\ $end
$var wire 1 )* \BANCO_REG|saidaA[7]~7_combout\ $end
$var wire 1 ** \ULA1|ULA8|Somador|saida~0_combout\ $end
$var wire 1 +* \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ,* \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 -* \RAM1|memRAM~2775_combout\ $end
$var wire 1 .* \RAM1|memRAM~2776_combout\ $end
$var wire 1 /* \RAM1|memRAM~301_q\ $end
$var wire 1 0* \RAM1|memRAM~429_q\ $end
$var wire 1 1* \RAM1|memRAM~2213_combout\ $end
$var wire 1 2* \RAM1|memRAM~77_q\ $end
$var wire 1 3* \RAM1|memRAM~205_q\ $end
$var wire 1 4* \RAM1|memRAM~333_q\ $end
$var wire 1 5* \RAM1|memRAM~461_q\ $end
$var wire 1 6* \RAM1|memRAM~2214_combout\ $end
$var wire 1 7* \RAM1|memRAM~109_q\ $end
$var wire 1 8* \RAM1|memRAM~237_q\ $end
$var wire 1 9* \RAM1|memRAM~365_q\ $end
$var wire 1 :* \RAM1|memRAM~493_q\ $end
$var wire 1 ;* \RAM1|memRAM~2215_combout\ $end
$var wire 1 <* \RAM1|memRAM~141_q\ $end
$var wire 1 =* \RAM1|memRAM~269_q\ $end
$var wire 1 >* \RAM1|memRAM~397_q\ $end
$var wire 1 ?* \RAM1|memRAM~525_q\ $end
$var wire 1 @* \RAM1|memRAM~2216_combout\ $end
$var wire 1 A* \RAM1|memRAM~2217_combout\ $end
$var wire 1 B* \RAM1|memRAM~557_q\ $end
$var wire 1 C* \RAM1|memRAM~685_q\ $end
$var wire 1 D* \RAM1|memRAM~813_q\ $end
$var wire 1 E* \RAM1|memRAM~941_q\ $end
$var wire 1 F* \RAM1|memRAM~2218_combout\ $end
$var wire 1 G* \RAM1|memRAM~589_q\ $end
$var wire 1 H* \RAM1|memRAM~717_q\ $end
$var wire 1 I* \RAM1|memRAM~845_q\ $end
$var wire 1 J* \RAM1|memRAM~973_q\ $end
$var wire 1 K* \RAM1|memRAM~2219_combout\ $end
$var wire 1 L* \RAM1|memRAM~621_q\ $end
$var wire 1 M* \RAM1|memRAM~749_q\ $end
$var wire 1 N* \RAM1|memRAM~877_q\ $end
$var wire 1 O* \RAM1|memRAM~1005_q\ $end
$var wire 1 P* \RAM1|memRAM~2220_combout\ $end
$var wire 1 Q* \RAM1|memRAM~653_q\ $end
$var wire 1 R* \RAM1|memRAM~781_q\ $end
$var wire 1 S* \RAM1|memRAM~909_q\ $end
$var wire 1 T* \RAM1|memRAM~1037_q\ $end
$var wire 1 U* \RAM1|memRAM~2221_combout\ $end
$var wire 1 V* \RAM1|memRAM~2222_combout\ $end
$var wire 1 W* \RAM1|memRAM~1069_q\ $end
$var wire 1 X* \RAM1|memRAM~1101_q\ $end
$var wire 1 Y* \RAM1|memRAM~1133_q\ $end
$var wire 1 Z* \RAM1|memRAM~1165_q\ $end
$var wire 1 [* \RAM1|memRAM~2223_combout\ $end
$var wire 1 \* \RAM1|memRAM~1197_q\ $end
$var wire 1 ]* \RAM1|memRAM~1229_q\ $end
$var wire 1 ^* \RAM1|memRAM~1261_q\ $end
$var wire 1 _* \RAM1|memRAM~1293_q\ $end
$var wire 1 `* \RAM1|memRAM~2224_combout\ $end
$var wire 1 a* \RAM1|memRAM~1325_q\ $end
$var wire 1 b* \RAM1|memRAM~1357_q\ $end
$var wire 1 c* \RAM1|memRAM~1389_q\ $end
$var wire 1 d* \RAM1|memRAM~1421_q\ $end
$var wire 1 e* \RAM1|memRAM~2225_combout\ $end
$var wire 1 f* \RAM1|memRAM~1453_q\ $end
$var wire 1 g* \RAM1|memRAM~1485_q\ $end
$var wire 1 h* \RAM1|memRAM~1517_q\ $end
$var wire 1 i* \RAM1|memRAM~1549_q\ $end
$var wire 1 j* \RAM1|memRAM~2226_combout\ $end
$var wire 1 k* \RAM1|memRAM~2227_combout\ $end
$var wire 1 l* \RAM1|memRAM~1581_q\ $end
$var wire 1 m* \RAM1|memRAM~1709_q\ $end
$var wire 1 n* \RAM1|memRAM~1837_q\ $end
$var wire 1 o* \RAM1|memRAM~1965_q\ $end
$var wire 1 p* \RAM1|memRAM~2228_combout\ $end
$var wire 1 q* \RAM1|memRAM~1613_q\ $end
$var wire 1 r* \RAM1|memRAM~1741_q\ $end
$var wire 1 s* \RAM1|memRAM~1869_q\ $end
$var wire 1 t* \RAM1|memRAM~1997_q\ $end
$var wire 1 u* \RAM1|memRAM~2229_combout\ $end
$var wire 1 v* \RAM1|memRAM~1645_q\ $end
$var wire 1 w* \RAM1|memRAM~1773_q\ $end
$var wire 1 x* \RAM1|memRAM~1901_q\ $end
$var wire 1 y* \RAM1|memRAM~2029_q\ $end
$var wire 1 z* \RAM1|memRAM~2230_combout\ $end
$var wire 1 {* \RAM1|memRAM~1677_q\ $end
$var wire 1 |* \RAM1|memRAM~1805_q\ $end
$var wire 1 }* \RAM1|memRAM~1933_q\ $end
$var wire 1 ~* \RAM1|memRAM~2061_q\ $end
$var wire 1 !+ \RAM1|memRAM~2231_combout\ $end
$var wire 1 "+ \RAM1|memRAM~2232_combout\ $end
$var wire 1 #+ \RAM1|memRAM~2233_combout\ $end
$var wire 1 $+ \MUX_ULA_MEM|saida_MUX[6]~6_combout\ $end
$var wire 1 %+ \BANCO_REG|registrador~300_q\ $end
$var wire 1 &+ \BANCO_REG|registrador~1092_combout\ $end
$var wire 1 '+ \BANCO_REG|saidaA[6]~6_combout\ $end
$var wire 1 (+ \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 )+ \RAM1|memRAM~2823_combout\ $end
$var wire 1 *+ \RAM1|memRAM~2824_combout\ $end
$var wire 1 ++ \RAM1|memRAM~1067_q\ $end
$var wire 1 ,+ \RAM1|memRAM~1579_q\ $end
$var wire 1 -+ \RAM1|memRAM~2171_combout\ $end
$var wire 1 .+ \RAM1|memRAM~171_q\ $end
$var wire 1 /+ \RAM1|memRAM~683_q\ $end
$var wire 1 0+ \RAM1|memRAM~1195_q\ $end
$var wire 1 1+ \RAM1|memRAM~1707_q\ $end
$var wire 1 2+ \RAM1|memRAM~2172_combout\ $end
$var wire 1 3+ \RAM1|memRAM~299_q\ $end
$var wire 1 4+ \RAM1|memRAM~811_q\ $end
$var wire 1 5+ \RAM1|memRAM~1323_q\ $end
$var wire 1 6+ \RAM1|memRAM~1835_q\ $end
$var wire 1 7+ \RAM1|memRAM~2173_combout\ $end
$var wire 1 8+ \RAM1|memRAM~427_q\ $end
$var wire 1 9+ \RAM1|memRAM~939_q\ $end
$var wire 1 :+ \RAM1|memRAM~1451_q\ $end
$var wire 1 ;+ \RAM1|memRAM~1963_q\ $end
$var wire 1 <+ \RAM1|memRAM~2174_combout\ $end
$var wire 1 =+ \RAM1|memRAM~2175_combout\ $end
$var wire 1 >+ \RAM1|memRAM~75_q\ $end
$var wire 1 ?+ \RAM1|memRAM~587_q\ $end
$var wire 1 @+ \RAM1|memRAM~1099_q\ $end
$var wire 1 A+ \RAM1|memRAM~1611_q\ $end
$var wire 1 B+ \RAM1|memRAM~2176_combout\ $end
$var wire 1 C+ \RAM1|memRAM~203_q\ $end
$var wire 1 D+ \RAM1|memRAM~715_q\ $end
$var wire 1 E+ \RAM1|memRAM~1227_q\ $end
$var wire 1 F+ \RAM1|memRAM~1739_q\ $end
$var wire 1 G+ \RAM1|memRAM~2177_combout\ $end
$var wire 1 H+ \RAM1|memRAM~331_q\ $end
$var wire 1 I+ \RAM1|memRAM~843_q\ $end
$var wire 1 J+ \RAM1|memRAM~1355_q\ $end
$var wire 1 K+ \RAM1|memRAM~1867_q\ $end
$var wire 1 L+ \RAM1|memRAM~2178_combout\ $end
$var wire 1 M+ \RAM1|memRAM~459_q\ $end
$var wire 1 N+ \RAM1|memRAM~971_q\ $end
$var wire 1 O+ \RAM1|memRAM~1483_q\ $end
$var wire 1 P+ \RAM1|memRAM~1995_q\ $end
$var wire 1 Q+ \RAM1|memRAM~2179_combout\ $end
$var wire 1 R+ \RAM1|memRAM~2180_combout\ $end
$var wire 1 S+ \RAM1|memRAM~107_q\ $end
$var wire 1 T+ \RAM1|memRAM~619_q\ $end
$var wire 1 U+ \RAM1|memRAM~1131_q\ $end
$var wire 1 V+ \RAM1|memRAM~1643_q\ $end
$var wire 1 W+ \RAM1|memRAM~2181_combout\ $end
$var wire 1 X+ \RAM1|memRAM~235_q\ $end
$var wire 1 Y+ \RAM1|memRAM~747_q\ $end
$var wire 1 Z+ \RAM1|memRAM~1259_q\ $end
$var wire 1 [+ \RAM1|memRAM~1771_q\ $end
$var wire 1 \+ \RAM1|memRAM~2182_combout\ $end
$var wire 1 ]+ \RAM1|memRAM~363_q\ $end
$var wire 1 ^+ \RAM1|memRAM~875_q\ $end
$var wire 1 _+ \RAM1|memRAM~1387_q\ $end
$var wire 1 `+ \RAM1|memRAM~1899_q\ $end
$var wire 1 a+ \RAM1|memRAM~2183_combout\ $end
$var wire 1 b+ \RAM1|memRAM~491_q\ $end
$var wire 1 c+ \RAM1|memRAM~1003_q\ $end
$var wire 1 d+ \RAM1|memRAM~1515_q\ $end
$var wire 1 e+ \RAM1|memRAM~2027_q\ $end
$var wire 1 f+ \RAM1|memRAM~2184_combout\ $end
$var wire 1 g+ \RAM1|memRAM~2185_combout\ $end
$var wire 1 h+ \RAM1|memRAM~139_q\ $end
$var wire 1 i+ \RAM1|memRAM~267_q\ $end
$var wire 1 j+ \RAM1|memRAM~395_q\ $end
$var wire 1 k+ \RAM1|memRAM~523_q\ $end
$var wire 1 l+ \RAM1|memRAM~2186_combout\ $end
$var wire 1 m+ \RAM1|memRAM~651_q\ $end
$var wire 1 n+ \RAM1|memRAM~779_q\ $end
$var wire 1 o+ \RAM1|memRAM~907_q\ $end
$var wire 1 p+ \RAM1|memRAM~1035_q\ $end
$var wire 1 q+ \RAM1|memRAM~2187_combout\ $end
$var wire 1 r+ \RAM1|memRAM~1163_q\ $end
$var wire 1 s+ \RAM1|memRAM~1291_q\ $end
$var wire 1 t+ \RAM1|memRAM~1419_q\ $end
$var wire 1 u+ \RAM1|memRAM~1547_q\ $end
$var wire 1 v+ \RAM1|memRAM~2188_combout\ $end
$var wire 1 w+ \RAM1|memRAM~1675_q\ $end
$var wire 1 x+ \RAM1|memRAM~1803_q\ $end
$var wire 1 y+ \RAM1|memRAM~1931_q\ $end
$var wire 1 z+ \RAM1|memRAM~2059_q\ $end
$var wire 1 {+ \RAM1|memRAM~2189_combout\ $end
$var wire 1 |+ \RAM1|memRAM~2190_combout\ $end
$var wire 1 }+ \RAM1|memRAM~2191_combout\ $end
$var wire 1 ~+ \MUX_ULA_MEM|saida_MUX[4]~4_combout\ $end
$var wire 1 !, \BANCO_REG|registrador~298_q\ $end
$var wire 1 ", \BANCO_REG|registrador~1082_combout\ $end
$var wire 1 #, \BANCO_REG|saidaA[4]~4_combout\ $end
$var wire 1 $, \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 %, \ULA1|ULA5|Somador|cOut~combout\ $end
$var wire 1 &, \BANCO_REG|registrador~1088_combout\ $end
$var wire 1 ', \BANCO_REG|saidaB[5]~4_combout\ $end
$var wire 1 (, \RAM1|memRAM~44_q\ $end
$var wire 1 ), \RAM1|memRAM~76_q\ $end
$var wire 1 *, \RAM1|memRAM~108_q\ $end
$var wire 1 +, \RAM1|memRAM~140_q\ $end
$var wire 1 ,, \RAM1|memRAM~2192_combout\ $end
$var wire 1 -, \RAM1|memRAM~556_q\ $end
$var wire 1 ., \RAM1|memRAM~588_q\ $end
$var wire 1 /, \RAM1|memRAM~620_q\ $end
$var wire 1 0, \RAM1|memRAM~652_q\ $end
$var wire 1 1, \RAM1|memRAM~2193_combout\ $end
$var wire 1 2, \RAM1|memRAM~1068_q\ $end
$var wire 1 3, \RAM1|memRAM~1100_q\ $end
$var wire 1 4, \RAM1|memRAM~1132_q\ $end
$var wire 1 5, \RAM1|memRAM~1164_q\ $end
$var wire 1 6, \RAM1|memRAM~2194_combout\ $end
$var wire 1 7, \RAM1|memRAM~1580_q\ $end
$var wire 1 8, \RAM1|memRAM~1612_q\ $end
$var wire 1 9, \RAM1|memRAM~1644_q\ $end
$var wire 1 :, \RAM1|memRAM~1676_q\ $end
$var wire 1 ;, \RAM1|memRAM~2195_combout\ $end
$var wire 1 <, \RAM1|memRAM~2196_combout\ $end
$var wire 1 =, \RAM1|memRAM~172_q\ $end
$var wire 1 >, \RAM1|memRAM~204_q\ $end
$var wire 1 ?, \RAM1|memRAM~236_q\ $end
$var wire 1 @, \RAM1|memRAM~268_q\ $end
$var wire 1 A, \RAM1|memRAM~2197_combout\ $end
$var wire 1 B, \RAM1|memRAM~684_q\ $end
$var wire 1 C, \RAM1|memRAM~716_q\ $end
$var wire 1 D, \RAM1|memRAM~748_q\ $end
$var wire 1 E, \RAM1|memRAM~780_q\ $end
$var wire 1 F, \RAM1|memRAM~2198_combout\ $end
$var wire 1 G, \RAM1|memRAM~1196_q\ $end
$var wire 1 H, \RAM1|memRAM~1228_q\ $end
$var wire 1 I, \RAM1|memRAM~1260_q\ $end
$var wire 1 J, \RAM1|memRAM~1292_q\ $end
$var wire 1 K, \RAM1|memRAM~2199_combout\ $end
$var wire 1 L, \RAM1|memRAM~1708_q\ $end
$var wire 1 M, \RAM1|memRAM~1740_q\ $end
$var wire 1 N, \RAM1|memRAM~1772_q\ $end
$var wire 1 O, \RAM1|memRAM~1804_q\ $end
$var wire 1 P, \RAM1|memRAM~2200_combout\ $end
$var wire 1 Q, \RAM1|memRAM~2201_combout\ $end
$var wire 1 R, \RAM1|memRAM~300_q\ $end
$var wire 1 S, \RAM1|memRAM~332_q\ $end
$var wire 1 T, \RAM1|memRAM~364_q\ $end
$var wire 1 U, \RAM1|memRAM~396_q\ $end
$var wire 1 V, \RAM1|memRAM~2202_combout\ $end
$var wire 1 W, \RAM1|memRAM~812_q\ $end
$var wire 1 X, \RAM1|memRAM~844_q\ $end
$var wire 1 Y, \RAM1|memRAM~876_q\ $end
$var wire 1 Z, \RAM1|memRAM~908_q\ $end
$var wire 1 [, \RAM1|memRAM~2203_combout\ $end
$var wire 1 \, \RAM1|memRAM~1324_q\ $end
$var wire 1 ], \RAM1|memRAM~1356_q\ $end
$var wire 1 ^, \RAM1|memRAM~1388_q\ $end
$var wire 1 _, \RAM1|memRAM~1420_q\ $end
$var wire 1 `, \RAM1|memRAM~2204_combout\ $end
$var wire 1 a, \RAM1|memRAM~1836_q\ $end
$var wire 1 b, \RAM1|memRAM~1868_q\ $end
$var wire 1 c, \RAM1|memRAM~1900_q\ $end
$var wire 1 d, \RAM1|memRAM~1932_q\ $end
$var wire 1 e, \RAM1|memRAM~2205_combout\ $end
$var wire 1 f, \RAM1|memRAM~2206_combout\ $end
$var wire 1 g, \RAM1|memRAM~428_q\ $end
$var wire 1 h, \RAM1|memRAM~940_q\ $end
$var wire 1 i, \RAM1|memRAM~1452_q\ $end
$var wire 1 j, \RAM1|memRAM~1964_q\ $end
$var wire 1 k, \RAM1|memRAM~2207_combout\ $end
$var wire 1 l, \RAM1|memRAM~460_q\ $end
$var wire 1 m, \RAM1|memRAM~972_q\ $end
$var wire 1 n, \RAM1|memRAM~1484_q\ $end
$var wire 1 o, \RAM1|memRAM~1996_q\ $end
$var wire 1 p, \RAM1|memRAM~2208_combout\ $end
$var wire 1 q, \RAM1|memRAM~492_q\ $end
$var wire 1 r, \RAM1|memRAM~1004_q\ $end
$var wire 1 s, \RAM1|memRAM~1516_q\ $end
$var wire 1 t, \RAM1|memRAM~2028_q\ $end
$var wire 1 u, \RAM1|memRAM~2209_combout\ $end
$var wire 1 v, \RAM1|memRAM~524_q\ $end
$var wire 1 w, \RAM1|memRAM~1036_q\ $end
$var wire 1 x, \RAM1|memRAM~1548_q\ $end
$var wire 1 y, \RAM1|memRAM~2060_q\ $end
$var wire 1 z, \RAM1|memRAM~2210_combout\ $end
$var wire 1 {, \RAM1|memRAM~2211_combout\ $end
$var wire 1 |, \RAM1|memRAM~2212_combout\ $end
$var wire 1 }, \MUX_ULA_MEM|saida_MUX[5]~5_combout\ $end
$var wire 1 ~, \BANCO_REG|registrador~299_q\ $end
$var wire 1 !- \BANCO_REG|registrador~1087_combout\ $end
$var wire 1 "- \BANCO_REG|saidaA[5]~5_combout\ $end
$var wire 1 #- \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 $- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 %- \RAM1|memRAM~2767_combout\ $end
$var wire 1 &- \RAM1|memRAM~2768_combout\ $end
$var wire 1 '- \RAM1|memRAM~170_q\ $end
$var wire 1 (- \RAM1|memRAM~298_q\ $end
$var wire 1 )- \RAM1|memRAM~426_q\ $end
$var wire 1 *- \RAM1|memRAM~2150_combout\ $end
$var wire 1 +- \RAM1|memRAM~74_q\ $end
$var wire 1 ,- \RAM1|memRAM~202_q\ $end
$var wire 1 -- \RAM1|memRAM~330_q\ $end
$var wire 1 .- \RAM1|memRAM~458_q\ $end
$var wire 1 /- \RAM1|memRAM~2151_combout\ $end
$var wire 1 0- \RAM1|memRAM~106_q\ $end
$var wire 1 1- \RAM1|memRAM~234_q\ $end
$var wire 1 2- \RAM1|memRAM~362_q\ $end
$var wire 1 3- \RAM1|memRAM~490_q\ $end
$var wire 1 4- \RAM1|memRAM~2152_combout\ $end
$var wire 1 5- \RAM1|memRAM~138_q\ $end
$var wire 1 6- \RAM1|memRAM~266_q\ $end
$var wire 1 7- \RAM1|memRAM~394_q\ $end
$var wire 1 8- \RAM1|memRAM~522_q\ $end
$var wire 1 9- \RAM1|memRAM~2153_combout\ $end
$var wire 1 :- \RAM1|memRAM~2154_combout\ $end
$var wire 1 ;- \RAM1|memRAM~554_q\ $end
$var wire 1 <- \RAM1|memRAM~682_q\ $end
$var wire 1 =- \RAM1|memRAM~810_q\ $end
$var wire 1 >- \RAM1|memRAM~938_q\ $end
$var wire 1 ?- \RAM1|memRAM~2155_combout\ $end
$var wire 1 @- \RAM1|memRAM~586_q\ $end
$var wire 1 A- \RAM1|memRAM~714_q\ $end
$var wire 1 B- \RAM1|memRAM~842_q\ $end
$var wire 1 C- \RAM1|memRAM~970_q\ $end
$var wire 1 D- \RAM1|memRAM~2156_combout\ $end
$var wire 1 E- \RAM1|memRAM~618_q\ $end
$var wire 1 F- \RAM1|memRAM~746_q\ $end
$var wire 1 G- \RAM1|memRAM~874_q\ $end
$var wire 1 H- \RAM1|memRAM~1002_q\ $end
$var wire 1 I- \RAM1|memRAM~2157_combout\ $end
$var wire 1 J- \RAM1|memRAM~650_q\ $end
$var wire 1 K- \RAM1|memRAM~778_q\ $end
$var wire 1 L- \RAM1|memRAM~906_q\ $end
$var wire 1 M- \RAM1|memRAM~1034_q\ $end
$var wire 1 N- \RAM1|memRAM~2158_combout\ $end
$var wire 1 O- \RAM1|memRAM~2159_combout\ $end
$var wire 1 P- \RAM1|memRAM~1066_q\ $end
$var wire 1 Q- \RAM1|memRAM~1194_q\ $end
$var wire 1 R- \RAM1|memRAM~1322_q\ $end
$var wire 1 S- \RAM1|memRAM~1450_q\ $end
$var wire 1 T- \RAM1|memRAM~2160_combout\ $end
$var wire 1 U- \RAM1|memRAM~1098_q\ $end
$var wire 1 V- \RAM1|memRAM~1226_q\ $end
$var wire 1 W- \RAM1|memRAM~1354_q\ $end
$var wire 1 X- \RAM1|memRAM~1482_q\ $end
$var wire 1 Y- \RAM1|memRAM~2161_combout\ $end
$var wire 1 Z- \RAM1|memRAM~1130_q\ $end
$var wire 1 [- \RAM1|memRAM~1258_q\ $end
$var wire 1 \- \RAM1|memRAM~1386_q\ $end
$var wire 1 ]- \RAM1|memRAM~1514_q\ $end
$var wire 1 ^- \RAM1|memRAM~2162_combout\ $end
$var wire 1 _- \RAM1|memRAM~1162_q\ $end
$var wire 1 `- \RAM1|memRAM~1290_q\ $end
$var wire 1 a- \RAM1|memRAM~1418_q\ $end
$var wire 1 b- \RAM1|memRAM~1546_q\ $end
$var wire 1 c- \RAM1|memRAM~2163_combout\ $end
$var wire 1 d- \RAM1|memRAM~2164_combout\ $end
$var wire 1 e- \RAM1|memRAM~1578_q\ $end
$var wire 1 f- \RAM1|memRAM~1706_q\ $end
$var wire 1 g- \RAM1|memRAM~1834_q\ $end
$var wire 1 h- \RAM1|memRAM~1962_q\ $end
$var wire 1 i- \RAM1|memRAM~2165_combout\ $end
$var wire 1 j- \RAM1|memRAM~1610_q\ $end
$var wire 1 k- \RAM1|memRAM~1738_q\ $end
$var wire 1 l- \RAM1|memRAM~1866_q\ $end
$var wire 1 m- \RAM1|memRAM~1994_q\ $end
$var wire 1 n- \RAM1|memRAM~2166_combout\ $end
$var wire 1 o- \RAM1|memRAM~1642_q\ $end
$var wire 1 p- \RAM1|memRAM~1770_q\ $end
$var wire 1 q- \RAM1|memRAM~1898_q\ $end
$var wire 1 r- \RAM1|memRAM~2026_q\ $end
$var wire 1 s- \RAM1|memRAM~2167_combout\ $end
$var wire 1 t- \RAM1|memRAM~1674_q\ $end
$var wire 1 u- \RAM1|memRAM~1802_q\ $end
$var wire 1 v- \RAM1|memRAM~1930_q\ $end
$var wire 1 w- \RAM1|memRAM~2058_q\ $end
$var wire 1 x- \RAM1|memRAM~2168_combout\ $end
$var wire 1 y- \RAM1|memRAM~2169_combout\ $end
$var wire 1 z- \RAM1|memRAM~2170_combout\ $end
$var wire 1 {- \MUX_ULA_MEM|saida_MUX[3]~3_combout\ $end
$var wire 1 |- \BANCO_REG|registrador~297_q\ $end
$var wire 1 }- \BANCO_REG|registrador~1077_combout\ $end
$var wire 1 ~- \BANCO_REG|saidaA[3]~3_combout\ $end
$var wire 1 !. \ULA1|ULA4|Somador|cOut~1_combout\ $end
$var wire 1 ". \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 #. \RAM1|memRAM~2761_combout\ $end
$var wire 1 $. \RAM1|memRAM~2762_combout\ $end
$var wire 1 %. \RAM1|memRAM~73_q\ $end
$var wire 1 &. \RAM1|memRAM~105_q\ $end
$var wire 1 '. \RAM1|memRAM~137_q\ $end
$var wire 1 (. \RAM1|memRAM~2129_combout\ $end
$var wire 1 ). \RAM1|memRAM~553_q\ $end
$var wire 1 *. \RAM1|memRAM~585_q\ $end
$var wire 1 +. \RAM1|memRAM~617_q\ $end
$var wire 1 ,. \RAM1|memRAM~649_q\ $end
$var wire 1 -. \RAM1|memRAM~2130_combout\ $end
$var wire 1 .. \RAM1|memRAM~1065_q\ $end
$var wire 1 /. \RAM1|memRAM~1097_q\ $end
$var wire 1 0. \RAM1|memRAM~1129_q\ $end
$var wire 1 1. \RAM1|memRAM~1161_q\ $end
$var wire 1 2. \RAM1|memRAM~2131_combout\ $end
$var wire 1 3. \RAM1|memRAM~1577_q\ $end
$var wire 1 4. \RAM1|memRAM~1609_q\ $end
$var wire 1 5. \RAM1|memRAM~1641_q\ $end
$var wire 1 6. \RAM1|memRAM~1673_q\ $end
$var wire 1 7. \RAM1|memRAM~2132_combout\ $end
$var wire 1 8. \RAM1|memRAM~2133_combout\ $end
$var wire 1 9. \RAM1|memRAM~169_q\ $end
$var wire 1 :. \RAM1|memRAM~201_q\ $end
$var wire 1 ;. \RAM1|memRAM~233_q\ $end
$var wire 1 <. \RAM1|memRAM~265_q\ $end
$var wire 1 =. \RAM1|memRAM~2134_combout\ $end
$var wire 1 >. \RAM1|memRAM~681_q\ $end
$var wire 1 ?. \RAM1|memRAM~713_q\ $end
$var wire 1 @. \RAM1|memRAM~745_q\ $end
$var wire 1 A. \RAM1|memRAM~777_q\ $end
$var wire 1 B. \RAM1|memRAM~2135_combout\ $end
$var wire 1 C. \RAM1|memRAM~1193_q\ $end
$var wire 1 D. \RAM1|memRAM~1225_q\ $end
$var wire 1 E. \RAM1|memRAM~1257_q\ $end
$var wire 1 F. \RAM1|memRAM~1289_q\ $end
$var wire 1 G. \RAM1|memRAM~2136_combout\ $end
$var wire 1 H. \RAM1|memRAM~1705_q\ $end
$var wire 1 I. \RAM1|memRAM~1737_q\ $end
$var wire 1 J. \RAM1|memRAM~1769_q\ $end
$var wire 1 K. \RAM1|memRAM~1801_q\ $end
$var wire 1 L. \RAM1|memRAM~2137_combout\ $end
$var wire 1 M. \RAM1|memRAM~2138_combout\ $end
$var wire 1 N. \RAM1|memRAM~297_q\ $end
$var wire 1 O. \RAM1|memRAM~809_q\ $end
$var wire 1 P. \RAM1|memRAM~1321_q\ $end
$var wire 1 Q. \RAM1|memRAM~1833_q\ $end
$var wire 1 R. \RAM1|memRAM~2139_combout\ $end
$var wire 1 S. \RAM1|memRAM~329_q\ $end
$var wire 1 T. \RAM1|memRAM~841_q\ $end
$var wire 1 U. \RAM1|memRAM~1353_q\ $end
$var wire 1 V. \RAM1|memRAM~1865_q\ $end
$var wire 1 W. \RAM1|memRAM~2140_combout\ $end
$var wire 1 X. \RAM1|memRAM~361_q\ $end
$var wire 1 Y. \RAM1|memRAM~873_q\ $end
$var wire 1 Z. \RAM1|memRAM~1385_q\ $end
$var wire 1 [. \RAM1|memRAM~1897_q\ $end
$var wire 1 \. \RAM1|memRAM~2141_combout\ $end
$var wire 1 ]. \RAM1|memRAM~393_q\ $end
$var wire 1 ^. \RAM1|memRAM~905_q\ $end
$var wire 1 _. \RAM1|memRAM~1417_q\ $end
$var wire 1 `. \RAM1|memRAM~1929_q\ $end
$var wire 1 a. \RAM1|memRAM~2142_combout\ $end
$var wire 1 b. \RAM1|memRAM~2143_combout\ $end
$var wire 1 c. \RAM1|memRAM~425_q\ $end
$var wire 1 d. \RAM1|memRAM~457_q\ $end
$var wire 1 e. \RAM1|memRAM~489_q\ $end
$var wire 1 f. \RAM1|memRAM~521_q\ $end
$var wire 1 g. \RAM1|memRAM~2144_combout\ $end
$var wire 1 h. \RAM1|memRAM~937_q\ $end
$var wire 1 i. \RAM1|memRAM~969_q\ $end
$var wire 1 j. \RAM1|memRAM~1001_q\ $end
$var wire 1 k. \RAM1|memRAM~1033_q\ $end
$var wire 1 l. \RAM1|memRAM~2145_combout\ $end
$var wire 1 m. \RAM1|memRAM~1449_q\ $end
$var wire 1 n. \RAM1|memRAM~1481_q\ $end
$var wire 1 o. \RAM1|memRAM~1513_q\ $end
$var wire 1 p. \RAM1|memRAM~1545_q\ $end
$var wire 1 q. \RAM1|memRAM~2146_combout\ $end
$var wire 1 r. \RAM1|memRAM~1961_q\ $end
$var wire 1 s. \RAM1|memRAM~1993_q\ $end
$var wire 1 t. \RAM1|memRAM~2025_q\ $end
$var wire 1 u. \RAM1|memRAM~2057_q\ $end
$var wire 1 v. \RAM1|memRAM~2147_combout\ $end
$var wire 1 w. \RAM1|memRAM~2148_combout\ $end
$var wire 1 x. \RAM1|memRAM~2149_combout\ $end
$var wire 1 y. \MUX_ULA_MEM|saida_MUX[2]~2_combout\ $end
$var wire 1 z. \BANCO_REG|registrador~296_q\ $end
$var wire 1 {. \BANCO_REG|registrador~1072_combout\ $end
$var wire 1 |. \BANCO_REG|saidaA[2]~2_combout\ $end
$var wire 1 }. \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ $end
$var wire 1 ~. \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ $end
$var wire 1 !/ \ULA1|ULA3|Somador|cOut~combout\ $end
$var wire 1 "/ \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 #/ \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 $/ \RAM1|memRAM~2791_combout\ $end
$var wire 1 %/ \RAM1|memRAM~2792_combout\ $end
$var wire 1 &/ \RAM1|memRAM~552_q\ $end
$var wire 1 '/ \RAM1|memRAM~1064_q\ $end
$var wire 1 (/ \RAM1|memRAM~1576_q\ $end
$var wire 1 )/ \RAM1|memRAM~2108_combout\ $end
$var wire 1 */ \RAM1|memRAM~168_q\ $end
$var wire 1 +/ \RAM1|memRAM~680_q\ $end
$var wire 1 ,/ \RAM1|memRAM~1192_q\ $end
$var wire 1 -/ \RAM1|memRAM~1704_q\ $end
$var wire 1 ./ \RAM1|memRAM~2109_combout\ $end
$var wire 1 // \RAM1|memRAM~296_q\ $end
$var wire 1 0/ \RAM1|memRAM~808_q\ $end
$var wire 1 1/ \RAM1|memRAM~1320_q\ $end
$var wire 1 2/ \RAM1|memRAM~1832_q\ $end
$var wire 1 3/ \RAM1|memRAM~2110_combout\ $end
$var wire 1 4/ \RAM1|memRAM~424_q\ $end
$var wire 1 5/ \RAM1|memRAM~936_q\ $end
$var wire 1 6/ \RAM1|memRAM~1448_q\ $end
$var wire 1 7/ \RAM1|memRAM~1960_q\ $end
$var wire 1 8/ \RAM1|memRAM~2111_combout\ $end
$var wire 1 9/ \RAM1|memRAM~2112_combout\ $end
$var wire 1 :/ \RAM1|memRAM~72_q\ $end
$var wire 1 ;/ \RAM1|memRAM~584_q\ $end
$var wire 1 </ \RAM1|memRAM~1096_q\ $end
$var wire 1 =/ \RAM1|memRAM~1608_q\ $end
$var wire 1 >/ \RAM1|memRAM~2113_combout\ $end
$var wire 1 ?/ \RAM1|memRAM~200_q\ $end
$var wire 1 @/ \RAM1|memRAM~712_q\ $end
$var wire 1 A/ \RAM1|memRAM~1224_q\ $end
$var wire 1 B/ \RAM1|memRAM~1736_q\ $end
$var wire 1 C/ \RAM1|memRAM~2114_combout\ $end
$var wire 1 D/ \RAM1|memRAM~328_q\ $end
$var wire 1 E/ \RAM1|memRAM~840_q\ $end
$var wire 1 F/ \RAM1|memRAM~1352_q\ $end
$var wire 1 G/ \RAM1|memRAM~1864_q\ $end
$var wire 1 H/ \RAM1|memRAM~2115_combout\ $end
$var wire 1 I/ \RAM1|memRAM~456_q\ $end
$var wire 1 J/ \RAM1|memRAM~968_q\ $end
$var wire 1 K/ \RAM1|memRAM~1480_q\ $end
$var wire 1 L/ \RAM1|memRAM~1992_q\ $end
$var wire 1 M/ \RAM1|memRAM~2116_combout\ $end
$var wire 1 N/ \RAM1|memRAM~2117_combout\ $end
$var wire 1 O/ \RAM1|memRAM~104_q\ $end
$var wire 1 P/ \RAM1|memRAM~616_q\ $end
$var wire 1 Q/ \RAM1|memRAM~1128_q\ $end
$var wire 1 R/ \RAM1|memRAM~1640_q\ $end
$var wire 1 S/ \RAM1|memRAM~2118_combout\ $end
$var wire 1 T/ \RAM1|memRAM~232_q\ $end
$var wire 1 U/ \RAM1|memRAM~744_q\ $end
$var wire 1 V/ \RAM1|memRAM~1256_q\ $end
$var wire 1 W/ \RAM1|memRAM~1768_q\ $end
$var wire 1 X/ \RAM1|memRAM~2119_combout\ $end
$var wire 1 Y/ \RAM1|memRAM~360_q\ $end
$var wire 1 Z/ \RAM1|memRAM~872_q\ $end
$var wire 1 [/ \RAM1|memRAM~1384_q\ $end
$var wire 1 \/ \RAM1|memRAM~1896_q\ $end
$var wire 1 ]/ \RAM1|memRAM~2120_combout\ $end
$var wire 1 ^/ \RAM1|memRAM~488_q\ $end
$var wire 1 _/ \RAM1|memRAM~1000_q\ $end
$var wire 1 `/ \RAM1|memRAM~1512_q\ $end
$var wire 1 a/ \RAM1|memRAM~2024_q\ $end
$var wire 1 b/ \RAM1|memRAM~2121_combout\ $end
$var wire 1 c/ \RAM1|memRAM~2122_combout\ $end
$var wire 1 d/ \RAM1|memRAM~136_q\ $end
$var wire 1 e/ \RAM1|memRAM~648_q\ $end
$var wire 1 f/ \RAM1|memRAM~1160_q\ $end
$var wire 1 g/ \RAM1|memRAM~1672_q\ $end
$var wire 1 h/ \RAM1|memRAM~2123_combout\ $end
$var wire 1 i/ \RAM1|memRAM~264_q\ $end
$var wire 1 j/ \RAM1|memRAM~776_q\ $end
$var wire 1 k/ \RAM1|memRAM~1288_q\ $end
$var wire 1 l/ \RAM1|memRAM~1800_q\ $end
$var wire 1 m/ \RAM1|memRAM~2124_combout\ $end
$var wire 1 n/ \RAM1|memRAM~392_q\ $end
$var wire 1 o/ \RAM1|memRAM~904_q\ $end
$var wire 1 p/ \RAM1|memRAM~1416_q\ $end
$var wire 1 q/ \RAM1|memRAM~1928_q\ $end
$var wire 1 r/ \RAM1|memRAM~2125_combout\ $end
$var wire 1 s/ \RAM1|memRAM~520_q\ $end
$var wire 1 t/ \RAM1|memRAM~1032_q\ $end
$var wire 1 u/ \RAM1|memRAM~1544_q\ $end
$var wire 1 v/ \RAM1|memRAM~2056_q\ $end
$var wire 1 w/ \RAM1|memRAM~2126_combout\ $end
$var wire 1 x/ \RAM1|memRAM~2127_combout\ $end
$var wire 1 y/ \RAM1|memRAM~2128_combout\ $end
$var wire 1 z/ \MUX_ULA_MEM|saida_MUX[1]~1_combout\ $end
$var wire 1 {/ \BANCO_REG|registrador~295_q\ $end
$var wire 1 |/ \BANCO_REG|registrador~1067_combout\ $end
$var wire 1 }/ \BANCO_REG|saidaA[1]~1_combout\ $end
$var wire 1 ~/ \ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 !0 \ULA1|ULA3|Somador|saida~0_combout\ $end
$var wire 1 "0 \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 #0 \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 $0 \RAM1|memRAM~2759_combout\ $end
$var wire 1 %0 \RAM1|memRAM~2760_combout\ $end
$var wire 1 &0 \RAM1|memRAM~65_q\ $end
$var wire 1 '0 \RAM1|memRAM~97_q\ $end
$var wire 1 (0 \RAM1|memRAM~129_q\ $end
$var wire 1 )0 \RAM1|memRAM~161_q\ $end
$var wire 1 *0 \RAM1|memRAM~2633_combout\ $end
$var wire 1 +0 \RAM1|memRAM~577_q\ $end
$var wire 1 ,0 \RAM1|memRAM~609_q\ $end
$var wire 1 -0 \RAM1|memRAM~641_q\ $end
$var wire 1 .0 \RAM1|memRAM~673_q\ $end
$var wire 1 /0 \RAM1|memRAM~2634_combout\ $end
$var wire 1 00 \RAM1|memRAM~1089_q\ $end
$var wire 1 10 \RAM1|memRAM~1121_q\ $end
$var wire 1 20 \RAM1|memRAM~1153_q\ $end
$var wire 1 30 \RAM1|memRAM~1185_q\ $end
$var wire 1 40 \RAM1|memRAM~2635_combout\ $end
$var wire 1 50 \RAM1|memRAM~1601_q\ $end
$var wire 1 60 \RAM1|memRAM~1633_q\ $end
$var wire 1 70 \RAM1|memRAM~1665_q\ $end
$var wire 1 80 \RAM1|memRAM~1697_q\ $end
$var wire 1 90 \RAM1|memRAM~2636_combout\ $end
$var wire 1 :0 \RAM1|memRAM~2637_combout\ $end
$var wire 1 ;0 \RAM1|memRAM~193_q\ $end
$var wire 1 <0 \RAM1|memRAM~225_q\ $end
$var wire 1 =0 \RAM1|memRAM~257_q\ $end
$var wire 1 >0 \RAM1|memRAM~289_q\ $end
$var wire 1 ?0 \RAM1|memRAM~2638_combout\ $end
$var wire 1 @0 \RAM1|memRAM~705_q\ $end
$var wire 1 A0 \RAM1|memRAM~737_q\ $end
$var wire 1 B0 \RAM1|memRAM~769_q\ $end
$var wire 1 C0 \RAM1|memRAM~801_q\ $end
$var wire 1 D0 \RAM1|memRAM~2639_combout\ $end
$var wire 1 E0 \RAM1|memRAM~1217_q\ $end
$var wire 1 F0 \RAM1|memRAM~1249_q\ $end
$var wire 1 G0 \RAM1|memRAM~1281_q\ $end
$var wire 1 H0 \RAM1|memRAM~1313_q\ $end
$var wire 1 I0 \RAM1|memRAM~2640_combout\ $end
$var wire 1 J0 \RAM1|memRAM~1729_q\ $end
$var wire 1 K0 \RAM1|memRAM~1761_q\ $end
$var wire 1 L0 \RAM1|memRAM~1793_q\ $end
$var wire 1 M0 \RAM1|memRAM~1825_q\ $end
$var wire 1 N0 \RAM1|memRAM~2641_combout\ $end
$var wire 1 O0 \RAM1|memRAM~2642_combout\ $end
$var wire 1 P0 \RAM1|memRAM~321_q\ $end
$var wire 1 Q0 \RAM1|memRAM~353_q\ $end
$var wire 1 R0 \RAM1|memRAM~385_q\ $end
$var wire 1 S0 \RAM1|memRAM~417_q\ $end
$var wire 1 T0 \RAM1|memRAM~2643_combout\ $end
$var wire 1 U0 \RAM1|memRAM~833_q\ $end
$var wire 1 V0 \RAM1|memRAM~865_q\ $end
$var wire 1 W0 \RAM1|memRAM~897_q\ $end
$var wire 1 X0 \RAM1|memRAM~929_q\ $end
$var wire 1 Y0 \RAM1|memRAM~2644_combout\ $end
$var wire 1 Z0 \RAM1|memRAM~1345_q\ $end
$var wire 1 [0 \RAM1|memRAM~1377_q\ $end
$var wire 1 \0 \RAM1|memRAM~1409_q\ $end
$var wire 1 ]0 \RAM1|memRAM~1441_q\ $end
$var wire 1 ^0 \RAM1|memRAM~2645_combout\ $end
$var wire 1 _0 \RAM1|memRAM~1857_q\ $end
$var wire 1 `0 \RAM1|memRAM~1889_q\ $end
$var wire 1 a0 \RAM1|memRAM~1921_q\ $end
$var wire 1 b0 \RAM1|memRAM~1953_q\ $end
$var wire 1 c0 \RAM1|memRAM~2646_combout\ $end
$var wire 1 d0 \RAM1|memRAM~2647_combout\ $end
$var wire 1 e0 \RAM1|memRAM~449_q\ $end
$var wire 1 f0 \RAM1|memRAM~961_q\ $end
$var wire 1 g0 \RAM1|memRAM~1473_q\ $end
$var wire 1 h0 \RAM1|memRAM~1985_q\ $end
$var wire 1 i0 \RAM1|memRAM~2648_combout\ $end
$var wire 1 j0 \RAM1|memRAM~481_q\ $end
$var wire 1 k0 \RAM1|memRAM~993_q\ $end
$var wire 1 l0 \RAM1|memRAM~1505_q\ $end
$var wire 1 m0 \RAM1|memRAM~2017_q\ $end
$var wire 1 n0 \RAM1|memRAM~2649_combout\ $end
$var wire 1 o0 \RAM1|memRAM~513_q\ $end
$var wire 1 p0 \RAM1|memRAM~1025_q\ $end
$var wire 1 q0 \RAM1|memRAM~1537_q\ $end
$var wire 1 r0 \RAM1|memRAM~2049_q\ $end
$var wire 1 s0 \RAM1|memRAM~2650_combout\ $end
$var wire 1 t0 \RAM1|memRAM~545_q\ $end
$var wire 1 u0 \RAM1|memRAM~1057_q\ $end
$var wire 1 v0 \RAM1|memRAM~1569_q\ $end
$var wire 1 w0 \RAM1|memRAM~2081_q\ $end
$var wire 1 x0 \RAM1|memRAM~2651_combout\ $end
$var wire 1 y0 \RAM1|memRAM~2652_combout\ $end
$var wire 1 z0 \RAM1|memRAM~2653_combout\ $end
$var wire 1 {0 \MUX_ULA_MEM|saida_MUX[26]~27_combout\ $end
$var wire 1 |0 \MUX_ULA_MEM|saida_MUX[26]~28_combout\ $end
$var wire 1 }0 \BANCO_REG|registrador~320_q\ $end
$var wire 1 ~0 \BANCO_REG|registrador~1192_combout\ $end
$var wire 1 !1 \BANCO_REG|saidaA[26]~26_combout\ $end
$var wire 1 "1 \BANCO_REG|registrador~1198_combout\ $end
$var wire 1 #1 \BANCO_REG|saidaB[27]~26_combout\ $end
$var wire 1 $1 \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 %1 \ULA1|ULA28|Somador|saida~0_combout\ $end
$var wire 1 &1 \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 '1 \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 (1 \RAM1|memRAM~66_q\ $end
$var wire 1 )1 \RAM1|memRAM~194_q\ $end
$var wire 1 *1 \RAM1|memRAM~322_q\ $end
$var wire 1 +1 \RAM1|memRAM~450_q\ $end
$var wire 1 ,1 \RAM1|memRAM~2654_combout\ $end
$var wire 1 -1 \RAM1|memRAM~98_q\ $end
$var wire 1 .1 \RAM1|memRAM~226_q\ $end
$var wire 1 /1 \RAM1|memRAM~354_q\ $end
$var wire 1 01 \RAM1|memRAM~482_q\ $end
$var wire 1 11 \RAM1|memRAM~2655_combout\ $end
$var wire 1 21 \RAM1|memRAM~130_q\ $end
$var wire 1 31 \RAM1|memRAM~258_q\ $end
$var wire 1 41 \RAM1|memRAM~386_q\ $end
$var wire 1 51 \RAM1|memRAM~514_q\ $end
$var wire 1 61 \RAM1|memRAM~2656_combout\ $end
$var wire 1 71 \RAM1|memRAM~162_q\ $end
$var wire 1 81 \RAM1|memRAM~290_q\ $end
$var wire 1 91 \RAM1|memRAM~418_q\ $end
$var wire 1 :1 \RAM1|memRAM~546_q\ $end
$var wire 1 ;1 \RAM1|memRAM~2657_combout\ $end
$var wire 1 <1 \RAM1|memRAM~2658_combout\ $end
$var wire 1 =1 \RAM1|memRAM~578_q\ $end
$var wire 1 >1 \RAM1|memRAM~706_q\ $end
$var wire 1 ?1 \RAM1|memRAM~834_q\ $end
$var wire 1 @1 \RAM1|memRAM~962_q\ $end
$var wire 1 A1 \RAM1|memRAM~2659_combout\ $end
$var wire 1 B1 \RAM1|memRAM~610_q\ $end
$var wire 1 C1 \RAM1|memRAM~738_q\ $end
$var wire 1 D1 \RAM1|memRAM~866_q\ $end
$var wire 1 E1 \RAM1|memRAM~994_q\ $end
$var wire 1 F1 \RAM1|memRAM~2660_combout\ $end
$var wire 1 G1 \RAM1|memRAM~642_q\ $end
$var wire 1 H1 \RAM1|memRAM~770_q\ $end
$var wire 1 I1 \RAM1|memRAM~898_q\ $end
$var wire 1 J1 \RAM1|memRAM~1026_q\ $end
$var wire 1 K1 \RAM1|memRAM~2661_combout\ $end
$var wire 1 L1 \RAM1|memRAM~674_q\ $end
$var wire 1 M1 \RAM1|memRAM~802_q\ $end
$var wire 1 N1 \RAM1|memRAM~930_q\ $end
$var wire 1 O1 \RAM1|memRAM~1058_q\ $end
$var wire 1 P1 \RAM1|memRAM~2662_combout\ $end
$var wire 1 Q1 \RAM1|memRAM~2663_combout\ $end
$var wire 1 R1 \RAM1|memRAM~1090_q\ $end
$var wire 1 S1 \RAM1|memRAM~1122_q\ $end
$var wire 1 T1 \RAM1|memRAM~1154_q\ $end
$var wire 1 U1 \RAM1|memRAM~1186_q\ $end
$var wire 1 V1 \RAM1|memRAM~2664_combout\ $end
$var wire 1 W1 \RAM1|memRAM~1218_q\ $end
$var wire 1 X1 \RAM1|memRAM~1250_q\ $end
$var wire 1 Y1 \RAM1|memRAM~1282_q\ $end
$var wire 1 Z1 \RAM1|memRAM~1314_q\ $end
$var wire 1 [1 \RAM1|memRAM~2665_combout\ $end
$var wire 1 \1 \RAM1|memRAM~1346_q\ $end
$var wire 1 ]1 \RAM1|memRAM~1378_q\ $end
$var wire 1 ^1 \RAM1|memRAM~1410_q\ $end
$var wire 1 _1 \RAM1|memRAM~1442_q\ $end
$var wire 1 `1 \RAM1|memRAM~2666_combout\ $end
$var wire 1 a1 \RAM1|memRAM~1474_q\ $end
$var wire 1 b1 \RAM1|memRAM~1506_q\ $end
$var wire 1 c1 \RAM1|memRAM~1538_q\ $end
$var wire 1 d1 \RAM1|memRAM~1570_q\ $end
$var wire 1 e1 \RAM1|memRAM~2667_combout\ $end
$var wire 1 f1 \RAM1|memRAM~2668_combout\ $end
$var wire 1 g1 \RAM1|memRAM~1602_q\ $end
$var wire 1 h1 \RAM1|memRAM~1730_q\ $end
$var wire 1 i1 \RAM1|memRAM~1858_q\ $end
$var wire 1 j1 \RAM1|memRAM~1986_q\ $end
$var wire 1 k1 \RAM1|memRAM~2669_combout\ $end
$var wire 1 l1 \RAM1|memRAM~1634_q\ $end
$var wire 1 m1 \RAM1|memRAM~1762_q\ $end
$var wire 1 n1 \RAM1|memRAM~1890_q\ $end
$var wire 1 o1 \RAM1|memRAM~2018_q\ $end
$var wire 1 p1 \RAM1|memRAM~2670_combout\ $end
$var wire 1 q1 \RAM1|memRAM~1666_q\ $end
$var wire 1 r1 \RAM1|memRAM~1794_q\ $end
$var wire 1 s1 \RAM1|memRAM~1922_q\ $end
$var wire 1 t1 \RAM1|memRAM~2050_q\ $end
$var wire 1 u1 \RAM1|memRAM~2671_combout\ $end
$var wire 1 v1 \RAM1|memRAM~1698_q\ $end
$var wire 1 w1 \RAM1|memRAM~1826_q\ $end
$var wire 1 x1 \RAM1|memRAM~1954_q\ $end
$var wire 1 y1 \RAM1|memRAM~2082_q\ $end
$var wire 1 z1 \RAM1|memRAM~2672_combout\ $end
$var wire 1 {1 \RAM1|memRAM~2673_combout\ $end
$var wire 1 |1 \RAM1|memRAM~2674_combout\ $end
$var wire 1 }1 \MUX_ULA_MEM|saida_MUX[27]~29_combout\ $end
$var wire 1 ~1 \BANCO_REG|registrador~321_q\ $end
$var wire 1 !2 \BANCO_REG|registrador~1197_combout\ $end
$var wire 1 "2 \BANCO_REG|saidaA[27]~27_combout\ $end
$var wire 1 #2 \ULA1|ULA28|Somador|cOut~combout\ $end
$var wire 1 $2 \BANCO_REG|registrador~1203_combout\ $end
$var wire 1 %2 \BANCO_REG|saidaB[28]~27_combout\ $end
$var wire 1 &2 \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 '2 \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 (2 \RAM1|memRAM~67_q\ $end
$var wire 1 )2 \RAM1|memRAM~579_q\ $end
$var wire 1 *2 \RAM1|memRAM~1091_q\ $end
$var wire 1 +2 \RAM1|memRAM~1603_q\ $end
$var wire 1 ,2 \RAM1|memRAM~2675_combout\ $end
$var wire 1 -2 \RAM1|memRAM~195_q\ $end
$var wire 1 .2 \RAM1|memRAM~707_q\ $end
$var wire 1 /2 \RAM1|memRAM~1219_q\ $end
$var wire 1 02 \RAM1|memRAM~1731_q\ $end
$var wire 1 12 \RAM1|memRAM~2676_combout\ $end
$var wire 1 22 \RAM1|memRAM~323_q\ $end
$var wire 1 32 \RAM1|memRAM~835_q\ $end
$var wire 1 42 \RAM1|memRAM~1347_q\ $end
$var wire 1 52 \RAM1|memRAM~1859_q\ $end
$var wire 1 62 \RAM1|memRAM~2677_combout\ $end
$var wire 1 72 \RAM1|memRAM~451_q\ $end
$var wire 1 82 \RAM1|memRAM~963_q\ $end
$var wire 1 92 \RAM1|memRAM~1475_q\ $end
$var wire 1 :2 \RAM1|memRAM~1987_q\ $end
$var wire 1 ;2 \RAM1|memRAM~2678_combout\ $end
$var wire 1 <2 \RAM1|memRAM~2679_combout\ $end
$var wire 1 =2 \RAM1|memRAM~99_q\ $end
$var wire 1 >2 \RAM1|memRAM~611_q\ $end
$var wire 1 ?2 \RAM1|memRAM~1123_q\ $end
$var wire 1 @2 \RAM1|memRAM~1635_q\ $end
$var wire 1 A2 \RAM1|memRAM~2680_combout\ $end
$var wire 1 B2 \RAM1|memRAM~227_q\ $end
$var wire 1 C2 \RAM1|memRAM~739_q\ $end
$var wire 1 D2 \RAM1|memRAM~1251_q\ $end
$var wire 1 E2 \RAM1|memRAM~1763_q\ $end
$var wire 1 F2 \RAM1|memRAM~2681_combout\ $end
$var wire 1 G2 \RAM1|memRAM~355_q\ $end
$var wire 1 H2 \RAM1|memRAM~867_q\ $end
$var wire 1 I2 \RAM1|memRAM~1379_q\ $end
$var wire 1 J2 \RAM1|memRAM~1891_q\ $end
$var wire 1 K2 \RAM1|memRAM~2682_combout\ $end
$var wire 1 L2 \RAM1|memRAM~483_q\ $end
$var wire 1 M2 \RAM1|memRAM~995_q\ $end
$var wire 1 N2 \RAM1|memRAM~1507_q\ $end
$var wire 1 O2 \RAM1|memRAM~2019_q\ $end
$var wire 1 P2 \RAM1|memRAM~2683_combout\ $end
$var wire 1 Q2 \RAM1|memRAM~2684_combout\ $end
$var wire 1 R2 \RAM1|memRAM~131_q\ $end
$var wire 1 S2 \RAM1|memRAM~643_q\ $end
$var wire 1 T2 \RAM1|memRAM~1155_q\ $end
$var wire 1 U2 \RAM1|memRAM~1667_q\ $end
$var wire 1 V2 \RAM1|memRAM~2685_combout\ $end
$var wire 1 W2 \RAM1|memRAM~259_q\ $end
$var wire 1 X2 \RAM1|memRAM~771_q\ $end
$var wire 1 Y2 \RAM1|memRAM~1283_q\ $end
$var wire 1 Z2 \RAM1|memRAM~1795_q\ $end
$var wire 1 [2 \RAM1|memRAM~2686_combout\ $end
$var wire 1 \2 \RAM1|memRAM~387_q\ $end
$var wire 1 ]2 \RAM1|memRAM~899_q\ $end
$var wire 1 ^2 \RAM1|memRAM~1411_q\ $end
$var wire 1 _2 \RAM1|memRAM~1923_q\ $end
$var wire 1 `2 \RAM1|memRAM~2687_combout\ $end
$var wire 1 a2 \RAM1|memRAM~515_q\ $end
$var wire 1 b2 \RAM1|memRAM~1027_q\ $end
$var wire 1 c2 \RAM1|memRAM~1539_q\ $end
$var wire 1 d2 \RAM1|memRAM~2051_q\ $end
$var wire 1 e2 \RAM1|memRAM~2688_combout\ $end
$var wire 1 f2 \RAM1|memRAM~2689_combout\ $end
$var wire 1 g2 \RAM1|memRAM~163_q\ $end
$var wire 1 h2 \RAM1|memRAM~291_q\ $end
$var wire 1 i2 \RAM1|memRAM~419_q\ $end
$var wire 1 j2 \RAM1|memRAM~547_q\ $end
$var wire 1 k2 \RAM1|memRAM~2690_combout\ $end
$var wire 1 l2 \RAM1|memRAM~675_q\ $end
$var wire 1 m2 \RAM1|memRAM~803_q\ $end
$var wire 1 n2 \RAM1|memRAM~931_q\ $end
$var wire 1 o2 \RAM1|memRAM~1059_q\ $end
$var wire 1 p2 \RAM1|memRAM~2691_combout\ $end
$var wire 1 q2 \RAM1|memRAM~1187_q\ $end
$var wire 1 r2 \RAM1|memRAM~1315_q\ $end
$var wire 1 s2 \RAM1|memRAM~1443_q\ $end
$var wire 1 t2 \RAM1|memRAM~1571_q\ $end
$var wire 1 u2 \RAM1|memRAM~2692_combout\ $end
$var wire 1 v2 \RAM1|memRAM~1699_q\ $end
$var wire 1 w2 \RAM1|memRAM~1827_q\ $end
$var wire 1 x2 \RAM1|memRAM~1955_q\ $end
$var wire 1 y2 \RAM1|memRAM~2083_q\ $end
$var wire 1 z2 \RAM1|memRAM~2693_combout\ $end
$var wire 1 {2 \RAM1|memRAM~2694_combout\ $end
$var wire 1 |2 \RAM1|memRAM~2695_combout\ $end
$var wire 1 }2 \MUX_ULA_MEM|saida_MUX[28]~30_combout\ $end
$var wire 1 ~2 \MUX_ULA_MEM|saida_MUX[28]~31_combout\ $end
$var wire 1 !3 \BANCO_REG|registrador~322_q\ $end
$var wire 1 "3 \BANCO_REG|registrador~1202_combout\ $end
$var wire 1 #3 \BANCO_REG|saidaA[28]~28_combout\ $end
$var wire 1 $3 \ULA1|ULA29|Somador|saida~0_combout\ $end
$var wire 1 %3 \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 &3 \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 '3 \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 (3 \ULA1|ULA29|Somador|cOut~1_combout\ $end
$var wire 1 )3 \BANCO_REG|registrador~1208_combout\ $end
$var wire 1 *3 \BANCO_REG|saidaB[29]~28_combout\ $end
$var wire 1 +3 \RAM1|memRAM~68_q\ $end
$var wire 1 ,3 \RAM1|memRAM~100_q\ $end
$var wire 1 -3 \RAM1|memRAM~132_q\ $end
$var wire 1 .3 \RAM1|memRAM~164_q\ $end
$var wire 1 /3 \RAM1|memRAM~2696_combout\ $end
$var wire 1 03 \RAM1|memRAM~580_q\ $end
$var wire 1 13 \RAM1|memRAM~612_q\ $end
$var wire 1 23 \RAM1|memRAM~644_q\ $end
$var wire 1 33 \RAM1|memRAM~676_q\ $end
$var wire 1 43 \RAM1|memRAM~2697_combout\ $end
$var wire 1 53 \RAM1|memRAM~1092_q\ $end
$var wire 1 63 \RAM1|memRAM~1124_q\ $end
$var wire 1 73 \RAM1|memRAM~1156_q\ $end
$var wire 1 83 \RAM1|memRAM~1188_q\ $end
$var wire 1 93 \RAM1|memRAM~2698_combout\ $end
$var wire 1 :3 \RAM1|memRAM~1604_q\ $end
$var wire 1 ;3 \RAM1|memRAM~1636_q\ $end
$var wire 1 <3 \RAM1|memRAM~1668_q\ $end
$var wire 1 =3 \RAM1|memRAM~1700_q\ $end
$var wire 1 >3 \RAM1|memRAM~2699_combout\ $end
$var wire 1 ?3 \RAM1|memRAM~2700_combout\ $end
$var wire 1 @3 \RAM1|memRAM~196_q\ $end
$var wire 1 A3 \RAM1|memRAM~228_q\ $end
$var wire 1 B3 \RAM1|memRAM~260_q\ $end
$var wire 1 C3 \RAM1|memRAM~292_q\ $end
$var wire 1 D3 \RAM1|memRAM~2701_combout\ $end
$var wire 1 E3 \RAM1|memRAM~708_q\ $end
$var wire 1 F3 \RAM1|memRAM~740_q\ $end
$var wire 1 G3 \RAM1|memRAM~772_q\ $end
$var wire 1 H3 \RAM1|memRAM~804_q\ $end
$var wire 1 I3 \RAM1|memRAM~2702_combout\ $end
$var wire 1 J3 \RAM1|memRAM~1220_q\ $end
$var wire 1 K3 \RAM1|memRAM~1252_q\ $end
$var wire 1 L3 \RAM1|memRAM~1284_q\ $end
$var wire 1 M3 \RAM1|memRAM~1316_q\ $end
$var wire 1 N3 \RAM1|memRAM~2703_combout\ $end
$var wire 1 O3 \RAM1|memRAM~1732_q\ $end
$var wire 1 P3 \RAM1|memRAM~1764_q\ $end
$var wire 1 Q3 \RAM1|memRAM~1796_q\ $end
$var wire 1 R3 \RAM1|memRAM~1828_q\ $end
$var wire 1 S3 \RAM1|memRAM~2704_combout\ $end
$var wire 1 T3 \RAM1|memRAM~2705_combout\ $end
$var wire 1 U3 \RAM1|memRAM~324_q\ $end
$var wire 1 V3 \RAM1|memRAM~356_q\ $end
$var wire 1 W3 \RAM1|memRAM~388_q\ $end
$var wire 1 X3 \RAM1|memRAM~420_q\ $end
$var wire 1 Y3 \RAM1|memRAM~2706_combout\ $end
$var wire 1 Z3 \RAM1|memRAM~836_q\ $end
$var wire 1 [3 \RAM1|memRAM~868_q\ $end
$var wire 1 \3 \RAM1|memRAM~900_q\ $end
$var wire 1 ]3 \RAM1|memRAM~932_q\ $end
$var wire 1 ^3 \RAM1|memRAM~2707_combout\ $end
$var wire 1 _3 \RAM1|memRAM~1348_q\ $end
$var wire 1 `3 \RAM1|memRAM~1380_q\ $end
$var wire 1 a3 \RAM1|memRAM~1412_q\ $end
$var wire 1 b3 \RAM1|memRAM~1444_q\ $end
$var wire 1 c3 \RAM1|memRAM~2708_combout\ $end
$var wire 1 d3 \RAM1|memRAM~1860_q\ $end
$var wire 1 e3 \RAM1|memRAM~1892_q\ $end
$var wire 1 f3 \RAM1|memRAM~1924_q\ $end
$var wire 1 g3 \RAM1|memRAM~1956_q\ $end
$var wire 1 h3 \RAM1|memRAM~2709_combout\ $end
$var wire 1 i3 \RAM1|memRAM~2710_combout\ $end
$var wire 1 j3 \RAM1|memRAM~452_q\ $end
$var wire 1 k3 \RAM1|memRAM~964_q\ $end
$var wire 1 l3 \RAM1|memRAM~1476_q\ $end
$var wire 1 m3 \RAM1|memRAM~1988_q\ $end
$var wire 1 n3 \RAM1|memRAM~2711_combout\ $end
$var wire 1 o3 \RAM1|memRAM~484_q\ $end
$var wire 1 p3 \RAM1|memRAM~996_q\ $end
$var wire 1 q3 \RAM1|memRAM~1508_q\ $end
$var wire 1 r3 \RAM1|memRAM~2020_q\ $end
$var wire 1 s3 \RAM1|memRAM~2712_combout\ $end
$var wire 1 t3 \RAM1|memRAM~516_q\ $end
$var wire 1 u3 \RAM1|memRAM~1028_q\ $end
$var wire 1 v3 \RAM1|memRAM~1540_q\ $end
$var wire 1 w3 \RAM1|memRAM~2052_q\ $end
$var wire 1 x3 \RAM1|memRAM~2713_combout\ $end
$var wire 1 y3 \RAM1|memRAM~548_q\ $end
$var wire 1 z3 \RAM1|memRAM~1060_q\ $end
$var wire 1 {3 \RAM1|memRAM~1572_q\ $end
$var wire 1 |3 \RAM1|memRAM~2084_q\ $end
$var wire 1 }3 \RAM1|memRAM~2714_combout\ $end
$var wire 1 ~3 \RAM1|memRAM~2715_combout\ $end
$var wire 1 !4 \RAM1|memRAM~2716_combout\ $end
$var wire 1 "4 \MUX_ULA_MEM|saida_MUX[29]~32_combout\ $end
$var wire 1 #4 \BANCO_REG|registrador~323_q\ $end
$var wire 1 $4 \BANCO_REG|registrador~1207_combout\ $end
$var wire 1 %4 \BANCO_REG|saidaA[29]~29_combout\ $end
$var wire 1 &4 \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 '4 \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 (4 \BANCO_REG|registrador~1213_combout\ $end
$var wire 1 )4 \BANCO_REG|saidaB[30]~29_combout\ $end
$var wire 1 *4 \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 +4 \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ,4 \RAM1|memRAM~69_q\ $end
$var wire 1 -4 \RAM1|memRAM~197_q\ $end
$var wire 1 .4 \RAM1|memRAM~325_q\ $end
$var wire 1 /4 \RAM1|memRAM~453_q\ $end
$var wire 1 04 \RAM1|memRAM~2717_combout\ $end
$var wire 1 14 \RAM1|memRAM~101_q\ $end
$var wire 1 24 \RAM1|memRAM~229_q\ $end
$var wire 1 34 \RAM1|memRAM~357_q\ $end
$var wire 1 44 \RAM1|memRAM~485_q\ $end
$var wire 1 54 \RAM1|memRAM~2718_combout\ $end
$var wire 1 64 \RAM1|memRAM~133_q\ $end
$var wire 1 74 \RAM1|memRAM~261_q\ $end
$var wire 1 84 \RAM1|memRAM~389_q\ $end
$var wire 1 94 \RAM1|memRAM~517_q\ $end
$var wire 1 :4 \RAM1|memRAM~2719_combout\ $end
$var wire 1 ;4 \RAM1|memRAM~165_q\ $end
$var wire 1 <4 \RAM1|memRAM~293_q\ $end
$var wire 1 =4 \RAM1|memRAM~421_q\ $end
$var wire 1 >4 \RAM1|memRAM~549_q\ $end
$var wire 1 ?4 \RAM1|memRAM~2720_combout\ $end
$var wire 1 @4 \RAM1|memRAM~2721_combout\ $end
$var wire 1 A4 \RAM1|memRAM~581_q\ $end
$var wire 1 B4 \RAM1|memRAM~709_q\ $end
$var wire 1 C4 \RAM1|memRAM~837_q\ $end
$var wire 1 D4 \RAM1|memRAM~965_q\ $end
$var wire 1 E4 \RAM1|memRAM~2722_combout\ $end
$var wire 1 F4 \RAM1|memRAM~613_q\ $end
$var wire 1 G4 \RAM1|memRAM~741_q\ $end
$var wire 1 H4 \RAM1|memRAM~869_q\ $end
$var wire 1 I4 \RAM1|memRAM~997_q\ $end
$var wire 1 J4 \RAM1|memRAM~2723_combout\ $end
$var wire 1 K4 \RAM1|memRAM~645_q\ $end
$var wire 1 L4 \RAM1|memRAM~773_q\ $end
$var wire 1 M4 \RAM1|memRAM~901_q\ $end
$var wire 1 N4 \RAM1|memRAM~1029_q\ $end
$var wire 1 O4 \RAM1|memRAM~2724_combout\ $end
$var wire 1 P4 \RAM1|memRAM~677_q\ $end
$var wire 1 Q4 \RAM1|memRAM~805_q\ $end
$var wire 1 R4 \RAM1|memRAM~933_q\ $end
$var wire 1 S4 \RAM1|memRAM~1061_q\ $end
$var wire 1 T4 \RAM1|memRAM~2725_combout\ $end
$var wire 1 U4 \RAM1|memRAM~2726_combout\ $end
$var wire 1 V4 \RAM1|memRAM~1093_q\ $end
$var wire 1 W4 \RAM1|memRAM~1125_q\ $end
$var wire 1 X4 \RAM1|memRAM~1157_q\ $end
$var wire 1 Y4 \RAM1|memRAM~1189_q\ $end
$var wire 1 Z4 \RAM1|memRAM~2727_combout\ $end
$var wire 1 [4 \RAM1|memRAM~1221_q\ $end
$var wire 1 \4 \RAM1|memRAM~1253_q\ $end
$var wire 1 ]4 \RAM1|memRAM~1285_q\ $end
$var wire 1 ^4 \RAM1|memRAM~1317_q\ $end
$var wire 1 _4 \RAM1|memRAM~2728_combout\ $end
$var wire 1 `4 \RAM1|memRAM~1349_q\ $end
$var wire 1 a4 \RAM1|memRAM~1381_q\ $end
$var wire 1 b4 \RAM1|memRAM~1413_q\ $end
$var wire 1 c4 \RAM1|memRAM~1445_q\ $end
$var wire 1 d4 \RAM1|memRAM~2729_combout\ $end
$var wire 1 e4 \RAM1|memRAM~1477_q\ $end
$var wire 1 f4 \RAM1|memRAM~1509_q\ $end
$var wire 1 g4 \RAM1|memRAM~1541_q\ $end
$var wire 1 h4 \RAM1|memRAM~1573_q\ $end
$var wire 1 i4 \RAM1|memRAM~2730_combout\ $end
$var wire 1 j4 \RAM1|memRAM~2731_combout\ $end
$var wire 1 k4 \RAM1|memRAM~1605_q\ $end
$var wire 1 l4 \RAM1|memRAM~1733_q\ $end
$var wire 1 m4 \RAM1|memRAM~1861_q\ $end
$var wire 1 n4 \RAM1|memRAM~1989_q\ $end
$var wire 1 o4 \RAM1|memRAM~2732_combout\ $end
$var wire 1 p4 \RAM1|memRAM~1637_q\ $end
$var wire 1 q4 \RAM1|memRAM~1765_q\ $end
$var wire 1 r4 \RAM1|memRAM~1893_q\ $end
$var wire 1 s4 \RAM1|memRAM~2021_q\ $end
$var wire 1 t4 \RAM1|memRAM~2733_combout\ $end
$var wire 1 u4 \RAM1|memRAM~1669_q\ $end
$var wire 1 v4 \RAM1|memRAM~1797_q\ $end
$var wire 1 w4 \RAM1|memRAM~1925_q\ $end
$var wire 1 x4 \RAM1|memRAM~2053_q\ $end
$var wire 1 y4 \RAM1|memRAM~2734_combout\ $end
$var wire 1 z4 \RAM1|memRAM~1701_q\ $end
$var wire 1 {4 \RAM1|memRAM~1829_q\ $end
$var wire 1 |4 \RAM1|memRAM~1957_q\ $end
$var wire 1 }4 \RAM1|memRAM~2085_q\ $end
$var wire 1 ~4 \RAM1|memRAM~2735_combout\ $end
$var wire 1 !5 \RAM1|memRAM~2736_combout\ $end
$var wire 1 "5 \RAM1|memRAM~2737_combout\ $end
$var wire 1 #5 \MUX_ULA_MEM|saida_MUX[30]~33_combout\ $end
$var wire 1 $5 \BANCO_REG|registrador~324_q\ $end
$var wire 1 %5 \BANCO_REG|registrador~1212_combout\ $end
$var wire 1 &5 \BANCO_REG|saidaA[30]~30_combout\ $end
$var wire 1 '5 \ULA1|ULA31|Somador|saida~combout\ $end
$var wire 1 (5 \BANCO_REG|registrador~1168_combout\ $end
$var wire 1 )5 \BANCO_REG|saidaB[21]~20_combout\ $end
$var wire 1 *5 \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 +5 \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ,5 \RAM1|memRAM~60_q\ $end
$var wire 1 -5 \RAM1|memRAM~188_q\ $end
$var wire 1 .5 \RAM1|memRAM~316_q\ $end
$var wire 1 /5 \RAM1|memRAM~444_q\ $end
$var wire 1 05 \RAM1|memRAM~2528_combout\ $end
$var wire 1 15 \RAM1|memRAM~92_q\ $end
$var wire 1 25 \RAM1|memRAM~220_q\ $end
$var wire 1 35 \RAM1|memRAM~348_q\ $end
$var wire 1 45 \RAM1|memRAM~476_q\ $end
$var wire 1 55 \RAM1|memRAM~2529_combout\ $end
$var wire 1 65 \RAM1|memRAM~124_q\ $end
$var wire 1 75 \RAM1|memRAM~252_q\ $end
$var wire 1 85 \RAM1|memRAM~380_q\ $end
$var wire 1 95 \RAM1|memRAM~508_q\ $end
$var wire 1 :5 \RAM1|memRAM~2530_combout\ $end
$var wire 1 ;5 \RAM1|memRAM~156_q\ $end
$var wire 1 <5 \RAM1|memRAM~284_q\ $end
$var wire 1 =5 \RAM1|memRAM~412_q\ $end
$var wire 1 >5 \RAM1|memRAM~540_q\ $end
$var wire 1 ?5 \RAM1|memRAM~2531_combout\ $end
$var wire 1 @5 \RAM1|memRAM~2532_combout\ $end
$var wire 1 A5 \RAM1|memRAM~572_q\ $end
$var wire 1 B5 \RAM1|memRAM~700_q\ $end
$var wire 1 C5 \RAM1|memRAM~828_q\ $end
$var wire 1 D5 \RAM1|memRAM~956_q\ $end
$var wire 1 E5 \RAM1|memRAM~2533_combout\ $end
$var wire 1 F5 \RAM1|memRAM~604_q\ $end
$var wire 1 G5 \RAM1|memRAM~732_q\ $end
$var wire 1 H5 \RAM1|memRAM~860_q\ $end
$var wire 1 I5 \RAM1|memRAM~988_q\ $end
$var wire 1 J5 \RAM1|memRAM~2534_combout\ $end
$var wire 1 K5 \RAM1|memRAM~636_q\ $end
$var wire 1 L5 \RAM1|memRAM~764_q\ $end
$var wire 1 M5 \RAM1|memRAM~892_q\ $end
$var wire 1 N5 \RAM1|memRAM~1020_q\ $end
$var wire 1 O5 \RAM1|memRAM~2535_combout\ $end
$var wire 1 P5 \RAM1|memRAM~668_q\ $end
$var wire 1 Q5 \RAM1|memRAM~796_q\ $end
$var wire 1 R5 \RAM1|memRAM~924_q\ $end
$var wire 1 S5 \RAM1|memRAM~1052_q\ $end
$var wire 1 T5 \RAM1|memRAM~2536_combout\ $end
$var wire 1 U5 \RAM1|memRAM~2537_combout\ $end
$var wire 1 V5 \RAM1|memRAM~1084_q\ $end
$var wire 1 W5 \RAM1|memRAM~1116_q\ $end
$var wire 1 X5 \RAM1|memRAM~1148_q\ $end
$var wire 1 Y5 \RAM1|memRAM~1180_q\ $end
$var wire 1 Z5 \RAM1|memRAM~2538_combout\ $end
$var wire 1 [5 \RAM1|memRAM~1212_q\ $end
$var wire 1 \5 \RAM1|memRAM~1244_q\ $end
$var wire 1 ]5 \RAM1|memRAM~1276_q\ $end
$var wire 1 ^5 \RAM1|memRAM~1308_q\ $end
$var wire 1 _5 \RAM1|memRAM~2539_combout\ $end
$var wire 1 `5 \RAM1|memRAM~1340_q\ $end
$var wire 1 a5 \RAM1|memRAM~1372_q\ $end
$var wire 1 b5 \RAM1|memRAM~1404_q\ $end
$var wire 1 c5 \RAM1|memRAM~1436_q\ $end
$var wire 1 d5 \RAM1|memRAM~2540_combout\ $end
$var wire 1 e5 \RAM1|memRAM~1468_q\ $end
$var wire 1 f5 \RAM1|memRAM~1500_q\ $end
$var wire 1 g5 \RAM1|memRAM~1532_q\ $end
$var wire 1 h5 \RAM1|memRAM~1564_q\ $end
$var wire 1 i5 \RAM1|memRAM~2541_combout\ $end
$var wire 1 j5 \RAM1|memRAM~2542_combout\ $end
$var wire 1 k5 \RAM1|memRAM~1596_q\ $end
$var wire 1 l5 \RAM1|memRAM~1724_q\ $end
$var wire 1 m5 \RAM1|memRAM~1852_q\ $end
$var wire 1 n5 \RAM1|memRAM~1980_q\ $end
$var wire 1 o5 \RAM1|memRAM~2543_combout\ $end
$var wire 1 p5 \RAM1|memRAM~1628_q\ $end
$var wire 1 q5 \RAM1|memRAM~1756_q\ $end
$var wire 1 r5 \RAM1|memRAM~1884_q\ $end
$var wire 1 s5 \RAM1|memRAM~2012_q\ $end
$var wire 1 t5 \RAM1|memRAM~2544_combout\ $end
$var wire 1 u5 \RAM1|memRAM~1660_q\ $end
$var wire 1 v5 \RAM1|memRAM~1788_q\ $end
$var wire 1 w5 \RAM1|memRAM~1916_q\ $end
$var wire 1 x5 \RAM1|memRAM~2044_q\ $end
$var wire 1 y5 \RAM1|memRAM~2545_combout\ $end
$var wire 1 z5 \RAM1|memRAM~1692_q\ $end
$var wire 1 {5 \RAM1|memRAM~1820_q\ $end
$var wire 1 |5 \RAM1|memRAM~1948_q\ $end
$var wire 1 }5 \RAM1|memRAM~2076_q\ $end
$var wire 1 ~5 \RAM1|memRAM~2546_combout\ $end
$var wire 1 !6 \RAM1|memRAM~2547_combout\ $end
$var wire 1 "6 \RAM1|memRAM~2548_combout\ $end
$var wire 1 #6 \MUX_ULA_MEM|saida_MUX[21]~21_combout\ $end
$var wire 1 $6 \BANCO_REG|registrador~315_q\ $end
$var wire 1 %6 \BANCO_REG|registrador~1167_combout\ $end
$var wire 1 &6 \BANCO_REG|saidaA[21]~21_combout\ $end
$var wire 1 '6 \BANCO_REG|registrador~1178_combout\ $end
$var wire 1 (6 \BANCO_REG|saidaB[23]~22_combout\ $end
$var wire 1 )6 \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 *6 \BANCO_REG|registrador~1173_combout\ $end
$var wire 1 +6 \BANCO_REG|saidaB[22]~21_combout\ $end
$var wire 1 ,6 \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 -6 \ULA1|ULA23|Somador|saida~0_combout\ $end
$var wire 1 .6 \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 /6 \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 06 \RAM1|memRAM~61_q\ $end
$var wire 1 16 \RAM1|memRAM~573_q\ $end
$var wire 1 26 \RAM1|memRAM~1085_q\ $end
$var wire 1 36 \RAM1|memRAM~1597_q\ $end
$var wire 1 46 \RAM1|memRAM~2549_combout\ $end
$var wire 1 56 \RAM1|memRAM~189_q\ $end
$var wire 1 66 \RAM1|memRAM~701_q\ $end
$var wire 1 76 \RAM1|memRAM~1213_q\ $end
$var wire 1 86 \RAM1|memRAM~1725_q\ $end
$var wire 1 96 \RAM1|memRAM~2550_combout\ $end
$var wire 1 :6 \RAM1|memRAM~317_q\ $end
$var wire 1 ;6 \RAM1|memRAM~829_q\ $end
$var wire 1 <6 \RAM1|memRAM~1341_q\ $end
$var wire 1 =6 \RAM1|memRAM~1853_q\ $end
$var wire 1 >6 \RAM1|memRAM~2551_combout\ $end
$var wire 1 ?6 \RAM1|memRAM~445_q\ $end
$var wire 1 @6 \RAM1|memRAM~957_q\ $end
$var wire 1 A6 \RAM1|memRAM~1469_q\ $end
$var wire 1 B6 \RAM1|memRAM~1981_q\ $end
$var wire 1 C6 \RAM1|memRAM~2552_combout\ $end
$var wire 1 D6 \RAM1|memRAM~2553_combout\ $end
$var wire 1 E6 \RAM1|memRAM~93_q\ $end
$var wire 1 F6 \RAM1|memRAM~605_q\ $end
$var wire 1 G6 \RAM1|memRAM~1117_q\ $end
$var wire 1 H6 \RAM1|memRAM~1629_q\ $end
$var wire 1 I6 \RAM1|memRAM~2554_combout\ $end
$var wire 1 J6 \RAM1|memRAM~221_q\ $end
$var wire 1 K6 \RAM1|memRAM~733_q\ $end
$var wire 1 L6 \RAM1|memRAM~1245_q\ $end
$var wire 1 M6 \RAM1|memRAM~1757_q\ $end
$var wire 1 N6 \RAM1|memRAM~2555_combout\ $end
$var wire 1 O6 \RAM1|memRAM~349_q\ $end
$var wire 1 P6 \RAM1|memRAM~861_q\ $end
$var wire 1 Q6 \RAM1|memRAM~1373_q\ $end
$var wire 1 R6 \RAM1|memRAM~1885_q\ $end
$var wire 1 S6 \RAM1|memRAM~2556_combout\ $end
$var wire 1 T6 \RAM1|memRAM~477_q\ $end
$var wire 1 U6 \RAM1|memRAM~989_q\ $end
$var wire 1 V6 \RAM1|memRAM~1501_q\ $end
$var wire 1 W6 \RAM1|memRAM~2013_q\ $end
$var wire 1 X6 \RAM1|memRAM~2557_combout\ $end
$var wire 1 Y6 \RAM1|memRAM~2558_combout\ $end
$var wire 1 Z6 \RAM1|memRAM~125_q\ $end
$var wire 1 [6 \RAM1|memRAM~637_q\ $end
$var wire 1 \6 \RAM1|memRAM~1149_q\ $end
$var wire 1 ]6 \RAM1|memRAM~1661_q\ $end
$var wire 1 ^6 \RAM1|memRAM~2559_combout\ $end
$var wire 1 _6 \RAM1|memRAM~253_q\ $end
$var wire 1 `6 \RAM1|memRAM~765_q\ $end
$var wire 1 a6 \RAM1|memRAM~1277_q\ $end
$var wire 1 b6 \RAM1|memRAM~1789_q\ $end
$var wire 1 c6 \RAM1|memRAM~2560_combout\ $end
$var wire 1 d6 \RAM1|memRAM~381_q\ $end
$var wire 1 e6 \RAM1|memRAM~893_q\ $end
$var wire 1 f6 \RAM1|memRAM~1405_q\ $end
$var wire 1 g6 \RAM1|memRAM~1917_q\ $end
$var wire 1 h6 \RAM1|memRAM~2561_combout\ $end
$var wire 1 i6 \RAM1|memRAM~509_q\ $end
$var wire 1 j6 \RAM1|memRAM~1021_q\ $end
$var wire 1 k6 \RAM1|memRAM~1533_q\ $end
$var wire 1 l6 \RAM1|memRAM~2045_q\ $end
$var wire 1 m6 \RAM1|memRAM~2562_combout\ $end
$var wire 1 n6 \RAM1|memRAM~2563_combout\ $end
$var wire 1 o6 \RAM1|memRAM~157_q\ $end
$var wire 1 p6 \RAM1|memRAM~285_q\ $end
$var wire 1 q6 \RAM1|memRAM~413_q\ $end
$var wire 1 r6 \RAM1|memRAM~541_q\ $end
$var wire 1 s6 \RAM1|memRAM~2564_combout\ $end
$var wire 1 t6 \RAM1|memRAM~669_q\ $end
$var wire 1 u6 \RAM1|memRAM~797_q\ $end
$var wire 1 v6 \RAM1|memRAM~925_q\ $end
$var wire 1 w6 \RAM1|memRAM~1053_q\ $end
$var wire 1 x6 \RAM1|memRAM~2565_combout\ $end
$var wire 1 y6 \RAM1|memRAM~1181_q\ $end
$var wire 1 z6 \RAM1|memRAM~1309_q\ $end
$var wire 1 {6 \RAM1|memRAM~1437_q\ $end
$var wire 1 |6 \RAM1|memRAM~1565_q\ $end
$var wire 1 }6 \RAM1|memRAM~2566_combout\ $end
$var wire 1 ~6 \RAM1|memRAM~1693_q\ $end
$var wire 1 !7 \RAM1|memRAM~1821_q\ $end
$var wire 1 "7 \RAM1|memRAM~1949_q\ $end
$var wire 1 #7 \RAM1|memRAM~2077_q\ $end
$var wire 1 $7 \RAM1|memRAM~2567_combout\ $end
$var wire 1 %7 \RAM1|memRAM~2568_combout\ $end
$var wire 1 &7 \RAM1|memRAM~2569_combout\ $end
$var wire 1 '7 \MUX_ULA_MEM|saida_MUX[22]~22_combout\ $end
$var wire 1 (7 \BANCO_REG|registrador~316_q\ $end
$var wire 1 )7 \BANCO_REG|registrador~1172_combout\ $end
$var wire 1 *7 \BANCO_REG|saidaA[22]~22_combout\ $end
$var wire 1 +7 \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 ,7 \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 -7 \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 .7 \RAM1|memRAM~62_q\ $end
$var wire 1 /7 \RAM1|memRAM~94_q\ $end
$var wire 1 07 \RAM1|memRAM~126_q\ $end
$var wire 1 17 \RAM1|memRAM~158_q\ $end
$var wire 1 27 \RAM1|memRAM~2570_combout\ $end
$var wire 1 37 \RAM1|memRAM~574_q\ $end
$var wire 1 47 \RAM1|memRAM~606_q\ $end
$var wire 1 57 \RAM1|memRAM~638_q\ $end
$var wire 1 67 \RAM1|memRAM~670_q\ $end
$var wire 1 77 \RAM1|memRAM~2571_combout\ $end
$var wire 1 87 \RAM1|memRAM~1086_q\ $end
$var wire 1 97 \RAM1|memRAM~1118_q\ $end
$var wire 1 :7 \RAM1|memRAM~1150_q\ $end
$var wire 1 ;7 \RAM1|memRAM~1182_q\ $end
$var wire 1 <7 \RAM1|memRAM~2572_combout\ $end
$var wire 1 =7 \RAM1|memRAM~1598_q\ $end
$var wire 1 >7 \RAM1|memRAM~1630_q\ $end
$var wire 1 ?7 \RAM1|memRAM~1662_q\ $end
$var wire 1 @7 \RAM1|memRAM~1694_q\ $end
$var wire 1 A7 \RAM1|memRAM~2573_combout\ $end
$var wire 1 B7 \RAM1|memRAM~2574_combout\ $end
$var wire 1 C7 \RAM1|memRAM~190_q\ $end
$var wire 1 D7 \RAM1|memRAM~222_q\ $end
$var wire 1 E7 \RAM1|memRAM~254_q\ $end
$var wire 1 F7 \RAM1|memRAM~286_q\ $end
$var wire 1 G7 \RAM1|memRAM~2575_combout\ $end
$var wire 1 H7 \RAM1|memRAM~702_q\ $end
$var wire 1 I7 \RAM1|memRAM~734_q\ $end
$var wire 1 J7 \RAM1|memRAM~766_q\ $end
$var wire 1 K7 \RAM1|memRAM~798_q\ $end
$var wire 1 L7 \RAM1|memRAM~2576_combout\ $end
$var wire 1 M7 \RAM1|memRAM~1214_q\ $end
$var wire 1 N7 \RAM1|memRAM~1246_q\ $end
$var wire 1 O7 \RAM1|memRAM~1278_q\ $end
$var wire 1 P7 \RAM1|memRAM~1310_q\ $end
$var wire 1 Q7 \RAM1|memRAM~2577_combout\ $end
$var wire 1 R7 \RAM1|memRAM~1726_q\ $end
$var wire 1 S7 \RAM1|memRAM~1758_q\ $end
$var wire 1 T7 \RAM1|memRAM~1790_q\ $end
$var wire 1 U7 \RAM1|memRAM~1822_q\ $end
$var wire 1 V7 \RAM1|memRAM~2578_combout\ $end
$var wire 1 W7 \RAM1|memRAM~2579_combout\ $end
$var wire 1 X7 \RAM1|memRAM~318_q\ $end
$var wire 1 Y7 \RAM1|memRAM~350_q\ $end
$var wire 1 Z7 \RAM1|memRAM~382_q\ $end
$var wire 1 [7 \RAM1|memRAM~414_q\ $end
$var wire 1 \7 \RAM1|memRAM~2580_combout\ $end
$var wire 1 ]7 \RAM1|memRAM~830_q\ $end
$var wire 1 ^7 \RAM1|memRAM~862_q\ $end
$var wire 1 _7 \RAM1|memRAM~894_q\ $end
$var wire 1 `7 \RAM1|memRAM~926_q\ $end
$var wire 1 a7 \RAM1|memRAM~2581_combout\ $end
$var wire 1 b7 \RAM1|memRAM~1342_q\ $end
$var wire 1 c7 \RAM1|memRAM~1374_q\ $end
$var wire 1 d7 \RAM1|memRAM~1406_q\ $end
$var wire 1 e7 \RAM1|memRAM~1438_q\ $end
$var wire 1 f7 \RAM1|memRAM~2582_combout\ $end
$var wire 1 g7 \RAM1|memRAM~1854_q\ $end
$var wire 1 h7 \RAM1|memRAM~1886_q\ $end
$var wire 1 i7 \RAM1|memRAM~1918_q\ $end
$var wire 1 j7 \RAM1|memRAM~1950_q\ $end
$var wire 1 k7 \RAM1|memRAM~2583_combout\ $end
$var wire 1 l7 \RAM1|memRAM~2584_combout\ $end
$var wire 1 m7 \RAM1|memRAM~446_q\ $end
$var wire 1 n7 \RAM1|memRAM~958_q\ $end
$var wire 1 o7 \RAM1|memRAM~1470_q\ $end
$var wire 1 p7 \RAM1|memRAM~1982_q\ $end
$var wire 1 q7 \RAM1|memRAM~2585_combout\ $end
$var wire 1 r7 \RAM1|memRAM~478_q\ $end
$var wire 1 s7 \RAM1|memRAM~990_q\ $end
$var wire 1 t7 \RAM1|memRAM~1502_q\ $end
$var wire 1 u7 \RAM1|memRAM~2014_q\ $end
$var wire 1 v7 \RAM1|memRAM~2586_combout\ $end
$var wire 1 w7 \RAM1|memRAM~510_q\ $end
$var wire 1 x7 \RAM1|memRAM~1022_q\ $end
$var wire 1 y7 \RAM1|memRAM~1534_q\ $end
$var wire 1 z7 \RAM1|memRAM~2046_q\ $end
$var wire 1 {7 \RAM1|memRAM~2587_combout\ $end
$var wire 1 |7 \RAM1|memRAM~542_q\ $end
$var wire 1 }7 \RAM1|memRAM~1054_q\ $end
$var wire 1 ~7 \RAM1|memRAM~1566_q\ $end
$var wire 1 !8 \RAM1|memRAM~2078_q\ $end
$var wire 1 "8 \RAM1|memRAM~2588_combout\ $end
$var wire 1 #8 \RAM1|memRAM~2589_combout\ $end
$var wire 1 $8 \RAM1|memRAM~2590_combout\ $end
$var wire 1 %8 \MUX_ULA_MEM|saida_MUX[23]~23_combout\ $end
$var wire 1 &8 \BANCO_REG|registrador~317_q\ $end
$var wire 1 '8 \BANCO_REG|registrador~1177_combout\ $end
$var wire 1 (8 \BANCO_REG|saidaA[23]~23_combout\ $end
$var wire 1 )8 \ULA1|ULA24|Somador|cOut~1_combout\ $end
$var wire 1 *8 \BANCO_REG|registrador~1183_combout\ $end
$var wire 1 +8 \BANCO_REG|saidaB[24]~23_combout\ $end
$var wire 1 ,8 \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 -8 \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 .8 \RAM1|memRAM~63_q\ $end
$var wire 1 /8 \RAM1|memRAM~191_q\ $end
$var wire 1 08 \RAM1|memRAM~319_q\ $end
$var wire 1 18 \RAM1|memRAM~447_q\ $end
$var wire 1 28 \RAM1|memRAM~2591_combout\ $end
$var wire 1 38 \RAM1|memRAM~95_q\ $end
$var wire 1 48 \RAM1|memRAM~223_q\ $end
$var wire 1 58 \RAM1|memRAM~351_q\ $end
$var wire 1 68 \RAM1|memRAM~479_q\ $end
$var wire 1 78 \RAM1|memRAM~2592_combout\ $end
$var wire 1 88 \RAM1|memRAM~127_q\ $end
$var wire 1 98 \RAM1|memRAM~255_q\ $end
$var wire 1 :8 \RAM1|memRAM~383_q\ $end
$var wire 1 ;8 \RAM1|memRAM~511_q\ $end
$var wire 1 <8 \RAM1|memRAM~2593_combout\ $end
$var wire 1 =8 \RAM1|memRAM~159_q\ $end
$var wire 1 >8 \RAM1|memRAM~287_q\ $end
$var wire 1 ?8 \RAM1|memRAM~415_q\ $end
$var wire 1 @8 \RAM1|memRAM~543_q\ $end
$var wire 1 A8 \RAM1|memRAM~2594_combout\ $end
$var wire 1 B8 \RAM1|memRAM~2595_combout\ $end
$var wire 1 C8 \RAM1|memRAM~575_q\ $end
$var wire 1 D8 \RAM1|memRAM~703_q\ $end
$var wire 1 E8 \RAM1|memRAM~831_q\ $end
$var wire 1 F8 \RAM1|memRAM~959_q\ $end
$var wire 1 G8 \RAM1|memRAM~2596_combout\ $end
$var wire 1 H8 \RAM1|memRAM~607_q\ $end
$var wire 1 I8 \RAM1|memRAM~735_q\ $end
$var wire 1 J8 \RAM1|memRAM~863_q\ $end
$var wire 1 K8 \RAM1|memRAM~991_q\ $end
$var wire 1 L8 \RAM1|memRAM~2597_combout\ $end
$var wire 1 M8 \RAM1|memRAM~639_q\ $end
$var wire 1 N8 \RAM1|memRAM~767_q\ $end
$var wire 1 O8 \RAM1|memRAM~895_q\ $end
$var wire 1 P8 \RAM1|memRAM~1023_q\ $end
$var wire 1 Q8 \RAM1|memRAM~2598_combout\ $end
$var wire 1 R8 \RAM1|memRAM~671_q\ $end
$var wire 1 S8 \RAM1|memRAM~799_q\ $end
$var wire 1 T8 \RAM1|memRAM~927_q\ $end
$var wire 1 U8 \RAM1|memRAM~1055_q\ $end
$var wire 1 V8 \RAM1|memRAM~2599_combout\ $end
$var wire 1 W8 \RAM1|memRAM~2600_combout\ $end
$var wire 1 X8 \RAM1|memRAM~1087_q\ $end
$var wire 1 Y8 \RAM1|memRAM~1119_q\ $end
$var wire 1 Z8 \RAM1|memRAM~1151_q\ $end
$var wire 1 [8 \RAM1|memRAM~1183_q\ $end
$var wire 1 \8 \RAM1|memRAM~2601_combout\ $end
$var wire 1 ]8 \RAM1|memRAM~1215_q\ $end
$var wire 1 ^8 \RAM1|memRAM~1247_q\ $end
$var wire 1 _8 \RAM1|memRAM~1279_q\ $end
$var wire 1 `8 \RAM1|memRAM~1311_q\ $end
$var wire 1 a8 \RAM1|memRAM~2602_combout\ $end
$var wire 1 b8 \RAM1|memRAM~1343_q\ $end
$var wire 1 c8 \RAM1|memRAM~1375_q\ $end
$var wire 1 d8 \RAM1|memRAM~1407_q\ $end
$var wire 1 e8 \RAM1|memRAM~1439_q\ $end
$var wire 1 f8 \RAM1|memRAM~2603_combout\ $end
$var wire 1 g8 \RAM1|memRAM~1471_q\ $end
$var wire 1 h8 \RAM1|memRAM~1503_q\ $end
$var wire 1 i8 \RAM1|memRAM~1535_q\ $end
$var wire 1 j8 \RAM1|memRAM~1567_q\ $end
$var wire 1 k8 \RAM1|memRAM~2604_combout\ $end
$var wire 1 l8 \RAM1|memRAM~2605_combout\ $end
$var wire 1 m8 \RAM1|memRAM~1599_q\ $end
$var wire 1 n8 \RAM1|memRAM~1727_q\ $end
$var wire 1 o8 \RAM1|memRAM~1855_q\ $end
$var wire 1 p8 \RAM1|memRAM~1983_q\ $end
$var wire 1 q8 \RAM1|memRAM~2606_combout\ $end
$var wire 1 r8 \RAM1|memRAM~1631_q\ $end
$var wire 1 s8 \RAM1|memRAM~1759_q\ $end
$var wire 1 t8 \RAM1|memRAM~1887_q\ $end
$var wire 1 u8 \RAM1|memRAM~2015_q\ $end
$var wire 1 v8 \RAM1|memRAM~2607_combout\ $end
$var wire 1 w8 \RAM1|memRAM~1663_q\ $end
$var wire 1 x8 \RAM1|memRAM~1791_q\ $end
$var wire 1 y8 \RAM1|memRAM~1919_q\ $end
$var wire 1 z8 \RAM1|memRAM~2047_q\ $end
$var wire 1 {8 \RAM1|memRAM~2608_combout\ $end
$var wire 1 |8 \RAM1|memRAM~1695_q\ $end
$var wire 1 }8 \RAM1|memRAM~1823_q\ $end
$var wire 1 ~8 \RAM1|memRAM~1951_q\ $end
$var wire 1 !9 \RAM1|memRAM~2079_q\ $end
$var wire 1 "9 \RAM1|memRAM~2609_combout\ $end
$var wire 1 #9 \RAM1|memRAM~2610_combout\ $end
$var wire 1 $9 \RAM1|memRAM~2611_combout\ $end
$var wire 1 %9 \MUX_ULA_MEM|saida_MUX[24]~24_combout\ $end
$var wire 1 &9 \BANCO_REG|registrador~318_q\ $end
$var wire 1 '9 \BANCO_REG|registrador~1182_combout\ $end
$var wire 1 (9 \BANCO_REG|saidaA[24]~24_combout\ $end
$var wire 1 )9 \ULA1|ULA25|Somador|cOut~combout\ $end
$var wire 1 *9 \BANCO_REG|registrador~1188_combout\ $end
$var wire 1 +9 \BANCO_REG|saidaB[25]~24_combout\ $end
$var wire 1 ,9 \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 -9 \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 .9 \RAM1|memRAM~64_q\ $end
$var wire 1 /9 \RAM1|memRAM~576_q\ $end
$var wire 1 09 \RAM1|memRAM~1088_q\ $end
$var wire 1 19 \RAM1|memRAM~1600_q\ $end
$var wire 1 29 \RAM1|memRAM~2612_combout\ $end
$var wire 1 39 \RAM1|memRAM~192_q\ $end
$var wire 1 49 \RAM1|memRAM~704_q\ $end
$var wire 1 59 \RAM1|memRAM~1216_q\ $end
$var wire 1 69 \RAM1|memRAM~1728_q\ $end
$var wire 1 79 \RAM1|memRAM~2613_combout\ $end
$var wire 1 89 \RAM1|memRAM~320_q\ $end
$var wire 1 99 \RAM1|memRAM~832_q\ $end
$var wire 1 :9 \RAM1|memRAM~1344_q\ $end
$var wire 1 ;9 \RAM1|memRAM~1856_q\ $end
$var wire 1 <9 \RAM1|memRAM~2614_combout\ $end
$var wire 1 =9 \RAM1|memRAM~448_q\ $end
$var wire 1 >9 \RAM1|memRAM~960_q\ $end
$var wire 1 ?9 \RAM1|memRAM~1472_q\ $end
$var wire 1 @9 \RAM1|memRAM~1984_q\ $end
$var wire 1 A9 \RAM1|memRAM~2615_combout\ $end
$var wire 1 B9 \RAM1|memRAM~2616_combout\ $end
$var wire 1 C9 \RAM1|memRAM~96_q\ $end
$var wire 1 D9 \RAM1|memRAM~608_q\ $end
$var wire 1 E9 \RAM1|memRAM~1120_q\ $end
$var wire 1 F9 \RAM1|memRAM~1632_q\ $end
$var wire 1 G9 \RAM1|memRAM~2617_combout\ $end
$var wire 1 H9 \RAM1|memRAM~224_q\ $end
$var wire 1 I9 \RAM1|memRAM~736_q\ $end
$var wire 1 J9 \RAM1|memRAM~1248_q\ $end
$var wire 1 K9 \RAM1|memRAM~1760_q\ $end
$var wire 1 L9 \RAM1|memRAM~2618_combout\ $end
$var wire 1 M9 \RAM1|memRAM~352_q\ $end
$var wire 1 N9 \RAM1|memRAM~864_q\ $end
$var wire 1 O9 \RAM1|memRAM~1376_q\ $end
$var wire 1 P9 \RAM1|memRAM~1888_q\ $end
$var wire 1 Q9 \RAM1|memRAM~2619_combout\ $end
$var wire 1 R9 \RAM1|memRAM~480_q\ $end
$var wire 1 S9 \RAM1|memRAM~992_q\ $end
$var wire 1 T9 \RAM1|memRAM~1504_q\ $end
$var wire 1 U9 \RAM1|memRAM~2016_q\ $end
$var wire 1 V9 \RAM1|memRAM~2620_combout\ $end
$var wire 1 W9 \RAM1|memRAM~2621_combout\ $end
$var wire 1 X9 \RAM1|memRAM~128_q\ $end
$var wire 1 Y9 \RAM1|memRAM~640_q\ $end
$var wire 1 Z9 \RAM1|memRAM~1152_q\ $end
$var wire 1 [9 \RAM1|memRAM~1664_q\ $end
$var wire 1 \9 \RAM1|memRAM~2622_combout\ $end
$var wire 1 ]9 \RAM1|memRAM~256_q\ $end
$var wire 1 ^9 \RAM1|memRAM~768_q\ $end
$var wire 1 _9 \RAM1|memRAM~1280_q\ $end
$var wire 1 `9 \RAM1|memRAM~1792_q\ $end
$var wire 1 a9 \RAM1|memRAM~2623_combout\ $end
$var wire 1 b9 \RAM1|memRAM~384_q\ $end
$var wire 1 c9 \RAM1|memRAM~896_q\ $end
$var wire 1 d9 \RAM1|memRAM~1408_q\ $end
$var wire 1 e9 \RAM1|memRAM~1920_q\ $end
$var wire 1 f9 \RAM1|memRAM~2624_combout\ $end
$var wire 1 g9 \RAM1|memRAM~512_q\ $end
$var wire 1 h9 \RAM1|memRAM~1024_q\ $end
$var wire 1 i9 \RAM1|memRAM~1536_q\ $end
$var wire 1 j9 \RAM1|memRAM~2048_q\ $end
$var wire 1 k9 \RAM1|memRAM~2625_combout\ $end
$var wire 1 l9 \RAM1|memRAM~2626_combout\ $end
$var wire 1 m9 \RAM1|memRAM~160_q\ $end
$var wire 1 n9 \RAM1|memRAM~288_q\ $end
$var wire 1 o9 \RAM1|memRAM~416_q\ $end
$var wire 1 p9 \RAM1|memRAM~544_q\ $end
$var wire 1 q9 \RAM1|memRAM~2627_combout\ $end
$var wire 1 r9 \RAM1|memRAM~672_q\ $end
$var wire 1 s9 \RAM1|memRAM~800_q\ $end
$var wire 1 t9 \RAM1|memRAM~928_q\ $end
$var wire 1 u9 \RAM1|memRAM~1056_q\ $end
$var wire 1 v9 \RAM1|memRAM~2628_combout\ $end
$var wire 1 w9 \RAM1|memRAM~1184_q\ $end
$var wire 1 x9 \RAM1|memRAM~1312_q\ $end
$var wire 1 y9 \RAM1|memRAM~1440_q\ $end
$var wire 1 z9 \RAM1|memRAM~1568_q\ $end
$var wire 1 {9 \RAM1|memRAM~2629_combout\ $end
$var wire 1 |9 \RAM1|memRAM~1696_q\ $end
$var wire 1 }9 \RAM1|memRAM~1824_q\ $end
$var wire 1 ~9 \RAM1|memRAM~1952_q\ $end
$var wire 1 !: \RAM1|memRAM~2080_q\ $end
$var wire 1 ": \RAM1|memRAM~2630_combout\ $end
$var wire 1 #: \RAM1|memRAM~2631_combout\ $end
$var wire 1 $: \RAM1|memRAM~2632_combout\ $end
$var wire 1 %: \MUX_ULA_MEM|saida_MUX[25]~25_combout\ $end
$var wire 1 &: \MUX_ULA_MEM|saida_MUX[25]~26_combout\ $end
$var wire 1 ': \BANCO_REG|registrador~319_q\ $end
$var wire 1 (: \BANCO_REG|registrador~1187_combout\ $end
$var wire 1 ): \BANCO_REG|saidaA[25]~25_combout\ $end
$var wire 1 *: \ULA1|ULA26|Somador|saida~0_combout\ $end
$var wire 1 +: \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 ,: \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 -: \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 .: \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 /: \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 0: \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 1: \BANCO_REG|registrador~1143_combout\ $end
$var wire 1 2: \BANCO_REG|saidaB[16]~15_combout\ $end
$var wire 1 3: \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 4: \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 5: \RAM1|memRAM~55_q\ $end
$var wire 1 6: \RAM1|memRAM~567_q\ $end
$var wire 1 7: \RAM1|memRAM~1079_q\ $end
$var wire 1 8: \RAM1|memRAM~1591_q\ $end
$var wire 1 9: \RAM1|memRAM~2423_combout\ $end
$var wire 1 :: \RAM1|memRAM~183_q\ $end
$var wire 1 ;: \RAM1|memRAM~695_q\ $end
$var wire 1 <: \RAM1|memRAM~1207_q\ $end
$var wire 1 =: \RAM1|memRAM~1719_q\ $end
$var wire 1 >: \RAM1|memRAM~2424_combout\ $end
$var wire 1 ?: \RAM1|memRAM~311_q\ $end
$var wire 1 @: \RAM1|memRAM~823_q\ $end
$var wire 1 A: \RAM1|memRAM~1335_q\ $end
$var wire 1 B: \RAM1|memRAM~1847_q\ $end
$var wire 1 C: \RAM1|memRAM~2425_combout\ $end
$var wire 1 D: \RAM1|memRAM~439_q\ $end
$var wire 1 E: \RAM1|memRAM~951_q\ $end
$var wire 1 F: \RAM1|memRAM~1463_q\ $end
$var wire 1 G: \RAM1|memRAM~1975_q\ $end
$var wire 1 H: \RAM1|memRAM~2426_combout\ $end
$var wire 1 I: \RAM1|memRAM~2427_combout\ $end
$var wire 1 J: \RAM1|memRAM~87_q\ $end
$var wire 1 K: \RAM1|memRAM~599_q\ $end
$var wire 1 L: \RAM1|memRAM~1111_q\ $end
$var wire 1 M: \RAM1|memRAM~1623_q\ $end
$var wire 1 N: \RAM1|memRAM~2428_combout\ $end
$var wire 1 O: \RAM1|memRAM~215_q\ $end
$var wire 1 P: \RAM1|memRAM~727_q\ $end
$var wire 1 Q: \RAM1|memRAM~1239_q\ $end
$var wire 1 R: \RAM1|memRAM~1751_q\ $end
$var wire 1 S: \RAM1|memRAM~2429_combout\ $end
$var wire 1 T: \RAM1|memRAM~343_q\ $end
$var wire 1 U: \RAM1|memRAM~855_q\ $end
$var wire 1 V: \RAM1|memRAM~1367_q\ $end
$var wire 1 W: \RAM1|memRAM~1879_q\ $end
$var wire 1 X: \RAM1|memRAM~2430_combout\ $end
$var wire 1 Y: \RAM1|memRAM~471_q\ $end
$var wire 1 Z: \RAM1|memRAM~983_q\ $end
$var wire 1 [: \RAM1|memRAM~1495_q\ $end
$var wire 1 \: \RAM1|memRAM~2007_q\ $end
$var wire 1 ]: \RAM1|memRAM~2431_combout\ $end
$var wire 1 ^: \RAM1|memRAM~2432_combout\ $end
$var wire 1 _: \RAM1|memRAM~119_q\ $end
$var wire 1 `: \RAM1|memRAM~631_q\ $end
$var wire 1 a: \RAM1|memRAM~1143_q\ $end
$var wire 1 b: \RAM1|memRAM~1655_q\ $end
$var wire 1 c: \RAM1|memRAM~2433_combout\ $end
$var wire 1 d: \RAM1|memRAM~247_q\ $end
$var wire 1 e: \RAM1|memRAM~759_q\ $end
$var wire 1 f: \RAM1|memRAM~1271_q\ $end
$var wire 1 g: \RAM1|memRAM~1783_q\ $end
$var wire 1 h: \RAM1|memRAM~2434_combout\ $end
$var wire 1 i: \RAM1|memRAM~375_q\ $end
$var wire 1 j: \RAM1|memRAM~887_q\ $end
$var wire 1 k: \RAM1|memRAM~1399_q\ $end
$var wire 1 l: \RAM1|memRAM~1911_q\ $end
$var wire 1 m: \RAM1|memRAM~2435_combout\ $end
$var wire 1 n: \RAM1|memRAM~503_q\ $end
$var wire 1 o: \RAM1|memRAM~1015_q\ $end
$var wire 1 p: \RAM1|memRAM~1527_q\ $end
$var wire 1 q: \RAM1|memRAM~2039_q\ $end
$var wire 1 r: \RAM1|memRAM~2436_combout\ $end
$var wire 1 s: \RAM1|memRAM~2437_combout\ $end
$var wire 1 t: \RAM1|memRAM~151_q\ $end
$var wire 1 u: \RAM1|memRAM~279_q\ $end
$var wire 1 v: \RAM1|memRAM~407_q\ $end
$var wire 1 w: \RAM1|memRAM~535_q\ $end
$var wire 1 x: \RAM1|memRAM~2438_combout\ $end
$var wire 1 y: \RAM1|memRAM~663_q\ $end
$var wire 1 z: \RAM1|memRAM~791_q\ $end
$var wire 1 {: \RAM1|memRAM~919_q\ $end
$var wire 1 |: \RAM1|memRAM~1047_q\ $end
$var wire 1 }: \RAM1|memRAM~2439_combout\ $end
$var wire 1 ~: \RAM1|memRAM~1175_q\ $end
$var wire 1 !; \RAM1|memRAM~1303_q\ $end
$var wire 1 "; \RAM1|memRAM~1431_q\ $end
$var wire 1 #; \RAM1|memRAM~1559_q\ $end
$var wire 1 $; \RAM1|memRAM~2440_combout\ $end
$var wire 1 %; \RAM1|memRAM~1687_q\ $end
$var wire 1 &; \RAM1|memRAM~1815_q\ $end
$var wire 1 '; \RAM1|memRAM~1943_q\ $end
$var wire 1 (; \RAM1|memRAM~2071_q\ $end
$var wire 1 ); \RAM1|memRAM~2441_combout\ $end
$var wire 1 *; \RAM1|memRAM~2442_combout\ $end
$var wire 1 +; \RAM1|memRAM~2443_combout\ $end
$var wire 1 ,; \MUX_ULA_MEM|saida_MUX[16]~16_combout\ $end
$var wire 1 -; \BANCO_REG|registrador~310_q\ $end
$var wire 1 .; \BANCO_REG|registrador~1142_combout\ $end
$var wire 1 /; \BANCO_REG|saidaA[16]~16_combout\ $end
$var wire 1 0; \BANCO_REG|registrador~1153_combout\ $end
$var wire 1 1; \BANCO_REG|saidaB[18]~17_combout\ $end
$var wire 1 2; \RAM1|memRAM~57_q\ $end
$var wire 1 3; \RAM1|memRAM~185_q\ $end
$var wire 1 4; \RAM1|memRAM~313_q\ $end
$var wire 1 5; \RAM1|memRAM~441_q\ $end
$var wire 1 6; \RAM1|memRAM~2465_combout\ $end
$var wire 1 7; \RAM1|memRAM~89_q\ $end
$var wire 1 8; \RAM1|memRAM~217_q\ $end
$var wire 1 9; \RAM1|memRAM~345_q\ $end
$var wire 1 :; \RAM1|memRAM~473_q\ $end
$var wire 1 ;; \RAM1|memRAM~2466_combout\ $end
$var wire 1 <; \RAM1|memRAM~121_q\ $end
$var wire 1 =; \RAM1|memRAM~249_q\ $end
$var wire 1 >; \RAM1|memRAM~377_q\ $end
$var wire 1 ?; \RAM1|memRAM~505_q\ $end
$var wire 1 @; \RAM1|memRAM~2467_combout\ $end
$var wire 1 A; \RAM1|memRAM~153_q\ $end
$var wire 1 B; \RAM1|memRAM~281_q\ $end
$var wire 1 C; \RAM1|memRAM~409_q\ $end
$var wire 1 D; \RAM1|memRAM~537_q\ $end
$var wire 1 E; \RAM1|memRAM~2468_combout\ $end
$var wire 1 F; \RAM1|memRAM~2469_combout\ $end
$var wire 1 G; \RAM1|memRAM~569_q\ $end
$var wire 1 H; \RAM1|memRAM~697_q\ $end
$var wire 1 I; \RAM1|memRAM~825_q\ $end
$var wire 1 J; \RAM1|memRAM~953_q\ $end
$var wire 1 K; \RAM1|memRAM~2470_combout\ $end
$var wire 1 L; \RAM1|memRAM~601_q\ $end
$var wire 1 M; \RAM1|memRAM~729_q\ $end
$var wire 1 N; \RAM1|memRAM~857_q\ $end
$var wire 1 O; \RAM1|memRAM~985_q\ $end
$var wire 1 P; \RAM1|memRAM~2471_combout\ $end
$var wire 1 Q; \RAM1|memRAM~633_q\ $end
$var wire 1 R; \RAM1|memRAM~761_q\ $end
$var wire 1 S; \RAM1|memRAM~889_q\ $end
$var wire 1 T; \RAM1|memRAM~1017_q\ $end
$var wire 1 U; \RAM1|memRAM~2472_combout\ $end
$var wire 1 V; \RAM1|memRAM~665_q\ $end
$var wire 1 W; \RAM1|memRAM~793_q\ $end
$var wire 1 X; \RAM1|memRAM~921_q\ $end
$var wire 1 Y; \RAM1|memRAM~1049_q\ $end
$var wire 1 Z; \RAM1|memRAM~2473_combout\ $end
$var wire 1 [; \RAM1|memRAM~2474_combout\ $end
$var wire 1 \; \RAM1|memRAM~1081_q\ $end
$var wire 1 ]; \RAM1|memRAM~1113_q\ $end
$var wire 1 ^; \RAM1|memRAM~1145_q\ $end
$var wire 1 _; \RAM1|memRAM~1177_q\ $end
$var wire 1 `; \RAM1|memRAM~2475_combout\ $end
$var wire 1 a; \RAM1|memRAM~1209_q\ $end
$var wire 1 b; \RAM1|memRAM~1241_q\ $end
$var wire 1 c; \RAM1|memRAM~1273_q\ $end
$var wire 1 d; \RAM1|memRAM~1305_q\ $end
$var wire 1 e; \RAM1|memRAM~2476_combout\ $end
$var wire 1 f; \RAM1|memRAM~1337_q\ $end
$var wire 1 g; \RAM1|memRAM~1369_q\ $end
$var wire 1 h; \RAM1|memRAM~1401_q\ $end
$var wire 1 i; \RAM1|memRAM~1433_q\ $end
$var wire 1 j; \RAM1|memRAM~2477_combout\ $end
$var wire 1 k; \RAM1|memRAM~1465_q\ $end
$var wire 1 l; \RAM1|memRAM~1497_q\ $end
$var wire 1 m; \RAM1|memRAM~1529_q\ $end
$var wire 1 n; \RAM1|memRAM~1561_q\ $end
$var wire 1 o; \RAM1|memRAM~2478_combout\ $end
$var wire 1 p; \RAM1|memRAM~2479_combout\ $end
$var wire 1 q; \RAM1|memRAM~1593_q\ $end
$var wire 1 r; \RAM1|memRAM~1721_q\ $end
$var wire 1 s; \RAM1|memRAM~1849_q\ $end
$var wire 1 t; \RAM1|memRAM~1977_q\ $end
$var wire 1 u; \RAM1|memRAM~2480_combout\ $end
$var wire 1 v; \RAM1|memRAM~1625_q\ $end
$var wire 1 w; \RAM1|memRAM~1753_q\ $end
$var wire 1 x; \RAM1|memRAM~1881_q\ $end
$var wire 1 y; \RAM1|memRAM~2009_q\ $end
$var wire 1 z; \RAM1|memRAM~2481_combout\ $end
$var wire 1 {; \RAM1|memRAM~1657_q\ $end
$var wire 1 |; \RAM1|memRAM~1785_q\ $end
$var wire 1 }; \RAM1|memRAM~1913_q\ $end
$var wire 1 ~; \RAM1|memRAM~2041_q\ $end
$var wire 1 !< \RAM1|memRAM~2482_combout\ $end
$var wire 1 "< \RAM1|memRAM~1689_q\ $end
$var wire 1 #< \RAM1|memRAM~1817_q\ $end
$var wire 1 $< \RAM1|memRAM~1945_q\ $end
$var wire 1 %< \RAM1|memRAM~2073_q\ $end
$var wire 1 &< \RAM1|memRAM~2483_combout\ $end
$var wire 1 '< \RAM1|memRAM~2484_combout\ $end
$var wire 1 (< \RAM1|memRAM~2485_combout\ $end
$var wire 1 )< \MUX_ULA_MEM|saida_MUX[18]~18_combout\ $end
$var wire 1 *< \BANCO_REG|registrador~312_q\ $end
$var wire 1 +< \BANCO_REG|registrador~1152_combout\ $end
$var wire 1 ,< \BANCO_REG|saidaA[18]~18_combout\ $end
$var wire 1 -< \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 .< \BANCO_REG|registrador~1148_combout\ $end
$var wire 1 /< \BANCO_REG|saidaB[17]~16_combout\ $end
$var wire 1 0< \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 1< \ULA1|ULA18|Somador|saida~0_combout\ $end
$var wire 1 2< \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 3< \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 4< \RAM1|memRAM~56_q\ $end
$var wire 1 5< \RAM1|memRAM~88_q\ $end
$var wire 1 6< \RAM1|memRAM~120_q\ $end
$var wire 1 7< \RAM1|memRAM~152_q\ $end
$var wire 1 8< \RAM1|memRAM~2444_combout\ $end
$var wire 1 9< \RAM1|memRAM~568_q\ $end
$var wire 1 :< \RAM1|memRAM~600_q\ $end
$var wire 1 ;< \RAM1|memRAM~632_q\ $end
$var wire 1 << \RAM1|memRAM~664_q\ $end
$var wire 1 =< \RAM1|memRAM~2445_combout\ $end
$var wire 1 >< \RAM1|memRAM~1080_q\ $end
$var wire 1 ?< \RAM1|memRAM~1112_q\ $end
$var wire 1 @< \RAM1|memRAM~1144_q\ $end
$var wire 1 A< \RAM1|memRAM~1176_q\ $end
$var wire 1 B< \RAM1|memRAM~2446_combout\ $end
$var wire 1 C< \RAM1|memRAM~1592_q\ $end
$var wire 1 D< \RAM1|memRAM~1624_q\ $end
$var wire 1 E< \RAM1|memRAM~1656_q\ $end
$var wire 1 F< \RAM1|memRAM~1688_q\ $end
$var wire 1 G< \RAM1|memRAM~2447_combout\ $end
$var wire 1 H< \RAM1|memRAM~2448_combout\ $end
$var wire 1 I< \RAM1|memRAM~184_q\ $end
$var wire 1 J< \RAM1|memRAM~216_q\ $end
$var wire 1 K< \RAM1|memRAM~248_q\ $end
$var wire 1 L< \RAM1|memRAM~280_q\ $end
$var wire 1 M< \RAM1|memRAM~2449_combout\ $end
$var wire 1 N< \RAM1|memRAM~696_q\ $end
$var wire 1 O< \RAM1|memRAM~728_q\ $end
$var wire 1 P< \RAM1|memRAM~760_q\ $end
$var wire 1 Q< \RAM1|memRAM~792_q\ $end
$var wire 1 R< \RAM1|memRAM~2450_combout\ $end
$var wire 1 S< \RAM1|memRAM~1208_q\ $end
$var wire 1 T< \RAM1|memRAM~1240_q\ $end
$var wire 1 U< \RAM1|memRAM~1272_q\ $end
$var wire 1 V< \RAM1|memRAM~1304_q\ $end
$var wire 1 W< \RAM1|memRAM~2451_combout\ $end
$var wire 1 X< \RAM1|memRAM~1720_q\ $end
$var wire 1 Y< \RAM1|memRAM~1752_q\ $end
$var wire 1 Z< \RAM1|memRAM~1784_q\ $end
$var wire 1 [< \RAM1|memRAM~1816_q\ $end
$var wire 1 \< \RAM1|memRAM~2452_combout\ $end
$var wire 1 ]< \RAM1|memRAM~2453_combout\ $end
$var wire 1 ^< \RAM1|memRAM~312_q\ $end
$var wire 1 _< \RAM1|memRAM~344_q\ $end
$var wire 1 `< \RAM1|memRAM~376_q\ $end
$var wire 1 a< \RAM1|memRAM~408_q\ $end
$var wire 1 b< \RAM1|memRAM~2454_combout\ $end
$var wire 1 c< \RAM1|memRAM~824_q\ $end
$var wire 1 d< \RAM1|memRAM~856_q\ $end
$var wire 1 e< \RAM1|memRAM~888_q\ $end
$var wire 1 f< \RAM1|memRAM~920_q\ $end
$var wire 1 g< \RAM1|memRAM~2455_combout\ $end
$var wire 1 h< \RAM1|memRAM~1336_q\ $end
$var wire 1 i< \RAM1|memRAM~1368_q\ $end
$var wire 1 j< \RAM1|memRAM~1400_q\ $end
$var wire 1 k< \RAM1|memRAM~1432_q\ $end
$var wire 1 l< \RAM1|memRAM~2456_combout\ $end
$var wire 1 m< \RAM1|memRAM~1848_q\ $end
$var wire 1 n< \RAM1|memRAM~1880_q\ $end
$var wire 1 o< \RAM1|memRAM~1912_q\ $end
$var wire 1 p< \RAM1|memRAM~1944_q\ $end
$var wire 1 q< \RAM1|memRAM~2457_combout\ $end
$var wire 1 r< \RAM1|memRAM~2458_combout\ $end
$var wire 1 s< \RAM1|memRAM~440_q\ $end
$var wire 1 t< \RAM1|memRAM~952_q\ $end
$var wire 1 u< \RAM1|memRAM~1464_q\ $end
$var wire 1 v< \RAM1|memRAM~1976_q\ $end
$var wire 1 w< \RAM1|memRAM~2459_combout\ $end
$var wire 1 x< \RAM1|memRAM~472_q\ $end
$var wire 1 y< \RAM1|memRAM~984_q\ $end
$var wire 1 z< \RAM1|memRAM~1496_q\ $end
$var wire 1 {< \RAM1|memRAM~2008_q\ $end
$var wire 1 |< \RAM1|memRAM~2460_combout\ $end
$var wire 1 }< \RAM1|memRAM~504_q\ $end
$var wire 1 ~< \RAM1|memRAM~1016_q\ $end
$var wire 1 != \RAM1|memRAM~1528_q\ $end
$var wire 1 "= \RAM1|memRAM~2040_q\ $end
$var wire 1 #= \RAM1|memRAM~2461_combout\ $end
$var wire 1 $= \RAM1|memRAM~536_q\ $end
$var wire 1 %= \RAM1|memRAM~1048_q\ $end
$var wire 1 &= \RAM1|memRAM~1560_q\ $end
$var wire 1 '= \RAM1|memRAM~2072_q\ $end
$var wire 1 (= \RAM1|memRAM~2462_combout\ $end
$var wire 1 )= \RAM1|memRAM~2463_combout\ $end
$var wire 1 *= \RAM1|memRAM~2464_combout\ $end
$var wire 1 += \MUX_ULA_MEM|saida_MUX[17]~17_combout\ $end
$var wire 1 ,= \BANCO_REG|registrador~311_q\ $end
$var wire 1 -= \BANCO_REG|registrador~1147_combout\ $end
$var wire 1 .= \BANCO_REG|saidaA[17]~17_combout\ $end
$var wire 1 /= \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 0= \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 1= \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 2= \ULA1|ULA19|Somador|cOut~1_combout\ $end
$var wire 1 3= \BANCO_REG|registrador~1163_combout\ $end
$var wire 1 4= \BANCO_REG|saidaB[20]~19_combout\ $end
$var wire 1 5= \RAM1|memRAM~59_q\ $end
$var wire 1 6= \RAM1|memRAM~91_q\ $end
$var wire 1 7= \RAM1|memRAM~123_q\ $end
$var wire 1 8= \RAM1|memRAM~155_q\ $end
$var wire 1 9= \RAM1|memRAM~2507_combout\ $end
$var wire 1 := \RAM1|memRAM~571_q\ $end
$var wire 1 ;= \RAM1|memRAM~603_q\ $end
$var wire 1 <= \RAM1|memRAM~635_q\ $end
$var wire 1 == \RAM1|memRAM~667_q\ $end
$var wire 1 >= \RAM1|memRAM~2508_combout\ $end
$var wire 1 ?= \RAM1|memRAM~1083_q\ $end
$var wire 1 @= \RAM1|memRAM~1115_q\ $end
$var wire 1 A= \RAM1|memRAM~1147_q\ $end
$var wire 1 B= \RAM1|memRAM~1179_q\ $end
$var wire 1 C= \RAM1|memRAM~2509_combout\ $end
$var wire 1 D= \RAM1|memRAM~1595_q\ $end
$var wire 1 E= \RAM1|memRAM~1627_q\ $end
$var wire 1 F= \RAM1|memRAM~1659_q\ $end
$var wire 1 G= \RAM1|memRAM~1691_q\ $end
$var wire 1 H= \RAM1|memRAM~2510_combout\ $end
$var wire 1 I= \RAM1|memRAM~2511_combout\ $end
$var wire 1 J= \RAM1|memRAM~187_q\ $end
$var wire 1 K= \RAM1|memRAM~219_q\ $end
$var wire 1 L= \RAM1|memRAM~251_q\ $end
$var wire 1 M= \RAM1|memRAM~283_q\ $end
$var wire 1 N= \RAM1|memRAM~2512_combout\ $end
$var wire 1 O= \RAM1|memRAM~699_q\ $end
$var wire 1 P= \RAM1|memRAM~731_q\ $end
$var wire 1 Q= \RAM1|memRAM~763_q\ $end
$var wire 1 R= \RAM1|memRAM~795_q\ $end
$var wire 1 S= \RAM1|memRAM~2513_combout\ $end
$var wire 1 T= \RAM1|memRAM~1211_q\ $end
$var wire 1 U= \RAM1|memRAM~1243_q\ $end
$var wire 1 V= \RAM1|memRAM~1275_q\ $end
$var wire 1 W= \RAM1|memRAM~1307_q\ $end
$var wire 1 X= \RAM1|memRAM~2514_combout\ $end
$var wire 1 Y= \RAM1|memRAM~1723_q\ $end
$var wire 1 Z= \RAM1|memRAM~1755_q\ $end
$var wire 1 [= \RAM1|memRAM~1787_q\ $end
$var wire 1 \= \RAM1|memRAM~1819_q\ $end
$var wire 1 ]= \RAM1|memRAM~2515_combout\ $end
$var wire 1 ^= \RAM1|memRAM~2516_combout\ $end
$var wire 1 _= \RAM1|memRAM~315_q\ $end
$var wire 1 `= \RAM1|memRAM~347_q\ $end
$var wire 1 a= \RAM1|memRAM~379_q\ $end
$var wire 1 b= \RAM1|memRAM~411_q\ $end
$var wire 1 c= \RAM1|memRAM~2517_combout\ $end
$var wire 1 d= \RAM1|memRAM~827_q\ $end
$var wire 1 e= \RAM1|memRAM~859_q\ $end
$var wire 1 f= \RAM1|memRAM~891_q\ $end
$var wire 1 g= \RAM1|memRAM~923_q\ $end
$var wire 1 h= \RAM1|memRAM~2518_combout\ $end
$var wire 1 i= \RAM1|memRAM~1339_q\ $end
$var wire 1 j= \RAM1|memRAM~1371_q\ $end
$var wire 1 k= \RAM1|memRAM~1403_q\ $end
$var wire 1 l= \RAM1|memRAM~1435_q\ $end
$var wire 1 m= \RAM1|memRAM~2519_combout\ $end
$var wire 1 n= \RAM1|memRAM~1851_q\ $end
$var wire 1 o= \RAM1|memRAM~1883_q\ $end
$var wire 1 p= \RAM1|memRAM~1915_q\ $end
$var wire 1 q= \RAM1|memRAM~1947_q\ $end
$var wire 1 r= \RAM1|memRAM~2520_combout\ $end
$var wire 1 s= \RAM1|memRAM~2521_combout\ $end
$var wire 1 t= \RAM1|memRAM~443_q\ $end
$var wire 1 u= \RAM1|memRAM~955_q\ $end
$var wire 1 v= \RAM1|memRAM~1467_q\ $end
$var wire 1 w= \RAM1|memRAM~1979_q\ $end
$var wire 1 x= \RAM1|memRAM~2522_combout\ $end
$var wire 1 y= \RAM1|memRAM~475_q\ $end
$var wire 1 z= \RAM1|memRAM~987_q\ $end
$var wire 1 {= \RAM1|memRAM~1499_q\ $end
$var wire 1 |= \RAM1|memRAM~2011_q\ $end
$var wire 1 }= \RAM1|memRAM~2523_combout\ $end
$var wire 1 ~= \RAM1|memRAM~507_q\ $end
$var wire 1 !> \RAM1|memRAM~1019_q\ $end
$var wire 1 "> \RAM1|memRAM~1531_q\ $end
$var wire 1 #> \RAM1|memRAM~2043_q\ $end
$var wire 1 $> \RAM1|memRAM~2524_combout\ $end
$var wire 1 %> \RAM1|memRAM~539_q\ $end
$var wire 1 &> \RAM1|memRAM~1051_q\ $end
$var wire 1 '> \RAM1|memRAM~1563_q\ $end
$var wire 1 (> \RAM1|memRAM~2075_q\ $end
$var wire 1 )> \RAM1|memRAM~2525_combout\ $end
$var wire 1 *> \RAM1|memRAM~2526_combout\ $end
$var wire 1 +> \RAM1|memRAM~2527_combout\ $end
$var wire 1 ,> \MUX_ULA_MEM|saida_MUX[20]~20_combout\ $end
$var wire 1 -> \BANCO_REG|registrador~314_q\ $end
$var wire 1 .> \BANCO_REG|registrador~1162_combout\ $end
$var wire 1 /> \BANCO_REG|saidaA[20]~20_combout\ $end
$var wire 1 0> \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 1> \BANCO_REG|registrador~1158_combout\ $end
$var wire 1 2> \BANCO_REG|saidaB[19]~18_combout\ $end
$var wire 1 3> \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 4> \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 5> \RAM1|memRAM~58_q\ $end
$var wire 1 6> \RAM1|memRAM~570_q\ $end
$var wire 1 7> \RAM1|memRAM~1082_q\ $end
$var wire 1 8> \RAM1|memRAM~1594_q\ $end
$var wire 1 9> \RAM1|memRAM~2486_combout\ $end
$var wire 1 :> \RAM1|memRAM~186_q\ $end
$var wire 1 ;> \RAM1|memRAM~698_q\ $end
$var wire 1 <> \RAM1|memRAM~1210_q\ $end
$var wire 1 => \RAM1|memRAM~1722_q\ $end
$var wire 1 >> \RAM1|memRAM~2487_combout\ $end
$var wire 1 ?> \RAM1|memRAM~314_q\ $end
$var wire 1 @> \RAM1|memRAM~826_q\ $end
$var wire 1 A> \RAM1|memRAM~1338_q\ $end
$var wire 1 B> \RAM1|memRAM~1850_q\ $end
$var wire 1 C> \RAM1|memRAM~2488_combout\ $end
$var wire 1 D> \RAM1|memRAM~442_q\ $end
$var wire 1 E> \RAM1|memRAM~954_q\ $end
$var wire 1 F> \RAM1|memRAM~1466_q\ $end
$var wire 1 G> \RAM1|memRAM~1978_q\ $end
$var wire 1 H> \RAM1|memRAM~2489_combout\ $end
$var wire 1 I> \RAM1|memRAM~2490_combout\ $end
$var wire 1 J> \RAM1|memRAM~90_q\ $end
$var wire 1 K> \RAM1|memRAM~602_q\ $end
$var wire 1 L> \RAM1|memRAM~1114_q\ $end
$var wire 1 M> \RAM1|memRAM~1626_q\ $end
$var wire 1 N> \RAM1|memRAM~2491_combout\ $end
$var wire 1 O> \RAM1|memRAM~218_q\ $end
$var wire 1 P> \RAM1|memRAM~730_q\ $end
$var wire 1 Q> \RAM1|memRAM~1242_q\ $end
$var wire 1 R> \RAM1|memRAM~1754_q\ $end
$var wire 1 S> \RAM1|memRAM~2492_combout\ $end
$var wire 1 T> \RAM1|memRAM~346_q\ $end
$var wire 1 U> \RAM1|memRAM~858_q\ $end
$var wire 1 V> \RAM1|memRAM~1370_q\ $end
$var wire 1 W> \RAM1|memRAM~1882_q\ $end
$var wire 1 X> \RAM1|memRAM~2493_combout\ $end
$var wire 1 Y> \RAM1|memRAM~474_q\ $end
$var wire 1 Z> \RAM1|memRAM~986_q\ $end
$var wire 1 [> \RAM1|memRAM~1498_q\ $end
$var wire 1 \> \RAM1|memRAM~2010_q\ $end
$var wire 1 ]> \RAM1|memRAM~2494_combout\ $end
$var wire 1 ^> \RAM1|memRAM~2495_combout\ $end
$var wire 1 _> \RAM1|memRAM~122_q\ $end
$var wire 1 `> \RAM1|memRAM~634_q\ $end
$var wire 1 a> \RAM1|memRAM~1146_q\ $end
$var wire 1 b> \RAM1|memRAM~1658_q\ $end
$var wire 1 c> \RAM1|memRAM~2496_combout\ $end
$var wire 1 d> \RAM1|memRAM~250_q\ $end
$var wire 1 e> \RAM1|memRAM~762_q\ $end
$var wire 1 f> \RAM1|memRAM~1274_q\ $end
$var wire 1 g> \RAM1|memRAM~1786_q\ $end
$var wire 1 h> \RAM1|memRAM~2497_combout\ $end
$var wire 1 i> \RAM1|memRAM~378_q\ $end
$var wire 1 j> \RAM1|memRAM~890_q\ $end
$var wire 1 k> \RAM1|memRAM~1402_q\ $end
$var wire 1 l> \RAM1|memRAM~1914_q\ $end
$var wire 1 m> \RAM1|memRAM~2498_combout\ $end
$var wire 1 n> \RAM1|memRAM~506_q\ $end
$var wire 1 o> \RAM1|memRAM~1018_q\ $end
$var wire 1 p> \RAM1|memRAM~1530_q\ $end
$var wire 1 q> \RAM1|memRAM~2042_q\ $end
$var wire 1 r> \RAM1|memRAM~2499_combout\ $end
$var wire 1 s> \RAM1|memRAM~2500_combout\ $end
$var wire 1 t> \RAM1|memRAM~154_q\ $end
$var wire 1 u> \RAM1|memRAM~282_q\ $end
$var wire 1 v> \RAM1|memRAM~410_q\ $end
$var wire 1 w> \RAM1|memRAM~538_q\ $end
$var wire 1 x> \RAM1|memRAM~2501_combout\ $end
$var wire 1 y> \RAM1|memRAM~666_q\ $end
$var wire 1 z> \RAM1|memRAM~794_q\ $end
$var wire 1 {> \RAM1|memRAM~922_q\ $end
$var wire 1 |> \RAM1|memRAM~1050_q\ $end
$var wire 1 }> \RAM1|memRAM~2502_combout\ $end
$var wire 1 ~> \RAM1|memRAM~1178_q\ $end
$var wire 1 !? \RAM1|memRAM~1306_q\ $end
$var wire 1 "? \RAM1|memRAM~1434_q\ $end
$var wire 1 #? \RAM1|memRAM~1562_q\ $end
$var wire 1 $? \RAM1|memRAM~2503_combout\ $end
$var wire 1 %? \RAM1|memRAM~1690_q\ $end
$var wire 1 &? \RAM1|memRAM~1818_q\ $end
$var wire 1 '? \RAM1|memRAM~1946_q\ $end
$var wire 1 (? \RAM1|memRAM~2074_q\ $end
$var wire 1 )? \RAM1|memRAM~2504_combout\ $end
$var wire 1 *? \RAM1|memRAM~2505_combout\ $end
$var wire 1 +? \RAM1|memRAM~2506_combout\ $end
$var wire 1 ,? \MUX_ULA_MEM|saida_MUX[19]~19_combout\ $end
$var wire 1 -? \BANCO_REG|registrador~313_q\ $end
$var wire 1 .? \BANCO_REG|registrador~1157_combout\ $end
$var wire 1 /? \BANCO_REG|saidaA[19]~19_combout\ $end
$var wire 1 0? \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 1? \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 2? \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 3? \ULA1|Equal0~9_combout\ $end
$var wire 1 4? \ULA1|Equal0~10_combout\ $end
$var wire 1 5? \BANCO_REG|registrador~1118_combout\ $end
$var wire 1 6? \BANCO_REG|saidaB[11]~10_combout\ $end
$var wire 1 7? \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 8? \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 9? \RAM1|memRAM~50_q\ $end
$var wire 1 :? \RAM1|memRAM~82_q\ $end
$var wire 1 ;? \RAM1|memRAM~114_q\ $end
$var wire 1 <? \RAM1|memRAM~146_q\ $end
$var wire 1 =? \RAM1|memRAM~2318_combout\ $end
$var wire 1 >? \RAM1|memRAM~562_q\ $end
$var wire 1 ?? \RAM1|memRAM~594_q\ $end
$var wire 1 @? \RAM1|memRAM~626_q\ $end
$var wire 1 A? \RAM1|memRAM~658_q\ $end
$var wire 1 B? \RAM1|memRAM~2319_combout\ $end
$var wire 1 C? \RAM1|memRAM~1074_q\ $end
$var wire 1 D? \RAM1|memRAM~1106_q\ $end
$var wire 1 E? \RAM1|memRAM~1138_q\ $end
$var wire 1 F? \RAM1|memRAM~1170_q\ $end
$var wire 1 G? \RAM1|memRAM~2320_combout\ $end
$var wire 1 H? \RAM1|memRAM~1586_q\ $end
$var wire 1 I? \RAM1|memRAM~1618_q\ $end
$var wire 1 J? \RAM1|memRAM~1650_q\ $end
$var wire 1 K? \RAM1|memRAM~1682_q\ $end
$var wire 1 L? \RAM1|memRAM~2321_combout\ $end
$var wire 1 M? \RAM1|memRAM~2322_combout\ $end
$var wire 1 N? \RAM1|memRAM~178_q\ $end
$var wire 1 O? \RAM1|memRAM~210_q\ $end
$var wire 1 P? \RAM1|memRAM~242_q\ $end
$var wire 1 Q? \RAM1|memRAM~274_q\ $end
$var wire 1 R? \RAM1|memRAM~2323_combout\ $end
$var wire 1 S? \RAM1|memRAM~690_q\ $end
$var wire 1 T? \RAM1|memRAM~722_q\ $end
$var wire 1 U? \RAM1|memRAM~754_q\ $end
$var wire 1 V? \RAM1|memRAM~786_q\ $end
$var wire 1 W? \RAM1|memRAM~2324_combout\ $end
$var wire 1 X? \RAM1|memRAM~1202_q\ $end
$var wire 1 Y? \RAM1|memRAM~1234_q\ $end
$var wire 1 Z? \RAM1|memRAM~1266_q\ $end
$var wire 1 [? \RAM1|memRAM~1298_q\ $end
$var wire 1 \? \RAM1|memRAM~2325_combout\ $end
$var wire 1 ]? \RAM1|memRAM~1714_q\ $end
$var wire 1 ^? \RAM1|memRAM~1746_q\ $end
$var wire 1 _? \RAM1|memRAM~1778_q\ $end
$var wire 1 `? \RAM1|memRAM~1810_q\ $end
$var wire 1 a? \RAM1|memRAM~2326_combout\ $end
$var wire 1 b? \RAM1|memRAM~2327_combout\ $end
$var wire 1 c? \RAM1|memRAM~306_q\ $end
$var wire 1 d? \RAM1|memRAM~338_q\ $end
$var wire 1 e? \RAM1|memRAM~370_q\ $end
$var wire 1 f? \RAM1|memRAM~402_q\ $end
$var wire 1 g? \RAM1|memRAM~2328_combout\ $end
$var wire 1 h? \RAM1|memRAM~818_q\ $end
$var wire 1 i? \RAM1|memRAM~850_q\ $end
$var wire 1 j? \RAM1|memRAM~882_q\ $end
$var wire 1 k? \RAM1|memRAM~914_q\ $end
$var wire 1 l? \RAM1|memRAM~2329_combout\ $end
$var wire 1 m? \RAM1|memRAM~1330_q\ $end
$var wire 1 n? \RAM1|memRAM~1362_q\ $end
$var wire 1 o? \RAM1|memRAM~1394_q\ $end
$var wire 1 p? \RAM1|memRAM~1426_q\ $end
$var wire 1 q? \RAM1|memRAM~2330_combout\ $end
$var wire 1 r? \RAM1|memRAM~1842_q\ $end
$var wire 1 s? \RAM1|memRAM~1874_q\ $end
$var wire 1 t? \RAM1|memRAM~1906_q\ $end
$var wire 1 u? \RAM1|memRAM~1938_q\ $end
$var wire 1 v? \RAM1|memRAM~2331_combout\ $end
$var wire 1 w? \RAM1|memRAM~2332_combout\ $end
$var wire 1 x? \RAM1|memRAM~434_q\ $end
$var wire 1 y? \RAM1|memRAM~946_q\ $end
$var wire 1 z? \RAM1|memRAM~1458_q\ $end
$var wire 1 {? \RAM1|memRAM~1970_q\ $end
$var wire 1 |? \RAM1|memRAM~2333_combout\ $end
$var wire 1 }? \RAM1|memRAM~466_q\ $end
$var wire 1 ~? \RAM1|memRAM~978_q\ $end
$var wire 1 !@ \RAM1|memRAM~1490_q\ $end
$var wire 1 "@ \RAM1|memRAM~2002_q\ $end
$var wire 1 #@ \RAM1|memRAM~2334_combout\ $end
$var wire 1 $@ \RAM1|memRAM~498_q\ $end
$var wire 1 %@ \RAM1|memRAM~1010_q\ $end
$var wire 1 &@ \RAM1|memRAM~1522_q\ $end
$var wire 1 '@ \RAM1|memRAM~2034_q\ $end
$var wire 1 (@ \RAM1|memRAM~2335_combout\ $end
$var wire 1 )@ \RAM1|memRAM~530_q\ $end
$var wire 1 *@ \RAM1|memRAM~1042_q\ $end
$var wire 1 +@ \RAM1|memRAM~1554_q\ $end
$var wire 1 ,@ \RAM1|memRAM~2066_q\ $end
$var wire 1 -@ \RAM1|memRAM~2336_combout\ $end
$var wire 1 .@ \RAM1|memRAM~2337_combout\ $end
$var wire 1 /@ \RAM1|memRAM~2338_combout\ $end
$var wire 1 0@ \MUX_ULA_MEM|saida_MUX[11]~11_combout\ $end
$var wire 1 1@ \BANCO_REG|registrador~305_q\ $end
$var wire 1 2@ \BANCO_REG|registrador~1117_combout\ $end
$var wire 1 3@ \BANCO_REG|saidaA[11]~11_combout\ $end
$var wire 1 4@ \BANCO_REG|registrador~1123_combout\ $end
$var wire 1 5@ \BANCO_REG|saidaB[12]~11_combout\ $end
$var wire 1 6@ \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 7@ \ULA1|ULA13|Somador|saida~0_combout\ $end
$var wire 1 8@ \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 9@ \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 :@ \RAM1|memRAM~51_q\ $end
$var wire 1 ;@ \RAM1|memRAM~179_q\ $end
$var wire 1 <@ \RAM1|memRAM~307_q\ $end
$var wire 1 =@ \RAM1|memRAM~435_q\ $end
$var wire 1 >@ \RAM1|memRAM~2339_combout\ $end
$var wire 1 ?@ \RAM1|memRAM~83_q\ $end
$var wire 1 @@ \RAM1|memRAM~211_q\ $end
$var wire 1 A@ \RAM1|memRAM~339_q\ $end
$var wire 1 B@ \RAM1|memRAM~467_q\ $end
$var wire 1 C@ \RAM1|memRAM~2340_combout\ $end
$var wire 1 D@ \RAM1|memRAM~115_q\ $end
$var wire 1 E@ \RAM1|memRAM~243_q\ $end
$var wire 1 F@ \RAM1|memRAM~371_q\ $end
$var wire 1 G@ \RAM1|memRAM~499_q\ $end
$var wire 1 H@ \RAM1|memRAM~2341_combout\ $end
$var wire 1 I@ \RAM1|memRAM~147_q\ $end
$var wire 1 J@ \RAM1|memRAM~275_q\ $end
$var wire 1 K@ \RAM1|memRAM~403_q\ $end
$var wire 1 L@ \RAM1|memRAM~531_q\ $end
$var wire 1 M@ \RAM1|memRAM~2342_combout\ $end
$var wire 1 N@ \RAM1|memRAM~2343_combout\ $end
$var wire 1 O@ \RAM1|memRAM~563_q\ $end
$var wire 1 P@ \RAM1|memRAM~691_q\ $end
$var wire 1 Q@ \RAM1|memRAM~819_q\ $end
$var wire 1 R@ \RAM1|memRAM~947_q\ $end
$var wire 1 S@ \RAM1|memRAM~2344_combout\ $end
$var wire 1 T@ \RAM1|memRAM~595_q\ $end
$var wire 1 U@ \RAM1|memRAM~723_q\ $end
$var wire 1 V@ \RAM1|memRAM~851_q\ $end
$var wire 1 W@ \RAM1|memRAM~979_q\ $end
$var wire 1 X@ \RAM1|memRAM~2345_combout\ $end
$var wire 1 Y@ \RAM1|memRAM~627_q\ $end
$var wire 1 Z@ \RAM1|memRAM~755_q\ $end
$var wire 1 [@ \RAM1|memRAM~883_q\ $end
$var wire 1 \@ \RAM1|memRAM~1011_q\ $end
$var wire 1 ]@ \RAM1|memRAM~2346_combout\ $end
$var wire 1 ^@ \RAM1|memRAM~659_q\ $end
$var wire 1 _@ \RAM1|memRAM~787_q\ $end
$var wire 1 `@ \RAM1|memRAM~915_q\ $end
$var wire 1 a@ \RAM1|memRAM~1043_q\ $end
$var wire 1 b@ \RAM1|memRAM~2347_combout\ $end
$var wire 1 c@ \RAM1|memRAM~2348_combout\ $end
$var wire 1 d@ \RAM1|memRAM~1075_q\ $end
$var wire 1 e@ \RAM1|memRAM~1107_q\ $end
$var wire 1 f@ \RAM1|memRAM~1139_q\ $end
$var wire 1 g@ \RAM1|memRAM~1171_q\ $end
$var wire 1 h@ \RAM1|memRAM~2349_combout\ $end
$var wire 1 i@ \RAM1|memRAM~1203_q\ $end
$var wire 1 j@ \RAM1|memRAM~1235_q\ $end
$var wire 1 k@ \RAM1|memRAM~1267_q\ $end
$var wire 1 l@ \RAM1|memRAM~1299_q\ $end
$var wire 1 m@ \RAM1|memRAM~2350_combout\ $end
$var wire 1 n@ \RAM1|memRAM~1331_q\ $end
$var wire 1 o@ \RAM1|memRAM~1363_q\ $end
$var wire 1 p@ \RAM1|memRAM~1395_q\ $end
$var wire 1 q@ \RAM1|memRAM~1427_q\ $end
$var wire 1 r@ \RAM1|memRAM~2351_combout\ $end
$var wire 1 s@ \RAM1|memRAM~1459_q\ $end
$var wire 1 t@ \RAM1|memRAM~1491_q\ $end
$var wire 1 u@ \RAM1|memRAM~1523_q\ $end
$var wire 1 v@ \RAM1|memRAM~1555_q\ $end
$var wire 1 w@ \RAM1|memRAM~2352_combout\ $end
$var wire 1 x@ \RAM1|memRAM~2353_combout\ $end
$var wire 1 y@ \RAM1|memRAM~1587_q\ $end
$var wire 1 z@ \RAM1|memRAM~1715_q\ $end
$var wire 1 {@ \RAM1|memRAM~1843_q\ $end
$var wire 1 |@ \RAM1|memRAM~1971_q\ $end
$var wire 1 }@ \RAM1|memRAM~2354_combout\ $end
$var wire 1 ~@ \RAM1|memRAM~1619_q\ $end
$var wire 1 !A \RAM1|memRAM~1747_q\ $end
$var wire 1 "A \RAM1|memRAM~1875_q\ $end
$var wire 1 #A \RAM1|memRAM~2003_q\ $end
$var wire 1 $A \RAM1|memRAM~2355_combout\ $end
$var wire 1 %A \RAM1|memRAM~1651_q\ $end
$var wire 1 &A \RAM1|memRAM~1779_q\ $end
$var wire 1 'A \RAM1|memRAM~1907_q\ $end
$var wire 1 (A \RAM1|memRAM~2035_q\ $end
$var wire 1 )A \RAM1|memRAM~2356_combout\ $end
$var wire 1 *A \RAM1|memRAM~1683_q\ $end
$var wire 1 +A \RAM1|memRAM~1811_q\ $end
$var wire 1 ,A \RAM1|memRAM~1939_q\ $end
$var wire 1 -A \RAM1|memRAM~2067_q\ $end
$var wire 1 .A \RAM1|memRAM~2357_combout\ $end
$var wire 1 /A \RAM1|memRAM~2358_combout\ $end
$var wire 1 0A \RAM1|memRAM~2359_combout\ $end
$var wire 1 1A \MUX_ULA_MEM|saida_MUX[12]~12_combout\ $end
$var wire 1 2A \BANCO_REG|registrador~306_q\ $end
$var wire 1 3A \BANCO_REG|registrador~1122_combout\ $end
$var wire 1 4A \BANCO_REG|saidaA[12]~12_combout\ $end
$var wire 1 5A \ULA1|ULA13|Somador|cOut~combout\ $end
$var wire 1 6A \BANCO_REG|registrador~1128_combout\ $end
$var wire 1 7A \BANCO_REG|saidaB[13]~12_combout\ $end
$var wire 1 8A \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 9A \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 :A \RAM1|memRAM~52_q\ $end
$var wire 1 ;A \RAM1|memRAM~564_q\ $end
$var wire 1 <A \RAM1|memRAM~1076_q\ $end
$var wire 1 =A \RAM1|memRAM~1588_q\ $end
$var wire 1 >A \RAM1|memRAM~2360_combout\ $end
$var wire 1 ?A \RAM1|memRAM~180_q\ $end
$var wire 1 @A \RAM1|memRAM~692_q\ $end
$var wire 1 AA \RAM1|memRAM~1204_q\ $end
$var wire 1 BA \RAM1|memRAM~1716_q\ $end
$var wire 1 CA \RAM1|memRAM~2361_combout\ $end
$var wire 1 DA \RAM1|memRAM~308_q\ $end
$var wire 1 EA \RAM1|memRAM~820_q\ $end
$var wire 1 FA \RAM1|memRAM~1332_q\ $end
$var wire 1 GA \RAM1|memRAM~1844_q\ $end
$var wire 1 HA \RAM1|memRAM~2362_combout\ $end
$var wire 1 IA \RAM1|memRAM~436_q\ $end
$var wire 1 JA \RAM1|memRAM~948_q\ $end
$var wire 1 KA \RAM1|memRAM~1460_q\ $end
$var wire 1 LA \RAM1|memRAM~1972_q\ $end
$var wire 1 MA \RAM1|memRAM~2363_combout\ $end
$var wire 1 NA \RAM1|memRAM~2364_combout\ $end
$var wire 1 OA \RAM1|memRAM~84_q\ $end
$var wire 1 PA \RAM1|memRAM~596_q\ $end
$var wire 1 QA \RAM1|memRAM~1108_q\ $end
$var wire 1 RA \RAM1|memRAM~1620_q\ $end
$var wire 1 SA \RAM1|memRAM~2365_combout\ $end
$var wire 1 TA \RAM1|memRAM~212_q\ $end
$var wire 1 UA \RAM1|memRAM~724_q\ $end
$var wire 1 VA \RAM1|memRAM~1236_q\ $end
$var wire 1 WA \RAM1|memRAM~1748_q\ $end
$var wire 1 XA \RAM1|memRAM~2366_combout\ $end
$var wire 1 YA \RAM1|memRAM~340_q\ $end
$var wire 1 ZA \RAM1|memRAM~852_q\ $end
$var wire 1 [A \RAM1|memRAM~1364_q\ $end
$var wire 1 \A \RAM1|memRAM~1876_q\ $end
$var wire 1 ]A \RAM1|memRAM~2367_combout\ $end
$var wire 1 ^A \RAM1|memRAM~468_q\ $end
$var wire 1 _A \RAM1|memRAM~980_q\ $end
$var wire 1 `A \RAM1|memRAM~1492_q\ $end
$var wire 1 aA \RAM1|memRAM~2004_q\ $end
$var wire 1 bA \RAM1|memRAM~2368_combout\ $end
$var wire 1 cA \RAM1|memRAM~2369_combout\ $end
$var wire 1 dA \RAM1|memRAM~116_q\ $end
$var wire 1 eA \RAM1|memRAM~628_q\ $end
$var wire 1 fA \RAM1|memRAM~1140_q\ $end
$var wire 1 gA \RAM1|memRAM~1652_q\ $end
$var wire 1 hA \RAM1|memRAM~2370_combout\ $end
$var wire 1 iA \RAM1|memRAM~244_q\ $end
$var wire 1 jA \RAM1|memRAM~756_q\ $end
$var wire 1 kA \RAM1|memRAM~1268_q\ $end
$var wire 1 lA \RAM1|memRAM~1780_q\ $end
$var wire 1 mA \RAM1|memRAM~2371_combout\ $end
$var wire 1 nA \RAM1|memRAM~372_q\ $end
$var wire 1 oA \RAM1|memRAM~884_q\ $end
$var wire 1 pA \RAM1|memRAM~1396_q\ $end
$var wire 1 qA \RAM1|memRAM~1908_q\ $end
$var wire 1 rA \RAM1|memRAM~2372_combout\ $end
$var wire 1 sA \RAM1|memRAM~500_q\ $end
$var wire 1 tA \RAM1|memRAM~1012_q\ $end
$var wire 1 uA \RAM1|memRAM~1524_q\ $end
$var wire 1 vA \RAM1|memRAM~2036_q\ $end
$var wire 1 wA \RAM1|memRAM~2373_combout\ $end
$var wire 1 xA \RAM1|memRAM~2374_combout\ $end
$var wire 1 yA \RAM1|memRAM~148_q\ $end
$var wire 1 zA \RAM1|memRAM~276_q\ $end
$var wire 1 {A \RAM1|memRAM~404_q\ $end
$var wire 1 |A \RAM1|memRAM~532_q\ $end
$var wire 1 }A \RAM1|memRAM~2375_combout\ $end
$var wire 1 ~A \RAM1|memRAM~660_q\ $end
$var wire 1 !B \RAM1|memRAM~788_q\ $end
$var wire 1 "B \RAM1|memRAM~916_q\ $end
$var wire 1 #B \RAM1|memRAM~1044_q\ $end
$var wire 1 $B \RAM1|memRAM~2376_combout\ $end
$var wire 1 %B \RAM1|memRAM~1172_q\ $end
$var wire 1 &B \RAM1|memRAM~1300_q\ $end
$var wire 1 'B \RAM1|memRAM~1428_q\ $end
$var wire 1 (B \RAM1|memRAM~1556_q\ $end
$var wire 1 )B \RAM1|memRAM~2377_combout\ $end
$var wire 1 *B \RAM1|memRAM~1684_q\ $end
$var wire 1 +B \RAM1|memRAM~1812_q\ $end
$var wire 1 ,B \RAM1|memRAM~1940_q\ $end
$var wire 1 -B \RAM1|memRAM~2068_q\ $end
$var wire 1 .B \RAM1|memRAM~2378_combout\ $end
$var wire 1 /B \RAM1|memRAM~2379_combout\ $end
$var wire 1 0B \RAM1|memRAM~2380_combout\ $end
$var wire 1 1B \MUX_ULA_MEM|saida_MUX[13]~13_combout\ $end
$var wire 1 2B \BANCO_REG|registrador~307_q\ $end
$var wire 1 3B \BANCO_REG|registrador~1127_combout\ $end
$var wire 1 4B \BANCO_REG|saidaA[13]~13_combout\ $end
$var wire 1 5B \ULA1|ULA14|Somador|cOut~1_combout\ $end
$var wire 1 6B \BANCO_REG|registrador~1138_combout\ $end
$var wire 1 7B \BANCO_REG|saidaB[15]~14_combout\ $end
$var wire 1 8B \RAM1|memRAM~54_q\ $end
$var wire 1 9B \RAM1|memRAM~182_q\ $end
$var wire 1 :B \RAM1|memRAM~310_q\ $end
$var wire 1 ;B \RAM1|memRAM~438_q\ $end
$var wire 1 <B \RAM1|memRAM~2402_combout\ $end
$var wire 1 =B \RAM1|memRAM~86_q\ $end
$var wire 1 >B \RAM1|memRAM~214_q\ $end
$var wire 1 ?B \RAM1|memRAM~342_q\ $end
$var wire 1 @B \RAM1|memRAM~470_q\ $end
$var wire 1 AB \RAM1|memRAM~2403_combout\ $end
$var wire 1 BB \RAM1|memRAM~118_q\ $end
$var wire 1 CB \RAM1|memRAM~246_q\ $end
$var wire 1 DB \RAM1|memRAM~374_q\ $end
$var wire 1 EB \RAM1|memRAM~502_q\ $end
$var wire 1 FB \RAM1|memRAM~2404_combout\ $end
$var wire 1 GB \RAM1|memRAM~150_q\ $end
$var wire 1 HB \RAM1|memRAM~278_q\ $end
$var wire 1 IB \RAM1|memRAM~406_q\ $end
$var wire 1 JB \RAM1|memRAM~534_q\ $end
$var wire 1 KB \RAM1|memRAM~2405_combout\ $end
$var wire 1 LB \RAM1|memRAM~2406_combout\ $end
$var wire 1 MB \RAM1|memRAM~566_q\ $end
$var wire 1 NB \RAM1|memRAM~694_q\ $end
$var wire 1 OB \RAM1|memRAM~822_q\ $end
$var wire 1 PB \RAM1|memRAM~950_q\ $end
$var wire 1 QB \RAM1|memRAM~2407_combout\ $end
$var wire 1 RB \RAM1|memRAM~598_q\ $end
$var wire 1 SB \RAM1|memRAM~726_q\ $end
$var wire 1 TB \RAM1|memRAM~854_q\ $end
$var wire 1 UB \RAM1|memRAM~982_q\ $end
$var wire 1 VB \RAM1|memRAM~2408_combout\ $end
$var wire 1 WB \RAM1|memRAM~630_q\ $end
$var wire 1 XB \RAM1|memRAM~758_q\ $end
$var wire 1 YB \RAM1|memRAM~886_q\ $end
$var wire 1 ZB \RAM1|memRAM~1014_q\ $end
$var wire 1 [B \RAM1|memRAM~2409_combout\ $end
$var wire 1 \B \RAM1|memRAM~662_q\ $end
$var wire 1 ]B \RAM1|memRAM~790_q\ $end
$var wire 1 ^B \RAM1|memRAM~918_q\ $end
$var wire 1 _B \RAM1|memRAM~1046_q\ $end
$var wire 1 `B \RAM1|memRAM~2410_combout\ $end
$var wire 1 aB \RAM1|memRAM~2411_combout\ $end
$var wire 1 bB \RAM1|memRAM~1078_q\ $end
$var wire 1 cB \RAM1|memRAM~1110_q\ $end
$var wire 1 dB \RAM1|memRAM~1142_q\ $end
$var wire 1 eB \RAM1|memRAM~1174_q\ $end
$var wire 1 fB \RAM1|memRAM~2412_combout\ $end
$var wire 1 gB \RAM1|memRAM~1206_q\ $end
$var wire 1 hB \RAM1|memRAM~1238_q\ $end
$var wire 1 iB \RAM1|memRAM~1270_q\ $end
$var wire 1 jB \RAM1|memRAM~1302_q\ $end
$var wire 1 kB \RAM1|memRAM~2413_combout\ $end
$var wire 1 lB \RAM1|memRAM~1334_q\ $end
$var wire 1 mB \RAM1|memRAM~1366_q\ $end
$var wire 1 nB \RAM1|memRAM~1398_q\ $end
$var wire 1 oB \RAM1|memRAM~1430_q\ $end
$var wire 1 pB \RAM1|memRAM~2414_combout\ $end
$var wire 1 qB \RAM1|memRAM~1462_q\ $end
$var wire 1 rB \RAM1|memRAM~1494_q\ $end
$var wire 1 sB \RAM1|memRAM~1526_q\ $end
$var wire 1 tB \RAM1|memRAM~1558_q\ $end
$var wire 1 uB \RAM1|memRAM~2415_combout\ $end
$var wire 1 vB \RAM1|memRAM~2416_combout\ $end
$var wire 1 wB \RAM1|memRAM~1590_q\ $end
$var wire 1 xB \RAM1|memRAM~1718_q\ $end
$var wire 1 yB \RAM1|memRAM~1846_q\ $end
$var wire 1 zB \RAM1|memRAM~1974_q\ $end
$var wire 1 {B \RAM1|memRAM~2417_combout\ $end
$var wire 1 |B \RAM1|memRAM~1622_q\ $end
$var wire 1 }B \RAM1|memRAM~1750_q\ $end
$var wire 1 ~B \RAM1|memRAM~1878_q\ $end
$var wire 1 !C \RAM1|memRAM~2006_q\ $end
$var wire 1 "C \RAM1|memRAM~2418_combout\ $end
$var wire 1 #C \RAM1|memRAM~1654_q\ $end
$var wire 1 $C \RAM1|memRAM~1782_q\ $end
$var wire 1 %C \RAM1|memRAM~1910_q\ $end
$var wire 1 &C \RAM1|memRAM~2038_q\ $end
$var wire 1 'C \RAM1|memRAM~2419_combout\ $end
$var wire 1 (C \RAM1|memRAM~1686_q\ $end
$var wire 1 )C \RAM1|memRAM~1814_q\ $end
$var wire 1 *C \RAM1|memRAM~1942_q\ $end
$var wire 1 +C \RAM1|memRAM~2070_q\ $end
$var wire 1 ,C \RAM1|memRAM~2420_combout\ $end
$var wire 1 -C \RAM1|memRAM~2421_combout\ $end
$var wire 1 .C \RAM1|memRAM~2422_combout\ $end
$var wire 1 /C \MUX_ULA_MEM|saida_MUX[15]~15_combout\ $end
$var wire 1 0C \BANCO_REG|registrador~309_q\ $end
$var wire 1 1C \BANCO_REG|registrador~1137_combout\ $end
$var wire 1 2C \BANCO_REG|saidaA[15]~15_combout\ $end
$var wire 1 3C \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 4C \BANCO_REG|registrador~1133_combout\ $end
$var wire 1 5C \BANCO_REG|saidaB[14]~13_combout\ $end
$var wire 1 6C \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 7C \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 8C \RAM1|memRAM~53_q\ $end
$var wire 1 9C \RAM1|memRAM~85_q\ $end
$var wire 1 :C \RAM1|memRAM~117_q\ $end
$var wire 1 ;C \RAM1|memRAM~149_q\ $end
$var wire 1 <C \RAM1|memRAM~2381_combout\ $end
$var wire 1 =C \RAM1|memRAM~565_q\ $end
$var wire 1 >C \RAM1|memRAM~597_q\ $end
$var wire 1 ?C \RAM1|memRAM~629_q\ $end
$var wire 1 @C \RAM1|memRAM~661_q\ $end
$var wire 1 AC \RAM1|memRAM~2382_combout\ $end
$var wire 1 BC \RAM1|memRAM~1077_q\ $end
$var wire 1 CC \RAM1|memRAM~1109_q\ $end
$var wire 1 DC \RAM1|memRAM~1141_q\ $end
$var wire 1 EC \RAM1|memRAM~1173_q\ $end
$var wire 1 FC \RAM1|memRAM~2383_combout\ $end
$var wire 1 GC \RAM1|memRAM~1589_q\ $end
$var wire 1 HC \RAM1|memRAM~1621_q\ $end
$var wire 1 IC \RAM1|memRAM~1653_q\ $end
$var wire 1 JC \RAM1|memRAM~1685_q\ $end
$var wire 1 KC \RAM1|memRAM~2384_combout\ $end
$var wire 1 LC \RAM1|memRAM~2385_combout\ $end
$var wire 1 MC \RAM1|memRAM~181_q\ $end
$var wire 1 NC \RAM1|memRAM~213_q\ $end
$var wire 1 OC \RAM1|memRAM~245_q\ $end
$var wire 1 PC \RAM1|memRAM~277_q\ $end
$var wire 1 QC \RAM1|memRAM~2386_combout\ $end
$var wire 1 RC \RAM1|memRAM~693_q\ $end
$var wire 1 SC \RAM1|memRAM~725_q\ $end
$var wire 1 TC \RAM1|memRAM~757_q\ $end
$var wire 1 UC \RAM1|memRAM~789_q\ $end
$var wire 1 VC \RAM1|memRAM~2387_combout\ $end
$var wire 1 WC \RAM1|memRAM~1205_q\ $end
$var wire 1 XC \RAM1|memRAM~1237_q\ $end
$var wire 1 YC \RAM1|memRAM~1269_q\ $end
$var wire 1 ZC \RAM1|memRAM~1301_q\ $end
$var wire 1 [C \RAM1|memRAM~2388_combout\ $end
$var wire 1 \C \RAM1|memRAM~1717_q\ $end
$var wire 1 ]C \RAM1|memRAM~1749_q\ $end
$var wire 1 ^C \RAM1|memRAM~1781_q\ $end
$var wire 1 _C \RAM1|memRAM~1813_q\ $end
$var wire 1 `C \RAM1|memRAM~2389_combout\ $end
$var wire 1 aC \RAM1|memRAM~2390_combout\ $end
$var wire 1 bC \RAM1|memRAM~309_q\ $end
$var wire 1 cC \RAM1|memRAM~341_q\ $end
$var wire 1 dC \RAM1|memRAM~373_q\ $end
$var wire 1 eC \RAM1|memRAM~405_q\ $end
$var wire 1 fC \RAM1|memRAM~2391_combout\ $end
$var wire 1 gC \RAM1|memRAM~821_q\ $end
$var wire 1 hC \RAM1|memRAM~853_q\ $end
$var wire 1 iC \RAM1|memRAM~885_q\ $end
$var wire 1 jC \RAM1|memRAM~917_q\ $end
$var wire 1 kC \RAM1|memRAM~2392_combout\ $end
$var wire 1 lC \RAM1|memRAM~1333_q\ $end
$var wire 1 mC \RAM1|memRAM~1365_q\ $end
$var wire 1 nC \RAM1|memRAM~1397_q\ $end
$var wire 1 oC \RAM1|memRAM~1429_q\ $end
$var wire 1 pC \RAM1|memRAM~2393_combout\ $end
$var wire 1 qC \RAM1|memRAM~1845_q\ $end
$var wire 1 rC \RAM1|memRAM~1877_q\ $end
$var wire 1 sC \RAM1|memRAM~1909_q\ $end
$var wire 1 tC \RAM1|memRAM~1941_q\ $end
$var wire 1 uC \RAM1|memRAM~2394_combout\ $end
$var wire 1 vC \RAM1|memRAM~2395_combout\ $end
$var wire 1 wC \RAM1|memRAM~437_q\ $end
$var wire 1 xC \RAM1|memRAM~949_q\ $end
$var wire 1 yC \RAM1|memRAM~1461_q\ $end
$var wire 1 zC \RAM1|memRAM~1973_q\ $end
$var wire 1 {C \RAM1|memRAM~2396_combout\ $end
$var wire 1 |C \RAM1|memRAM~469_q\ $end
$var wire 1 }C \RAM1|memRAM~981_q\ $end
$var wire 1 ~C \RAM1|memRAM~1493_q\ $end
$var wire 1 !D \RAM1|memRAM~2005_q\ $end
$var wire 1 "D \RAM1|memRAM~2397_combout\ $end
$var wire 1 #D \RAM1|memRAM~501_q\ $end
$var wire 1 $D \RAM1|memRAM~1013_q\ $end
$var wire 1 %D \RAM1|memRAM~1525_q\ $end
$var wire 1 &D \RAM1|memRAM~2037_q\ $end
$var wire 1 'D \RAM1|memRAM~2398_combout\ $end
$var wire 1 (D \RAM1|memRAM~533_q\ $end
$var wire 1 )D \RAM1|memRAM~1045_q\ $end
$var wire 1 *D \RAM1|memRAM~1557_q\ $end
$var wire 1 +D \RAM1|memRAM~2069_q\ $end
$var wire 1 ,D \RAM1|memRAM~2399_combout\ $end
$var wire 1 -D \RAM1|memRAM~2400_combout\ $end
$var wire 1 .D \RAM1|memRAM~2401_combout\ $end
$var wire 1 /D \MUX_ULA_MEM|saida_MUX[14]~14_combout\ $end
$var wire 1 0D \BANCO_REG|registrador~308_q\ $end
$var wire 1 1D \BANCO_REG|registrador~1132_combout\ $end
$var wire 1 2D \BANCO_REG|saidaA[14]~14_combout\ $end
$var wire 1 3D \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 4D \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 5D \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 6D \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 7D \ULA1|ULA8|Somador|cOut~combout\ $end
$var wire 1 8D \BANCO_REG|registrador~1103_combout\ $end
$var wire 1 9D \BANCO_REG|saidaB[8]~7_combout\ $end
$var wire 1 :D \RAM1|memRAM~47_q\ $end
$var wire 1 ;D \RAM1|memRAM~79_q\ $end
$var wire 1 <D \RAM1|memRAM~111_q\ $end
$var wire 1 =D \RAM1|memRAM~143_q\ $end
$var wire 1 >D \RAM1|memRAM~2255_combout\ $end
$var wire 1 ?D \RAM1|memRAM~559_q\ $end
$var wire 1 @D \RAM1|memRAM~591_q\ $end
$var wire 1 AD \RAM1|memRAM~623_q\ $end
$var wire 1 BD \RAM1|memRAM~655_q\ $end
$var wire 1 CD \RAM1|memRAM~2256_combout\ $end
$var wire 1 DD \RAM1|memRAM~1071_q\ $end
$var wire 1 ED \RAM1|memRAM~1103_q\ $end
$var wire 1 FD \RAM1|memRAM~1135_q\ $end
$var wire 1 GD \RAM1|memRAM~1167_q\ $end
$var wire 1 HD \RAM1|memRAM~2257_combout\ $end
$var wire 1 ID \RAM1|memRAM~1583_q\ $end
$var wire 1 JD \RAM1|memRAM~1615_q\ $end
$var wire 1 KD \RAM1|memRAM~1647_q\ $end
$var wire 1 LD \RAM1|memRAM~1679_q\ $end
$var wire 1 MD \RAM1|memRAM~2258_combout\ $end
$var wire 1 ND \RAM1|memRAM~2259_combout\ $end
$var wire 1 OD \RAM1|memRAM~175_q\ $end
$var wire 1 PD \RAM1|memRAM~207_q\ $end
$var wire 1 QD \RAM1|memRAM~239_q\ $end
$var wire 1 RD \RAM1|memRAM~271_q\ $end
$var wire 1 SD \RAM1|memRAM~2260_combout\ $end
$var wire 1 TD \RAM1|memRAM~687_q\ $end
$var wire 1 UD \RAM1|memRAM~719_q\ $end
$var wire 1 VD \RAM1|memRAM~751_q\ $end
$var wire 1 WD \RAM1|memRAM~783_q\ $end
$var wire 1 XD \RAM1|memRAM~2261_combout\ $end
$var wire 1 YD \RAM1|memRAM~1199_q\ $end
$var wire 1 ZD \RAM1|memRAM~1231_q\ $end
$var wire 1 [D \RAM1|memRAM~1263_q\ $end
$var wire 1 \D \RAM1|memRAM~1295_q\ $end
$var wire 1 ]D \RAM1|memRAM~2262_combout\ $end
$var wire 1 ^D \RAM1|memRAM~1711_q\ $end
$var wire 1 _D \RAM1|memRAM~1743_q\ $end
$var wire 1 `D \RAM1|memRAM~1775_q\ $end
$var wire 1 aD \RAM1|memRAM~1807_q\ $end
$var wire 1 bD \RAM1|memRAM~2263_combout\ $end
$var wire 1 cD \RAM1|memRAM~2264_combout\ $end
$var wire 1 dD \RAM1|memRAM~303_q\ $end
$var wire 1 eD \RAM1|memRAM~335_q\ $end
$var wire 1 fD \RAM1|memRAM~367_q\ $end
$var wire 1 gD \RAM1|memRAM~399_q\ $end
$var wire 1 hD \RAM1|memRAM~2265_combout\ $end
$var wire 1 iD \RAM1|memRAM~815_q\ $end
$var wire 1 jD \RAM1|memRAM~847_q\ $end
$var wire 1 kD \RAM1|memRAM~879_q\ $end
$var wire 1 lD \RAM1|memRAM~911_q\ $end
$var wire 1 mD \RAM1|memRAM~2266_combout\ $end
$var wire 1 nD \RAM1|memRAM~1327_q\ $end
$var wire 1 oD \RAM1|memRAM~1359_q\ $end
$var wire 1 pD \RAM1|memRAM~1391_q\ $end
$var wire 1 qD \RAM1|memRAM~1423_q\ $end
$var wire 1 rD \RAM1|memRAM~2267_combout\ $end
$var wire 1 sD \RAM1|memRAM~1839_q\ $end
$var wire 1 tD \RAM1|memRAM~1871_q\ $end
$var wire 1 uD \RAM1|memRAM~1903_q\ $end
$var wire 1 vD \RAM1|memRAM~1935_q\ $end
$var wire 1 wD \RAM1|memRAM~2268_combout\ $end
$var wire 1 xD \RAM1|memRAM~2269_combout\ $end
$var wire 1 yD \RAM1|memRAM~431_q\ $end
$var wire 1 zD \RAM1|memRAM~943_q\ $end
$var wire 1 {D \RAM1|memRAM~1455_q\ $end
$var wire 1 |D \RAM1|memRAM~1967_q\ $end
$var wire 1 }D \RAM1|memRAM~2270_combout\ $end
$var wire 1 ~D \RAM1|memRAM~463_q\ $end
$var wire 1 !E \RAM1|memRAM~975_q\ $end
$var wire 1 "E \RAM1|memRAM~1487_q\ $end
$var wire 1 #E \RAM1|memRAM~1999_q\ $end
$var wire 1 $E \RAM1|memRAM~2271_combout\ $end
$var wire 1 %E \RAM1|memRAM~495_q\ $end
$var wire 1 &E \RAM1|memRAM~1007_q\ $end
$var wire 1 'E \RAM1|memRAM~1519_q\ $end
$var wire 1 (E \RAM1|memRAM~2031_q\ $end
$var wire 1 )E \RAM1|memRAM~2272_combout\ $end
$var wire 1 *E \RAM1|memRAM~527_q\ $end
$var wire 1 +E \RAM1|memRAM~1039_q\ $end
$var wire 1 ,E \RAM1|memRAM~1551_q\ $end
$var wire 1 -E \RAM1|memRAM~2063_q\ $end
$var wire 1 .E \RAM1|memRAM~2273_combout\ $end
$var wire 1 /E \RAM1|memRAM~2274_combout\ $end
$var wire 1 0E \RAM1|memRAM~2275_combout\ $end
$var wire 1 1E \MUX_ULA_MEM|saida_MUX[8]~8_combout\ $end
$var wire 1 2E \BANCO_REG|registrador~302_q\ $end
$var wire 1 3E \BANCO_REG|registrador~1102_combout\ $end
$var wire 1 4E \BANCO_REG|saidaA[8]~8_combout\ $end
$var wire 1 5E \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 6E \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 7E \ULA1|ULA9|Somador|cOut~1_combout\ $end
$var wire 1 8E \BANCO_REG|registrador~1108_combout\ $end
$var wire 1 9E \BANCO_REG|saidaB[9]~8_combout\ $end
$var wire 1 :E \RAM1|memRAM~48_q\ $end
$var wire 1 ;E \RAM1|memRAM~176_q\ $end
$var wire 1 <E \RAM1|memRAM~304_q\ $end
$var wire 1 =E \RAM1|memRAM~432_q\ $end
$var wire 1 >E \RAM1|memRAM~2276_combout\ $end
$var wire 1 ?E \RAM1|memRAM~80_q\ $end
$var wire 1 @E \RAM1|memRAM~208_q\ $end
$var wire 1 AE \RAM1|memRAM~336_q\ $end
$var wire 1 BE \RAM1|memRAM~464_q\ $end
$var wire 1 CE \RAM1|memRAM~2277_combout\ $end
$var wire 1 DE \RAM1|memRAM~112_q\ $end
$var wire 1 EE \RAM1|memRAM~240_q\ $end
$var wire 1 FE \RAM1|memRAM~368_q\ $end
$var wire 1 GE \RAM1|memRAM~496_q\ $end
$var wire 1 HE \RAM1|memRAM~2278_combout\ $end
$var wire 1 IE \RAM1|memRAM~144_q\ $end
$var wire 1 JE \RAM1|memRAM~272_q\ $end
$var wire 1 KE \RAM1|memRAM~400_q\ $end
$var wire 1 LE \RAM1|memRAM~528_q\ $end
$var wire 1 ME \RAM1|memRAM~2279_combout\ $end
$var wire 1 NE \RAM1|memRAM~2280_combout\ $end
$var wire 1 OE \RAM1|memRAM~560_q\ $end
$var wire 1 PE \RAM1|memRAM~688_q\ $end
$var wire 1 QE \RAM1|memRAM~816_q\ $end
$var wire 1 RE \RAM1|memRAM~944_q\ $end
$var wire 1 SE \RAM1|memRAM~2281_combout\ $end
$var wire 1 TE \RAM1|memRAM~592_q\ $end
$var wire 1 UE \RAM1|memRAM~720_q\ $end
$var wire 1 VE \RAM1|memRAM~848_q\ $end
$var wire 1 WE \RAM1|memRAM~976_q\ $end
$var wire 1 XE \RAM1|memRAM~2282_combout\ $end
$var wire 1 YE \RAM1|memRAM~624_q\ $end
$var wire 1 ZE \RAM1|memRAM~752_q\ $end
$var wire 1 [E \RAM1|memRAM~880_q\ $end
$var wire 1 \E \RAM1|memRAM~1008_q\ $end
$var wire 1 ]E \RAM1|memRAM~2283_combout\ $end
$var wire 1 ^E \RAM1|memRAM~656_q\ $end
$var wire 1 _E \RAM1|memRAM~784_q\ $end
$var wire 1 `E \RAM1|memRAM~912_q\ $end
$var wire 1 aE \RAM1|memRAM~1040_q\ $end
$var wire 1 bE \RAM1|memRAM~2284_combout\ $end
$var wire 1 cE \RAM1|memRAM~2285_combout\ $end
$var wire 1 dE \RAM1|memRAM~1072_q\ $end
$var wire 1 eE \RAM1|memRAM~1104_q\ $end
$var wire 1 fE \RAM1|memRAM~1136_q\ $end
$var wire 1 gE \RAM1|memRAM~1168_q\ $end
$var wire 1 hE \RAM1|memRAM~2286_combout\ $end
$var wire 1 iE \RAM1|memRAM~1200_q\ $end
$var wire 1 jE \RAM1|memRAM~1232_q\ $end
$var wire 1 kE \RAM1|memRAM~1264_q\ $end
$var wire 1 lE \RAM1|memRAM~1296_q\ $end
$var wire 1 mE \RAM1|memRAM~2287_combout\ $end
$var wire 1 nE \RAM1|memRAM~1328_q\ $end
$var wire 1 oE \RAM1|memRAM~1360_q\ $end
$var wire 1 pE \RAM1|memRAM~1392_q\ $end
$var wire 1 qE \RAM1|memRAM~1424_q\ $end
$var wire 1 rE \RAM1|memRAM~2288_combout\ $end
$var wire 1 sE \RAM1|memRAM~1456_q\ $end
$var wire 1 tE \RAM1|memRAM~1488_q\ $end
$var wire 1 uE \RAM1|memRAM~1520_q\ $end
$var wire 1 vE \RAM1|memRAM~1552_q\ $end
$var wire 1 wE \RAM1|memRAM~2289_combout\ $end
$var wire 1 xE \RAM1|memRAM~2290_combout\ $end
$var wire 1 yE \RAM1|memRAM~1584_q\ $end
$var wire 1 zE \RAM1|memRAM~1712_q\ $end
$var wire 1 {E \RAM1|memRAM~1840_q\ $end
$var wire 1 |E \RAM1|memRAM~1968_q\ $end
$var wire 1 }E \RAM1|memRAM~2291_combout\ $end
$var wire 1 ~E \RAM1|memRAM~1616_q\ $end
$var wire 1 !F \RAM1|memRAM~1744_q\ $end
$var wire 1 "F \RAM1|memRAM~1872_q\ $end
$var wire 1 #F \RAM1|memRAM~2000_q\ $end
$var wire 1 $F \RAM1|memRAM~2292_combout\ $end
$var wire 1 %F \RAM1|memRAM~1648_q\ $end
$var wire 1 &F \RAM1|memRAM~1776_q\ $end
$var wire 1 'F \RAM1|memRAM~1904_q\ $end
$var wire 1 (F \RAM1|memRAM~2032_q\ $end
$var wire 1 )F \RAM1|memRAM~2293_combout\ $end
$var wire 1 *F \RAM1|memRAM~1680_q\ $end
$var wire 1 +F \RAM1|memRAM~1808_q\ $end
$var wire 1 ,F \RAM1|memRAM~1936_q\ $end
$var wire 1 -F \RAM1|memRAM~2064_q\ $end
$var wire 1 .F \RAM1|memRAM~2294_combout\ $end
$var wire 1 /F \RAM1|memRAM~2295_combout\ $end
$var wire 1 0F \RAM1|memRAM~2296_combout\ $end
$var wire 1 1F \MUX_ULA_MEM|saida_MUX[9]~9_combout\ $end
$var wire 1 2F \BANCO_REG|registrador~303_q\ $end
$var wire 1 3F \BANCO_REG|registrador~1107_combout\ $end
$var wire 1 4F \BANCO_REG|saidaA[9]~9_combout\ $end
$var wire 1 5F \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 6F \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 7F \BANCO_REG|registrador~1113_combout\ $end
$var wire 1 8F \BANCO_REG|saidaB[10]~9_combout\ $end
$var wire 1 9F \RAM1|memRAM~49_q\ $end
$var wire 1 :F \RAM1|memRAM~561_q\ $end
$var wire 1 ;F \RAM1|memRAM~1073_q\ $end
$var wire 1 <F \RAM1|memRAM~1585_q\ $end
$var wire 1 =F \RAM1|memRAM~2297_combout\ $end
$var wire 1 >F \RAM1|memRAM~177_q\ $end
$var wire 1 ?F \RAM1|memRAM~689_q\ $end
$var wire 1 @F \RAM1|memRAM~1201_q\ $end
$var wire 1 AF \RAM1|memRAM~1713_q\ $end
$var wire 1 BF \RAM1|memRAM~2298_combout\ $end
$var wire 1 CF \RAM1|memRAM~305_q\ $end
$var wire 1 DF \RAM1|memRAM~817_q\ $end
$var wire 1 EF \RAM1|memRAM~1329_q\ $end
$var wire 1 FF \RAM1|memRAM~1841_q\ $end
$var wire 1 GF \RAM1|memRAM~2299_combout\ $end
$var wire 1 HF \RAM1|memRAM~433_q\ $end
$var wire 1 IF \RAM1|memRAM~945_q\ $end
$var wire 1 JF \RAM1|memRAM~1457_q\ $end
$var wire 1 KF \RAM1|memRAM~1969_q\ $end
$var wire 1 LF \RAM1|memRAM~2300_combout\ $end
$var wire 1 MF \RAM1|memRAM~2301_combout\ $end
$var wire 1 NF \RAM1|memRAM~81_q\ $end
$var wire 1 OF \RAM1|memRAM~593_q\ $end
$var wire 1 PF \RAM1|memRAM~1105_q\ $end
$var wire 1 QF \RAM1|memRAM~1617_q\ $end
$var wire 1 RF \RAM1|memRAM~2302_combout\ $end
$var wire 1 SF \RAM1|memRAM~209_q\ $end
$var wire 1 TF \RAM1|memRAM~721_q\ $end
$var wire 1 UF \RAM1|memRAM~1233_q\ $end
$var wire 1 VF \RAM1|memRAM~1745_q\ $end
$var wire 1 WF \RAM1|memRAM~2303_combout\ $end
$var wire 1 XF \RAM1|memRAM~337_q\ $end
$var wire 1 YF \RAM1|memRAM~849_q\ $end
$var wire 1 ZF \RAM1|memRAM~1361_q\ $end
$var wire 1 [F \RAM1|memRAM~1873_q\ $end
$var wire 1 \F \RAM1|memRAM~2304_combout\ $end
$var wire 1 ]F \RAM1|memRAM~465_q\ $end
$var wire 1 ^F \RAM1|memRAM~977_q\ $end
$var wire 1 _F \RAM1|memRAM~1489_q\ $end
$var wire 1 `F \RAM1|memRAM~2001_q\ $end
$var wire 1 aF \RAM1|memRAM~2305_combout\ $end
$var wire 1 bF \RAM1|memRAM~2306_combout\ $end
$var wire 1 cF \RAM1|memRAM~113_q\ $end
$var wire 1 dF \RAM1|memRAM~625_q\ $end
$var wire 1 eF \RAM1|memRAM~1137_q\ $end
$var wire 1 fF \RAM1|memRAM~1649_q\ $end
$var wire 1 gF \RAM1|memRAM~2307_combout\ $end
$var wire 1 hF \RAM1|memRAM~241_q\ $end
$var wire 1 iF \RAM1|memRAM~753_q\ $end
$var wire 1 jF \RAM1|memRAM~1265_q\ $end
$var wire 1 kF \RAM1|memRAM~1777_q\ $end
$var wire 1 lF \RAM1|memRAM~2308_combout\ $end
$var wire 1 mF \RAM1|memRAM~369_q\ $end
$var wire 1 nF \RAM1|memRAM~881_q\ $end
$var wire 1 oF \RAM1|memRAM~1393_q\ $end
$var wire 1 pF \RAM1|memRAM~1905_q\ $end
$var wire 1 qF \RAM1|memRAM~2309_combout\ $end
$var wire 1 rF \RAM1|memRAM~497_q\ $end
$var wire 1 sF \RAM1|memRAM~1009_q\ $end
$var wire 1 tF \RAM1|memRAM~1521_q\ $end
$var wire 1 uF \RAM1|memRAM~2033_q\ $end
$var wire 1 vF \RAM1|memRAM~2310_combout\ $end
$var wire 1 wF \RAM1|memRAM~2311_combout\ $end
$var wire 1 xF \RAM1|memRAM~145_q\ $end
$var wire 1 yF \RAM1|memRAM~273_q\ $end
$var wire 1 zF \RAM1|memRAM~401_q\ $end
$var wire 1 {F \RAM1|memRAM~529_q\ $end
$var wire 1 |F \RAM1|memRAM~2312_combout\ $end
$var wire 1 }F \RAM1|memRAM~657_q\ $end
$var wire 1 ~F \RAM1|memRAM~785_q\ $end
$var wire 1 !G \RAM1|memRAM~913_q\ $end
$var wire 1 "G \RAM1|memRAM~1041_q\ $end
$var wire 1 #G \RAM1|memRAM~2313_combout\ $end
$var wire 1 $G \RAM1|memRAM~1169_q\ $end
$var wire 1 %G \RAM1|memRAM~1297_q\ $end
$var wire 1 &G \RAM1|memRAM~1425_q\ $end
$var wire 1 'G \RAM1|memRAM~1553_q\ $end
$var wire 1 (G \RAM1|memRAM~2314_combout\ $end
$var wire 1 )G \RAM1|memRAM~1681_q\ $end
$var wire 1 *G \RAM1|memRAM~1809_q\ $end
$var wire 1 +G \RAM1|memRAM~1937_q\ $end
$var wire 1 ,G \RAM1|memRAM~2065_q\ $end
$var wire 1 -G \RAM1|memRAM~2315_combout\ $end
$var wire 1 .G \RAM1|memRAM~2316_combout\ $end
$var wire 1 /G \RAM1|memRAM~2317_combout\ $end
$var wire 1 0G \MUX_ULA_MEM|saida_MUX[10]~10_combout\ $end
$var wire 1 1G \BANCO_REG|registrador~304_q\ $end
$var wire 1 2G \BANCO_REG|registrador~1112_combout\ $end
$var wire 1 3G \BANCO_REG|saidaA[10]~10_combout\ $end
$var wire 1 4G \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 5G \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 6G \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 7G \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 8G \ULA1|Equal0~0_combout\ $end
$var wire 1 9G \ULA1|Equal0~1_combout\ $end
$var wire 1 :G \ULA1|Equal0~2_combout\ $end
$var wire 1 ;G \ULA1|Equal0~3_combout\ $end
$var wire 1 <G \ULA1|Equal0~11_combout\ $end
$var wire 1 =G \ULA1|Equal0~4_combout\ $end
$var wire 1 >G \ULA1|Equal0~5_combout\ $end
$var wire 1 ?G \ULA1|Equal0~6_combout\ $end
$var wire 1 @G \Somador1|Add0~18\ $end
$var wire 1 AG \Somador1|Add0~13_sumout\ $end
$var wire 1 BG \Somador2|Add0~18\ $end
$var wire 1 CG \Somador2|Add0~13_sumout\ $end
$var wire 1 DG \MUX_NEXT_PC|saida_MUX[7]~47_combout\ $end
$var wire 1 EG \decoderInstru1|OUTPUT[4]~0_combout\ $end
$var wire 1 FG \BANCO_REG|registrador~1218_combout\ $end
$var wire 1 GG \BANCO_REG|saidaB[31]~30_combout\ $end
$var wire 1 HG \ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 IG \ULA1|ULA32|Somador|saida~0_combout\ $end
$var wire 1 JG \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 KG \RAM1|memRAM~70_q\ $end
$var wire 1 LG \RAM1|memRAM~582_q\ $end
$var wire 1 MG \RAM1|memRAM~1094_q\ $end
$var wire 1 NG \RAM1|memRAM~1606_q\ $end
$var wire 1 OG \RAM1|memRAM~2738_combout\ $end
$var wire 1 PG \RAM1|memRAM~198_q\ $end
$var wire 1 QG \RAM1|memRAM~710_q\ $end
$var wire 1 RG \RAM1|memRAM~1222_q\ $end
$var wire 1 SG \RAM1|memRAM~1734_q\ $end
$var wire 1 TG \RAM1|memRAM~2739_combout\ $end
$var wire 1 UG \RAM1|memRAM~326_q\ $end
$var wire 1 VG \RAM1|memRAM~838_q\ $end
$var wire 1 WG \RAM1|memRAM~1350_q\ $end
$var wire 1 XG \RAM1|memRAM~1862_q\ $end
$var wire 1 YG \RAM1|memRAM~2740_combout\ $end
$var wire 1 ZG \RAM1|memRAM~454_q\ $end
$var wire 1 [G \RAM1|memRAM~966_q\ $end
$var wire 1 \G \RAM1|memRAM~1478_q\ $end
$var wire 1 ]G \RAM1|memRAM~1990_q\ $end
$var wire 1 ^G \RAM1|memRAM~2741_combout\ $end
$var wire 1 _G \RAM1|memRAM~2742_combout\ $end
$var wire 1 `G \RAM1|memRAM~102_q\ $end
$var wire 1 aG \RAM1|memRAM~614_q\ $end
$var wire 1 bG \RAM1|memRAM~1126_q\ $end
$var wire 1 cG \RAM1|memRAM~1638_q\ $end
$var wire 1 dG \RAM1|memRAM~2743_combout\ $end
$var wire 1 eG \RAM1|memRAM~230_q\ $end
$var wire 1 fG \RAM1|memRAM~742_q\ $end
$var wire 1 gG \RAM1|memRAM~1254_q\ $end
$var wire 1 hG \RAM1|memRAM~1766_q\ $end
$var wire 1 iG \RAM1|memRAM~2744_combout\ $end
$var wire 1 jG \RAM1|memRAM~358_q\ $end
$var wire 1 kG \RAM1|memRAM~870_q\ $end
$var wire 1 lG \RAM1|memRAM~1382_q\ $end
$var wire 1 mG \RAM1|memRAM~1894_q\ $end
$var wire 1 nG \RAM1|memRAM~2745_combout\ $end
$var wire 1 oG \RAM1|memRAM~486_q\ $end
$var wire 1 pG \RAM1|memRAM~998_q\ $end
$var wire 1 qG \RAM1|memRAM~1510_q\ $end
$var wire 1 rG \RAM1|memRAM~2022_q\ $end
$var wire 1 sG \RAM1|memRAM~2746_combout\ $end
$var wire 1 tG \RAM1|memRAM~2747_combout\ $end
$var wire 1 uG \RAM1|memRAM~134_q\ $end
$var wire 1 vG \RAM1|memRAM~646_q\ $end
$var wire 1 wG \RAM1|memRAM~1158_q\ $end
$var wire 1 xG \RAM1|memRAM~1670_q\ $end
$var wire 1 yG \RAM1|memRAM~2748_combout\ $end
$var wire 1 zG \RAM1|memRAM~262_q\ $end
$var wire 1 {G \RAM1|memRAM~774_q\ $end
$var wire 1 |G \RAM1|memRAM~1286_q\ $end
$var wire 1 }G \RAM1|memRAM~1798_q\ $end
$var wire 1 ~G \RAM1|memRAM~2749_combout\ $end
$var wire 1 !H \RAM1|memRAM~390_q\ $end
$var wire 1 "H \RAM1|memRAM~902_q\ $end
$var wire 1 #H \RAM1|memRAM~1414_q\ $end
$var wire 1 $H \RAM1|memRAM~1926_q\ $end
$var wire 1 %H \RAM1|memRAM~2750_combout\ $end
$var wire 1 &H \RAM1|memRAM~518_q\ $end
$var wire 1 'H \RAM1|memRAM~1030_q\ $end
$var wire 1 (H \RAM1|memRAM~1542_q\ $end
$var wire 1 )H \RAM1|memRAM~2054_q\ $end
$var wire 1 *H \RAM1|memRAM~2751_combout\ $end
$var wire 1 +H \RAM1|memRAM~2752_combout\ $end
$var wire 1 ,H \RAM1|memRAM~166_q\ $end
$var wire 1 -H \RAM1|memRAM~294_q\ $end
$var wire 1 .H \RAM1|memRAM~422_q\ $end
$var wire 1 /H \RAM1|memRAM~550_q\ $end
$var wire 1 0H \RAM1|memRAM~2753_combout\ $end
$var wire 1 1H \RAM1|memRAM~678_q\ $end
$var wire 1 2H \RAM1|memRAM~806_q\ $end
$var wire 1 3H \RAM1|memRAM~934_q\ $end
$var wire 1 4H \RAM1|memRAM~1062_q\ $end
$var wire 1 5H \RAM1|memRAM~2754_combout\ $end
$var wire 1 6H \RAM1|memRAM~1190_q\ $end
$var wire 1 7H \RAM1|memRAM~1318_q\ $end
$var wire 1 8H \RAM1|memRAM~1446_q\ $end
$var wire 1 9H \RAM1|memRAM~1574_q\ $end
$var wire 1 :H \RAM1|memRAM~2755_combout\ $end
$var wire 1 ;H \RAM1|memRAM~1702_q\ $end
$var wire 1 <H \RAM1|memRAM~1830_q\ $end
$var wire 1 =H \RAM1|memRAM~1958_q\ $end
$var wire 1 >H \RAM1|memRAM~2086_q\ $end
$var wire 1 ?H \RAM1|memRAM~2756_combout\ $end
$var wire 1 @H \RAM1|memRAM~2757_combout\ $end
$var wire 1 AH \RAM1|memRAM~2758_combout\ $end
$var wire 1 BH \MUX_ULA_MEM|saida_MUX[31]~34_combout\ $end
$var wire 1 CH \MUX_ULA_MEM|saida_MUX[31]~35_combout\ $end
$var wire 1 DH \BANCO_REG|registrador~325_q\ $end
$var wire 1 EH \BANCO_REG|registrador~1217_combout\ $end
$var wire 1 FH \BANCO_REG|saidaA[31]~31_combout\ $end
$var wire 1 GH \decoderFUNCT|Equal0~0_combout\ $end
$var wire 1 HH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 IH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 JH \decoderFUNCT|Equal1~0_combout\ $end
$var wire 1 KH \BANCO_REG|registrador~1062_combout\ $end
$var wire 1 LH \BANCO_REG|saidaA[0]~0_combout\ $end
$var wire 1 MH \ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 NH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 OH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 PH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\ $end
$var wire 1 QH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 RH \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\ $end
$var wire 1 SH \MUX_ULA_MEM|saida_MUX[0]~0_combout\ $end
$var wire 1 TH \BANCO_REG|registrador~294_q\ $end
$var wire 1 UH \BANCO_REG|registrador~1063_combout\ $end
$var wire 1 VH \ULA1|ULA1|Somador|cOut~0_combout\ $end
$var wire 1 WH \ULA1|ULA1|Somador|cOut~combout\ $end
$var wire 1 XH \ULA1|ULA4|Somador|saida~0_combout\ $end
$var wire 1 YH \ULA1|ULA4|Somador|cOut~0_combout\ $end
$var wire 1 ZH \ULA1|ULA6|Somador|cOut~combout\ $end
$var wire 1 [H \ULA1|ULA9|Somador|saida~0_combout\ $end
$var wire 1 \H \ULA1|ULA9|Somador|cOut~0_combout\ $end
$var wire 1 ]H \ULA1|ULA11|Somador|cOut~combout\ $end
$var wire 1 ^H \ULA1|ULA14|Somador|saida~0_combout\ $end
$var wire 1 _H \ULA1|ULA14|Somador|cOut~0_combout\ $end
$var wire 1 `H \ULA1|ULA16|Somador|cOut~combout\ $end
$var wire 1 aH \ULA1|ULA19|Somador|saida~0_combout\ $end
$var wire 1 bH \ULA1|ULA19|Somador|cOut~0_combout\ $end
$var wire 1 cH \ULA1|ULA21|Somador|cOut~combout\ $end
$var wire 1 dH \ULA1|ULA24|Somador|saida~0_combout\ $end
$var wire 1 eH \ULA1|ULA24|Somador|cOut~0_combout\ $end
$var wire 1 fH \ULA1|ULA26|Somador|cOut~combout\ $end
$var wire 1 gH \ULA1|ULA29|Somador|cOut~0_combout\ $end
$var wire 1 hH \ULA1|ULA31|Somador|cOut~combout\ $end
$var wire 1 iH \ULA1|Equal0~7_combout\ $end
$var wire 1 jH \Somador2|Add0~9_sumout\ $end
$var wire 1 kH \MUX_NEXT_PC|saida_MUX[5]~51_combout\ $end
$var wire 1 lH \BANCO_REG|Equal0~0_combout\ $end
$var wire 1 mH \BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 nH \RAM1|memRAM~39_q\ $end
$var wire 1 oH \RAM1|memRAM~71_q\ $end
$var wire 1 pH \RAM1|memRAM~103_q\ $end
$var wire 1 qH \RAM1|memRAM~135_q\ $end
$var wire 1 rH \RAM1|memRAM~2087_combout\ $end
$var wire 1 sH \RAM1|memRAM~167_q\ $end
$var wire 1 tH \RAM1|memRAM~199_q\ $end
$var wire 1 uH \RAM1|memRAM~231_q\ $end
$var wire 1 vH \RAM1|memRAM~263_q\ $end
$var wire 1 wH \RAM1|memRAM~2088_combout\ $end
$var wire 1 xH \RAM1|memRAM~295_q\ $end
$var wire 1 yH \RAM1|memRAM~327_q\ $end
$var wire 1 zH \RAM1|memRAM~359_q\ $end
$var wire 1 {H \RAM1|memRAM~391_q\ $end
$var wire 1 |H \RAM1|memRAM~2089_combout\ $end
$var wire 1 }H \RAM1|memRAM~423_q\ $end
$var wire 1 ~H \RAM1|memRAM~455_q\ $end
$var wire 1 !I \RAM1|memRAM~487_q\ $end
$var wire 1 "I \RAM1|memRAM~519_q\ $end
$var wire 1 #I \RAM1|memRAM~2090_combout\ $end
$var wire 1 $I \RAM1|memRAM~2091_combout\ $end
$var wire 1 %I \RAM1|memRAM~551_q\ $end
$var wire 1 &I \RAM1|memRAM~583_q\ $end
$var wire 1 'I \RAM1|memRAM~615_q\ $end
$var wire 1 (I \RAM1|memRAM~647_q\ $end
$var wire 1 )I \RAM1|memRAM~2092_combout\ $end
$var wire 1 *I \RAM1|memRAM~679_q\ $end
$var wire 1 +I \RAM1|memRAM~711_q\ $end
$var wire 1 ,I \RAM1|memRAM~743_q\ $end
$var wire 1 -I \RAM1|memRAM~775_q\ $end
$var wire 1 .I \RAM1|memRAM~2093_combout\ $end
$var wire 1 /I \RAM1|memRAM~807_q\ $end
$var wire 1 0I \RAM1|memRAM~839_q\ $end
$var wire 1 1I \RAM1|memRAM~871_q\ $end
$var wire 1 2I \RAM1|memRAM~903_q\ $end
$var wire 1 3I \RAM1|memRAM~2094_combout\ $end
$var wire 1 4I \RAM1|memRAM~935_q\ $end
$var wire 1 5I \RAM1|memRAM~967_q\ $end
$var wire 1 6I \RAM1|memRAM~999_q\ $end
$var wire 1 7I \RAM1|memRAM~1031_q\ $end
$var wire 1 8I \RAM1|memRAM~2095_combout\ $end
$var wire 1 9I \RAM1|memRAM~2096_combout\ $end
$var wire 1 :I \RAM1|memRAM~1063_q\ $end
$var wire 1 ;I \RAM1|memRAM~1191_q\ $end
$var wire 1 <I \RAM1|memRAM~1319_q\ $end
$var wire 1 =I \RAM1|memRAM~1447_q\ $end
$var wire 1 >I \RAM1|memRAM~2097_combout\ $end
$var wire 1 ?I \RAM1|memRAM~1095_q\ $end
$var wire 1 @I \RAM1|memRAM~1223_q\ $end
$var wire 1 AI \RAM1|memRAM~1351_q\ $end
$var wire 1 BI \RAM1|memRAM~1479_q\ $end
$var wire 1 CI \RAM1|memRAM~2098_combout\ $end
$var wire 1 DI \RAM1|memRAM~1127_q\ $end
$var wire 1 EI \RAM1|memRAM~1255_q\ $end
$var wire 1 FI \RAM1|memRAM~1383_q\ $end
$var wire 1 GI \RAM1|memRAM~1511_q\ $end
$var wire 1 HI \RAM1|memRAM~2099_combout\ $end
$var wire 1 II \RAM1|memRAM~1159_q\ $end
$var wire 1 JI \RAM1|memRAM~1287_q\ $end
$var wire 1 KI \RAM1|memRAM~1415_q\ $end
$var wire 1 LI \RAM1|memRAM~1543_q\ $end
$var wire 1 MI \RAM1|memRAM~2100_combout\ $end
$var wire 1 NI \RAM1|memRAM~2101_combout\ $end
$var wire 1 OI \RAM1|memRAM~1575_q\ $end
$var wire 1 PI \RAM1|memRAM~1607_q\ $end
$var wire 1 QI \RAM1|memRAM~1639_q\ $end
$var wire 1 RI \RAM1|memRAM~1671_q\ $end
$var wire 1 SI \RAM1|memRAM~2102_combout\ $end
$var wire 1 TI \RAM1|memRAM~1703_q\ $end
$var wire 1 UI \RAM1|memRAM~1735_q\ $end
$var wire 1 VI \RAM1|memRAM~1767_q\ $end
$var wire 1 WI \RAM1|memRAM~1799_q\ $end
$var wire 1 XI \RAM1|memRAM~2103_combout\ $end
$var wire 1 YI \RAM1|memRAM~1831_q\ $end
$var wire 1 ZI \RAM1|memRAM~1863_q\ $end
$var wire 1 [I \RAM1|memRAM~1895_q\ $end
$var wire 1 \I \RAM1|memRAM~1927_q\ $end
$var wire 1 ]I \RAM1|memRAM~2104_combout\ $end
$var wire 1 ^I \RAM1|memRAM~1959_q\ $end
$var wire 1 _I \RAM1|memRAM~1991_q\ $end
$var wire 1 `I \RAM1|memRAM~2023_q\ $end
$var wire 1 aI \RAM1|memRAM~2055_q\ $end
$var wire 1 bI \RAM1|memRAM~2105_combout\ $end
$var wire 1 cI \RAM1|memRAM~2106_combout\ $end
$var wire 1 dI \RAM1|memRAM~2107_combout\ $end
$var wire 1 eI \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6_combout\ $end
$var wire 1 fI \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 gI \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 hI \Somador1|Add0~14\ $end
$var wire 1 iI \Somador1|Add0~25_sumout\ $end
$var wire 1 jI \Somador2|Add0~14\ $end
$var wire 1 kI \Somador2|Add0~25_sumout\ $end
$var wire 1 lI \MUX_NEXT_PC|saida_MUX[8]~1_combout\ $end
$var wire 1 mI \Somador1|Add0~26\ $end
$var wire 1 nI \Somador1|Add0~29_sumout\ $end
$var wire 1 oI \Somador2|Add0~26\ $end
$var wire 1 pI \Somador2|Add0~29_sumout\ $end
$var wire 1 qI \MUX_NEXT_PC|saida_MUX[9]~2_combout\ $end
$var wire 1 rI \Somador1|Add0~30\ $end
$var wire 1 sI \Somador1|Add0~33_sumout\ $end
$var wire 1 tI \Somador2|Add0~30\ $end
$var wire 1 uI \Somador2|Add0~33_sumout\ $end
$var wire 1 vI \MUX_NEXT_PC|saida_MUX[10]~3_combout\ $end
$var wire 1 wI \Somador1|Add0~34\ $end
$var wire 1 xI \Somador1|Add0~37_sumout\ $end
$var wire 1 yI \Somador2|Add0~34\ $end
$var wire 1 zI \Somador2|Add0~37_sumout\ $end
$var wire 1 {I \MUX_NEXT_PC|saida_MUX[11]~4_combout\ $end
$var wire 1 |I \Somador1|Add0~38\ $end
$var wire 1 }I \Somador1|Add0~41_sumout\ $end
$var wire 1 ~I \Somador2|Add0~38\ $end
$var wire 1 !J \Somador2|Add0~41_sumout\ $end
$var wire 1 "J \MUX_NEXT_PC|saida_MUX[12]~5_combout\ $end
$var wire 1 #J \Somador1|Add0~42\ $end
$var wire 1 $J \Somador1|Add0~45_sumout\ $end
$var wire 1 %J \Somador2|Add0~42\ $end
$var wire 1 &J \Somador2|Add0~45_sumout\ $end
$var wire 1 'J \MUX_NEXT_PC|saida_MUX[13]~6_combout\ $end
$var wire 1 (J \Somador1|Add0~46\ $end
$var wire 1 )J \Somador1|Add0~49_sumout\ $end
$var wire 1 *J \Somador2|Add0~46\ $end
$var wire 1 +J \Somador2|Add0~49_sumout\ $end
$var wire 1 ,J \MUX_NEXT_PC|saida_MUX[14]~7_combout\ $end
$var wire 1 -J \Somador1|Add0~50\ $end
$var wire 1 .J \Somador1|Add0~53_sumout\ $end
$var wire 1 /J \Somador2|Add0~50\ $end
$var wire 1 0J \Somador2|Add0~53_sumout\ $end
$var wire 1 1J \MUX_NEXT_PC|saida_MUX[15]~8_combout\ $end
$var wire 1 2J \Somador1|Add0~54\ $end
$var wire 1 3J \Somador1|Add0~57_sumout\ $end
$var wire 1 4J \Somador2|Add0~54\ $end
$var wire 1 5J \Somador2|Add0~57_sumout\ $end
$var wire 1 6J \MUX_NEXT_PC|saida_MUX[16]~39_combout\ $end
$var wire 1 7J \Somador1|Add0~58\ $end
$var wire 1 8J \Somador1|Add0~61_sumout\ $end
$var wire 1 9J \Somador2|Add0~58\ $end
$var wire 1 :J \Somador2|Add0~61_sumout\ $end
$var wire 1 ;J \MUX_NEXT_PC|saida_MUX[17]~9_combout\ $end
$var wire 1 <J \Somador1|Add0~62\ $end
$var wire 1 =J \Somador1|Add0~65_sumout\ $end
$var wire 1 >J \Somador2|Add0~62\ $end
$var wire 1 ?J \Somador2|Add0~65_sumout\ $end
$var wire 1 @J \MUX_NEXT_PC|saida_MUX[18]~35_combout\ $end
$var wire 1 AJ \Somador1|Add0~66\ $end
$var wire 1 BJ \Somador1|Add0~69_sumout\ $end
$var wire 1 CJ \Somador2|Add0~66\ $end
$var wire 1 DJ \Somador2|Add0~69_sumout\ $end
$var wire 1 EJ \MUX_NEXT_PC|saida_MUX[19]~31_combout\ $end
$var wire 1 FJ \Somador1|Add0~70\ $end
$var wire 1 GJ \Somador1|Add0~73_sumout\ $end
$var wire 1 HJ \Somador2|Add0~70\ $end
$var wire 1 IJ \Somador2|Add0~73_sumout\ $end
$var wire 1 JJ \MUX_NEXT_PC|saida_MUX[20]~10_combout\ $end
$var wire 1 KJ \Somador1|Add0~74\ $end
$var wire 1 LJ \Somador1|Add0~77_sumout\ $end
$var wire 1 MJ \Somador2|Add0~74\ $end
$var wire 1 NJ \Somador2|Add0~77_sumout\ $end
$var wire 1 OJ \MUX_NEXT_PC|saida_MUX[21]~27_combout\ $end
$var wire 1 PJ \Somador1|Add0~78\ $end
$var wire 1 QJ \Somador1|Add0~81_sumout\ $end
$var wire 1 RJ \Somador2|Add0~78\ $end
$var wire 1 SJ \Somador2|Add0~81_sumout\ $end
$var wire 1 TJ \MUX_NEXT_PC|saida_MUX[22]~11_combout\ $end
$var wire 1 UJ \Somador1|Add0~82\ $end
$var wire 1 VJ \Somador1|Add0~85_sumout\ $end
$var wire 1 WJ \Somador2|Add0~82\ $end
$var wire 1 XJ \Somador2|Add0~85_sumout\ $end
$var wire 1 YJ \MUX_NEXT_PC|saida_MUX[23]~23_combout\ $end
$var wire 1 ZJ \Somador1|Add0~86\ $end
$var wire 1 [J \Somador1|Add0~89_sumout\ $end
$var wire 1 \J \Somador2|Add0~86\ $end
$var wire 1 ]J \Somador2|Add0~89_sumout\ $end
$var wire 1 ^J \MUX_NEXT_PC|saida_MUX[24]~12_combout\ $end
$var wire 1 _J \Somador1|Add0~90\ $end
$var wire 1 `J \Somador1|Add0~93_sumout\ $end
$var wire 1 aJ \Somador2|Add0~90\ $end
$var wire 1 bJ \Somador2|Add0~93_sumout\ $end
$var wire 1 cJ \MUX_NEXT_PC|saida_MUX[25]~13_combout\ $end
$var wire 1 dJ \Somador1|Add0~94\ $end
$var wire 1 eJ \Somador1|Add0~97_sumout\ $end
$var wire 1 fJ \Somador2|Add0~94\ $end
$var wire 1 gJ \Somador2|Add0~97_sumout\ $end
$var wire 1 hJ \MUX_NEXT_PC|saida_MUX[26]~19_combout\ $end
$var wire 1 iJ \Somador1|Add0~98\ $end
$var wire 1 jJ \Somador1|Add0~101_sumout\ $end
$var wire 1 kJ \Somador2|Add0~98\ $end
$var wire 1 lJ \Somador2|Add0~101_sumout\ $end
$var wire 1 mJ \MUX_NEXT_PC|saida_MUX[27]~14_combout\ $end
$var wire 1 nJ \Somador1|Add0~102\ $end
$var wire 1 oJ \Somador1|Add0~105_sumout\ $end
$var wire 1 pJ \Somador2|Add0~102\ $end
$var wire 1 qJ \Somador2|Add0~105_sumout\ $end
$var wire 1 rJ \MUX_NEXT_PC|saida_MUX[28]~15_combout\ $end
$var wire 1 sJ \Somador1|Add0~106\ $end
$var wire 1 tJ \Somador1|Add0~109_sumout\ $end
$var wire 1 uJ \Somador2|Add0~106\ $end
$var wire 1 vJ \Somador2|Add0~109_sumout\ $end
$var wire 1 wJ \MUX_NEXT_PC|saida_MUX[29]~16_combout\ $end
$var wire 1 xJ \Somador1|Add0~110\ $end
$var wire 1 yJ \Somador1|Add0~113_sumout\ $end
$var wire 1 zJ \Somador2|Add0~110\ $end
$var wire 1 {J \Somador2|Add0~113_sumout\ $end
$var wire 1 |J \MUX_NEXT_PC|saida_MUX[30]~17_combout\ $end
$var wire 1 }J \Somador1|Add0~114\ $end
$var wire 1 ~J \Somador1|Add0~117_sumout\ $end
$var wire 1 !K \Somador2|Add0~114\ $end
$var wire 1 "K \Somador2|Add0~117_sumout\ $end
$var wire 1 #K \MUX_NEXT_PC|saida_MUX[31]~18_combout\ $end
$var wire 1 $K \ULA1|Equal0~8_combout\ $end
$var wire 1 %K \PC_REG|DOUT\ [31] $end
$var wire 1 &K \PC_REG|DOUT\ [30] $end
$var wire 1 'K \PC_REG|DOUT\ [29] $end
$var wire 1 (K \PC_REG|DOUT\ [28] $end
$var wire 1 )K \PC_REG|DOUT\ [27] $end
$var wire 1 *K \PC_REG|DOUT\ [26] $end
$var wire 1 +K \PC_REG|DOUT\ [25] $end
$var wire 1 ,K \PC_REG|DOUT\ [24] $end
$var wire 1 -K \PC_REG|DOUT\ [23] $end
$var wire 1 .K \PC_REG|DOUT\ [22] $end
$var wire 1 /K \PC_REG|DOUT\ [21] $end
$var wire 1 0K \PC_REG|DOUT\ [20] $end
$var wire 1 1K \PC_REG|DOUT\ [19] $end
$var wire 1 2K \PC_REG|DOUT\ [18] $end
$var wire 1 3K \PC_REG|DOUT\ [17] $end
$var wire 1 4K \PC_REG|DOUT\ [16] $end
$var wire 1 5K \PC_REG|DOUT\ [15] $end
$var wire 1 6K \PC_REG|DOUT\ [14] $end
$var wire 1 7K \PC_REG|DOUT\ [13] $end
$var wire 1 8K \PC_REG|DOUT\ [12] $end
$var wire 1 9K \PC_REG|DOUT\ [11] $end
$var wire 1 :K \PC_REG|DOUT\ [10] $end
$var wire 1 ;K \PC_REG|DOUT\ [9] $end
$var wire 1 <K \PC_REG|DOUT\ [8] $end
$var wire 1 =K \PC_REG|DOUT\ [7] $end
$var wire 1 >K \PC_REG|DOUT\ [6] $end
$var wire 1 ?K \PC_REG|DOUT\ [5] $end
$var wire 1 @K \PC_REG|DOUT\ [4] $end
$var wire 1 AK \PC_REG|DOUT\ [3] $end
$var wire 1 BK \PC_REG|DOUT\ [2] $end
$var wire 1 CK \PC_REG|DOUT\ [1] $end
$var wire 1 DK \PC_REG|DOUT\ [0] $end
$var wire 1 EK \RAM1|ALT_INV_memRAM~969_q\ $end
$var wire 1 FK \RAM1|ALT_INV_memRAM~937_q\ $end
$var wire 1 GK \RAM1|ALT_INV_memRAM~2144_combout\ $end
$var wire 1 HK \RAM1|ALT_INV_memRAM~521_q\ $end
$var wire 1 IK \RAM1|ALT_INV_memRAM~489_q\ $end
$var wire 1 JK \RAM1|ALT_INV_memRAM~457_q\ $end
$var wire 1 KK \RAM1|ALT_INV_memRAM~425_q\ $end
$var wire 1 LK \RAM1|ALT_INV_memRAM~2143_combout\ $end
$var wire 1 MK \RAM1|ALT_INV_memRAM~2142_combout\ $end
$var wire 1 NK \RAM1|ALT_INV_memRAM~1929_q\ $end
$var wire 1 OK \RAM1|ALT_INV_memRAM~1417_q\ $end
$var wire 1 PK \RAM1|ALT_INV_memRAM~905_q\ $end
$var wire 1 QK \RAM1|ALT_INV_memRAM~393_q\ $end
$var wire 1 RK \RAM1|ALT_INV_memRAM~2141_combout\ $end
$var wire 1 SK \RAM1|ALT_INV_memRAM~1897_q\ $end
$var wire 1 TK \RAM1|ALT_INV_memRAM~1385_q\ $end
$var wire 1 UK \RAM1|ALT_INV_memRAM~873_q\ $end
$var wire 1 VK \RAM1|ALT_INV_memRAM~361_q\ $end
$var wire 1 WK \RAM1|ALT_INV_memRAM~2140_combout\ $end
$var wire 1 XK \RAM1|ALT_INV_memRAM~1865_q\ $end
$var wire 1 YK \RAM1|ALT_INV_memRAM~1353_q\ $end
$var wire 1 ZK \RAM1|ALT_INV_memRAM~841_q\ $end
$var wire 1 [K \RAM1|ALT_INV_memRAM~329_q\ $end
$var wire 1 \K \RAM1|ALT_INV_memRAM~2139_combout\ $end
$var wire 1 ]K \RAM1|ALT_INV_memRAM~1833_q\ $end
$var wire 1 ^K \RAM1|ALT_INV_memRAM~1321_q\ $end
$var wire 1 _K \RAM1|ALT_INV_memRAM~809_q\ $end
$var wire 1 `K \RAM1|ALT_INV_memRAM~297_q\ $end
$var wire 1 aK \RAM1|ALT_INV_memRAM~2138_combout\ $end
$var wire 1 bK \RAM1|ALT_INV_memRAM~2137_combout\ $end
$var wire 1 cK \RAM1|ALT_INV_memRAM~1801_q\ $end
$var wire 1 dK \RAM1|ALT_INV_memRAM~1769_q\ $end
$var wire 1 eK \RAM1|ALT_INV_memRAM~1737_q\ $end
$var wire 1 fK \RAM1|ALT_INV_memRAM~1705_q\ $end
$var wire 1 gK \RAM1|ALT_INV_memRAM~2136_combout\ $end
$var wire 1 hK \RAM1|ALT_INV_memRAM~1289_q\ $end
$var wire 1 iK \RAM1|ALT_INV_memRAM~1257_q\ $end
$var wire 1 jK \RAM1|ALT_INV_memRAM~1225_q\ $end
$var wire 1 kK \RAM1|ALT_INV_memRAM~1193_q\ $end
$var wire 1 lK \RAM1|ALT_INV_memRAM~2135_combout\ $end
$var wire 1 mK \RAM1|ALT_INV_memRAM~777_q\ $end
$var wire 1 nK \RAM1|ALT_INV_memRAM~745_q\ $end
$var wire 1 oK \RAM1|ALT_INV_memRAM~713_q\ $end
$var wire 1 pK \RAM1|ALT_INV_memRAM~681_q\ $end
$var wire 1 qK \RAM1|ALT_INV_memRAM~2134_combout\ $end
$var wire 1 rK \RAM1|ALT_INV_memRAM~265_q\ $end
$var wire 1 sK \RAM1|ALT_INV_memRAM~233_q\ $end
$var wire 1 tK \RAM1|ALT_INV_memRAM~201_q\ $end
$var wire 1 uK \RAM1|ALT_INV_memRAM~169_q\ $end
$var wire 1 vK \RAM1|ALT_INV_memRAM~2133_combout\ $end
$var wire 1 wK \RAM1|ALT_INV_memRAM~2132_combout\ $end
$var wire 1 xK \RAM1|ALT_INV_memRAM~1673_q\ $end
$var wire 1 yK \RAM1|ALT_INV_memRAM~1641_q\ $end
$var wire 1 zK \RAM1|ALT_INV_memRAM~1609_q\ $end
$var wire 1 {K \RAM1|ALT_INV_memRAM~1577_q\ $end
$var wire 1 |K \RAM1|ALT_INV_memRAM~2131_combout\ $end
$var wire 1 }K \RAM1|ALT_INV_memRAM~1161_q\ $end
$var wire 1 ~K \RAM1|ALT_INV_memRAM~1129_q\ $end
$var wire 1 !L \RAM1|ALT_INV_memRAM~1097_q\ $end
$var wire 1 "L \RAM1|ALT_INV_memRAM~1065_q\ $end
$var wire 1 #L \RAM1|ALT_INV_memRAM~2130_combout\ $end
$var wire 1 $L \RAM1|ALT_INV_memRAM~649_q\ $end
$var wire 1 %L \RAM1|ALT_INV_memRAM~617_q\ $end
$var wire 1 &L \RAM1|ALT_INV_memRAM~585_q\ $end
$var wire 1 'L \RAM1|ALT_INV_memRAM~553_q\ $end
$var wire 1 (L \RAM1|ALT_INV_memRAM~2129_combout\ $end
$var wire 1 )L \RAM1|ALT_INV_memRAM~137_q\ $end
$var wire 1 *L \RAM1|ALT_INV_memRAM~105_q\ $end
$var wire 1 +L \RAM1|ALT_INV_memRAM~73_q\ $end
$var wire 1 ,L \RAM1|ALT_INV_memRAM~41_q\ $end
$var wire 1 -L \RAM1|ALT_INV_memRAM~2128_combout\ $end
$var wire 1 .L \RAM1|ALT_INV_memRAM~2127_combout\ $end
$var wire 1 /L \RAM1|ALT_INV_memRAM~2126_combout\ $end
$var wire 1 0L \RAM1|ALT_INV_memRAM~2056_q\ $end
$var wire 1 1L \RAM1|ALT_INV_memRAM~1544_q\ $end
$var wire 1 2L \RAM1|ALT_INV_memRAM~1032_q\ $end
$var wire 1 3L \RAM1|ALT_INV_memRAM~520_q\ $end
$var wire 1 4L \RAM1|ALT_INV_memRAM~2125_combout\ $end
$var wire 1 5L \RAM1|ALT_INV_memRAM~1928_q\ $end
$var wire 1 6L \RAM1|ALT_INV_memRAM~1416_q\ $end
$var wire 1 7L \RAM1|ALT_INV_memRAM~904_q\ $end
$var wire 1 8L \RAM1|ALT_INV_memRAM~392_q\ $end
$var wire 1 9L \RAM1|ALT_INV_memRAM~2124_combout\ $end
$var wire 1 :L \RAM1|ALT_INV_memRAM~1800_q\ $end
$var wire 1 ;L \RAM1|ALT_INV_memRAM~1288_q\ $end
$var wire 1 <L \RAM1|ALT_INV_memRAM~776_q\ $end
$var wire 1 =L \RAM1|ALT_INV_memRAM~264_q\ $end
$var wire 1 >L \RAM1|ALT_INV_memRAM~2123_combout\ $end
$var wire 1 ?L \RAM1|ALT_INV_memRAM~1672_q\ $end
$var wire 1 @L \RAM1|ALT_INV_memRAM~1160_q\ $end
$var wire 1 AL \RAM1|ALT_INV_memRAM~648_q\ $end
$var wire 1 BL \RAM1|ALT_INV_memRAM~136_q\ $end
$var wire 1 CL \RAM1|ALT_INV_memRAM~2122_combout\ $end
$var wire 1 DL \RAM1|ALT_INV_memRAM~2121_combout\ $end
$var wire 1 EL \RAM1|ALT_INV_memRAM~2024_q\ $end
$var wire 1 FL \RAM1|ALT_INV_memRAM~1512_q\ $end
$var wire 1 GL \RAM1|ALT_INV_memRAM~1000_q\ $end
$var wire 1 HL \RAM1|ALT_INV_memRAM~488_q\ $end
$var wire 1 IL \RAM1|ALT_INV_memRAM~2120_combout\ $end
$var wire 1 JL \RAM1|ALT_INV_memRAM~1896_q\ $end
$var wire 1 KL \RAM1|ALT_INV_memRAM~1384_q\ $end
$var wire 1 LL \RAM1|ALT_INV_memRAM~872_q\ $end
$var wire 1 ML \RAM1|ALT_INV_memRAM~360_q\ $end
$var wire 1 NL \RAM1|ALT_INV_memRAM~2119_combout\ $end
$var wire 1 OL \RAM1|ALT_INV_memRAM~1768_q\ $end
$var wire 1 PL \RAM1|ALT_INV_memRAM~1256_q\ $end
$var wire 1 QL \RAM1|ALT_INV_memRAM~744_q\ $end
$var wire 1 RL \RAM1|ALT_INV_memRAM~232_q\ $end
$var wire 1 SL \RAM1|ALT_INV_memRAM~2118_combout\ $end
$var wire 1 TL \RAM1|ALT_INV_memRAM~1640_q\ $end
$var wire 1 UL \RAM1|ALT_INV_memRAM~1128_q\ $end
$var wire 1 VL \RAM1|ALT_INV_memRAM~616_q\ $end
$var wire 1 WL \RAM1|ALT_INV_memRAM~104_q\ $end
$var wire 1 XL \RAM1|ALT_INV_memRAM~2117_combout\ $end
$var wire 1 YL \RAM1|ALT_INV_memRAM~2116_combout\ $end
$var wire 1 ZL \RAM1|ALT_INV_memRAM~1992_q\ $end
$var wire 1 [L \RAM1|ALT_INV_memRAM~1480_q\ $end
$var wire 1 \L \RAM1|ALT_INV_memRAM~968_q\ $end
$var wire 1 ]L \RAM1|ALT_INV_memRAM~456_q\ $end
$var wire 1 ^L \RAM1|ALT_INV_memRAM~2115_combout\ $end
$var wire 1 _L \RAM1|ALT_INV_memRAM~1864_q\ $end
$var wire 1 `L \RAM1|ALT_INV_memRAM~1352_q\ $end
$var wire 1 aL \RAM1|ALT_INV_memRAM~840_q\ $end
$var wire 1 bL \RAM1|ALT_INV_memRAM~328_q\ $end
$var wire 1 cL \RAM1|ALT_INV_memRAM~2114_combout\ $end
$var wire 1 dL \RAM1|ALT_INV_memRAM~1736_q\ $end
$var wire 1 eL \BANCO_REG|ALT_INV_registrador~1063_combout\ $end
$var wire 1 fL \Somador2|ALT_INV_Add0~93_sumout\ $end
$var wire 1 gL \Somador1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 hL \Somador2|ALT_INV_Add0~89_sumout\ $end
$var wire 1 iL \Somador1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 jL \Somador2|ALT_INV_Add0~85_sumout\ $end
$var wire 1 kL \Somador1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 lL \Somador2|ALT_INV_Add0~81_sumout\ $end
$var wire 1 mL \Somador1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 nL \Somador2|ALT_INV_Add0~77_sumout\ $end
$var wire 1 oL \Somador1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 pL \Somador2|ALT_INV_Add0~73_sumout\ $end
$var wire 1 qL \Somador1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 rL \Somador2|ALT_INV_Add0~69_sumout\ $end
$var wire 1 sL \Somador1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 tL \Somador2|ALT_INV_Add0~65_sumout\ $end
$var wire 1 uL \Somador1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 vL \Somador2|ALT_INV_Add0~61_sumout\ $end
$var wire 1 wL \Somador1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 xL \Somador2|ALT_INV_Add0~57_sumout\ $end
$var wire 1 yL \Somador1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 zL \Somador2|ALT_INV_Add0~53_sumout\ $end
$var wire 1 {L \Somador1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 |L \Somador2|ALT_INV_Add0~49_sumout\ $end
$var wire 1 }L \Somador1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 ~L \Somador2|ALT_INV_Add0~45_sumout\ $end
$var wire 1 !M \Somador1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 "M \Somador2|ALT_INV_Add0~41_sumout\ $end
$var wire 1 #M \Somador1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 $M \Somador2|ALT_INV_Add0~37_sumout\ $end
$var wire 1 %M \Somador1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 &M \Somador2|ALT_INV_Add0~33_sumout\ $end
$var wire 1 'M \Somador1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 (M \Somador2|ALT_INV_Add0~29_sumout\ $end
$var wire 1 )M \Somador1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 *M \Somador2|ALT_INV_Add0~25_sumout\ $end
$var wire 1 +M \Somador1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ,M \Somador2|ALT_INV_Add0~21_sumout\ $end
$var wire 1 -M \Somador1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 .M \Somador2|ALT_INV_Add0~17_sumout\ $end
$var wire 1 /M \Somador1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 0M \Somador2|ALT_INV_Add0~13_sumout\ $end
$var wire 1 1M \Somador1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 2M \Somador2|ALT_INV_Add0~9_sumout\ $end
$var wire 1 3M \Somador1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 4M \Somador2|ALT_INV_Add0~5_sumout\ $end
$var wire 1 5M \Somador1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 6M \Somador2|ALT_INV_Add0~1_sumout\ $end
$var wire 1 7M \Somador1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 8M \BANCO_REG|ALT_INV_registrador~1218_combout\ $end
$var wire 1 9M \BANCO_REG|ALT_INV_registrador~1213_combout\ $end
$var wire 1 :M \BANCO_REG|ALT_INV_registrador~1208_combout\ $end
$var wire 1 ;M \BANCO_REG|ALT_INV_registrador~1203_combout\ $end
$var wire 1 <M \BANCO_REG|ALT_INV_registrador~1198_combout\ $end
$var wire 1 =M \BANCO_REG|ALT_INV_registrador~1193_combout\ $end
$var wire 1 >M \BANCO_REG|ALT_INV_registrador~1188_combout\ $end
$var wire 1 ?M \BANCO_REG|ALT_INV_registrador~1183_combout\ $end
$var wire 1 @M \BANCO_REG|ALT_INV_registrador~1178_combout\ $end
$var wire 1 AM \BANCO_REG|ALT_INV_registrador~1173_combout\ $end
$var wire 1 BM \BANCO_REG|ALT_INV_registrador~1168_combout\ $end
$var wire 1 CM \BANCO_REG|ALT_INV_registrador~1163_combout\ $end
$var wire 1 DM \BANCO_REG|ALT_INV_registrador~1158_combout\ $end
$var wire 1 EM \BANCO_REG|ALT_INV_registrador~1153_combout\ $end
$var wire 1 FM \BANCO_REG|ALT_INV_registrador~1148_combout\ $end
$var wire 1 GM \BANCO_REG|ALT_INV_registrador~1143_combout\ $end
$var wire 1 HM \BANCO_REG|ALT_INV_registrador~1138_combout\ $end
$var wire 1 IM \BANCO_REG|ALT_INV_registrador~1133_combout\ $end
$var wire 1 JM \BANCO_REG|ALT_INV_registrador~1128_combout\ $end
$var wire 1 KM \BANCO_REG|ALT_INV_registrador~1123_combout\ $end
$var wire 1 LM \BANCO_REG|ALT_INV_registrador~1118_combout\ $end
$var wire 1 MM \BANCO_REG|ALT_INV_registrador~1113_combout\ $end
$var wire 1 NM \BANCO_REG|ALT_INV_registrador~1108_combout\ $end
$var wire 1 OM \BANCO_REG|ALT_INV_registrador~1103_combout\ $end
$var wire 1 PM \BANCO_REG|ALT_INV_registrador~1098_combout\ $end
$var wire 1 QM \BANCO_REG|ALT_INV_registrador~1093_combout\ $end
$var wire 1 RM \BANCO_REG|ALT_INV_registrador~1088_combout\ $end
$var wire 1 SM \BANCO_REG|ALT_INV_registrador~1083_combout\ $end
$var wire 1 TM \BANCO_REG|ALT_INV_registrador~1078_combout\ $end
$var wire 1 UM \BANCO_REG|ALT_INV_registrador~1073_combout\ $end
$var wire 1 VM \BANCO_REG|ALT_INV_registrador~1068_combout\ $end
$var wire 1 WM \ULA1|ULA6|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 XM \ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 YM \BANCO_REG|ALT_INV_saidaA[5]~5_combout\ $end
$var wire 1 ZM \BANCO_REG|ALT_INV_registrador~1087_combout\ $end
$var wire 1 [M \BANCO_REG|ALT_INV_registrador~299_q\ $end
$var wire 1 \M \ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ]M \BANCO_REG|ALT_INV_saidaA[4]~4_combout\ $end
$var wire 1 ^M \BANCO_REG|ALT_INV_registrador~1082_combout\ $end
$var wire 1 _M \BANCO_REG|ALT_INV_registrador~298_q\ $end
$var wire 1 `M \ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 aM \ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 bM \ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 cM \BANCO_REG|ALT_INV_saidaB[3]~2_combout\ $end
$var wire 1 dM \BANCO_REG|ALT_INV_saidaA[3]~3_combout\ $end
$var wire 1 eM \BANCO_REG|ALT_INV_registrador~1077_combout\ $end
$var wire 1 fM \BANCO_REG|ALT_INV_registrador~297_q\ $end
$var wire 1 gM \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 hM \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 iM \BANCO_REG|ALT_INV_saidaA[2]~2_combout\ $end
$var wire 1 jM \BANCO_REG|ALT_INV_registrador~1072_combout\ $end
$var wire 1 kM \BANCO_REG|ALT_INV_registrador~296_q\ $end
$var wire 1 lM \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 mM \BANCO_REG|ALT_INV_saidaA[1]~1_combout\ $end
$var wire 1 nM \BANCO_REG|ALT_INV_registrador~1067_combout\ $end
$var wire 1 oM \BANCO_REG|ALT_INV_registrador~295_q\ $end
$var wire 1 pM \ULA1|ULA1|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 qM \BANCO_REG|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 rM \BANCO_REG|ALT_INV_Equal0~0_combout\ $end
$var wire 1 sM \BANCO_REG|ALT_INV_saidaA[0]~0_combout\ $end
$var wire 1 tM \BANCO_REG|ALT_INV_registrador~1062_combout\ $end
$var wire 1 uM \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 vM \BANCO_REG|ALT_INV_registrador~294_q\ $end
$var wire 1 wM \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 xM \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 yM \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\ $end
$var wire 1 zM \decoderInstru1|ALT_INV_OUTPUT~2_combout\ $end
$var wire 1 {M \decoderInstru1|ALT_INV_OUTPUT~1_combout\ $end
$var wire 1 |M \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\ $end
$var wire 1 }M \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 ~M \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 !N \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 "N \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 #N \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 $N \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 %N \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 &N \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 'N \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 (N \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 )N \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 *N \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 +N \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ,N \PC_REG|ALT_INV_DOUT\ [31] $end
$var wire 1 -N \PC_REG|ALT_INV_DOUT\ [30] $end
$var wire 1 .N \PC_REG|ALT_INV_DOUT\ [29] $end
$var wire 1 /N \PC_REG|ALT_INV_DOUT\ [28] $end
$var wire 1 0N \PC_REG|ALT_INV_DOUT\ [27] $end
$var wire 1 1N \PC_REG|ALT_INV_DOUT\ [26] $end
$var wire 1 2N \PC_REG|ALT_INV_DOUT\ [25] $end
$var wire 1 3N \PC_REG|ALT_INV_DOUT\ [24] $end
$var wire 1 4N \PC_REG|ALT_INV_DOUT\ [23] $end
$var wire 1 5N \PC_REG|ALT_INV_DOUT\ [22] $end
$var wire 1 6N \PC_REG|ALT_INV_DOUT\ [21] $end
$var wire 1 7N \PC_REG|ALT_INV_DOUT\ [20] $end
$var wire 1 8N \PC_REG|ALT_INV_DOUT\ [19] $end
$var wire 1 9N \PC_REG|ALT_INV_DOUT\ [18] $end
$var wire 1 :N \PC_REG|ALT_INV_DOUT\ [17] $end
$var wire 1 ;N \PC_REG|ALT_INV_DOUT\ [16] $end
$var wire 1 <N \PC_REG|ALT_INV_DOUT\ [15] $end
$var wire 1 =N \PC_REG|ALT_INV_DOUT\ [14] $end
$var wire 1 >N \PC_REG|ALT_INV_DOUT\ [13] $end
$var wire 1 ?N \PC_REG|ALT_INV_DOUT\ [12] $end
$var wire 1 @N \PC_REG|ALT_INV_DOUT\ [11] $end
$var wire 1 AN \PC_REG|ALT_INV_DOUT\ [10] $end
$var wire 1 BN \PC_REG|ALT_INV_DOUT\ [9] $end
$var wire 1 CN \PC_REG|ALT_INV_DOUT\ [8] $end
$var wire 1 DN \PC_REG|ALT_INV_DOUT\ [7] $end
$var wire 1 EN \PC_REG|ALT_INV_DOUT\ [6] $end
$var wire 1 FN \PC_REG|ALT_INV_DOUT\ [5] $end
$var wire 1 GN \PC_REG|ALT_INV_DOUT\ [4] $end
$var wire 1 HN \PC_REG|ALT_INV_DOUT\ [3] $end
$var wire 1 IN \PC_REG|ALT_INV_DOUT\ [2] $end
$var wire 1 JN \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 KN \Somador2|ALT_INV_Add0~117_sumout\ $end
$var wire 1 LN \Somador1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 MN \Somador2|ALT_INV_Add0~113_sumout\ $end
$var wire 1 NN \Somador1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 ON \Somador2|ALT_INV_Add0~109_sumout\ $end
$var wire 1 PN \Somador1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 QN \Somador2|ALT_INV_Add0~105_sumout\ $end
$var wire 1 RN \Somador1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 SN \Somador2|ALT_INV_Add0~101_sumout\ $end
$var wire 1 TN \Somador1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 UN \Somador2|ALT_INV_Add0~97_sumout\ $end
$var wire 1 VN \Somador1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 WN \BANCO_REG|ALT_INV_registrador~1202_combout\ $end
$var wire 1 XN \BANCO_REG|ALT_INV_registrador~322_q\ $end
$var wire 1 YN \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ZN \BANCO_REG|ALT_INV_saidaB[27]~26_combout\ $end
$var wire 1 [N \BANCO_REG|ALT_INV_saidaA[27]~27_combout\ $end
$var wire 1 \N \BANCO_REG|ALT_INV_registrador~1197_combout\ $end
$var wire 1 ]N \BANCO_REG|ALT_INV_registrador~321_q\ $end
$var wire 1 ^N \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 _N \BANCO_REG|ALT_INV_saidaB[26]~25_combout\ $end
$var wire 1 `N \BANCO_REG|ALT_INV_saidaA[26]~26_combout\ $end
$var wire 1 aN \BANCO_REG|ALT_INV_registrador~1192_combout\ $end
$var wire 1 bN \BANCO_REG|ALT_INV_registrador~320_q\ $end
$var wire 1 cN \ULA1|ULA26|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 dN \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 eN \BANCO_REG|ALT_INV_saidaB[25]~24_combout\ $end
$var wire 1 fN \BANCO_REG|ALT_INV_saidaA[25]~25_combout\ $end
$var wire 1 gN \BANCO_REG|ALT_INV_registrador~1187_combout\ $end
$var wire 1 hN \BANCO_REG|ALT_INV_registrador~319_q\ $end
$var wire 1 iN \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 jN \BANCO_REG|ALT_INV_saidaB[24]~23_combout\ $end
$var wire 1 kN \BANCO_REG|ALT_INV_saidaA[24]~24_combout\ $end
$var wire 1 lN \BANCO_REG|ALT_INV_registrador~1182_combout\ $end
$var wire 1 mN \BANCO_REG|ALT_INV_registrador~318_q\ $end
$var wire 1 nN \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 oN \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 pN \ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 qN \ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 rN \BANCO_REG|ALT_INV_saidaB[23]~22_combout\ $end
$var wire 1 sN \BANCO_REG|ALT_INV_saidaA[23]~23_combout\ $end
$var wire 1 tN \BANCO_REG|ALT_INV_registrador~1177_combout\ $end
$var wire 1 uN \BANCO_REG|ALT_INV_registrador~317_q\ $end
$var wire 1 vN \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 wN \BANCO_REG|ALT_INV_saidaB[22]~21_combout\ $end
$var wire 1 xN \BANCO_REG|ALT_INV_saidaA[22]~22_combout\ $end
$var wire 1 yN \BANCO_REG|ALT_INV_registrador~1172_combout\ $end
$var wire 1 zN \BANCO_REG|ALT_INV_registrador~316_q\ $end
$var wire 1 {N \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 |N \BANCO_REG|ALT_INV_saidaB[21]~20_combout\ $end
$var wire 1 }N \BANCO_REG|ALT_INV_saidaA[21]~21_combout\ $end
$var wire 1 ~N \BANCO_REG|ALT_INV_registrador~1167_combout\ $end
$var wire 1 !O \BANCO_REG|ALT_INV_registrador~315_q\ $end
$var wire 1 "O \ULA1|ULA21|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 #O \ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 $O \BANCO_REG|ALT_INV_saidaB[20]~19_combout\ $end
$var wire 1 %O \BANCO_REG|ALT_INV_saidaA[20]~20_combout\ $end
$var wire 1 &O \BANCO_REG|ALT_INV_registrador~1162_combout\ $end
$var wire 1 'O \BANCO_REG|ALT_INV_registrador~314_q\ $end
$var wire 1 (O \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 )O \BANCO_REG|ALT_INV_saidaB[19]~18_combout\ $end
$var wire 1 *O \BANCO_REG|ALT_INV_saidaA[19]~19_combout\ $end
$var wire 1 +O \BANCO_REG|ALT_INV_registrador~1157_combout\ $end
$var wire 1 ,O \BANCO_REG|ALT_INV_registrador~313_q\ $end
$var wire 1 -O \ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 .O \ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 /O \ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 0O \ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 1O \BANCO_REG|ALT_INV_saidaB[18]~17_combout\ $end
$var wire 1 2O \BANCO_REG|ALT_INV_saidaA[18]~18_combout\ $end
$var wire 1 3O \BANCO_REG|ALT_INV_registrador~1152_combout\ $end
$var wire 1 4O \BANCO_REG|ALT_INV_registrador~312_q\ $end
$var wire 1 5O \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 6O \BANCO_REG|ALT_INV_saidaB[17]~16_combout\ $end
$var wire 1 7O \BANCO_REG|ALT_INV_saidaA[17]~17_combout\ $end
$var wire 1 8O \BANCO_REG|ALT_INV_registrador~1147_combout\ $end
$var wire 1 9O \BANCO_REG|ALT_INV_registrador~311_q\ $end
$var wire 1 :O \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ;O \BANCO_REG|ALT_INV_saidaB[16]~15_combout\ $end
$var wire 1 <O \BANCO_REG|ALT_INV_saidaA[16]~16_combout\ $end
$var wire 1 =O \BANCO_REG|ALT_INV_registrador~1142_combout\ $end
$var wire 1 >O \BANCO_REG|ALT_INV_registrador~310_q\ $end
$var wire 1 ?O \ULA1|ULA16|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 @O \ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 AO \BANCO_REG|ALT_INV_saidaB[15]~14_combout\ $end
$var wire 1 BO \BANCO_REG|ALT_INV_saidaA[15]~15_combout\ $end
$var wire 1 CO \BANCO_REG|ALT_INV_registrador~1137_combout\ $end
$var wire 1 DO \BANCO_REG|ALT_INV_registrador~309_q\ $end
$var wire 1 EO \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 FO \BANCO_REG|ALT_INV_saidaB[14]~13_combout\ $end
$var wire 1 GO \BANCO_REG|ALT_INV_saidaA[14]~14_combout\ $end
$var wire 1 HO \BANCO_REG|ALT_INV_registrador~1132_combout\ $end
$var wire 1 IO \BANCO_REG|ALT_INV_registrador~308_q\ $end
$var wire 1 JO \ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 KO \ULA1|ULA14|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 LO \ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 MO \ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 NO \BANCO_REG|ALT_INV_saidaB[13]~12_combout\ $end
$var wire 1 OO \BANCO_REG|ALT_INV_saidaA[13]~13_combout\ $end
$var wire 1 PO \BANCO_REG|ALT_INV_registrador~1127_combout\ $end
$var wire 1 QO \BANCO_REG|ALT_INV_registrador~307_q\ $end
$var wire 1 RO \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 SO \BANCO_REG|ALT_INV_saidaB[12]~11_combout\ $end
$var wire 1 TO \BANCO_REG|ALT_INV_saidaA[12]~12_combout\ $end
$var wire 1 UO \BANCO_REG|ALT_INV_registrador~1122_combout\ $end
$var wire 1 VO \BANCO_REG|ALT_INV_registrador~306_q\ $end
$var wire 1 WO \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 XO \BANCO_REG|ALT_INV_saidaB[11]~10_combout\ $end
$var wire 1 YO \BANCO_REG|ALT_INV_saidaA[11]~11_combout\ $end
$var wire 1 ZO \BANCO_REG|ALT_INV_registrador~1117_combout\ $end
$var wire 1 [O \BANCO_REG|ALT_INV_registrador~305_q\ $end
$var wire 1 \O \ULA1|ULA11|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 ]O \ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ^O \BANCO_REG|ALT_INV_saidaB[10]~9_combout\ $end
$var wire 1 _O \BANCO_REG|ALT_INV_saidaA[10]~10_combout\ $end
$var wire 1 `O \BANCO_REG|ALT_INV_registrador~1112_combout\ $end
$var wire 1 aO \BANCO_REG|ALT_INV_registrador~304_q\ $end
$var wire 1 bO \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 cO \BANCO_REG|ALT_INV_saidaB[9]~8_combout\ $end
$var wire 1 dO \BANCO_REG|ALT_INV_saidaA[9]~9_combout\ $end
$var wire 1 eO \BANCO_REG|ALT_INV_registrador~1107_combout\ $end
$var wire 1 fO \BANCO_REG|ALT_INV_registrador~303_q\ $end
$var wire 1 gO \ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 hO \ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 iO \ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 jO \BANCO_REG|ALT_INV_saidaB[8]~7_combout\ $end
$var wire 1 kO \BANCO_REG|ALT_INV_saidaA[8]~8_combout\ $end
$var wire 1 lO \BANCO_REG|ALT_INV_registrador~1102_combout\ $end
$var wire 1 mO \BANCO_REG|ALT_INV_registrador~302_q\ $end
$var wire 1 nO \ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 oO \BANCO_REG|ALT_INV_saidaB[7]~6_combout\ $end
$var wire 1 pO \BANCO_REG|ALT_INV_saidaA[7]~7_combout\ $end
$var wire 1 qO \BANCO_REG|ALT_INV_registrador~1097_combout\ $end
$var wire 1 rO \BANCO_REG|ALT_INV_registrador~301_q\ $end
$var wire 1 sO \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 tO \BANCO_REG|ALT_INV_saidaB[6]~5_combout\ $end
$var wire 1 uO \BANCO_REG|ALT_INV_saidaA[6]~6_combout\ $end
$var wire 1 vO \BANCO_REG|ALT_INV_registrador~1092_combout\ $end
$var wire 1 wO \BANCO_REG|ALT_INV_registrador~300_q\ $end
$var wire 1 xO \ULA1|ALT_INV_Equal0~2_combout\ $end
$var wire 1 yO \ULA1|ALT_INV_Equal0~1_combout\ $end
$var wire 1 zO \ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 {O \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 |O \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 }O \ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 ~O \ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 !P \ULA1|ULA31|Somador|ALT_INV_saida~combout\ $end
$var wire 1 "P \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 #P \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 $P \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 %P \ULA1|ULA28|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 &P \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 'P \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 (P \ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 )P \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 *P \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 +P \ULA1|ULA27|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 ,P \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 -P \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 .P \ULA1|ULA26|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 /P \ULA1|ULA25|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 0P \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 1P \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 2P \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 3P \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 4P \ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 5P \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 6P \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 7P \ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 8P \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 9P \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 :P \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ;P \ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 <P \ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 =P \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 >P \ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ?P \ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 @P \ULA1|ULA13|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 AP \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 BP \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 CP \ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 DP \ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 EP \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 FP \ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 GP \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 HP \ULA1|ULA9|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 IP \ULA1|ULA8|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 JP \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 KP \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 LP \ULA1|ULA8|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 MP \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 NP \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 OP \ULA1|ULA5|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 PP \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 QP \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 RP \ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 SP \ULA1|ULA3|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 TP \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 UP \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 VP \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 WP \ULA1|ULA3|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 XP \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 YP \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 ZP \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 [P \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\ $end
$var wire 1 \P \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 ]P \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 ^P \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\ $end
$var wire 1 _P \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 `P \ULA1|ULA1|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 aP \decoderFUNCT|ALT_INV_Equal1~0_combout\ $end
$var wire 1 bP \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 cP \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 dP \decoderInstru1|ALT_INV_OUTPUT~3_combout\ $end
$var wire 1 eP \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 fP \decoderFUNCT|ALT_INV_Equal0~0_combout\ $end
$var wire 1 gP \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 hP \BANCO_REG|ALT_INV_saidaB[31]~30_combout\ $end
$var wire 1 iP \BANCO_REG|ALT_INV_saidaA[31]~31_combout\ $end
$var wire 1 jP \BANCO_REG|ALT_INV_registrador~1217_combout\ $end
$var wire 1 kP \BANCO_REG|ALT_INV_registrador~325_q\ $end
$var wire 1 lP \ULA1|ULA31|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 mP \ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 nP \BANCO_REG|ALT_INV_saidaB[30]~29_combout\ $end
$var wire 1 oP \BANCO_REG|ALT_INV_saidaA[30]~30_combout\ $end
$var wire 1 pP \BANCO_REG|ALT_INV_registrador~1212_combout\ $end
$var wire 1 qP \BANCO_REG|ALT_INV_registrador~324_q\ $end
$var wire 1 rP \ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 sP \BANCO_REG|ALT_INV_saidaB[29]~28_combout\ $end
$var wire 1 tP \BANCO_REG|ALT_INV_saidaA[29]~29_combout\ $end
$var wire 1 uP \BANCO_REG|ALT_INV_registrador~1207_combout\ $end
$var wire 1 vP \BANCO_REG|ALT_INV_registrador~323_q\ $end
$var wire 1 wP \ULA1|ULA29|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 xP \ULA1|ULA29|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 yP \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 zP \ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 {P \BANCO_REG|ALT_INV_saidaB[28]~27_combout\ $end
$var wire 1 |P \BANCO_REG|ALT_INV_saidaA[28]~28_combout\ $end
$var wire 1 }P \RAM1|ALT_INV_memRAM~1224_q\ $end
$var wire 1 ~P \RAM1|ALT_INV_memRAM~712_q\ $end
$var wire 1 !Q \RAM1|ALT_INV_memRAM~200_q\ $end
$var wire 1 "Q \RAM1|ALT_INV_memRAM~2113_combout\ $end
$var wire 1 #Q \RAM1|ALT_INV_memRAM~1608_q\ $end
$var wire 1 $Q \RAM1|ALT_INV_memRAM~1096_q\ $end
$var wire 1 %Q \RAM1|ALT_INV_memRAM~584_q\ $end
$var wire 1 &Q \RAM1|ALT_INV_memRAM~72_q\ $end
$var wire 1 'Q \RAM1|ALT_INV_memRAM~2112_combout\ $end
$var wire 1 (Q \RAM1|ALT_INV_memRAM~2111_combout\ $end
$var wire 1 )Q \RAM1|ALT_INV_memRAM~1960_q\ $end
$var wire 1 *Q \RAM1|ALT_INV_memRAM~1448_q\ $end
$var wire 1 +Q \RAM1|ALT_INV_memRAM~936_q\ $end
$var wire 1 ,Q \RAM1|ALT_INV_memRAM~424_q\ $end
$var wire 1 -Q \RAM1|ALT_INV_memRAM~2110_combout\ $end
$var wire 1 .Q \RAM1|ALT_INV_memRAM~1832_q\ $end
$var wire 1 /Q \RAM1|ALT_INV_memRAM~1320_q\ $end
$var wire 1 0Q \RAM1|ALT_INV_memRAM~808_q\ $end
$var wire 1 1Q \RAM1|ALT_INV_memRAM~296_q\ $end
$var wire 1 2Q \RAM1|ALT_INV_memRAM~2109_combout\ $end
$var wire 1 3Q \RAM1|ALT_INV_memRAM~1704_q\ $end
$var wire 1 4Q \RAM1|ALT_INV_memRAM~1192_q\ $end
$var wire 1 5Q \RAM1|ALT_INV_memRAM~680_q\ $end
$var wire 1 6Q \RAM1|ALT_INV_memRAM~168_q\ $end
$var wire 1 7Q \RAM1|ALT_INV_memRAM~2108_combout\ $end
$var wire 1 8Q \RAM1|ALT_INV_memRAM~1576_q\ $end
$var wire 1 9Q \RAM1|ALT_INV_memRAM~1064_q\ $end
$var wire 1 :Q \RAM1|ALT_INV_memRAM~552_q\ $end
$var wire 1 ;Q \RAM1|ALT_INV_memRAM~40_q\ $end
$var wire 1 <Q \BANCO_REG|ALT_INV_registrador~1223_combout\ $end
$var wire 1 =Q \RAM1|ALT_INV_memRAM~2107_combout\ $end
$var wire 1 >Q \RAM1|ALT_INV_memRAM~2106_combout\ $end
$var wire 1 ?Q \RAM1|ALT_INV_memRAM~2105_combout\ $end
$var wire 1 @Q \RAM1|ALT_INV_memRAM~2055_q\ $end
$var wire 1 AQ \RAM1|ALT_INV_memRAM~2023_q\ $end
$var wire 1 BQ \RAM1|ALT_INV_memRAM~1991_q\ $end
$var wire 1 CQ \RAM1|ALT_INV_memRAM~1959_q\ $end
$var wire 1 DQ \RAM1|ALT_INV_memRAM~2104_combout\ $end
$var wire 1 EQ \RAM1|ALT_INV_memRAM~1927_q\ $end
$var wire 1 FQ \RAM1|ALT_INV_memRAM~1895_q\ $end
$var wire 1 GQ \RAM1|ALT_INV_memRAM~1863_q\ $end
$var wire 1 HQ \RAM1|ALT_INV_memRAM~1831_q\ $end
$var wire 1 IQ \RAM1|ALT_INV_memRAM~2103_combout\ $end
$var wire 1 JQ \RAM1|ALT_INV_memRAM~1799_q\ $end
$var wire 1 KQ \RAM1|ALT_INV_memRAM~1767_q\ $end
$var wire 1 LQ \RAM1|ALT_INV_memRAM~1735_q\ $end
$var wire 1 MQ \RAM1|ALT_INV_memRAM~1703_q\ $end
$var wire 1 NQ \RAM1|ALT_INV_memRAM~2102_combout\ $end
$var wire 1 OQ \RAM1|ALT_INV_memRAM~1671_q\ $end
$var wire 1 PQ \RAM1|ALT_INV_memRAM~1639_q\ $end
$var wire 1 QQ \RAM1|ALT_INV_memRAM~1607_q\ $end
$var wire 1 RQ \RAM1|ALT_INV_memRAM~1575_q\ $end
$var wire 1 SQ \RAM1|ALT_INV_memRAM~2101_combout\ $end
$var wire 1 TQ \RAM1|ALT_INV_memRAM~2100_combout\ $end
$var wire 1 UQ \RAM1|ALT_INV_memRAM~1543_q\ $end
$var wire 1 VQ \RAM1|ALT_INV_memRAM~1415_q\ $end
$var wire 1 WQ \RAM1|ALT_INV_memRAM~1287_q\ $end
$var wire 1 XQ \RAM1|ALT_INV_memRAM~1159_q\ $end
$var wire 1 YQ \RAM1|ALT_INV_memRAM~2099_combout\ $end
$var wire 1 ZQ \RAM1|ALT_INV_memRAM~1511_q\ $end
$var wire 1 [Q \RAM1|ALT_INV_memRAM~1383_q\ $end
$var wire 1 \Q \RAM1|ALT_INV_memRAM~1255_q\ $end
$var wire 1 ]Q \RAM1|ALT_INV_memRAM~1127_q\ $end
$var wire 1 ^Q \RAM1|ALT_INV_memRAM~2098_combout\ $end
$var wire 1 _Q \RAM1|ALT_INV_memRAM~1479_q\ $end
$var wire 1 `Q \RAM1|ALT_INV_memRAM~1351_q\ $end
$var wire 1 aQ \RAM1|ALT_INV_memRAM~1223_q\ $end
$var wire 1 bQ \RAM1|ALT_INV_memRAM~1095_q\ $end
$var wire 1 cQ \RAM1|ALT_INV_memRAM~2097_combout\ $end
$var wire 1 dQ \RAM1|ALT_INV_memRAM~1447_q\ $end
$var wire 1 eQ \RAM1|ALT_INV_memRAM~1319_q\ $end
$var wire 1 fQ \RAM1|ALT_INV_memRAM~1191_q\ $end
$var wire 1 gQ \RAM1|ALT_INV_memRAM~1063_q\ $end
$var wire 1 hQ \RAM1|ALT_INV_memRAM~2096_combout\ $end
$var wire 1 iQ \RAM1|ALT_INV_memRAM~2095_combout\ $end
$var wire 1 jQ \RAM1|ALT_INV_memRAM~1031_q\ $end
$var wire 1 kQ \RAM1|ALT_INV_memRAM~999_q\ $end
$var wire 1 lQ \RAM1|ALT_INV_memRAM~967_q\ $end
$var wire 1 mQ \RAM1|ALT_INV_memRAM~935_q\ $end
$var wire 1 nQ \RAM1|ALT_INV_memRAM~2094_combout\ $end
$var wire 1 oQ \RAM1|ALT_INV_memRAM~903_q\ $end
$var wire 1 pQ \RAM1|ALT_INV_memRAM~871_q\ $end
$var wire 1 qQ \RAM1|ALT_INV_memRAM~839_q\ $end
$var wire 1 rQ \RAM1|ALT_INV_memRAM~807_q\ $end
$var wire 1 sQ \RAM1|ALT_INV_memRAM~2093_combout\ $end
$var wire 1 tQ \RAM1|ALT_INV_memRAM~775_q\ $end
$var wire 1 uQ \RAM1|ALT_INV_memRAM~743_q\ $end
$var wire 1 vQ \RAM1|ALT_INV_memRAM~711_q\ $end
$var wire 1 wQ \RAM1|ALT_INV_memRAM~679_q\ $end
$var wire 1 xQ \RAM1|ALT_INV_memRAM~2092_combout\ $end
$var wire 1 yQ \RAM1|ALT_INV_memRAM~647_q\ $end
$var wire 1 zQ \RAM1|ALT_INV_memRAM~615_q\ $end
$var wire 1 {Q \RAM1|ALT_INV_memRAM~583_q\ $end
$var wire 1 |Q \RAM1|ALT_INV_memRAM~551_q\ $end
$var wire 1 }Q \RAM1|ALT_INV_memRAM~2091_combout\ $end
$var wire 1 ~Q \RAM1|ALT_INV_memRAM~2090_combout\ $end
$var wire 1 !R \RAM1|ALT_INV_memRAM~519_q\ $end
$var wire 1 "R \RAM1|ALT_INV_memRAM~487_q\ $end
$var wire 1 #R \RAM1|ALT_INV_memRAM~455_q\ $end
$var wire 1 $R \RAM1|ALT_INV_memRAM~423_q\ $end
$var wire 1 %R \RAM1|ALT_INV_memRAM~2089_combout\ $end
$var wire 1 &R \RAM1|ALT_INV_memRAM~391_q\ $end
$var wire 1 'R \RAM1|ALT_INV_memRAM~359_q\ $end
$var wire 1 (R \RAM1|ALT_INV_memRAM~327_q\ $end
$var wire 1 )R \RAM1|ALT_INV_memRAM~295_q\ $end
$var wire 1 *R \RAM1|ALT_INV_memRAM~2088_combout\ $end
$var wire 1 +R \RAM1|ALT_INV_memRAM~263_q\ $end
$var wire 1 ,R \RAM1|ALT_INV_memRAM~231_q\ $end
$var wire 1 -R \RAM1|ALT_INV_memRAM~199_q\ $end
$var wire 1 .R \RAM1|ALT_INV_memRAM~167_q\ $end
$var wire 1 /R \RAM1|ALT_INV_memRAM~2087_combout\ $end
$var wire 1 0R \RAM1|ALT_INV_memRAM~135_q\ $end
$var wire 1 1R \RAM1|ALT_INV_memRAM~103_q\ $end
$var wire 1 2R \RAM1|ALT_INV_memRAM~71_q\ $end
$var wire 1 3R \RAM1|ALT_INV_memRAM~39_q\ $end
$var wire 1 4R \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\ $end
$var wire 1 5R \decoderInstru1|ALT_INV_Equal9~0_combout\ $end
$var wire 1 6R \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\ $end
$var wire 1 7R \ULA1|ALT_INV_Equal0~7_combout\ $end
$var wire 1 8R \ULA1|ALT_INV_Equal0~6_combout\ $end
$var wire 1 9R \ULA1|ALT_INV_Equal0~5_combout\ $end
$var wire 1 :R \ULA1|ALT_INV_Equal0~4_combout\ $end
$var wire 1 ;R \ULA1|ALT_INV_Equal0~3_combout\ $end
$var wire 1 <R \RAM1|ALT_INV_memRAM~1611_q\ $end
$var wire 1 =R \RAM1|ALT_INV_memRAM~1099_q\ $end
$var wire 1 >R \RAM1|ALT_INV_memRAM~587_q\ $end
$var wire 1 ?R \RAM1|ALT_INV_memRAM~75_q\ $end
$var wire 1 @R \RAM1|ALT_INV_memRAM~2175_combout\ $end
$var wire 1 AR \RAM1|ALT_INV_memRAM~2174_combout\ $end
$var wire 1 BR \RAM1|ALT_INV_memRAM~1963_q\ $end
$var wire 1 CR \RAM1|ALT_INV_memRAM~1451_q\ $end
$var wire 1 DR \RAM1|ALT_INV_memRAM~939_q\ $end
$var wire 1 ER \RAM1|ALT_INV_memRAM~427_q\ $end
$var wire 1 FR \RAM1|ALT_INV_memRAM~2173_combout\ $end
$var wire 1 GR \RAM1|ALT_INV_memRAM~1835_q\ $end
$var wire 1 HR \RAM1|ALT_INV_memRAM~1323_q\ $end
$var wire 1 IR \RAM1|ALT_INV_memRAM~811_q\ $end
$var wire 1 JR \RAM1|ALT_INV_memRAM~299_q\ $end
$var wire 1 KR \RAM1|ALT_INV_memRAM~2172_combout\ $end
$var wire 1 LR \RAM1|ALT_INV_memRAM~1707_q\ $end
$var wire 1 MR \RAM1|ALT_INV_memRAM~1195_q\ $end
$var wire 1 NR \RAM1|ALT_INV_memRAM~683_q\ $end
$var wire 1 OR \RAM1|ALT_INV_memRAM~171_q\ $end
$var wire 1 PR \RAM1|ALT_INV_memRAM~2171_combout\ $end
$var wire 1 QR \RAM1|ALT_INV_memRAM~1579_q\ $end
$var wire 1 RR \RAM1|ALT_INV_memRAM~1067_q\ $end
$var wire 1 SR \RAM1|ALT_INV_memRAM~555_q\ $end
$var wire 1 TR \RAM1|ALT_INV_memRAM~43_q\ $end
$var wire 1 UR \RAM1|ALT_INV_memRAM~2170_combout\ $end
$var wire 1 VR \RAM1|ALT_INV_memRAM~2169_combout\ $end
$var wire 1 WR \RAM1|ALT_INV_memRAM~2168_combout\ $end
$var wire 1 XR \RAM1|ALT_INV_memRAM~2058_q\ $end
$var wire 1 YR \RAM1|ALT_INV_memRAM~1930_q\ $end
$var wire 1 ZR \RAM1|ALT_INV_memRAM~1802_q\ $end
$var wire 1 [R \RAM1|ALT_INV_memRAM~1674_q\ $end
$var wire 1 \R \RAM1|ALT_INV_memRAM~2167_combout\ $end
$var wire 1 ]R \RAM1|ALT_INV_memRAM~2026_q\ $end
$var wire 1 ^R \RAM1|ALT_INV_memRAM~1898_q\ $end
$var wire 1 _R \RAM1|ALT_INV_memRAM~1770_q\ $end
$var wire 1 `R \RAM1|ALT_INV_memRAM~1642_q\ $end
$var wire 1 aR \RAM1|ALT_INV_memRAM~2166_combout\ $end
$var wire 1 bR \RAM1|ALT_INV_memRAM~1994_q\ $end
$var wire 1 cR \RAM1|ALT_INV_memRAM~1866_q\ $end
$var wire 1 dR \RAM1|ALT_INV_memRAM~1738_q\ $end
$var wire 1 eR \RAM1|ALT_INV_memRAM~1610_q\ $end
$var wire 1 fR \RAM1|ALT_INV_memRAM~2165_combout\ $end
$var wire 1 gR \RAM1|ALT_INV_memRAM~1962_q\ $end
$var wire 1 hR \RAM1|ALT_INV_memRAM~1834_q\ $end
$var wire 1 iR \RAM1|ALT_INV_memRAM~1706_q\ $end
$var wire 1 jR \RAM1|ALT_INV_memRAM~1578_q\ $end
$var wire 1 kR \RAM1|ALT_INV_memRAM~2164_combout\ $end
$var wire 1 lR \RAM1|ALT_INV_memRAM~2163_combout\ $end
$var wire 1 mR \RAM1|ALT_INV_memRAM~1546_q\ $end
$var wire 1 nR \RAM1|ALT_INV_memRAM~1418_q\ $end
$var wire 1 oR \RAM1|ALT_INV_memRAM~1290_q\ $end
$var wire 1 pR \RAM1|ALT_INV_memRAM~1162_q\ $end
$var wire 1 qR \RAM1|ALT_INV_memRAM~2162_combout\ $end
$var wire 1 rR \RAM1|ALT_INV_memRAM~1514_q\ $end
$var wire 1 sR \RAM1|ALT_INV_memRAM~1386_q\ $end
$var wire 1 tR \RAM1|ALT_INV_memRAM~1258_q\ $end
$var wire 1 uR \RAM1|ALT_INV_memRAM~1130_q\ $end
$var wire 1 vR \RAM1|ALT_INV_memRAM~2161_combout\ $end
$var wire 1 wR \RAM1|ALT_INV_memRAM~1482_q\ $end
$var wire 1 xR \RAM1|ALT_INV_memRAM~1354_q\ $end
$var wire 1 yR \RAM1|ALT_INV_memRAM~1226_q\ $end
$var wire 1 zR \RAM1|ALT_INV_memRAM~1098_q\ $end
$var wire 1 {R \RAM1|ALT_INV_memRAM~2160_combout\ $end
$var wire 1 |R \RAM1|ALT_INV_memRAM~1450_q\ $end
$var wire 1 }R \RAM1|ALT_INV_memRAM~1322_q\ $end
$var wire 1 ~R \RAM1|ALT_INV_memRAM~1194_q\ $end
$var wire 1 !S \RAM1|ALT_INV_memRAM~1066_q\ $end
$var wire 1 "S \RAM1|ALT_INV_memRAM~2159_combout\ $end
$var wire 1 #S \RAM1|ALT_INV_memRAM~2158_combout\ $end
$var wire 1 $S \RAM1|ALT_INV_memRAM~1034_q\ $end
$var wire 1 %S \RAM1|ALT_INV_memRAM~906_q\ $end
$var wire 1 &S \RAM1|ALT_INV_memRAM~778_q\ $end
$var wire 1 'S \RAM1|ALT_INV_memRAM~650_q\ $end
$var wire 1 (S \RAM1|ALT_INV_memRAM~2157_combout\ $end
$var wire 1 )S \RAM1|ALT_INV_memRAM~1002_q\ $end
$var wire 1 *S \RAM1|ALT_INV_memRAM~874_q\ $end
$var wire 1 +S \RAM1|ALT_INV_memRAM~746_q\ $end
$var wire 1 ,S \RAM1|ALT_INV_memRAM~618_q\ $end
$var wire 1 -S \RAM1|ALT_INV_memRAM~2156_combout\ $end
$var wire 1 .S \RAM1|ALT_INV_memRAM~970_q\ $end
$var wire 1 /S \RAM1|ALT_INV_memRAM~842_q\ $end
$var wire 1 0S \RAM1|ALT_INV_memRAM~714_q\ $end
$var wire 1 1S \RAM1|ALT_INV_memRAM~586_q\ $end
$var wire 1 2S \RAM1|ALT_INV_memRAM~2155_combout\ $end
$var wire 1 3S \RAM1|ALT_INV_memRAM~938_q\ $end
$var wire 1 4S \RAM1|ALT_INV_memRAM~810_q\ $end
$var wire 1 5S \RAM1|ALT_INV_memRAM~682_q\ $end
$var wire 1 6S \RAM1|ALT_INV_memRAM~554_q\ $end
$var wire 1 7S \RAM1|ALT_INV_memRAM~2154_combout\ $end
$var wire 1 8S \RAM1|ALT_INV_memRAM~2153_combout\ $end
$var wire 1 9S \RAM1|ALT_INV_memRAM~522_q\ $end
$var wire 1 :S \RAM1|ALT_INV_memRAM~394_q\ $end
$var wire 1 ;S \RAM1|ALT_INV_memRAM~266_q\ $end
$var wire 1 <S \RAM1|ALT_INV_memRAM~138_q\ $end
$var wire 1 =S \RAM1|ALT_INV_memRAM~2152_combout\ $end
$var wire 1 >S \RAM1|ALT_INV_memRAM~490_q\ $end
$var wire 1 ?S \RAM1|ALT_INV_memRAM~362_q\ $end
$var wire 1 @S \RAM1|ALT_INV_memRAM~234_q\ $end
$var wire 1 AS \RAM1|ALT_INV_memRAM~106_q\ $end
$var wire 1 BS \RAM1|ALT_INV_memRAM~2151_combout\ $end
$var wire 1 CS \RAM1|ALT_INV_memRAM~458_q\ $end
$var wire 1 DS \RAM1|ALT_INV_memRAM~330_q\ $end
$var wire 1 ES \RAM1|ALT_INV_memRAM~202_q\ $end
$var wire 1 FS \RAM1|ALT_INV_memRAM~74_q\ $end
$var wire 1 GS \RAM1|ALT_INV_memRAM~2150_combout\ $end
$var wire 1 HS \RAM1|ALT_INV_memRAM~426_q\ $end
$var wire 1 IS \RAM1|ALT_INV_memRAM~298_q\ $end
$var wire 1 JS \RAM1|ALT_INV_memRAM~170_q\ $end
$var wire 1 KS \RAM1|ALT_INV_memRAM~42_q\ $end
$var wire 1 LS \RAM1|ALT_INV_memRAM~2149_combout\ $end
$var wire 1 MS \RAM1|ALT_INV_memRAM~2148_combout\ $end
$var wire 1 NS \RAM1|ALT_INV_memRAM~2147_combout\ $end
$var wire 1 OS \RAM1|ALT_INV_memRAM~2057_q\ $end
$var wire 1 PS \RAM1|ALT_INV_memRAM~2025_q\ $end
$var wire 1 QS \RAM1|ALT_INV_memRAM~1993_q\ $end
$var wire 1 RS \RAM1|ALT_INV_memRAM~1961_q\ $end
$var wire 1 SS \RAM1|ALT_INV_memRAM~2146_combout\ $end
$var wire 1 TS \RAM1|ALT_INV_memRAM~1545_q\ $end
$var wire 1 US \RAM1|ALT_INV_memRAM~1513_q\ $end
$var wire 1 VS \RAM1|ALT_INV_memRAM~1481_q\ $end
$var wire 1 WS \RAM1|ALT_INV_memRAM~1449_q\ $end
$var wire 1 XS \RAM1|ALT_INV_memRAM~2145_combout\ $end
$var wire 1 YS \RAM1|ALT_INV_memRAM~1033_q\ $end
$var wire 1 ZS \RAM1|ALT_INV_memRAM~1001_q\ $end
$var wire 1 [S \RAM1|ALT_INV_memRAM~1452_q\ $end
$var wire 1 \S \RAM1|ALT_INV_memRAM~940_q\ $end
$var wire 1 ]S \RAM1|ALT_INV_memRAM~428_q\ $end
$var wire 1 ^S \RAM1|ALT_INV_memRAM~2206_combout\ $end
$var wire 1 _S \RAM1|ALT_INV_memRAM~2205_combout\ $end
$var wire 1 `S \RAM1|ALT_INV_memRAM~1932_q\ $end
$var wire 1 aS \RAM1|ALT_INV_memRAM~1900_q\ $end
$var wire 1 bS \RAM1|ALT_INV_memRAM~1868_q\ $end
$var wire 1 cS \RAM1|ALT_INV_memRAM~1836_q\ $end
$var wire 1 dS \RAM1|ALT_INV_memRAM~2204_combout\ $end
$var wire 1 eS \RAM1|ALT_INV_memRAM~1420_q\ $end
$var wire 1 fS \RAM1|ALT_INV_memRAM~1388_q\ $end
$var wire 1 gS \RAM1|ALT_INV_memRAM~1356_q\ $end
$var wire 1 hS \RAM1|ALT_INV_memRAM~1324_q\ $end
$var wire 1 iS \RAM1|ALT_INV_memRAM~2203_combout\ $end
$var wire 1 jS \RAM1|ALT_INV_memRAM~908_q\ $end
$var wire 1 kS \RAM1|ALT_INV_memRAM~876_q\ $end
$var wire 1 lS \RAM1|ALT_INV_memRAM~844_q\ $end
$var wire 1 mS \RAM1|ALT_INV_memRAM~812_q\ $end
$var wire 1 nS \RAM1|ALT_INV_memRAM~2202_combout\ $end
$var wire 1 oS \RAM1|ALT_INV_memRAM~396_q\ $end
$var wire 1 pS \RAM1|ALT_INV_memRAM~364_q\ $end
$var wire 1 qS \RAM1|ALT_INV_memRAM~332_q\ $end
$var wire 1 rS \RAM1|ALT_INV_memRAM~300_q\ $end
$var wire 1 sS \RAM1|ALT_INV_memRAM~2201_combout\ $end
$var wire 1 tS \RAM1|ALT_INV_memRAM~2200_combout\ $end
$var wire 1 uS \RAM1|ALT_INV_memRAM~1804_q\ $end
$var wire 1 vS \RAM1|ALT_INV_memRAM~1772_q\ $end
$var wire 1 wS \RAM1|ALT_INV_memRAM~1740_q\ $end
$var wire 1 xS \RAM1|ALT_INV_memRAM~1708_q\ $end
$var wire 1 yS \RAM1|ALT_INV_memRAM~2199_combout\ $end
$var wire 1 zS \RAM1|ALT_INV_memRAM~1292_q\ $end
$var wire 1 {S \RAM1|ALT_INV_memRAM~1260_q\ $end
$var wire 1 |S \RAM1|ALT_INV_memRAM~1228_q\ $end
$var wire 1 }S \RAM1|ALT_INV_memRAM~1196_q\ $end
$var wire 1 ~S \RAM1|ALT_INV_memRAM~2198_combout\ $end
$var wire 1 !T \RAM1|ALT_INV_memRAM~780_q\ $end
$var wire 1 "T \RAM1|ALT_INV_memRAM~748_q\ $end
$var wire 1 #T \RAM1|ALT_INV_memRAM~716_q\ $end
$var wire 1 $T \RAM1|ALT_INV_memRAM~684_q\ $end
$var wire 1 %T \RAM1|ALT_INV_memRAM~2197_combout\ $end
$var wire 1 &T \RAM1|ALT_INV_memRAM~268_q\ $end
$var wire 1 'T \RAM1|ALT_INV_memRAM~236_q\ $end
$var wire 1 (T \RAM1|ALT_INV_memRAM~204_q\ $end
$var wire 1 )T \RAM1|ALT_INV_memRAM~172_q\ $end
$var wire 1 *T \RAM1|ALT_INV_memRAM~2196_combout\ $end
$var wire 1 +T \RAM1|ALT_INV_memRAM~2195_combout\ $end
$var wire 1 ,T \RAM1|ALT_INV_memRAM~1676_q\ $end
$var wire 1 -T \RAM1|ALT_INV_memRAM~1644_q\ $end
$var wire 1 .T \RAM1|ALT_INV_memRAM~1612_q\ $end
$var wire 1 /T \RAM1|ALT_INV_memRAM~1580_q\ $end
$var wire 1 0T \RAM1|ALT_INV_memRAM~2194_combout\ $end
$var wire 1 1T \RAM1|ALT_INV_memRAM~1164_q\ $end
$var wire 1 2T \RAM1|ALT_INV_memRAM~1132_q\ $end
$var wire 1 3T \RAM1|ALT_INV_memRAM~1100_q\ $end
$var wire 1 4T \RAM1|ALT_INV_memRAM~1068_q\ $end
$var wire 1 5T \RAM1|ALT_INV_memRAM~2193_combout\ $end
$var wire 1 6T \RAM1|ALT_INV_memRAM~652_q\ $end
$var wire 1 7T \RAM1|ALT_INV_memRAM~620_q\ $end
$var wire 1 8T \RAM1|ALT_INV_memRAM~588_q\ $end
$var wire 1 9T \RAM1|ALT_INV_memRAM~556_q\ $end
$var wire 1 :T \RAM1|ALT_INV_memRAM~2192_combout\ $end
$var wire 1 ;T \RAM1|ALT_INV_memRAM~140_q\ $end
$var wire 1 <T \RAM1|ALT_INV_memRAM~108_q\ $end
$var wire 1 =T \RAM1|ALT_INV_memRAM~76_q\ $end
$var wire 1 >T \RAM1|ALT_INV_memRAM~44_q\ $end
$var wire 1 ?T \RAM1|ALT_INV_memRAM~2191_combout\ $end
$var wire 1 @T \RAM1|ALT_INV_memRAM~2190_combout\ $end
$var wire 1 AT \RAM1|ALT_INV_memRAM~2189_combout\ $end
$var wire 1 BT \RAM1|ALT_INV_memRAM~2059_q\ $end
$var wire 1 CT \RAM1|ALT_INV_memRAM~1931_q\ $end
$var wire 1 DT \RAM1|ALT_INV_memRAM~1803_q\ $end
$var wire 1 ET \RAM1|ALT_INV_memRAM~1675_q\ $end
$var wire 1 FT \RAM1|ALT_INV_memRAM~2188_combout\ $end
$var wire 1 GT \RAM1|ALT_INV_memRAM~1547_q\ $end
$var wire 1 HT \RAM1|ALT_INV_memRAM~1419_q\ $end
$var wire 1 IT \RAM1|ALT_INV_memRAM~1291_q\ $end
$var wire 1 JT \RAM1|ALT_INV_memRAM~1163_q\ $end
$var wire 1 KT \RAM1|ALT_INV_memRAM~2187_combout\ $end
$var wire 1 LT \RAM1|ALT_INV_memRAM~1035_q\ $end
$var wire 1 MT \RAM1|ALT_INV_memRAM~907_q\ $end
$var wire 1 NT \RAM1|ALT_INV_memRAM~779_q\ $end
$var wire 1 OT \RAM1|ALT_INV_memRAM~651_q\ $end
$var wire 1 PT \RAM1|ALT_INV_memRAM~2186_combout\ $end
$var wire 1 QT \RAM1|ALT_INV_memRAM~523_q\ $end
$var wire 1 RT \RAM1|ALT_INV_memRAM~395_q\ $end
$var wire 1 ST \RAM1|ALT_INV_memRAM~267_q\ $end
$var wire 1 TT \RAM1|ALT_INV_memRAM~139_q\ $end
$var wire 1 UT \RAM1|ALT_INV_memRAM~2185_combout\ $end
$var wire 1 VT \RAM1|ALT_INV_memRAM~2184_combout\ $end
$var wire 1 WT \RAM1|ALT_INV_memRAM~2027_q\ $end
$var wire 1 XT \RAM1|ALT_INV_memRAM~1515_q\ $end
$var wire 1 YT \RAM1|ALT_INV_memRAM~1003_q\ $end
$var wire 1 ZT \RAM1|ALT_INV_memRAM~491_q\ $end
$var wire 1 [T \RAM1|ALT_INV_memRAM~2183_combout\ $end
$var wire 1 \T \RAM1|ALT_INV_memRAM~1899_q\ $end
$var wire 1 ]T \RAM1|ALT_INV_memRAM~1387_q\ $end
$var wire 1 ^T \RAM1|ALT_INV_memRAM~875_q\ $end
$var wire 1 _T \RAM1|ALT_INV_memRAM~363_q\ $end
$var wire 1 `T \RAM1|ALT_INV_memRAM~2182_combout\ $end
$var wire 1 aT \RAM1|ALT_INV_memRAM~1771_q\ $end
$var wire 1 bT \RAM1|ALT_INV_memRAM~1259_q\ $end
$var wire 1 cT \RAM1|ALT_INV_memRAM~747_q\ $end
$var wire 1 dT \RAM1|ALT_INV_memRAM~235_q\ $end
$var wire 1 eT \RAM1|ALT_INV_memRAM~2181_combout\ $end
$var wire 1 fT \RAM1|ALT_INV_memRAM~1643_q\ $end
$var wire 1 gT \RAM1|ALT_INV_memRAM~1131_q\ $end
$var wire 1 hT \RAM1|ALT_INV_memRAM~619_q\ $end
$var wire 1 iT \RAM1|ALT_INV_memRAM~107_q\ $end
$var wire 1 jT \RAM1|ALT_INV_memRAM~2180_combout\ $end
$var wire 1 kT \RAM1|ALT_INV_memRAM~2179_combout\ $end
$var wire 1 lT \RAM1|ALT_INV_memRAM~1995_q\ $end
$var wire 1 mT \RAM1|ALT_INV_memRAM~1483_q\ $end
$var wire 1 nT \RAM1|ALT_INV_memRAM~971_q\ $end
$var wire 1 oT \RAM1|ALT_INV_memRAM~459_q\ $end
$var wire 1 pT \RAM1|ALT_INV_memRAM~2178_combout\ $end
$var wire 1 qT \RAM1|ALT_INV_memRAM~1867_q\ $end
$var wire 1 rT \RAM1|ALT_INV_memRAM~1355_q\ $end
$var wire 1 sT \RAM1|ALT_INV_memRAM~843_q\ $end
$var wire 1 tT \RAM1|ALT_INV_memRAM~331_q\ $end
$var wire 1 uT \RAM1|ALT_INV_memRAM~2177_combout\ $end
$var wire 1 vT \RAM1|ALT_INV_memRAM~1739_q\ $end
$var wire 1 wT \RAM1|ALT_INV_memRAM~1227_q\ $end
$var wire 1 xT \RAM1|ALT_INV_memRAM~715_q\ $end
$var wire 1 yT \RAM1|ALT_INV_memRAM~203_q\ $end
$var wire 1 zT \RAM1|ALT_INV_memRAM~2176_combout\ $end
$var wire 1 {T \RAM1|ALT_INV_memRAM~2021_q\ $end
$var wire 1 |T \RAM1|ALT_INV_memRAM~1893_q\ $end
$var wire 1 }T \RAM1|ALT_INV_memRAM~1765_q\ $end
$var wire 1 ~T \RAM1|ALT_INV_memRAM~1637_q\ $end
$var wire 1 !U \RAM1|ALT_INV_memRAM~2732_combout\ $end
$var wire 1 "U \RAM1|ALT_INV_memRAM~1989_q\ $end
$var wire 1 #U \RAM1|ALT_INV_memRAM~1861_q\ $end
$var wire 1 $U \RAM1|ALT_INV_memRAM~1733_q\ $end
$var wire 1 %U \RAM1|ALT_INV_memRAM~1605_q\ $end
$var wire 1 &U \RAM1|ALT_INV_memRAM~2731_combout\ $end
$var wire 1 'U \RAM1|ALT_INV_memRAM~2730_combout\ $end
$var wire 1 (U \RAM1|ALT_INV_memRAM~1573_q\ $end
$var wire 1 )U \RAM1|ALT_INV_memRAM~1541_q\ $end
$var wire 1 *U \RAM1|ALT_INV_memRAM~1509_q\ $end
$var wire 1 +U \RAM1|ALT_INV_memRAM~1477_q\ $end
$var wire 1 ,U \RAM1|ALT_INV_memRAM~2729_combout\ $end
$var wire 1 -U \RAM1|ALT_INV_memRAM~1445_q\ $end
$var wire 1 .U \RAM1|ALT_INV_memRAM~1413_q\ $end
$var wire 1 /U \RAM1|ALT_INV_memRAM~1381_q\ $end
$var wire 1 0U \RAM1|ALT_INV_memRAM~1349_q\ $end
$var wire 1 1U \RAM1|ALT_INV_memRAM~2728_combout\ $end
$var wire 1 2U \RAM1|ALT_INV_memRAM~1317_q\ $end
$var wire 1 3U \RAM1|ALT_INV_memRAM~1285_q\ $end
$var wire 1 4U \RAM1|ALT_INV_memRAM~1253_q\ $end
$var wire 1 5U \RAM1|ALT_INV_memRAM~1221_q\ $end
$var wire 1 6U \RAM1|ALT_INV_memRAM~2727_combout\ $end
$var wire 1 7U \RAM1|ALT_INV_memRAM~1189_q\ $end
$var wire 1 8U \RAM1|ALT_INV_memRAM~1157_q\ $end
$var wire 1 9U \RAM1|ALT_INV_memRAM~1125_q\ $end
$var wire 1 :U \RAM1|ALT_INV_memRAM~1093_q\ $end
$var wire 1 ;U \RAM1|ALT_INV_memRAM~2726_combout\ $end
$var wire 1 <U \RAM1|ALT_INV_memRAM~2725_combout\ $end
$var wire 1 =U \RAM1|ALT_INV_memRAM~1061_q\ $end
$var wire 1 >U \RAM1|ALT_INV_memRAM~933_q\ $end
$var wire 1 ?U \RAM1|ALT_INV_memRAM~805_q\ $end
$var wire 1 @U \RAM1|ALT_INV_memRAM~677_q\ $end
$var wire 1 AU \RAM1|ALT_INV_memRAM~2724_combout\ $end
$var wire 1 BU \RAM1|ALT_INV_memRAM~1029_q\ $end
$var wire 1 CU \RAM1|ALT_INV_memRAM~901_q\ $end
$var wire 1 DU \RAM1|ALT_INV_memRAM~773_q\ $end
$var wire 1 EU \RAM1|ALT_INV_memRAM~645_q\ $end
$var wire 1 FU \RAM1|ALT_INV_memRAM~2723_combout\ $end
$var wire 1 GU \RAM1|ALT_INV_memRAM~997_q\ $end
$var wire 1 HU \RAM1|ALT_INV_memRAM~869_q\ $end
$var wire 1 IU \RAM1|ALT_INV_memRAM~741_q\ $end
$var wire 1 JU \RAM1|ALT_INV_memRAM~613_q\ $end
$var wire 1 KU \RAM1|ALT_INV_memRAM~2722_combout\ $end
$var wire 1 LU \RAM1|ALT_INV_memRAM~965_q\ $end
$var wire 1 MU \RAM1|ALT_INV_memRAM~837_q\ $end
$var wire 1 NU \RAM1|ALT_INV_memRAM~709_q\ $end
$var wire 1 OU \RAM1|ALT_INV_memRAM~581_q\ $end
$var wire 1 PU \RAM1|ALT_INV_memRAM~2721_combout\ $end
$var wire 1 QU \RAM1|ALT_INV_memRAM~2720_combout\ $end
$var wire 1 RU \RAM1|ALT_INV_memRAM~549_q\ $end
$var wire 1 SU \RAM1|ALT_INV_memRAM~421_q\ $end
$var wire 1 TU \RAM1|ALT_INV_memRAM~293_q\ $end
$var wire 1 UU \RAM1|ALT_INV_memRAM~165_q\ $end
$var wire 1 VU \RAM1|ALT_INV_memRAM~2719_combout\ $end
$var wire 1 WU \RAM1|ALT_INV_memRAM~517_q\ $end
$var wire 1 XU \RAM1|ALT_INV_memRAM~389_q\ $end
$var wire 1 YU \RAM1|ALT_INV_memRAM~261_q\ $end
$var wire 1 ZU \RAM1|ALT_INV_memRAM~133_q\ $end
$var wire 1 [U \RAM1|ALT_INV_memRAM~2718_combout\ $end
$var wire 1 \U \RAM1|ALT_INV_memRAM~485_q\ $end
$var wire 1 ]U \RAM1|ALT_INV_memRAM~357_q\ $end
$var wire 1 ^U \RAM1|ALT_INV_memRAM~229_q\ $end
$var wire 1 _U \RAM1|ALT_INV_memRAM~101_q\ $end
$var wire 1 `U \RAM1|ALT_INV_memRAM~2717_combout\ $end
$var wire 1 aU \RAM1|ALT_INV_memRAM~453_q\ $end
$var wire 1 bU \RAM1|ALT_INV_memRAM~325_q\ $end
$var wire 1 cU \RAM1|ALT_INV_memRAM~197_q\ $end
$var wire 1 dU \RAM1|ALT_INV_memRAM~69_q\ $end
$var wire 1 eU \RAM1|ALT_INV_memRAM~2716_combout\ $end
$var wire 1 fU \RAM1|ALT_INV_memRAM~2715_combout\ $end
$var wire 1 gU \RAM1|ALT_INV_memRAM~2714_combout\ $end
$var wire 1 hU \RAM1|ALT_INV_memRAM~2084_q\ $end
$var wire 1 iU \RAM1|ALT_INV_memRAM~1572_q\ $end
$var wire 1 jU \RAM1|ALT_INV_memRAM~1060_q\ $end
$var wire 1 kU \RAM1|ALT_INV_memRAM~548_q\ $end
$var wire 1 lU \RAM1|ALT_INV_memRAM~2713_combout\ $end
$var wire 1 mU \RAM1|ALT_INV_memRAM~2052_q\ $end
$var wire 1 nU \RAM1|ALT_INV_memRAM~1540_q\ $end
$var wire 1 oU \RAM1|ALT_INV_memRAM~1028_q\ $end
$var wire 1 pU \RAM1|ALT_INV_memRAM~516_q\ $end
$var wire 1 qU \RAM1|ALT_INV_memRAM~2712_combout\ $end
$var wire 1 rU \RAM1|ALT_INV_memRAM~2020_q\ $end
$var wire 1 sU \RAM1|ALT_INV_memRAM~1508_q\ $end
$var wire 1 tU \RAM1|ALT_INV_memRAM~996_q\ $end
$var wire 1 uU \RAM1|ALT_INV_memRAM~484_q\ $end
$var wire 1 vU \RAM1|ALT_INV_memRAM~2711_combout\ $end
$var wire 1 wU \RAM1|ALT_INV_memRAM~1988_q\ $end
$var wire 1 xU \RAM1|ALT_INV_memRAM~1476_q\ $end
$var wire 1 yU \RAM1|ALT_INV_memRAM~964_q\ $end
$var wire 1 zU \RAM1|ALT_INV_memRAM~452_q\ $end
$var wire 1 {U \RAM1|ALT_INV_memRAM~2710_combout\ $end
$var wire 1 |U \RAM1|ALT_INV_memRAM~2709_combout\ $end
$var wire 1 }U \RAM1|ALT_INV_memRAM~1956_q\ $end
$var wire 1 ~U \RAM1|ALT_INV_memRAM~1924_q\ $end
$var wire 1 !V \RAM1|ALT_INV_memRAM~1892_q\ $end
$var wire 1 "V \RAM1|ALT_INV_memRAM~1860_q\ $end
$var wire 1 #V \RAM1|ALT_INV_memRAM~2708_combout\ $end
$var wire 1 $V \RAM1|ALT_INV_memRAM~1444_q\ $end
$var wire 1 %V \RAM1|ALT_INV_memRAM~1412_q\ $end
$var wire 1 &V \RAM1|ALT_INV_memRAM~1380_q\ $end
$var wire 1 'V \RAM1|ALT_INV_memRAM~1348_q\ $end
$var wire 1 (V \RAM1|ALT_INV_memRAM~2707_combout\ $end
$var wire 1 )V \RAM1|ALT_INV_memRAM~932_q\ $end
$var wire 1 *V \RAM1|ALT_INV_memRAM~900_q\ $end
$var wire 1 +V \RAM1|ALT_INV_memRAM~868_q\ $end
$var wire 1 ,V \RAM1|ALT_INV_memRAM~836_q\ $end
$var wire 1 -V \RAM1|ALT_INV_memRAM~2706_combout\ $end
$var wire 1 .V \RAM1|ALT_INV_memRAM~420_q\ $end
$var wire 1 /V \RAM1|ALT_INV_memRAM~388_q\ $end
$var wire 1 0V \RAM1|ALT_INV_memRAM~356_q\ $end
$var wire 1 1V \RAM1|ALT_INV_memRAM~324_q\ $end
$var wire 1 2V \RAM1|ALT_INV_memRAM~2705_combout\ $end
$var wire 1 3V \RAM1|ALT_INV_memRAM~2704_combout\ $end
$var wire 1 4V \RAM1|ALT_INV_memRAM~1828_q\ $end
$var wire 1 5V \RAM1|ALT_INV_memRAM~1796_q\ $end
$var wire 1 6V \RAM1|ALT_INV_memRAM~1764_q\ $end
$var wire 1 7V \RAM1|ALT_INV_memRAM~1732_q\ $end
$var wire 1 8V \RAM1|ALT_INV_memRAM~2703_combout\ $end
$var wire 1 9V \RAM1|ALT_INV_memRAM~1316_q\ $end
$var wire 1 :V \RAM1|ALT_INV_memRAM~1284_q\ $end
$var wire 1 ;V \RAM1|ALT_INV_memRAM~1252_q\ $end
$var wire 1 <V \RAM1|ALT_INV_memRAM~1220_q\ $end
$var wire 1 =V \RAM1|ALT_INV_memRAM~2702_combout\ $end
$var wire 1 >V \RAM1|ALT_INV_memRAM~804_q\ $end
$var wire 1 ?V \RAM1|ALT_INV_memRAM~772_q\ $end
$var wire 1 @V \RAM1|ALT_INV_memRAM~740_q\ $end
$var wire 1 AV \RAM1|ALT_INV_memRAM~708_q\ $end
$var wire 1 BV \RAM1|ALT_INV_memRAM~2701_combout\ $end
$var wire 1 CV \RAM1|ALT_INV_memRAM~292_q\ $end
$var wire 1 DV \RAM1|ALT_INV_memRAM~260_q\ $end
$var wire 1 EV \RAM1|ALT_INV_memRAM~228_q\ $end
$var wire 1 FV \RAM1|ALT_INV_memRAM~196_q\ $end
$var wire 1 GV \RAM1|ALT_INV_memRAM~2700_combout\ $end
$var wire 1 HV \RAM1|ALT_INV_memRAM~2699_combout\ $end
$var wire 1 IV \RAM1|ALT_INV_memRAM~1700_q\ $end
$var wire 1 JV \RAM1|ALT_INV_memRAM~1668_q\ $end
$var wire 1 KV \RAM1|ALT_INV_memRAM~1636_q\ $end
$var wire 1 LV \RAM1|ALT_INV_memRAM~1604_q\ $end
$var wire 1 MV \RAM1|ALT_INV_memRAM~2698_combout\ $end
$var wire 1 NV \RAM1|ALT_INV_memRAM~1188_q\ $end
$var wire 1 OV \RAM1|ALT_INV_memRAM~1156_q\ $end
$var wire 1 PV \RAM1|ALT_INV_memRAM~1124_q\ $end
$var wire 1 QV \RAM1|ALT_INV_memRAM~1092_q\ $end
$var wire 1 RV \RAM1|ALT_INV_memRAM~2697_combout\ $end
$var wire 1 SV \RAM1|ALT_INV_memRAM~676_q\ $end
$var wire 1 TV \RAM1|ALT_INV_memRAM~644_q\ $end
$var wire 1 UV \RAM1|ALT_INV_memRAM~612_q\ $end
$var wire 1 VV \RAM1|ALT_INV_memRAM~580_q\ $end
$var wire 1 WV \RAM1|ALT_INV_memRAM~2696_combout\ $end
$var wire 1 XV \RAM1|ALT_INV_memRAM~164_q\ $end
$var wire 1 YV \RAM1|ALT_INV_memRAM~132_q\ $end
$var wire 1 ZV \RAM1|ALT_INV_memRAM~100_q\ $end
$var wire 1 [V \RAM1|ALT_INV_memRAM~68_q\ $end
$var wire 1 \V \MUX_ULA_MEM|ALT_INV_saida_MUX[28]~30_combout\ $end
$var wire 1 ]V \RAM1|ALT_INV_memRAM~2695_combout\ $end
$var wire 1 ^V \RAM1|ALT_INV_memRAM~2694_combout\ $end
$var wire 1 _V \RAM1|ALT_INV_memRAM~2693_combout\ $end
$var wire 1 `V \RAM1|ALT_INV_memRAM~2083_q\ $end
$var wire 1 aV \RAM1|ALT_INV_memRAM~1955_q\ $end
$var wire 1 bV \RAM1|ALT_INV_memRAM~1827_q\ $end
$var wire 1 cV \RAM1|ALT_INV_memRAM~1699_q\ $end
$var wire 1 dV \RAM1|ALT_INV_memRAM~2692_combout\ $end
$var wire 1 eV \RAM1|ALT_INV_memRAM~1571_q\ $end
$var wire 1 fV \RAM1|ALT_INV_memRAM~1443_q\ $end
$var wire 1 gV \RAM1|ALT_INV_memRAM~1315_q\ $end
$var wire 1 hV \RAM1|ALT_INV_memRAM~1187_q\ $end
$var wire 1 iV \RAM1|ALT_INV_memRAM~2691_combout\ $end
$var wire 1 jV \RAM1|ALT_INV_memRAM~1059_q\ $end
$var wire 1 kV \RAM1|ALT_INV_memRAM~931_q\ $end
$var wire 1 lV \RAM1|ALT_INV_memRAM~803_q\ $end
$var wire 1 mV \RAM1|ALT_INV_memRAM~675_q\ $end
$var wire 1 nV \RAM1|ALT_INV_memRAM~2690_combout\ $end
$var wire 1 oV \RAM1|ALT_INV_memRAM~547_q\ $end
$var wire 1 pV \RAM1|ALT_INV_memRAM~419_q\ $end
$var wire 1 qV \RAM1|ALT_INV_memRAM~291_q\ $end
$var wire 1 rV \RAM1|ALT_INV_memRAM~163_q\ $end
$var wire 1 sV \RAM1|ALT_INV_memRAM~2689_combout\ $end
$var wire 1 tV \RAM1|ALT_INV_memRAM~2688_combout\ $end
$var wire 1 uV \RAM1|ALT_INV_memRAM~2051_q\ $end
$var wire 1 vV \RAM1|ALT_INV_memRAM~1539_q\ $end
$var wire 1 wV \RAM1|ALT_INV_memRAM~1027_q\ $end
$var wire 1 xV \RAM1|ALT_INV_memRAM~515_q\ $end
$var wire 1 yV \RAM1|ALT_INV_memRAM~2687_combout\ $end
$var wire 1 zV \RAM1|ALT_INV_memRAM~1923_q\ $end
$var wire 1 {V \RAM1|ALT_INV_memRAM~1411_q\ $end
$var wire 1 |V \RAM1|ALT_INV_memRAM~899_q\ $end
$var wire 1 }V \RAM1|ALT_INV_memRAM~387_q\ $end
$var wire 1 ~V \RAM1|ALT_INV_memRAM~2686_combout\ $end
$var wire 1 !W \RAM1|ALT_INV_memRAM~1795_q\ $end
$var wire 1 "W \RAM1|ALT_INV_memRAM~1283_q\ $end
$var wire 1 #W \RAM1|ALT_INV_memRAM~771_q\ $end
$var wire 1 $W \RAM1|ALT_INV_memRAM~259_q\ $end
$var wire 1 %W \RAM1|ALT_INV_memRAM~2685_combout\ $end
$var wire 1 &W \RAM1|ALT_INV_memRAM~1667_q\ $end
$var wire 1 'W \RAM1|ALT_INV_memRAM~1155_q\ $end
$var wire 1 (W \RAM1|ALT_INV_memRAM~643_q\ $end
$var wire 1 )W \RAM1|ALT_INV_memRAM~131_q\ $end
$var wire 1 *W \RAM1|ALT_INV_memRAM~2684_combout\ $end
$var wire 1 +W \RAM1|ALT_INV_memRAM~2683_combout\ $end
$var wire 1 ,W \RAM1|ALT_INV_memRAM~2019_q\ $end
$var wire 1 -W \RAM1|ALT_INV_memRAM~1507_q\ $end
$var wire 1 .W \RAM1|ALT_INV_memRAM~995_q\ $end
$var wire 1 /W \RAM1|ALT_INV_memRAM~483_q\ $end
$var wire 1 0W \RAM1|ALT_INV_memRAM~2682_combout\ $end
$var wire 1 1W \RAM1|ALT_INV_memRAM~1891_q\ $end
$var wire 1 2W \RAM1|ALT_INV_memRAM~1379_q\ $end
$var wire 1 3W \RAM1|ALT_INV_memRAM~867_q\ $end
$var wire 1 4W \RAM1|ALT_INV_memRAM~355_q\ $end
$var wire 1 5W \RAM1|ALT_INV_memRAM~2681_combout\ $end
$var wire 1 6W \RAM1|ALT_INV_memRAM~1763_q\ $end
$var wire 1 7W \RAM1|ALT_INV_memRAM~1251_q\ $end
$var wire 1 8W \RAM1|ALT_INV_memRAM~739_q\ $end
$var wire 1 9W \RAM1|ALT_INV_memRAM~227_q\ $end
$var wire 1 :W \RAM1|ALT_INV_memRAM~2680_combout\ $end
$var wire 1 ;W \RAM1|ALT_INV_memRAM~1635_q\ $end
$var wire 1 <W \RAM1|ALT_INV_memRAM~1123_q\ $end
$var wire 1 =W \RAM1|ALT_INV_memRAM~611_q\ $end
$var wire 1 >W \RAM1|ALT_INV_memRAM~99_q\ $end
$var wire 1 ?W \RAM1|ALT_INV_memRAM~2679_combout\ $end
$var wire 1 @W \RAM1|ALT_INV_memRAM~2678_combout\ $end
$var wire 1 AW \RAM1|ALT_INV_memRAM~1987_q\ $end
$var wire 1 BW \RAM1|ALT_INV_memRAM~1475_q\ $end
$var wire 1 CW \RAM1|ALT_INV_memRAM~963_q\ $end
$var wire 1 DW \RAM1|ALT_INV_memRAM~451_q\ $end
$var wire 1 EW \RAM1|ALT_INV_memRAM~2677_combout\ $end
$var wire 1 FW \RAM1|ALT_INV_memRAM~1859_q\ $end
$var wire 1 GW \RAM1|ALT_INV_memRAM~1347_q\ $end
$var wire 1 HW \RAM1|ALT_INV_memRAM~835_q\ $end
$var wire 1 IW \RAM1|ALT_INV_memRAM~323_q\ $end
$var wire 1 JW \RAM1|ALT_INV_memRAM~2676_combout\ $end
$var wire 1 KW \RAM1|ALT_INV_memRAM~1731_q\ $end
$var wire 1 LW \RAM1|ALT_INV_memRAM~1219_q\ $end
$var wire 1 MW \RAM1|ALT_INV_memRAM~707_q\ $end
$var wire 1 NW \RAM1|ALT_INV_memRAM~195_q\ $end
$var wire 1 OW \RAM1|ALT_INV_memRAM~2675_combout\ $end
$var wire 1 PW \RAM1|ALT_INV_memRAM~1603_q\ $end
$var wire 1 QW \RAM1|ALT_INV_memRAM~1091_q\ $end
$var wire 1 RW \RAM1|ALT_INV_memRAM~579_q\ $end
$var wire 1 SW \RAM1|ALT_INV_memRAM~67_q\ $end
$var wire 1 TW \RAM1|ALT_INV_memRAM~2674_combout\ $end
$var wire 1 UW \RAM1|ALT_INV_memRAM~2673_combout\ $end
$var wire 1 VW \RAM1|ALT_INV_memRAM~2672_combout\ $end
$var wire 1 WW \RAM1|ALT_INV_memRAM~2082_q\ $end
$var wire 1 XW \RAM1|ALT_INV_memRAM~1954_q\ $end
$var wire 1 YW \RAM1|ALT_INV_memRAM~1826_q\ $end
$var wire 1 ZW \RAM1|ALT_INV_memRAM~1698_q\ $end
$var wire 1 [W \RAM1|ALT_INV_memRAM~2671_combout\ $end
$var wire 1 \W \RAM1|ALT_INV_memRAM~2050_q\ $end
$var wire 1 ]W \RAM1|ALT_INV_memRAM~1922_q\ $end
$var wire 1 ^W \RAM1|ALT_INV_memRAM~1794_q\ $end
$var wire 1 _W \RAM1|ALT_INV_memRAM~1666_q\ $end
$var wire 1 `W \RAM1|ALT_INV_memRAM~2670_combout\ $end
$var wire 1 aW \RAM1|ALT_INV_memRAM~2018_q\ $end
$var wire 1 bW \RAM1|ALT_INV_memRAM~1890_q\ $end
$var wire 1 cW \RAM1|ALT_INV_memRAM~1762_q\ $end
$var wire 1 dW \RAM1|ALT_INV_memRAM~1634_q\ $end
$var wire 1 eW \RAM1|ALT_INV_memRAM~2669_combout\ $end
$var wire 1 fW \RAM1|ALT_INV_memRAM~1986_q\ $end
$var wire 1 gW \RAM1|ALT_INV_memRAM~1858_q\ $end
$var wire 1 hW \RAM1|ALT_INV_memRAM~1730_q\ $end
$var wire 1 iW \RAM1|ALT_INV_memRAM~1602_q\ $end
$var wire 1 jW \RAM1|ALT_INV_memRAM~2668_combout\ $end
$var wire 1 kW \RAM1|ALT_INV_memRAM~2667_combout\ $end
$var wire 1 lW \RAM1|ALT_INV_memRAM~1570_q\ $end
$var wire 1 mW \RAM1|ALT_INV_memRAM~1538_q\ $end
$var wire 1 nW \RAM1|ALT_INV_memRAM~1506_q\ $end
$var wire 1 oW \RAM1|ALT_INV_memRAM~1474_q\ $end
$var wire 1 pW \RAM1|ALT_INV_memRAM~2666_combout\ $end
$var wire 1 qW \RAM1|ALT_INV_memRAM~1442_q\ $end
$var wire 1 rW \RAM1|ALT_INV_memRAM~1410_q\ $end
$var wire 1 sW \RAM1|ALT_INV_memRAM~1378_q\ $end
$var wire 1 tW \RAM1|ALT_INV_memRAM~1346_q\ $end
$var wire 1 uW \RAM1|ALT_INV_memRAM~2665_combout\ $end
$var wire 1 vW \RAM1|ALT_INV_memRAM~1314_q\ $end
$var wire 1 wW \RAM1|ALT_INV_memRAM~1282_q\ $end
$var wire 1 xW \RAM1|ALT_INV_memRAM~1250_q\ $end
$var wire 1 yW \RAM1|ALT_INV_memRAM~1218_q\ $end
$var wire 1 zW \RAM1|ALT_INV_memRAM~2664_combout\ $end
$var wire 1 {W \RAM1|ALT_INV_memRAM~1186_q\ $end
$var wire 1 |W \RAM1|ALT_INV_memRAM~1154_q\ $end
$var wire 1 }W \RAM1|ALT_INV_memRAM~1122_q\ $end
$var wire 1 ~W \RAM1|ALT_INV_memRAM~1090_q\ $end
$var wire 1 !X \RAM1|ALT_INV_memRAM~2663_combout\ $end
$var wire 1 "X \RAM1|ALT_INV_memRAM~2662_combout\ $end
$var wire 1 #X \RAM1|ALT_INV_memRAM~1058_q\ $end
$var wire 1 $X \RAM1|ALT_INV_memRAM~930_q\ $end
$var wire 1 %X \RAM1|ALT_INV_memRAM~802_q\ $end
$var wire 1 &X \RAM1|ALT_INV_memRAM~674_q\ $end
$var wire 1 'X \RAM1|ALT_INV_memRAM~2661_combout\ $end
$var wire 1 (X \RAM1|ALT_INV_memRAM~1026_q\ $end
$var wire 1 )X \RAM1|ALT_INV_memRAM~898_q\ $end
$var wire 1 *X \RAM1|ALT_INV_memRAM~770_q\ $end
$var wire 1 +X \RAM1|ALT_INV_memRAM~642_q\ $end
$var wire 1 ,X \RAM1|ALT_INV_memRAM~2660_combout\ $end
$var wire 1 -X \RAM1|ALT_INV_memRAM~994_q\ $end
$var wire 1 .X \RAM1|ALT_INV_memRAM~866_q\ $end
$var wire 1 /X \RAM1|ALT_INV_memRAM~738_q\ $end
$var wire 1 0X \RAM1|ALT_INV_memRAM~610_q\ $end
$var wire 1 1X \RAM1|ALT_INV_memRAM~2659_combout\ $end
$var wire 1 2X \RAM1|ALT_INV_memRAM~962_q\ $end
$var wire 1 3X \RAM1|ALT_INV_memRAM~834_q\ $end
$var wire 1 4X \RAM1|ALT_INV_memRAM~706_q\ $end
$var wire 1 5X \RAM1|ALT_INV_memRAM~578_q\ $end
$var wire 1 6X \RAM1|ALT_INV_memRAM~2658_combout\ $end
$var wire 1 7X \RAM1|ALT_INV_memRAM~2657_combout\ $end
$var wire 1 8X \RAM1|ALT_INV_memRAM~546_q\ $end
$var wire 1 9X \RAM1|ALT_INV_memRAM~418_q\ $end
$var wire 1 :X \RAM1|ALT_INV_memRAM~290_q\ $end
$var wire 1 ;X \RAM1|ALT_INV_memRAM~162_q\ $end
$var wire 1 <X \RAM1|ALT_INV_memRAM~2656_combout\ $end
$var wire 1 =X \RAM1|ALT_INV_memRAM~514_q\ $end
$var wire 1 >X \RAM1|ALT_INV_memRAM~386_q\ $end
$var wire 1 ?X \RAM1|ALT_INV_memRAM~258_q\ $end
$var wire 1 @X \RAM1|ALT_INV_memRAM~130_q\ $end
$var wire 1 AX \RAM1|ALT_INV_memRAM~2655_combout\ $end
$var wire 1 BX \RAM1|ALT_INV_memRAM~482_q\ $end
$var wire 1 CX \RAM1|ALT_INV_memRAM~354_q\ $end
$var wire 1 DX \RAM1|ALT_INV_memRAM~226_q\ $end
$var wire 1 EX \RAM1|ALT_INV_memRAM~98_q\ $end
$var wire 1 FX \RAM1|ALT_INV_memRAM~2654_combout\ $end
$var wire 1 GX \RAM1|ALT_INV_memRAM~450_q\ $end
$var wire 1 HX \RAM1|ALT_INV_memRAM~322_q\ $end
$var wire 1 IX \RAM1|ALT_INV_memRAM~194_q\ $end
$var wire 1 JX \RAM1|ALT_INV_memRAM~66_q\ $end
$var wire 1 KX \MUX_ULA_MEM|ALT_INV_saida_MUX[26]~27_combout\ $end
$var wire 1 LX \RAM1|ALT_INV_memRAM~2653_combout\ $end
$var wire 1 MX \RAM1|ALT_INV_memRAM~2652_combout\ $end
$var wire 1 NX \RAM1|ALT_INV_memRAM~2651_combout\ $end
$var wire 1 OX \RAM1|ALT_INV_memRAM~2081_q\ $end
$var wire 1 PX \RAM1|ALT_INV_memRAM~1569_q\ $end
$var wire 1 QX \RAM1|ALT_INV_memRAM~1057_q\ $end
$var wire 1 RX \RAM1|ALT_INV_memRAM~545_q\ $end
$var wire 1 SX \RAM1|ALT_INV_memRAM~2650_combout\ $end
$var wire 1 TX \RAM1|ALT_INV_memRAM~2049_q\ $end
$var wire 1 UX \RAM1|ALT_INV_memRAM~1537_q\ $end
$var wire 1 VX \RAM1|ALT_INV_memRAM~1025_q\ $end
$var wire 1 WX \RAM1|ALT_INV_memRAM~513_q\ $end
$var wire 1 XX \RAM1|ALT_INV_memRAM~2649_combout\ $end
$var wire 1 YX \RAM1|ALT_INV_memRAM~2017_q\ $end
$var wire 1 ZX \RAM1|ALT_INV_memRAM~1505_q\ $end
$var wire 1 [X \RAM1|ALT_INV_memRAM~993_q\ $end
$var wire 1 \X \RAM1|ALT_INV_memRAM~481_q\ $end
$var wire 1 ]X \RAM1|ALT_INV_memRAM~2648_combout\ $end
$var wire 1 ^X \RAM1|ALT_INV_memRAM~1985_q\ $end
$var wire 1 _X \RAM1|ALT_INV_memRAM~1473_q\ $end
$var wire 1 `X \RAM1|ALT_INV_memRAM~961_q\ $end
$var wire 1 aX \RAM1|ALT_INV_memRAM~449_q\ $end
$var wire 1 bX \RAM1|ALT_INV_memRAM~2647_combout\ $end
$var wire 1 cX \RAM1|ALT_INV_memRAM~2646_combout\ $end
$var wire 1 dX \RAM1|ALT_INV_memRAM~1953_q\ $end
$var wire 1 eX \RAM1|ALT_INV_memRAM~1921_q\ $end
$var wire 1 fX \RAM1|ALT_INV_memRAM~1889_q\ $end
$var wire 1 gX \RAM1|ALT_INV_memRAM~1857_q\ $end
$var wire 1 hX \RAM1|ALT_INV_memRAM~2645_combout\ $end
$var wire 1 iX \RAM1|ALT_INV_memRAM~1441_q\ $end
$var wire 1 jX \RAM1|ALT_INV_memRAM~1409_q\ $end
$var wire 1 kX \RAM1|ALT_INV_memRAM~1377_q\ $end
$var wire 1 lX \RAM1|ALT_INV_memRAM~1345_q\ $end
$var wire 1 mX \RAM1|ALT_INV_memRAM~2644_combout\ $end
$var wire 1 nX \RAM1|ALT_INV_memRAM~929_q\ $end
$var wire 1 oX \RAM1|ALT_INV_memRAM~897_q\ $end
$var wire 1 pX \RAM1|ALT_INV_memRAM~865_q\ $end
$var wire 1 qX \RAM1|ALT_INV_memRAM~833_q\ $end
$var wire 1 rX \RAM1|ALT_INV_memRAM~2643_combout\ $end
$var wire 1 sX \RAM1|ALT_INV_memRAM~417_q\ $end
$var wire 1 tX \RAM1|ALT_INV_memRAM~385_q\ $end
$var wire 1 uX \RAM1|ALT_INV_memRAM~353_q\ $end
$var wire 1 vX \RAM1|ALT_INV_memRAM~321_q\ $end
$var wire 1 wX \RAM1|ALT_INV_memRAM~2642_combout\ $end
$var wire 1 xX \RAM1|ALT_INV_memRAM~2641_combout\ $end
$var wire 1 yX \RAM1|ALT_INV_memRAM~1825_q\ $end
$var wire 1 zX \RAM1|ALT_INV_memRAM~1793_q\ $end
$var wire 1 {X \RAM1|ALT_INV_memRAM~1761_q\ $end
$var wire 1 |X \RAM1|ALT_INV_memRAM~1729_q\ $end
$var wire 1 }X \RAM1|ALT_INV_memRAM~2640_combout\ $end
$var wire 1 ~X \RAM1|ALT_INV_memRAM~1313_q\ $end
$var wire 1 !Y \RAM1|ALT_INV_memRAM~1281_q\ $end
$var wire 1 "Y \RAM1|ALT_INV_memRAM~1249_q\ $end
$var wire 1 #Y \RAM1|ALT_INV_memRAM~1217_q\ $end
$var wire 1 $Y \RAM1|ALT_INV_memRAM~2639_combout\ $end
$var wire 1 %Y \RAM1|ALT_INV_memRAM~801_q\ $end
$var wire 1 &Y \RAM1|ALT_INV_memRAM~769_q\ $end
$var wire 1 'Y \RAM1|ALT_INV_memRAM~737_q\ $end
$var wire 1 (Y \RAM1|ALT_INV_memRAM~705_q\ $end
$var wire 1 )Y \RAM1|ALT_INV_memRAM~2638_combout\ $end
$var wire 1 *Y \RAM1|ALT_INV_memRAM~289_q\ $end
$var wire 1 +Y \RAM1|ALT_INV_memRAM~257_q\ $end
$var wire 1 ,Y \RAM1|ALT_INV_memRAM~225_q\ $end
$var wire 1 -Y \RAM1|ALT_INV_memRAM~193_q\ $end
$var wire 1 .Y \RAM1|ALT_INV_memRAM~2637_combout\ $end
$var wire 1 /Y \RAM1|ALT_INV_memRAM~2636_combout\ $end
$var wire 1 0Y \RAM1|ALT_INV_memRAM~1697_q\ $end
$var wire 1 1Y \RAM1|ALT_INV_memRAM~1665_q\ $end
$var wire 1 2Y \RAM1|ALT_INV_memRAM~1633_q\ $end
$var wire 1 3Y \RAM1|ALT_INV_memRAM~1601_q\ $end
$var wire 1 4Y \RAM1|ALT_INV_memRAM~2635_combout\ $end
$var wire 1 5Y \RAM1|ALT_INV_memRAM~1185_q\ $end
$var wire 1 6Y \RAM1|ALT_INV_memRAM~1153_q\ $end
$var wire 1 7Y \RAM1|ALT_INV_memRAM~1121_q\ $end
$var wire 1 8Y \RAM1|ALT_INV_memRAM~1089_q\ $end
$var wire 1 9Y \RAM1|ALT_INV_memRAM~2634_combout\ $end
$var wire 1 :Y \RAM1|ALT_INV_memRAM~673_q\ $end
$var wire 1 ;Y \RAM1|ALT_INV_memRAM~641_q\ $end
$var wire 1 <Y \RAM1|ALT_INV_memRAM~609_q\ $end
$var wire 1 =Y \RAM1|ALT_INV_memRAM~577_q\ $end
$var wire 1 >Y \RAM1|ALT_INV_memRAM~2633_combout\ $end
$var wire 1 ?Y \RAM1|ALT_INV_memRAM~161_q\ $end
$var wire 1 @Y \RAM1|ALT_INV_memRAM~129_q\ $end
$var wire 1 AY \RAM1|ALT_INV_memRAM~97_q\ $end
$var wire 1 BY \RAM1|ALT_INV_memRAM~65_q\ $end
$var wire 1 CY \MUX_ULA_MEM|ALT_INV_saida_MUX[25]~25_combout\ $end
$var wire 1 DY \RAM1|ALT_INV_memRAM~2632_combout\ $end
$var wire 1 EY \RAM1|ALT_INV_memRAM~2631_combout\ $end
$var wire 1 FY \RAM1|ALT_INV_memRAM~2630_combout\ $end
$var wire 1 GY \RAM1|ALT_INV_memRAM~2080_q\ $end
$var wire 1 HY \RAM1|ALT_INV_memRAM~1952_q\ $end
$var wire 1 IY \RAM1|ALT_INV_memRAM~1824_q\ $end
$var wire 1 JY \RAM1|ALT_INV_memRAM~1696_q\ $end
$var wire 1 KY \RAM1|ALT_INV_memRAM~2629_combout\ $end
$var wire 1 LY \RAM1|ALT_INV_memRAM~1568_q\ $end
$var wire 1 MY \RAM1|ALT_INV_memRAM~1440_q\ $end
$var wire 1 NY \RAM1|ALT_INV_memRAM~1312_q\ $end
$var wire 1 OY \RAM1|ALT_INV_memRAM~1184_q\ $end
$var wire 1 PY \RAM1|ALT_INV_memRAM~2628_combout\ $end
$var wire 1 QY \RAM1|ALT_INV_memRAM~1056_q\ $end
$var wire 1 RY \RAM1|ALT_INV_memRAM~928_q\ $end
$var wire 1 SY \RAM1|ALT_INV_memRAM~800_q\ $end
$var wire 1 TY \RAM1|ALT_INV_memRAM~672_q\ $end
$var wire 1 UY \RAM1|ALT_INV_memRAM~2627_combout\ $end
$var wire 1 VY \RAM1|ALT_INV_memRAM~544_q\ $end
$var wire 1 WY \RAM1|ALT_INV_memRAM~416_q\ $end
$var wire 1 XY \RAM1|ALT_INV_memRAM~288_q\ $end
$var wire 1 YY \RAM1|ALT_INV_memRAM~160_q\ $end
$var wire 1 ZY \RAM1|ALT_INV_memRAM~2626_combout\ $end
$var wire 1 [Y \RAM1|ALT_INV_memRAM~2625_combout\ $end
$var wire 1 \Y \RAM1|ALT_INV_memRAM~2048_q\ $end
$var wire 1 ]Y \RAM1|ALT_INV_memRAM~1536_q\ $end
$var wire 1 ^Y \RAM1|ALT_INV_memRAM~1024_q\ $end
$var wire 1 _Y \RAM1|ALT_INV_memRAM~512_q\ $end
$var wire 1 `Y \RAM1|ALT_INV_memRAM~2624_combout\ $end
$var wire 1 aY \RAM1|ALT_INV_memRAM~1920_q\ $end
$var wire 1 bY \RAM1|ALT_INV_memRAM~1408_q\ $end
$var wire 1 cY \RAM1|ALT_INV_memRAM~896_q\ $end
$var wire 1 dY \RAM1|ALT_INV_memRAM~384_q\ $end
$var wire 1 eY \RAM1|ALT_INV_memRAM~2623_combout\ $end
$var wire 1 fY \RAM1|ALT_INV_memRAM~1792_q\ $end
$var wire 1 gY \RAM1|ALT_INV_memRAM~1280_q\ $end
$var wire 1 hY \RAM1|ALT_INV_memRAM~768_q\ $end
$var wire 1 iY \RAM1|ALT_INV_memRAM~256_q\ $end
$var wire 1 jY \RAM1|ALT_INV_memRAM~2622_combout\ $end
$var wire 1 kY \RAM1|ALT_INV_memRAM~1664_q\ $end
$var wire 1 lY \RAM1|ALT_INV_memRAM~1152_q\ $end
$var wire 1 mY \RAM1|ALT_INV_memRAM~640_q\ $end
$var wire 1 nY \RAM1|ALT_INV_memRAM~128_q\ $end
$var wire 1 oY \RAM1|ALT_INV_memRAM~2621_combout\ $end
$var wire 1 pY \RAM1|ALT_INV_memRAM~2620_combout\ $end
$var wire 1 qY \RAM1|ALT_INV_memRAM~2016_q\ $end
$var wire 1 rY \RAM1|ALT_INV_memRAM~1504_q\ $end
$var wire 1 sY \RAM1|ALT_INV_memRAM~992_q\ $end
$var wire 1 tY \RAM1|ALT_INV_memRAM~480_q\ $end
$var wire 1 uY \RAM1|ALT_INV_memRAM~2619_combout\ $end
$var wire 1 vY \RAM1|ALT_INV_memRAM~1888_q\ $end
$var wire 1 wY \RAM1|ALT_INV_memRAM~1376_q\ $end
$var wire 1 xY \RAM1|ALT_INV_memRAM~864_q\ $end
$var wire 1 yY \RAM1|ALT_INV_memRAM~352_q\ $end
$var wire 1 zY \RAM1|ALT_INV_memRAM~2618_combout\ $end
$var wire 1 {Y \RAM1|ALT_INV_memRAM~1760_q\ $end
$var wire 1 |Y \RAM1|ALT_INV_memRAM~1248_q\ $end
$var wire 1 }Y \RAM1|ALT_INV_memRAM~736_q\ $end
$var wire 1 ~Y \RAM1|ALT_INV_memRAM~224_q\ $end
$var wire 1 !Z \RAM1|ALT_INV_memRAM~2617_combout\ $end
$var wire 1 "Z \RAM1|ALT_INV_memRAM~1632_q\ $end
$var wire 1 #Z \RAM1|ALT_INV_memRAM~1120_q\ $end
$var wire 1 $Z \RAM1|ALT_INV_memRAM~608_q\ $end
$var wire 1 %Z \RAM1|ALT_INV_memRAM~96_q\ $end
$var wire 1 &Z \RAM1|ALT_INV_memRAM~2616_combout\ $end
$var wire 1 'Z \RAM1|ALT_INV_memRAM~2615_combout\ $end
$var wire 1 (Z \RAM1|ALT_INV_memRAM~1984_q\ $end
$var wire 1 )Z \RAM1|ALT_INV_memRAM~1472_q\ $end
$var wire 1 *Z \RAM1|ALT_INV_memRAM~960_q\ $end
$var wire 1 +Z \RAM1|ALT_INV_memRAM~448_q\ $end
$var wire 1 ,Z \RAM1|ALT_INV_memRAM~2614_combout\ $end
$var wire 1 -Z \RAM1|ALT_INV_memRAM~1856_q\ $end
$var wire 1 .Z \RAM1|ALT_INV_memRAM~1344_q\ $end
$var wire 1 /Z \RAM1|ALT_INV_memRAM~832_q\ $end
$var wire 1 0Z \RAM1|ALT_INV_memRAM~320_q\ $end
$var wire 1 1Z \RAM1|ALT_INV_memRAM~2613_combout\ $end
$var wire 1 2Z \RAM1|ALT_INV_memRAM~1728_q\ $end
$var wire 1 3Z \RAM1|ALT_INV_memRAM~1216_q\ $end
$var wire 1 4Z \RAM1|ALT_INV_memRAM~704_q\ $end
$var wire 1 5Z \RAM1|ALT_INV_memRAM~192_q\ $end
$var wire 1 6Z \RAM1|ALT_INV_memRAM~2612_combout\ $end
$var wire 1 7Z \RAM1|ALT_INV_memRAM~1600_q\ $end
$var wire 1 8Z \RAM1|ALT_INV_memRAM~1088_q\ $end
$var wire 1 9Z \RAM1|ALT_INV_memRAM~576_q\ $end
$var wire 1 :Z \RAM1|ALT_INV_memRAM~64_q\ $end
$var wire 1 ;Z \RAM1|ALT_INV_memRAM~2611_combout\ $end
$var wire 1 <Z \RAM1|ALT_INV_memRAM~2610_combout\ $end
$var wire 1 =Z \RAM1|ALT_INV_memRAM~2609_combout\ $end
$var wire 1 >Z \RAM1|ALT_INV_memRAM~2079_q\ $end
$var wire 1 ?Z \RAM1|ALT_INV_memRAM~1951_q\ $end
$var wire 1 @Z \RAM1|ALT_INV_memRAM~1823_q\ $end
$var wire 1 AZ \RAM1|ALT_INV_memRAM~1695_q\ $end
$var wire 1 BZ \RAM1|ALT_INV_memRAM~2608_combout\ $end
$var wire 1 CZ \RAM1|ALT_INV_memRAM~2047_q\ $end
$var wire 1 DZ \RAM1|ALT_INV_memRAM~1919_q\ $end
$var wire 1 EZ \RAM1|ALT_INV_memRAM~1791_q\ $end
$var wire 1 FZ \RAM1|ALT_INV_memRAM~1663_q\ $end
$var wire 1 GZ \RAM1|ALT_INV_memRAM~2607_combout\ $end
$var wire 1 HZ \RAM1|ALT_INV_memRAM~2015_q\ $end
$var wire 1 IZ \RAM1|ALT_INV_memRAM~1887_q\ $end
$var wire 1 JZ \RAM1|ALT_INV_memRAM~1759_q\ $end
$var wire 1 KZ \RAM1|ALT_INV_memRAM~1631_q\ $end
$var wire 1 LZ \RAM1|ALT_INV_memRAM~2606_combout\ $end
$var wire 1 MZ \RAM1|ALT_INV_memRAM~1983_q\ $end
$var wire 1 NZ \RAM1|ALT_INV_memRAM~1855_q\ $end
$var wire 1 OZ \RAM1|ALT_INV_memRAM~1727_q\ $end
$var wire 1 PZ \RAM1|ALT_INV_memRAM~1599_q\ $end
$var wire 1 QZ \RAM1|ALT_INV_memRAM~2605_combout\ $end
$var wire 1 RZ \RAM1|ALT_INV_memRAM~2604_combout\ $end
$var wire 1 SZ \RAM1|ALT_INV_memRAM~1567_q\ $end
$var wire 1 TZ \RAM1|ALT_INV_memRAM~1535_q\ $end
$var wire 1 UZ \RAM1|ALT_INV_memRAM~1503_q\ $end
$var wire 1 VZ \RAM1|ALT_INV_memRAM~1471_q\ $end
$var wire 1 WZ \RAM1|ALT_INV_memRAM~2603_combout\ $end
$var wire 1 XZ \RAM1|ALT_INV_memRAM~1439_q\ $end
$var wire 1 YZ \RAM1|ALT_INV_memRAM~1407_q\ $end
$var wire 1 ZZ \RAM1|ALT_INV_memRAM~1375_q\ $end
$var wire 1 [Z \RAM1|ALT_INV_memRAM~1343_q\ $end
$var wire 1 \Z \RAM1|ALT_INV_memRAM~2602_combout\ $end
$var wire 1 ]Z \RAM1|ALT_INV_memRAM~1311_q\ $end
$var wire 1 ^Z \RAM1|ALT_INV_memRAM~1279_q\ $end
$var wire 1 _Z \RAM1|ALT_INV_memRAM~1247_q\ $end
$var wire 1 `Z \RAM1|ALT_INV_memRAM~1215_q\ $end
$var wire 1 aZ \RAM1|ALT_INV_memRAM~2601_combout\ $end
$var wire 1 bZ \RAM1|ALT_INV_memRAM~1183_q\ $end
$var wire 1 cZ \RAM1|ALT_INV_memRAM~1151_q\ $end
$var wire 1 dZ \RAM1|ALT_INV_memRAM~1119_q\ $end
$var wire 1 eZ \RAM1|ALT_INV_memRAM~1087_q\ $end
$var wire 1 fZ \RAM1|ALT_INV_memRAM~2600_combout\ $end
$var wire 1 gZ \RAM1|ALT_INV_memRAM~2599_combout\ $end
$var wire 1 hZ \RAM1|ALT_INV_memRAM~1055_q\ $end
$var wire 1 iZ \RAM1|ALT_INV_memRAM~927_q\ $end
$var wire 1 jZ \RAM1|ALT_INV_memRAM~799_q\ $end
$var wire 1 kZ \RAM1|ALT_INV_memRAM~671_q\ $end
$var wire 1 lZ \RAM1|ALT_INV_memRAM~2598_combout\ $end
$var wire 1 mZ \RAM1|ALT_INV_memRAM~1023_q\ $end
$var wire 1 nZ \RAM1|ALT_INV_memRAM~895_q\ $end
$var wire 1 oZ \RAM1|ALT_INV_memRAM~767_q\ $end
$var wire 1 pZ \RAM1|ALT_INV_memRAM~639_q\ $end
$var wire 1 qZ \RAM1|ALT_INV_memRAM~2597_combout\ $end
$var wire 1 rZ \RAM1|ALT_INV_memRAM~991_q\ $end
$var wire 1 sZ \RAM1|ALT_INV_memRAM~863_q\ $end
$var wire 1 tZ \RAM1|ALT_INV_memRAM~735_q\ $end
$var wire 1 uZ \RAM1|ALT_INV_memRAM~607_q\ $end
$var wire 1 vZ \RAM1|ALT_INV_memRAM~2596_combout\ $end
$var wire 1 wZ \RAM1|ALT_INV_memRAM~959_q\ $end
$var wire 1 xZ \RAM1|ALT_INV_memRAM~831_q\ $end
$var wire 1 yZ \RAM1|ALT_INV_memRAM~703_q\ $end
$var wire 1 zZ \RAM1|ALT_INV_memRAM~575_q\ $end
$var wire 1 {Z \RAM1|ALT_INV_memRAM~2595_combout\ $end
$var wire 1 |Z \RAM1|ALT_INV_memRAM~2594_combout\ $end
$var wire 1 }Z \RAM1|ALT_INV_memRAM~543_q\ $end
$var wire 1 ~Z \RAM1|ALT_INV_memRAM~415_q\ $end
$var wire 1 ![ \RAM1|ALT_INV_memRAM~287_q\ $end
$var wire 1 "[ \RAM1|ALT_INV_memRAM~159_q\ $end
$var wire 1 #[ \RAM1|ALT_INV_memRAM~2593_combout\ $end
$var wire 1 $[ \RAM1|ALT_INV_memRAM~511_q\ $end
$var wire 1 %[ \RAM1|ALT_INV_memRAM~383_q\ $end
$var wire 1 &[ \RAM1|ALT_INV_memRAM~255_q\ $end
$var wire 1 '[ \RAM1|ALT_INV_memRAM~127_q\ $end
$var wire 1 ([ \RAM1|ALT_INV_memRAM~2592_combout\ $end
$var wire 1 )[ \RAM1|ALT_INV_memRAM~479_q\ $end
$var wire 1 *[ \RAM1|ALT_INV_memRAM~351_q\ $end
$var wire 1 +[ \RAM1|ALT_INV_memRAM~223_q\ $end
$var wire 1 ,[ \RAM1|ALT_INV_memRAM~95_q\ $end
$var wire 1 -[ \RAM1|ALT_INV_memRAM~2591_combout\ $end
$var wire 1 .[ \RAM1|ALT_INV_memRAM~447_q\ $end
$var wire 1 /[ \RAM1|ALT_INV_memRAM~319_q\ $end
$var wire 1 0[ \RAM1|ALT_INV_memRAM~191_q\ $end
$var wire 1 1[ \RAM1|ALT_INV_memRAM~63_q\ $end
$var wire 1 2[ \RAM1|ALT_INV_memRAM~2590_combout\ $end
$var wire 1 3[ \RAM1|ALT_INV_memRAM~2589_combout\ $end
$var wire 1 4[ \RAM1|ALT_INV_memRAM~2588_combout\ $end
$var wire 1 5[ \RAM1|ALT_INV_memRAM~2078_q\ $end
$var wire 1 6[ \RAM1|ALT_INV_memRAM~1566_q\ $end
$var wire 1 7[ \RAM1|ALT_INV_memRAM~1054_q\ $end
$var wire 1 8[ \RAM1|ALT_INV_memRAM~542_q\ $end
$var wire 1 9[ \RAM1|ALT_INV_memRAM~2587_combout\ $end
$var wire 1 :[ \RAM1|ALT_INV_memRAM~2046_q\ $end
$var wire 1 ;[ \RAM1|ALT_INV_memRAM~1534_q\ $end
$var wire 1 <[ \RAM1|ALT_INV_memRAM~1022_q\ $end
$var wire 1 =[ \RAM1|ALT_INV_memRAM~510_q\ $end
$var wire 1 >[ \RAM1|ALT_INV_memRAM~2586_combout\ $end
$var wire 1 ?[ \RAM1|ALT_INV_memRAM~2014_q\ $end
$var wire 1 @[ \RAM1|ALT_INV_memRAM~1502_q\ $end
$var wire 1 A[ \RAM1|ALT_INV_memRAM~990_q\ $end
$var wire 1 B[ \RAM1|ALT_INV_memRAM~478_q\ $end
$var wire 1 C[ \RAM1|ALT_INV_memRAM~2585_combout\ $end
$var wire 1 D[ \RAM1|ALT_INV_memRAM~1982_q\ $end
$var wire 1 E[ \RAM1|ALT_INV_memRAM~1470_q\ $end
$var wire 1 F[ \RAM1|ALT_INV_memRAM~958_q\ $end
$var wire 1 G[ \RAM1|ALT_INV_memRAM~446_q\ $end
$var wire 1 H[ \RAM1|ALT_INV_memRAM~2584_combout\ $end
$var wire 1 I[ \RAM1|ALT_INV_memRAM~2583_combout\ $end
$var wire 1 J[ \RAM1|ALT_INV_memRAM~1950_q\ $end
$var wire 1 K[ \RAM1|ALT_INV_memRAM~1918_q\ $end
$var wire 1 L[ \RAM1|ALT_INV_memRAM~1886_q\ $end
$var wire 1 M[ \RAM1|ALT_INV_memRAM~1854_q\ $end
$var wire 1 N[ \RAM1|ALT_INV_memRAM~2582_combout\ $end
$var wire 1 O[ \RAM1|ALT_INV_memRAM~1438_q\ $end
$var wire 1 P[ \RAM1|ALT_INV_memRAM~1406_q\ $end
$var wire 1 Q[ \RAM1|ALT_INV_memRAM~1374_q\ $end
$var wire 1 R[ \RAM1|ALT_INV_memRAM~1342_q\ $end
$var wire 1 S[ \RAM1|ALT_INV_memRAM~2581_combout\ $end
$var wire 1 T[ \RAM1|ALT_INV_memRAM~926_q\ $end
$var wire 1 U[ \RAM1|ALT_INV_memRAM~894_q\ $end
$var wire 1 V[ \RAM1|ALT_INV_memRAM~862_q\ $end
$var wire 1 W[ \RAM1|ALT_INV_memRAM~830_q\ $end
$var wire 1 X[ \RAM1|ALT_INV_memRAM~2580_combout\ $end
$var wire 1 Y[ \RAM1|ALT_INV_memRAM~414_q\ $end
$var wire 1 Z[ \RAM1|ALT_INV_memRAM~382_q\ $end
$var wire 1 [[ \RAM1|ALT_INV_memRAM~350_q\ $end
$var wire 1 \[ \RAM1|ALT_INV_memRAM~318_q\ $end
$var wire 1 ][ \RAM1|ALT_INV_memRAM~2579_combout\ $end
$var wire 1 ^[ \RAM1|ALT_INV_memRAM~2578_combout\ $end
$var wire 1 _[ \RAM1|ALT_INV_memRAM~1822_q\ $end
$var wire 1 `[ \RAM1|ALT_INV_memRAM~1790_q\ $end
$var wire 1 a[ \RAM1|ALT_INV_memRAM~1758_q\ $end
$var wire 1 b[ \RAM1|ALT_INV_memRAM~1726_q\ $end
$var wire 1 c[ \RAM1|ALT_INV_memRAM~2577_combout\ $end
$var wire 1 d[ \RAM1|ALT_INV_memRAM~1310_q\ $end
$var wire 1 e[ \RAM1|ALT_INV_memRAM~1278_q\ $end
$var wire 1 f[ \RAM1|ALT_INV_memRAM~1246_q\ $end
$var wire 1 g[ \RAM1|ALT_INV_memRAM~1214_q\ $end
$var wire 1 h[ \RAM1|ALT_INV_memRAM~2576_combout\ $end
$var wire 1 i[ \RAM1|ALT_INV_memRAM~798_q\ $end
$var wire 1 j[ \RAM1|ALT_INV_memRAM~766_q\ $end
$var wire 1 k[ \RAM1|ALT_INV_memRAM~734_q\ $end
$var wire 1 l[ \RAM1|ALT_INV_memRAM~702_q\ $end
$var wire 1 m[ \RAM1|ALT_INV_memRAM~2575_combout\ $end
$var wire 1 n[ \RAM1|ALT_INV_memRAM~286_q\ $end
$var wire 1 o[ \RAM1|ALT_INV_memRAM~254_q\ $end
$var wire 1 p[ \RAM1|ALT_INV_memRAM~222_q\ $end
$var wire 1 q[ \RAM1|ALT_INV_memRAM~190_q\ $end
$var wire 1 r[ \RAM1|ALT_INV_memRAM~2574_combout\ $end
$var wire 1 s[ \RAM1|ALT_INV_memRAM~2573_combout\ $end
$var wire 1 t[ \RAM1|ALT_INV_memRAM~1694_q\ $end
$var wire 1 u[ \RAM1|ALT_INV_memRAM~1662_q\ $end
$var wire 1 v[ \RAM1|ALT_INV_memRAM~1630_q\ $end
$var wire 1 w[ \RAM1|ALT_INV_memRAM~1598_q\ $end
$var wire 1 x[ \RAM1|ALT_INV_memRAM~2572_combout\ $end
$var wire 1 y[ \RAM1|ALT_INV_memRAM~1182_q\ $end
$var wire 1 z[ \RAM1|ALT_INV_memRAM~1150_q\ $end
$var wire 1 {[ \RAM1|ALT_INV_memRAM~1118_q\ $end
$var wire 1 |[ \RAM1|ALT_INV_memRAM~1086_q\ $end
$var wire 1 }[ \RAM1|ALT_INV_memRAM~2571_combout\ $end
$var wire 1 ~[ \RAM1|ALT_INV_memRAM~670_q\ $end
$var wire 1 !\ \RAM1|ALT_INV_memRAM~638_q\ $end
$var wire 1 "\ \RAM1|ALT_INV_memRAM~606_q\ $end
$var wire 1 #\ \RAM1|ALT_INV_memRAM~574_q\ $end
$var wire 1 $\ \RAM1|ALT_INV_memRAM~2570_combout\ $end
$var wire 1 %\ \RAM1|ALT_INV_memRAM~158_q\ $end
$var wire 1 &\ \RAM1|ALT_INV_memRAM~126_q\ $end
$var wire 1 '\ \RAM1|ALT_INV_memRAM~94_q\ $end
$var wire 1 (\ \RAM1|ALT_INV_memRAM~62_q\ $end
$var wire 1 )\ \RAM1|ALT_INV_memRAM~2569_combout\ $end
$var wire 1 *\ \RAM1|ALT_INV_memRAM~2568_combout\ $end
$var wire 1 +\ \RAM1|ALT_INV_memRAM~2567_combout\ $end
$var wire 1 ,\ \RAM1|ALT_INV_memRAM~2077_q\ $end
$var wire 1 -\ \RAM1|ALT_INV_memRAM~1949_q\ $end
$var wire 1 .\ \RAM1|ALT_INV_memRAM~1821_q\ $end
$var wire 1 /\ \RAM1|ALT_INV_memRAM~1693_q\ $end
$var wire 1 0\ \RAM1|ALT_INV_memRAM~2566_combout\ $end
$var wire 1 1\ \RAM1|ALT_INV_memRAM~1565_q\ $end
$var wire 1 2\ \RAM1|ALT_INV_memRAM~1437_q\ $end
$var wire 1 3\ \RAM1|ALT_INV_memRAM~1309_q\ $end
$var wire 1 4\ \RAM1|ALT_INV_memRAM~1181_q\ $end
$var wire 1 5\ \RAM1|ALT_INV_memRAM~2565_combout\ $end
$var wire 1 6\ \RAM1|ALT_INV_memRAM~1053_q\ $end
$var wire 1 7\ \RAM1|ALT_INV_memRAM~925_q\ $end
$var wire 1 8\ \RAM1|ALT_INV_memRAM~797_q\ $end
$var wire 1 9\ \RAM1|ALT_INV_memRAM~669_q\ $end
$var wire 1 :\ \RAM1|ALT_INV_memRAM~2564_combout\ $end
$var wire 1 ;\ \RAM1|ALT_INV_memRAM~541_q\ $end
$var wire 1 <\ \RAM1|ALT_INV_memRAM~413_q\ $end
$var wire 1 =\ \RAM1|ALT_INV_memRAM~285_q\ $end
$var wire 1 >\ \RAM1|ALT_INV_memRAM~157_q\ $end
$var wire 1 ?\ \RAM1|ALT_INV_memRAM~2563_combout\ $end
$var wire 1 @\ \RAM1|ALT_INV_memRAM~2562_combout\ $end
$var wire 1 A\ \RAM1|ALT_INV_memRAM~2045_q\ $end
$var wire 1 B\ \RAM1|ALT_INV_memRAM~1533_q\ $end
$var wire 1 C\ \RAM1|ALT_INV_memRAM~1021_q\ $end
$var wire 1 D\ \RAM1|ALT_INV_memRAM~509_q\ $end
$var wire 1 E\ \RAM1|ALT_INV_memRAM~2561_combout\ $end
$var wire 1 F\ \RAM1|ALT_INV_memRAM~1917_q\ $end
$var wire 1 G\ \RAM1|ALT_INV_memRAM~1405_q\ $end
$var wire 1 H\ \RAM1|ALT_INV_memRAM~893_q\ $end
$var wire 1 I\ \RAM1|ALT_INV_memRAM~381_q\ $end
$var wire 1 J\ \RAM1|ALT_INV_memRAM~2560_combout\ $end
$var wire 1 K\ \RAM1|ALT_INV_memRAM~1789_q\ $end
$var wire 1 L\ \RAM1|ALT_INV_memRAM~1277_q\ $end
$var wire 1 M\ \RAM1|ALT_INV_memRAM~765_q\ $end
$var wire 1 N\ \RAM1|ALT_INV_memRAM~253_q\ $end
$var wire 1 O\ \RAM1|ALT_INV_memRAM~2559_combout\ $end
$var wire 1 P\ \RAM1|ALT_INV_memRAM~1661_q\ $end
$var wire 1 Q\ \RAM1|ALT_INV_memRAM~1149_q\ $end
$var wire 1 R\ \RAM1|ALT_INV_memRAM~637_q\ $end
$var wire 1 S\ \RAM1|ALT_INV_memRAM~125_q\ $end
$var wire 1 T\ \RAM1|ALT_INV_memRAM~2558_combout\ $end
$var wire 1 U\ \RAM1|ALT_INV_memRAM~2557_combout\ $end
$var wire 1 V\ \RAM1|ALT_INV_memRAM~2013_q\ $end
$var wire 1 W\ \RAM1|ALT_INV_memRAM~1501_q\ $end
$var wire 1 X\ \RAM1|ALT_INV_memRAM~989_q\ $end
$var wire 1 Y\ \RAM1|ALT_INV_memRAM~477_q\ $end
$var wire 1 Z\ \RAM1|ALT_INV_memRAM~2556_combout\ $end
$var wire 1 [\ \RAM1|ALT_INV_memRAM~1885_q\ $end
$var wire 1 \\ \RAM1|ALT_INV_memRAM~1373_q\ $end
$var wire 1 ]\ \RAM1|ALT_INV_memRAM~861_q\ $end
$var wire 1 ^\ \RAM1|ALT_INV_memRAM~349_q\ $end
$var wire 1 _\ \RAM1|ALT_INV_memRAM~2555_combout\ $end
$var wire 1 `\ \RAM1|ALT_INV_memRAM~1757_q\ $end
$var wire 1 a\ \RAM1|ALT_INV_memRAM~1245_q\ $end
$var wire 1 b\ \RAM1|ALT_INV_memRAM~733_q\ $end
$var wire 1 c\ \RAM1|ALT_INV_memRAM~221_q\ $end
$var wire 1 d\ \RAM1|ALT_INV_memRAM~2554_combout\ $end
$var wire 1 e\ \RAM1|ALT_INV_memRAM~1629_q\ $end
$var wire 1 f\ \RAM1|ALT_INV_memRAM~1117_q\ $end
$var wire 1 g\ \RAM1|ALT_INV_memRAM~605_q\ $end
$var wire 1 h\ \RAM1|ALT_INV_memRAM~93_q\ $end
$var wire 1 i\ \RAM1|ALT_INV_memRAM~2553_combout\ $end
$var wire 1 j\ \RAM1|ALT_INV_memRAM~2552_combout\ $end
$var wire 1 k\ \RAM1|ALT_INV_memRAM~1981_q\ $end
$var wire 1 l\ \RAM1|ALT_INV_memRAM~1469_q\ $end
$var wire 1 m\ \RAM1|ALT_INV_memRAM~957_q\ $end
$var wire 1 n\ \RAM1|ALT_INV_memRAM~445_q\ $end
$var wire 1 o\ \RAM1|ALT_INV_memRAM~2551_combout\ $end
$var wire 1 p\ \RAM1|ALT_INV_memRAM~1853_q\ $end
$var wire 1 q\ \RAM1|ALT_INV_memRAM~1341_q\ $end
$var wire 1 r\ \RAM1|ALT_INV_memRAM~829_q\ $end
$var wire 1 s\ \RAM1|ALT_INV_memRAM~317_q\ $end
$var wire 1 t\ \RAM1|ALT_INV_memRAM~2550_combout\ $end
$var wire 1 u\ \RAM1|ALT_INV_memRAM~1725_q\ $end
$var wire 1 v\ \RAM1|ALT_INV_memRAM~1213_q\ $end
$var wire 1 w\ \RAM1|ALT_INV_memRAM~701_q\ $end
$var wire 1 x\ \RAM1|ALT_INV_memRAM~189_q\ $end
$var wire 1 y\ \RAM1|ALT_INV_memRAM~2549_combout\ $end
$var wire 1 z\ \RAM1|ALT_INV_memRAM~1597_q\ $end
$var wire 1 {\ \RAM1|ALT_INV_memRAM~1085_q\ $end
$var wire 1 |\ \RAM1|ALT_INV_memRAM~573_q\ $end
$var wire 1 }\ \RAM1|ALT_INV_memRAM~61_q\ $end
$var wire 1 ~\ \RAM1|ALT_INV_memRAM~2548_combout\ $end
$var wire 1 !] \RAM1|ALT_INV_memRAM~2547_combout\ $end
$var wire 1 "] \RAM1|ALT_INV_memRAM~2546_combout\ $end
$var wire 1 #] \RAM1|ALT_INV_memRAM~2076_q\ $end
$var wire 1 $] \RAM1|ALT_INV_memRAM~1948_q\ $end
$var wire 1 %] \RAM1|ALT_INV_memRAM~1820_q\ $end
$var wire 1 &] \RAM1|ALT_INV_memRAM~1692_q\ $end
$var wire 1 '] \RAM1|ALT_INV_memRAM~2545_combout\ $end
$var wire 1 (] \RAM1|ALT_INV_memRAM~2044_q\ $end
$var wire 1 )] \RAM1|ALT_INV_memRAM~1916_q\ $end
$var wire 1 *] \RAM1|ALT_INV_memRAM~1788_q\ $end
$var wire 1 +] \RAM1|ALT_INV_memRAM~1660_q\ $end
$var wire 1 ,] \RAM1|ALT_INV_memRAM~2544_combout\ $end
$var wire 1 -] \RAM1|ALT_INV_memRAM~2012_q\ $end
$var wire 1 .] \RAM1|ALT_INV_memRAM~1884_q\ $end
$var wire 1 /] \RAM1|ALT_INV_memRAM~1756_q\ $end
$var wire 1 0] \RAM1|ALT_INV_memRAM~1628_q\ $end
$var wire 1 1] \RAM1|ALT_INV_memRAM~2543_combout\ $end
$var wire 1 2] \RAM1|ALT_INV_memRAM~1980_q\ $end
$var wire 1 3] \RAM1|ALT_INV_memRAM~1852_q\ $end
$var wire 1 4] \RAM1|ALT_INV_memRAM~1724_q\ $end
$var wire 1 5] \RAM1|ALT_INV_memRAM~1596_q\ $end
$var wire 1 6] \RAM1|ALT_INV_memRAM~2542_combout\ $end
$var wire 1 7] \RAM1|ALT_INV_memRAM~2541_combout\ $end
$var wire 1 8] \RAM1|ALT_INV_memRAM~1564_q\ $end
$var wire 1 9] \RAM1|ALT_INV_memRAM~1532_q\ $end
$var wire 1 :] \RAM1|ALT_INV_memRAM~1500_q\ $end
$var wire 1 ;] \RAM1|ALT_INV_memRAM~1468_q\ $end
$var wire 1 <] \RAM1|ALT_INV_memRAM~2540_combout\ $end
$var wire 1 =] \RAM1|ALT_INV_memRAM~1436_q\ $end
$var wire 1 >] \RAM1|ALT_INV_memRAM~1404_q\ $end
$var wire 1 ?] \RAM1|ALT_INV_memRAM~1372_q\ $end
$var wire 1 @] \RAM1|ALT_INV_memRAM~1340_q\ $end
$var wire 1 A] \RAM1|ALT_INV_memRAM~2539_combout\ $end
$var wire 1 B] \RAM1|ALT_INV_memRAM~1308_q\ $end
$var wire 1 C] \RAM1|ALT_INV_memRAM~1276_q\ $end
$var wire 1 D] \RAM1|ALT_INV_memRAM~1244_q\ $end
$var wire 1 E] \RAM1|ALT_INV_memRAM~1212_q\ $end
$var wire 1 F] \RAM1|ALT_INV_memRAM~2538_combout\ $end
$var wire 1 G] \RAM1|ALT_INV_memRAM~1180_q\ $end
$var wire 1 H] \RAM1|ALT_INV_memRAM~1148_q\ $end
$var wire 1 I] \RAM1|ALT_INV_memRAM~1116_q\ $end
$var wire 1 J] \RAM1|ALT_INV_memRAM~1084_q\ $end
$var wire 1 K] \RAM1|ALT_INV_memRAM~2537_combout\ $end
$var wire 1 L] \RAM1|ALT_INV_memRAM~2536_combout\ $end
$var wire 1 M] \RAM1|ALT_INV_memRAM~1052_q\ $end
$var wire 1 N] \RAM1|ALT_INV_memRAM~924_q\ $end
$var wire 1 O] \RAM1|ALT_INV_memRAM~796_q\ $end
$var wire 1 P] \RAM1|ALT_INV_memRAM~668_q\ $end
$var wire 1 Q] \RAM1|ALT_INV_memRAM~2535_combout\ $end
$var wire 1 R] \RAM1|ALT_INV_memRAM~1020_q\ $end
$var wire 1 S] \RAM1|ALT_INV_memRAM~892_q\ $end
$var wire 1 T] \RAM1|ALT_INV_memRAM~764_q\ $end
$var wire 1 U] \RAM1|ALT_INV_memRAM~636_q\ $end
$var wire 1 V] \RAM1|ALT_INV_memRAM~2534_combout\ $end
$var wire 1 W] \RAM1|ALT_INV_memRAM~988_q\ $end
$var wire 1 X] \RAM1|ALT_INV_memRAM~860_q\ $end
$var wire 1 Y] \RAM1|ALT_INV_memRAM~732_q\ $end
$var wire 1 Z] \RAM1|ALT_INV_memRAM~604_q\ $end
$var wire 1 [] \RAM1|ALT_INV_memRAM~2533_combout\ $end
$var wire 1 \] \RAM1|ALT_INV_memRAM~956_q\ $end
$var wire 1 ]] \RAM1|ALT_INV_memRAM~828_q\ $end
$var wire 1 ^] \RAM1|ALT_INV_memRAM~700_q\ $end
$var wire 1 _] \RAM1|ALT_INV_memRAM~572_q\ $end
$var wire 1 `] \RAM1|ALT_INV_memRAM~2532_combout\ $end
$var wire 1 a] \RAM1|ALT_INV_memRAM~2531_combout\ $end
$var wire 1 b] \RAM1|ALT_INV_memRAM~540_q\ $end
$var wire 1 c] \RAM1|ALT_INV_memRAM~412_q\ $end
$var wire 1 d] \RAM1|ALT_INV_memRAM~284_q\ $end
$var wire 1 e] \RAM1|ALT_INV_memRAM~156_q\ $end
$var wire 1 f] \RAM1|ALT_INV_memRAM~2530_combout\ $end
$var wire 1 g] \RAM1|ALT_INV_memRAM~508_q\ $end
$var wire 1 h] \RAM1|ALT_INV_memRAM~380_q\ $end
$var wire 1 i] \RAM1|ALT_INV_memRAM~252_q\ $end
$var wire 1 j] \RAM1|ALT_INV_memRAM~124_q\ $end
$var wire 1 k] \RAM1|ALT_INV_memRAM~2529_combout\ $end
$var wire 1 l] \RAM1|ALT_INV_memRAM~476_q\ $end
$var wire 1 m] \RAM1|ALT_INV_memRAM~348_q\ $end
$var wire 1 n] \RAM1|ALT_INV_memRAM~220_q\ $end
$var wire 1 o] \RAM1|ALT_INV_memRAM~92_q\ $end
$var wire 1 p] \RAM1|ALT_INV_memRAM~2528_combout\ $end
$var wire 1 q] \RAM1|ALT_INV_memRAM~444_q\ $end
$var wire 1 r] \RAM1|ALT_INV_memRAM~316_q\ $end
$var wire 1 s] \RAM1|ALT_INV_memRAM~188_q\ $end
$var wire 1 t] \RAM1|ALT_INV_memRAM~60_q\ $end
$var wire 1 u] \RAM1|ALT_INV_memRAM~2527_combout\ $end
$var wire 1 v] \RAM1|ALT_INV_memRAM~2526_combout\ $end
$var wire 1 w] \RAM1|ALT_INV_memRAM~2525_combout\ $end
$var wire 1 x] \RAM1|ALT_INV_memRAM~2075_q\ $end
$var wire 1 y] \RAM1|ALT_INV_memRAM~1563_q\ $end
$var wire 1 z] \RAM1|ALT_INV_memRAM~1051_q\ $end
$var wire 1 {] \RAM1|ALT_INV_memRAM~539_q\ $end
$var wire 1 |] \RAM1|ALT_INV_memRAM~2524_combout\ $end
$var wire 1 }] \RAM1|ALT_INV_memRAM~2043_q\ $end
$var wire 1 ~] \RAM1|ALT_INV_memRAM~1531_q\ $end
$var wire 1 !^ \RAM1|ALT_INV_memRAM~1019_q\ $end
$var wire 1 "^ \RAM1|ALT_INV_memRAM~507_q\ $end
$var wire 1 #^ \RAM1|ALT_INV_memRAM~2523_combout\ $end
$var wire 1 $^ \RAM1|ALT_INV_memRAM~2011_q\ $end
$var wire 1 %^ \RAM1|ALT_INV_memRAM~1499_q\ $end
$var wire 1 &^ \RAM1|ALT_INV_memRAM~987_q\ $end
$var wire 1 '^ \RAM1|ALT_INV_memRAM~475_q\ $end
$var wire 1 (^ \RAM1|ALT_INV_memRAM~2522_combout\ $end
$var wire 1 )^ \RAM1|ALT_INV_memRAM~1979_q\ $end
$var wire 1 *^ \RAM1|ALT_INV_memRAM~1467_q\ $end
$var wire 1 +^ \RAM1|ALT_INV_memRAM~955_q\ $end
$var wire 1 ,^ \RAM1|ALT_INV_memRAM~443_q\ $end
$var wire 1 -^ \RAM1|ALT_INV_memRAM~2521_combout\ $end
$var wire 1 .^ \RAM1|ALT_INV_memRAM~2520_combout\ $end
$var wire 1 /^ \RAM1|ALT_INV_memRAM~1947_q\ $end
$var wire 1 0^ \RAM1|ALT_INV_memRAM~1915_q\ $end
$var wire 1 1^ \RAM1|ALT_INV_memRAM~1883_q\ $end
$var wire 1 2^ \RAM1|ALT_INV_memRAM~1851_q\ $end
$var wire 1 3^ \RAM1|ALT_INV_memRAM~2519_combout\ $end
$var wire 1 4^ \RAM1|ALT_INV_memRAM~1435_q\ $end
$var wire 1 5^ \RAM1|ALT_INV_memRAM~1403_q\ $end
$var wire 1 6^ \RAM1|ALT_INV_memRAM~1371_q\ $end
$var wire 1 7^ \RAM1|ALT_INV_memRAM~1339_q\ $end
$var wire 1 8^ \RAM1|ALT_INV_memRAM~2518_combout\ $end
$var wire 1 9^ \RAM1|ALT_INV_memRAM~923_q\ $end
$var wire 1 :^ \RAM1|ALT_INV_memRAM~891_q\ $end
$var wire 1 ;^ \RAM1|ALT_INV_memRAM~859_q\ $end
$var wire 1 <^ \RAM1|ALT_INV_memRAM~827_q\ $end
$var wire 1 =^ \RAM1|ALT_INV_memRAM~2517_combout\ $end
$var wire 1 >^ \RAM1|ALT_INV_memRAM~411_q\ $end
$var wire 1 ?^ \RAM1|ALT_INV_memRAM~379_q\ $end
$var wire 1 @^ \RAM1|ALT_INV_memRAM~347_q\ $end
$var wire 1 A^ \RAM1|ALT_INV_memRAM~315_q\ $end
$var wire 1 B^ \RAM1|ALT_INV_memRAM~2516_combout\ $end
$var wire 1 C^ \RAM1|ALT_INV_memRAM~2515_combout\ $end
$var wire 1 D^ \RAM1|ALT_INV_memRAM~1819_q\ $end
$var wire 1 E^ \RAM1|ALT_INV_memRAM~1787_q\ $end
$var wire 1 F^ \RAM1|ALT_INV_memRAM~1755_q\ $end
$var wire 1 G^ \RAM1|ALT_INV_memRAM~1723_q\ $end
$var wire 1 H^ \RAM1|ALT_INV_memRAM~2514_combout\ $end
$var wire 1 I^ \RAM1|ALT_INV_memRAM~1307_q\ $end
$var wire 1 J^ \RAM1|ALT_INV_memRAM~1275_q\ $end
$var wire 1 K^ \RAM1|ALT_INV_memRAM~1243_q\ $end
$var wire 1 L^ \RAM1|ALT_INV_memRAM~1211_q\ $end
$var wire 1 M^ \RAM1|ALT_INV_memRAM~2513_combout\ $end
$var wire 1 N^ \RAM1|ALT_INV_memRAM~795_q\ $end
$var wire 1 O^ \RAM1|ALT_INV_memRAM~763_q\ $end
$var wire 1 P^ \RAM1|ALT_INV_memRAM~731_q\ $end
$var wire 1 Q^ \RAM1|ALT_INV_memRAM~699_q\ $end
$var wire 1 R^ \RAM1|ALT_INV_memRAM~2512_combout\ $end
$var wire 1 S^ \RAM1|ALT_INV_memRAM~283_q\ $end
$var wire 1 T^ \RAM1|ALT_INV_memRAM~251_q\ $end
$var wire 1 U^ \RAM1|ALT_INV_memRAM~219_q\ $end
$var wire 1 V^ \RAM1|ALT_INV_memRAM~187_q\ $end
$var wire 1 W^ \RAM1|ALT_INV_memRAM~2511_combout\ $end
$var wire 1 X^ \RAM1|ALT_INV_memRAM~2510_combout\ $end
$var wire 1 Y^ \RAM1|ALT_INV_memRAM~1691_q\ $end
$var wire 1 Z^ \RAM1|ALT_INV_memRAM~1659_q\ $end
$var wire 1 [^ \RAM1|ALT_INV_memRAM~1627_q\ $end
$var wire 1 \^ \RAM1|ALT_INV_memRAM~1595_q\ $end
$var wire 1 ]^ \RAM1|ALT_INV_memRAM~2509_combout\ $end
$var wire 1 ^^ \RAM1|ALT_INV_memRAM~1179_q\ $end
$var wire 1 _^ \RAM1|ALT_INV_memRAM~1147_q\ $end
$var wire 1 `^ \RAM1|ALT_INV_memRAM~1115_q\ $end
$var wire 1 a^ \RAM1|ALT_INV_memRAM~1083_q\ $end
$var wire 1 b^ \RAM1|ALT_INV_memRAM~2508_combout\ $end
$var wire 1 c^ \RAM1|ALT_INV_memRAM~667_q\ $end
$var wire 1 d^ \RAM1|ALT_INV_memRAM~635_q\ $end
$var wire 1 e^ \RAM1|ALT_INV_memRAM~603_q\ $end
$var wire 1 f^ \RAM1|ALT_INV_memRAM~571_q\ $end
$var wire 1 g^ \RAM1|ALT_INV_memRAM~2507_combout\ $end
$var wire 1 h^ \RAM1|ALT_INV_memRAM~155_q\ $end
$var wire 1 i^ \RAM1|ALT_INV_memRAM~123_q\ $end
$var wire 1 j^ \RAM1|ALT_INV_memRAM~91_q\ $end
$var wire 1 k^ \RAM1|ALT_INV_memRAM~59_q\ $end
$var wire 1 l^ \RAM1|ALT_INV_memRAM~2506_combout\ $end
$var wire 1 m^ \RAM1|ALT_INV_memRAM~2505_combout\ $end
$var wire 1 n^ \RAM1|ALT_INV_memRAM~2504_combout\ $end
$var wire 1 o^ \RAM1|ALT_INV_memRAM~2074_q\ $end
$var wire 1 p^ \RAM1|ALT_INV_memRAM~1946_q\ $end
$var wire 1 q^ \RAM1|ALT_INV_memRAM~1818_q\ $end
$var wire 1 r^ \RAM1|ALT_INV_memRAM~1690_q\ $end
$var wire 1 s^ \RAM1|ALT_INV_memRAM~2503_combout\ $end
$var wire 1 t^ \RAM1|ALT_INV_memRAM~1562_q\ $end
$var wire 1 u^ \RAM1|ALT_INV_memRAM~1434_q\ $end
$var wire 1 v^ \RAM1|ALT_INV_memRAM~1306_q\ $end
$var wire 1 w^ \RAM1|ALT_INV_memRAM~1178_q\ $end
$var wire 1 x^ \RAM1|ALT_INV_memRAM~2502_combout\ $end
$var wire 1 y^ \RAM1|ALT_INV_memRAM~1050_q\ $end
$var wire 1 z^ \RAM1|ALT_INV_memRAM~922_q\ $end
$var wire 1 {^ \RAM1|ALT_INV_memRAM~794_q\ $end
$var wire 1 |^ \RAM1|ALT_INV_memRAM~666_q\ $end
$var wire 1 }^ \RAM1|ALT_INV_memRAM~2501_combout\ $end
$var wire 1 ~^ \RAM1|ALT_INV_memRAM~538_q\ $end
$var wire 1 !_ \RAM1|ALT_INV_memRAM~410_q\ $end
$var wire 1 "_ \RAM1|ALT_INV_memRAM~282_q\ $end
$var wire 1 #_ \RAM1|ALT_INV_memRAM~154_q\ $end
$var wire 1 $_ \RAM1|ALT_INV_memRAM~2500_combout\ $end
$var wire 1 %_ \RAM1|ALT_INV_memRAM~2499_combout\ $end
$var wire 1 &_ \RAM1|ALT_INV_memRAM~2042_q\ $end
$var wire 1 '_ \RAM1|ALT_INV_memRAM~1530_q\ $end
$var wire 1 (_ \RAM1|ALT_INV_memRAM~1018_q\ $end
$var wire 1 )_ \RAM1|ALT_INV_memRAM~506_q\ $end
$var wire 1 *_ \RAM1|ALT_INV_memRAM~2498_combout\ $end
$var wire 1 +_ \RAM1|ALT_INV_memRAM~1914_q\ $end
$var wire 1 ,_ \RAM1|ALT_INV_memRAM~1402_q\ $end
$var wire 1 -_ \RAM1|ALT_INV_memRAM~890_q\ $end
$var wire 1 ._ \RAM1|ALT_INV_memRAM~378_q\ $end
$var wire 1 /_ \RAM1|ALT_INV_memRAM~2497_combout\ $end
$var wire 1 0_ \RAM1|ALT_INV_memRAM~1786_q\ $end
$var wire 1 1_ \RAM1|ALT_INV_memRAM~1274_q\ $end
$var wire 1 2_ \RAM1|ALT_INV_memRAM~762_q\ $end
$var wire 1 3_ \RAM1|ALT_INV_memRAM~250_q\ $end
$var wire 1 4_ \RAM1|ALT_INV_memRAM~2496_combout\ $end
$var wire 1 5_ \RAM1|ALT_INV_memRAM~1658_q\ $end
$var wire 1 6_ \RAM1|ALT_INV_memRAM~1146_q\ $end
$var wire 1 7_ \RAM1|ALT_INV_memRAM~634_q\ $end
$var wire 1 8_ \RAM1|ALT_INV_memRAM~122_q\ $end
$var wire 1 9_ \RAM1|ALT_INV_memRAM~2495_combout\ $end
$var wire 1 :_ \RAM1|ALT_INV_memRAM~2494_combout\ $end
$var wire 1 ;_ \RAM1|ALT_INV_memRAM~2010_q\ $end
$var wire 1 <_ \RAM1|ALT_INV_memRAM~1498_q\ $end
$var wire 1 =_ \RAM1|ALT_INV_memRAM~986_q\ $end
$var wire 1 >_ \RAM1|ALT_INV_memRAM~474_q\ $end
$var wire 1 ?_ \RAM1|ALT_INV_memRAM~2493_combout\ $end
$var wire 1 @_ \RAM1|ALT_INV_memRAM~1882_q\ $end
$var wire 1 A_ \RAM1|ALT_INV_memRAM~1370_q\ $end
$var wire 1 B_ \RAM1|ALT_INV_memRAM~858_q\ $end
$var wire 1 C_ \RAM1|ALT_INV_memRAM~346_q\ $end
$var wire 1 D_ \RAM1|ALT_INV_memRAM~2492_combout\ $end
$var wire 1 E_ \RAM1|ALT_INV_memRAM~1754_q\ $end
$var wire 1 F_ \RAM1|ALT_INV_memRAM~1242_q\ $end
$var wire 1 G_ \RAM1|ALT_INV_memRAM~730_q\ $end
$var wire 1 H_ \RAM1|ALT_INV_memRAM~218_q\ $end
$var wire 1 I_ \RAM1|ALT_INV_memRAM~2491_combout\ $end
$var wire 1 J_ \RAM1|ALT_INV_memRAM~1626_q\ $end
$var wire 1 K_ \RAM1|ALT_INV_memRAM~1114_q\ $end
$var wire 1 L_ \RAM1|ALT_INV_memRAM~602_q\ $end
$var wire 1 M_ \RAM1|ALT_INV_memRAM~90_q\ $end
$var wire 1 N_ \RAM1|ALT_INV_memRAM~2490_combout\ $end
$var wire 1 O_ \RAM1|ALT_INV_memRAM~2489_combout\ $end
$var wire 1 P_ \RAM1|ALT_INV_memRAM~1978_q\ $end
$var wire 1 Q_ \RAM1|ALT_INV_memRAM~1466_q\ $end
$var wire 1 R_ \RAM1|ALT_INV_memRAM~954_q\ $end
$var wire 1 S_ \RAM1|ALT_INV_memRAM~442_q\ $end
$var wire 1 T_ \RAM1|ALT_INV_memRAM~2488_combout\ $end
$var wire 1 U_ \RAM1|ALT_INV_memRAM~1850_q\ $end
$var wire 1 V_ \RAM1|ALT_INV_memRAM~1338_q\ $end
$var wire 1 W_ \RAM1|ALT_INV_memRAM~826_q\ $end
$var wire 1 X_ \RAM1|ALT_INV_memRAM~314_q\ $end
$var wire 1 Y_ \RAM1|ALT_INV_memRAM~2487_combout\ $end
$var wire 1 Z_ \RAM1|ALT_INV_memRAM~1722_q\ $end
$var wire 1 [_ \RAM1|ALT_INV_memRAM~1210_q\ $end
$var wire 1 \_ \RAM1|ALT_INV_memRAM~698_q\ $end
$var wire 1 ]_ \RAM1|ALT_INV_memRAM~186_q\ $end
$var wire 1 ^_ \RAM1|ALT_INV_memRAM~2486_combout\ $end
$var wire 1 __ \RAM1|ALT_INV_memRAM~1594_q\ $end
$var wire 1 `_ \RAM1|ALT_INV_memRAM~1082_q\ $end
$var wire 1 a_ \RAM1|ALT_INV_memRAM~570_q\ $end
$var wire 1 b_ \RAM1|ALT_INV_memRAM~58_q\ $end
$var wire 1 c_ \RAM1|ALT_INV_memRAM~2485_combout\ $end
$var wire 1 d_ \RAM1|ALT_INV_memRAM~2484_combout\ $end
$var wire 1 e_ \RAM1|ALT_INV_memRAM~2483_combout\ $end
$var wire 1 f_ \RAM1|ALT_INV_memRAM~2073_q\ $end
$var wire 1 g_ \RAM1|ALT_INV_memRAM~1945_q\ $end
$var wire 1 h_ \RAM1|ALT_INV_memRAM~1817_q\ $end
$var wire 1 i_ \RAM1|ALT_INV_memRAM~1689_q\ $end
$var wire 1 j_ \RAM1|ALT_INV_memRAM~2482_combout\ $end
$var wire 1 k_ \RAM1|ALT_INV_memRAM~2041_q\ $end
$var wire 1 l_ \RAM1|ALT_INV_memRAM~1913_q\ $end
$var wire 1 m_ \RAM1|ALT_INV_memRAM~1785_q\ $end
$var wire 1 n_ \RAM1|ALT_INV_memRAM~1657_q\ $end
$var wire 1 o_ \RAM1|ALT_INV_memRAM~2481_combout\ $end
$var wire 1 p_ \RAM1|ALT_INV_memRAM~2009_q\ $end
$var wire 1 q_ \RAM1|ALT_INV_memRAM~1881_q\ $end
$var wire 1 r_ \RAM1|ALT_INV_memRAM~1753_q\ $end
$var wire 1 s_ \RAM1|ALT_INV_memRAM~1625_q\ $end
$var wire 1 t_ \RAM1|ALT_INV_memRAM~2480_combout\ $end
$var wire 1 u_ \RAM1|ALT_INV_memRAM~1977_q\ $end
$var wire 1 v_ \RAM1|ALT_INV_memRAM~1849_q\ $end
$var wire 1 w_ \RAM1|ALT_INV_memRAM~1721_q\ $end
$var wire 1 x_ \RAM1|ALT_INV_memRAM~1593_q\ $end
$var wire 1 y_ \RAM1|ALT_INV_memRAM~2479_combout\ $end
$var wire 1 z_ \RAM1|ALT_INV_memRAM~2478_combout\ $end
$var wire 1 {_ \RAM1|ALT_INV_memRAM~1561_q\ $end
$var wire 1 |_ \RAM1|ALT_INV_memRAM~1529_q\ $end
$var wire 1 }_ \RAM1|ALT_INV_memRAM~1497_q\ $end
$var wire 1 ~_ \RAM1|ALT_INV_memRAM~1465_q\ $end
$var wire 1 !` \RAM1|ALT_INV_memRAM~2477_combout\ $end
$var wire 1 "` \RAM1|ALT_INV_memRAM~1433_q\ $end
$var wire 1 #` \RAM1|ALT_INV_memRAM~1401_q\ $end
$var wire 1 $` \RAM1|ALT_INV_memRAM~1369_q\ $end
$var wire 1 %` \RAM1|ALT_INV_memRAM~1337_q\ $end
$var wire 1 &` \RAM1|ALT_INV_memRAM~2476_combout\ $end
$var wire 1 '` \RAM1|ALT_INV_memRAM~1305_q\ $end
$var wire 1 (` \RAM1|ALT_INV_memRAM~1273_q\ $end
$var wire 1 )` \RAM1|ALT_INV_memRAM~1241_q\ $end
$var wire 1 *` \RAM1|ALT_INV_memRAM~1209_q\ $end
$var wire 1 +` \RAM1|ALT_INV_memRAM~2475_combout\ $end
$var wire 1 ,` \RAM1|ALT_INV_memRAM~1177_q\ $end
$var wire 1 -` \RAM1|ALT_INV_memRAM~1145_q\ $end
$var wire 1 .` \RAM1|ALT_INV_memRAM~1113_q\ $end
$var wire 1 /` \RAM1|ALT_INV_memRAM~1081_q\ $end
$var wire 1 0` \RAM1|ALT_INV_memRAM~2474_combout\ $end
$var wire 1 1` \RAM1|ALT_INV_memRAM~2473_combout\ $end
$var wire 1 2` \RAM1|ALT_INV_memRAM~1049_q\ $end
$var wire 1 3` \RAM1|ALT_INV_memRAM~921_q\ $end
$var wire 1 4` \RAM1|ALT_INV_memRAM~793_q\ $end
$var wire 1 5` \RAM1|ALT_INV_memRAM~665_q\ $end
$var wire 1 6` \RAM1|ALT_INV_memRAM~2472_combout\ $end
$var wire 1 7` \RAM1|ALT_INV_memRAM~1017_q\ $end
$var wire 1 8` \RAM1|ALT_INV_memRAM~889_q\ $end
$var wire 1 9` \RAM1|ALT_INV_memRAM~761_q\ $end
$var wire 1 :` \RAM1|ALT_INV_memRAM~633_q\ $end
$var wire 1 ;` \RAM1|ALT_INV_memRAM~2471_combout\ $end
$var wire 1 <` \RAM1|ALT_INV_memRAM~985_q\ $end
$var wire 1 =` \RAM1|ALT_INV_memRAM~857_q\ $end
$var wire 1 >` \RAM1|ALT_INV_memRAM~729_q\ $end
$var wire 1 ?` \RAM1|ALT_INV_memRAM~601_q\ $end
$var wire 1 @` \RAM1|ALT_INV_memRAM~2470_combout\ $end
$var wire 1 A` \RAM1|ALT_INV_memRAM~953_q\ $end
$var wire 1 B` \RAM1|ALT_INV_memRAM~825_q\ $end
$var wire 1 C` \RAM1|ALT_INV_memRAM~697_q\ $end
$var wire 1 D` \RAM1|ALT_INV_memRAM~569_q\ $end
$var wire 1 E` \RAM1|ALT_INV_memRAM~2469_combout\ $end
$var wire 1 F` \RAM1|ALT_INV_memRAM~2468_combout\ $end
$var wire 1 G` \RAM1|ALT_INV_memRAM~537_q\ $end
$var wire 1 H` \RAM1|ALT_INV_memRAM~409_q\ $end
$var wire 1 I` \RAM1|ALT_INV_memRAM~281_q\ $end
$var wire 1 J` \RAM1|ALT_INV_memRAM~153_q\ $end
$var wire 1 K` \RAM1|ALT_INV_memRAM~2467_combout\ $end
$var wire 1 L` \RAM1|ALT_INV_memRAM~505_q\ $end
$var wire 1 M` \RAM1|ALT_INV_memRAM~377_q\ $end
$var wire 1 N` \RAM1|ALT_INV_memRAM~249_q\ $end
$var wire 1 O` \RAM1|ALT_INV_memRAM~121_q\ $end
$var wire 1 P` \RAM1|ALT_INV_memRAM~2466_combout\ $end
$var wire 1 Q` \RAM1|ALT_INV_memRAM~473_q\ $end
$var wire 1 R` \RAM1|ALT_INV_memRAM~345_q\ $end
$var wire 1 S` \RAM1|ALT_INV_memRAM~217_q\ $end
$var wire 1 T` \RAM1|ALT_INV_memRAM~89_q\ $end
$var wire 1 U` \RAM1|ALT_INV_memRAM~2465_combout\ $end
$var wire 1 V` \RAM1|ALT_INV_memRAM~441_q\ $end
$var wire 1 W` \RAM1|ALT_INV_memRAM~313_q\ $end
$var wire 1 X` \RAM1|ALT_INV_memRAM~185_q\ $end
$var wire 1 Y` \RAM1|ALT_INV_memRAM~57_q\ $end
$var wire 1 Z` \RAM1|ALT_INV_memRAM~2464_combout\ $end
$var wire 1 [` \RAM1|ALT_INV_memRAM~2463_combout\ $end
$var wire 1 \` \RAM1|ALT_INV_memRAM~2462_combout\ $end
$var wire 1 ]` \RAM1|ALT_INV_memRAM~2072_q\ $end
$var wire 1 ^` \RAM1|ALT_INV_memRAM~1560_q\ $end
$var wire 1 _` \RAM1|ALT_INV_memRAM~1048_q\ $end
$var wire 1 `` \RAM1|ALT_INV_memRAM~536_q\ $end
$var wire 1 a` \RAM1|ALT_INV_memRAM~2461_combout\ $end
$var wire 1 b` \RAM1|ALT_INV_memRAM~2040_q\ $end
$var wire 1 c` \RAM1|ALT_INV_memRAM~1528_q\ $end
$var wire 1 d` \RAM1|ALT_INV_memRAM~1016_q\ $end
$var wire 1 e` \RAM1|ALT_INV_memRAM~504_q\ $end
$var wire 1 f` \RAM1|ALT_INV_memRAM~2460_combout\ $end
$var wire 1 g` \RAM1|ALT_INV_memRAM~2008_q\ $end
$var wire 1 h` \RAM1|ALT_INV_memRAM~1496_q\ $end
$var wire 1 i` \RAM1|ALT_INV_memRAM~984_q\ $end
$var wire 1 j` \RAM1|ALT_INV_memRAM~472_q\ $end
$var wire 1 k` \RAM1|ALT_INV_memRAM~2459_combout\ $end
$var wire 1 l` \RAM1|ALT_INV_memRAM~1976_q\ $end
$var wire 1 m` \RAM1|ALT_INV_memRAM~1464_q\ $end
$var wire 1 n` \RAM1|ALT_INV_memRAM~952_q\ $end
$var wire 1 o` \RAM1|ALT_INV_memRAM~440_q\ $end
$var wire 1 p` \RAM1|ALT_INV_memRAM~2458_combout\ $end
$var wire 1 q` \RAM1|ALT_INV_memRAM~2457_combout\ $end
$var wire 1 r` \RAM1|ALT_INV_memRAM~1944_q\ $end
$var wire 1 s` \RAM1|ALT_INV_memRAM~1912_q\ $end
$var wire 1 t` \RAM1|ALT_INV_memRAM~1880_q\ $end
$var wire 1 u` \RAM1|ALT_INV_memRAM~1848_q\ $end
$var wire 1 v` \RAM1|ALT_INV_memRAM~2456_combout\ $end
$var wire 1 w` \RAM1|ALT_INV_memRAM~1432_q\ $end
$var wire 1 x` \RAM1|ALT_INV_memRAM~1400_q\ $end
$var wire 1 y` \RAM1|ALT_INV_memRAM~1368_q\ $end
$var wire 1 z` \RAM1|ALT_INV_memRAM~1336_q\ $end
$var wire 1 {` \RAM1|ALT_INV_memRAM~2455_combout\ $end
$var wire 1 |` \RAM1|ALT_INV_memRAM~920_q\ $end
$var wire 1 }` \RAM1|ALT_INV_memRAM~888_q\ $end
$var wire 1 ~` \RAM1|ALT_INV_memRAM~856_q\ $end
$var wire 1 !a \RAM1|ALT_INV_memRAM~824_q\ $end
$var wire 1 "a \RAM1|ALT_INV_memRAM~2454_combout\ $end
$var wire 1 #a \RAM1|ALT_INV_memRAM~408_q\ $end
$var wire 1 $a \RAM1|ALT_INV_memRAM~376_q\ $end
$var wire 1 %a \RAM1|ALT_INV_memRAM~344_q\ $end
$var wire 1 &a \RAM1|ALT_INV_memRAM~312_q\ $end
$var wire 1 'a \RAM1|ALT_INV_memRAM~2453_combout\ $end
$var wire 1 (a \RAM1|ALT_INV_memRAM~2452_combout\ $end
$var wire 1 )a \RAM1|ALT_INV_memRAM~1816_q\ $end
$var wire 1 *a \RAM1|ALT_INV_memRAM~1784_q\ $end
$var wire 1 +a \RAM1|ALT_INV_memRAM~1752_q\ $end
$var wire 1 ,a \RAM1|ALT_INV_memRAM~1720_q\ $end
$var wire 1 -a \RAM1|ALT_INV_memRAM~2451_combout\ $end
$var wire 1 .a \RAM1|ALT_INV_memRAM~1304_q\ $end
$var wire 1 /a \RAM1|ALT_INV_memRAM~1272_q\ $end
$var wire 1 0a \RAM1|ALT_INV_memRAM~1240_q\ $end
$var wire 1 1a \RAM1|ALT_INV_memRAM~1208_q\ $end
$var wire 1 2a \RAM1|ALT_INV_memRAM~2450_combout\ $end
$var wire 1 3a \RAM1|ALT_INV_memRAM~792_q\ $end
$var wire 1 4a \RAM1|ALT_INV_memRAM~760_q\ $end
$var wire 1 5a \RAM1|ALT_INV_memRAM~728_q\ $end
$var wire 1 6a \RAM1|ALT_INV_memRAM~696_q\ $end
$var wire 1 7a \RAM1|ALT_INV_memRAM~2449_combout\ $end
$var wire 1 8a \RAM1|ALT_INV_memRAM~280_q\ $end
$var wire 1 9a \RAM1|ALT_INV_memRAM~248_q\ $end
$var wire 1 :a \RAM1|ALT_INV_memRAM~216_q\ $end
$var wire 1 ;a \RAM1|ALT_INV_memRAM~184_q\ $end
$var wire 1 <a \RAM1|ALT_INV_memRAM~2448_combout\ $end
$var wire 1 =a \RAM1|ALT_INV_memRAM~2447_combout\ $end
$var wire 1 >a \RAM1|ALT_INV_memRAM~1688_q\ $end
$var wire 1 ?a \RAM1|ALT_INV_memRAM~1656_q\ $end
$var wire 1 @a \RAM1|ALT_INV_memRAM~1624_q\ $end
$var wire 1 Aa \RAM1|ALT_INV_memRAM~1592_q\ $end
$var wire 1 Ba \RAM1|ALT_INV_memRAM~2446_combout\ $end
$var wire 1 Ca \RAM1|ALT_INV_memRAM~1176_q\ $end
$var wire 1 Da \RAM1|ALT_INV_memRAM~1144_q\ $end
$var wire 1 Ea \RAM1|ALT_INV_memRAM~1112_q\ $end
$var wire 1 Fa \RAM1|ALT_INV_memRAM~1080_q\ $end
$var wire 1 Ga \RAM1|ALT_INV_memRAM~2445_combout\ $end
$var wire 1 Ha \RAM1|ALT_INV_memRAM~664_q\ $end
$var wire 1 Ia \RAM1|ALT_INV_memRAM~632_q\ $end
$var wire 1 Ja \RAM1|ALT_INV_memRAM~600_q\ $end
$var wire 1 Ka \RAM1|ALT_INV_memRAM~568_q\ $end
$var wire 1 La \RAM1|ALT_INV_memRAM~2444_combout\ $end
$var wire 1 Ma \RAM1|ALT_INV_memRAM~152_q\ $end
$var wire 1 Na \RAM1|ALT_INV_memRAM~120_q\ $end
$var wire 1 Oa \RAM1|ALT_INV_memRAM~88_q\ $end
$var wire 1 Pa \RAM1|ALT_INV_memRAM~56_q\ $end
$var wire 1 Qa \RAM1|ALT_INV_memRAM~2443_combout\ $end
$var wire 1 Ra \RAM1|ALT_INV_memRAM~2442_combout\ $end
$var wire 1 Sa \RAM1|ALT_INV_memRAM~2441_combout\ $end
$var wire 1 Ta \RAM1|ALT_INV_memRAM~2071_q\ $end
$var wire 1 Ua \RAM1|ALT_INV_memRAM~1943_q\ $end
$var wire 1 Va \RAM1|ALT_INV_memRAM~1815_q\ $end
$var wire 1 Wa \RAM1|ALT_INV_memRAM~1687_q\ $end
$var wire 1 Xa \RAM1|ALT_INV_memRAM~2440_combout\ $end
$var wire 1 Ya \RAM1|ALT_INV_memRAM~1559_q\ $end
$var wire 1 Za \RAM1|ALT_INV_memRAM~1431_q\ $end
$var wire 1 [a \RAM1|ALT_INV_memRAM~1303_q\ $end
$var wire 1 \a \RAM1|ALT_INV_memRAM~1175_q\ $end
$var wire 1 ]a \RAM1|ALT_INV_memRAM~2439_combout\ $end
$var wire 1 ^a \RAM1|ALT_INV_memRAM~1047_q\ $end
$var wire 1 _a \RAM1|ALT_INV_memRAM~919_q\ $end
$var wire 1 `a \RAM1|ALT_INV_memRAM~791_q\ $end
$var wire 1 aa \RAM1|ALT_INV_memRAM~663_q\ $end
$var wire 1 ba \RAM1|ALT_INV_memRAM~2438_combout\ $end
$var wire 1 ca \RAM1|ALT_INV_memRAM~535_q\ $end
$var wire 1 da \RAM1|ALT_INV_memRAM~407_q\ $end
$var wire 1 ea \RAM1|ALT_INV_memRAM~279_q\ $end
$var wire 1 fa \RAM1|ALT_INV_memRAM~151_q\ $end
$var wire 1 ga \RAM1|ALT_INV_memRAM~2437_combout\ $end
$var wire 1 ha \RAM1|ALT_INV_memRAM~2436_combout\ $end
$var wire 1 ia \RAM1|ALT_INV_memRAM~2039_q\ $end
$var wire 1 ja \RAM1|ALT_INV_memRAM~1527_q\ $end
$var wire 1 ka \RAM1|ALT_INV_memRAM~1015_q\ $end
$var wire 1 la \RAM1|ALT_INV_memRAM~503_q\ $end
$var wire 1 ma \RAM1|ALT_INV_memRAM~2435_combout\ $end
$var wire 1 na \RAM1|ALT_INV_memRAM~1911_q\ $end
$var wire 1 oa \RAM1|ALT_INV_memRAM~1399_q\ $end
$var wire 1 pa \RAM1|ALT_INV_memRAM~887_q\ $end
$var wire 1 qa \RAM1|ALT_INV_memRAM~375_q\ $end
$var wire 1 ra \RAM1|ALT_INV_memRAM~2434_combout\ $end
$var wire 1 sa \RAM1|ALT_INV_memRAM~1783_q\ $end
$var wire 1 ta \RAM1|ALT_INV_memRAM~1271_q\ $end
$var wire 1 ua \RAM1|ALT_INV_memRAM~759_q\ $end
$var wire 1 va \RAM1|ALT_INV_memRAM~247_q\ $end
$var wire 1 wa \RAM1|ALT_INV_memRAM~2433_combout\ $end
$var wire 1 xa \RAM1|ALT_INV_memRAM~1655_q\ $end
$var wire 1 ya \RAM1|ALT_INV_memRAM~1143_q\ $end
$var wire 1 za \RAM1|ALT_INV_memRAM~631_q\ $end
$var wire 1 {a \RAM1|ALT_INV_memRAM~119_q\ $end
$var wire 1 |a \RAM1|ALT_INV_memRAM~2432_combout\ $end
$var wire 1 }a \RAM1|ALT_INV_memRAM~2431_combout\ $end
$var wire 1 ~a \RAM1|ALT_INV_memRAM~2007_q\ $end
$var wire 1 !b \RAM1|ALT_INV_memRAM~1495_q\ $end
$var wire 1 "b \RAM1|ALT_INV_memRAM~983_q\ $end
$var wire 1 #b \RAM1|ALT_INV_memRAM~471_q\ $end
$var wire 1 $b \RAM1|ALT_INV_memRAM~2430_combout\ $end
$var wire 1 %b \RAM1|ALT_INV_memRAM~1879_q\ $end
$var wire 1 &b \RAM1|ALT_INV_memRAM~1367_q\ $end
$var wire 1 'b \RAM1|ALT_INV_memRAM~855_q\ $end
$var wire 1 (b \RAM1|ALT_INV_memRAM~343_q\ $end
$var wire 1 )b \RAM1|ALT_INV_memRAM~2429_combout\ $end
$var wire 1 *b \RAM1|ALT_INV_memRAM~1751_q\ $end
$var wire 1 +b \RAM1|ALT_INV_memRAM~1239_q\ $end
$var wire 1 ,b \RAM1|ALT_INV_memRAM~727_q\ $end
$var wire 1 -b \RAM1|ALT_INV_memRAM~215_q\ $end
$var wire 1 .b \RAM1|ALT_INV_memRAM~2428_combout\ $end
$var wire 1 /b \RAM1|ALT_INV_memRAM~1623_q\ $end
$var wire 1 0b \RAM1|ALT_INV_memRAM~1111_q\ $end
$var wire 1 1b \RAM1|ALT_INV_memRAM~599_q\ $end
$var wire 1 2b \RAM1|ALT_INV_memRAM~87_q\ $end
$var wire 1 3b \RAM1|ALT_INV_memRAM~2427_combout\ $end
$var wire 1 4b \RAM1|ALT_INV_memRAM~2426_combout\ $end
$var wire 1 5b \RAM1|ALT_INV_memRAM~1975_q\ $end
$var wire 1 6b \RAM1|ALT_INV_memRAM~1463_q\ $end
$var wire 1 7b \RAM1|ALT_INV_memRAM~951_q\ $end
$var wire 1 8b \RAM1|ALT_INV_memRAM~439_q\ $end
$var wire 1 9b \RAM1|ALT_INV_memRAM~2425_combout\ $end
$var wire 1 :b \RAM1|ALT_INV_memRAM~1847_q\ $end
$var wire 1 ;b \RAM1|ALT_INV_memRAM~1335_q\ $end
$var wire 1 <b \RAM1|ALT_INV_memRAM~823_q\ $end
$var wire 1 =b \RAM1|ALT_INV_memRAM~311_q\ $end
$var wire 1 >b \RAM1|ALT_INV_memRAM~2424_combout\ $end
$var wire 1 ?b \RAM1|ALT_INV_memRAM~1719_q\ $end
$var wire 1 @b \RAM1|ALT_INV_memRAM~1207_q\ $end
$var wire 1 Ab \RAM1|ALT_INV_memRAM~695_q\ $end
$var wire 1 Bb \RAM1|ALT_INV_memRAM~183_q\ $end
$var wire 1 Cb \RAM1|ALT_INV_memRAM~2423_combout\ $end
$var wire 1 Db \RAM1|ALT_INV_memRAM~1591_q\ $end
$var wire 1 Eb \RAM1|ALT_INV_memRAM~1079_q\ $end
$var wire 1 Fb \RAM1|ALT_INV_memRAM~567_q\ $end
$var wire 1 Gb \RAM1|ALT_INV_memRAM~55_q\ $end
$var wire 1 Hb \RAM1|ALT_INV_memRAM~2422_combout\ $end
$var wire 1 Ib \RAM1|ALT_INV_memRAM~2421_combout\ $end
$var wire 1 Jb \RAM1|ALT_INV_memRAM~2420_combout\ $end
$var wire 1 Kb \RAM1|ALT_INV_memRAM~2070_q\ $end
$var wire 1 Lb \RAM1|ALT_INV_memRAM~1942_q\ $end
$var wire 1 Mb \RAM1|ALT_INV_memRAM~1814_q\ $end
$var wire 1 Nb \RAM1|ALT_INV_memRAM~1686_q\ $end
$var wire 1 Ob \RAM1|ALT_INV_memRAM~2419_combout\ $end
$var wire 1 Pb \RAM1|ALT_INV_memRAM~2038_q\ $end
$var wire 1 Qb \RAM1|ALT_INV_memRAM~1910_q\ $end
$var wire 1 Rb \RAM1|ALT_INV_memRAM~1782_q\ $end
$var wire 1 Sb \RAM1|ALT_INV_memRAM~1654_q\ $end
$var wire 1 Tb \RAM1|ALT_INV_memRAM~2418_combout\ $end
$var wire 1 Ub \RAM1|ALT_INV_memRAM~2006_q\ $end
$var wire 1 Vb \RAM1|ALT_INV_memRAM~1878_q\ $end
$var wire 1 Wb \RAM1|ALT_INV_memRAM~1750_q\ $end
$var wire 1 Xb \RAM1|ALT_INV_memRAM~1622_q\ $end
$var wire 1 Yb \RAM1|ALT_INV_memRAM~2417_combout\ $end
$var wire 1 Zb \RAM1|ALT_INV_memRAM~1974_q\ $end
$var wire 1 [b \RAM1|ALT_INV_memRAM~1846_q\ $end
$var wire 1 \b \RAM1|ALT_INV_memRAM~1718_q\ $end
$var wire 1 ]b \RAM1|ALT_INV_memRAM~1590_q\ $end
$var wire 1 ^b \RAM1|ALT_INV_memRAM~2416_combout\ $end
$var wire 1 _b \RAM1|ALT_INV_memRAM~2415_combout\ $end
$var wire 1 `b \RAM1|ALT_INV_memRAM~1558_q\ $end
$var wire 1 ab \RAM1|ALT_INV_memRAM~1526_q\ $end
$var wire 1 bb \RAM1|ALT_INV_memRAM~1494_q\ $end
$var wire 1 cb \RAM1|ALT_INV_memRAM~1462_q\ $end
$var wire 1 db \RAM1|ALT_INV_memRAM~2414_combout\ $end
$var wire 1 eb \RAM1|ALT_INV_memRAM~1430_q\ $end
$var wire 1 fb \RAM1|ALT_INV_memRAM~1398_q\ $end
$var wire 1 gb \RAM1|ALT_INV_memRAM~1366_q\ $end
$var wire 1 hb \RAM1|ALT_INV_memRAM~1334_q\ $end
$var wire 1 ib \RAM1|ALT_INV_memRAM~2413_combout\ $end
$var wire 1 jb \RAM1|ALT_INV_memRAM~1302_q\ $end
$var wire 1 kb \RAM1|ALT_INV_memRAM~1270_q\ $end
$var wire 1 lb \RAM1|ALT_INV_memRAM~1238_q\ $end
$var wire 1 mb \RAM1|ALT_INV_memRAM~1206_q\ $end
$var wire 1 nb \RAM1|ALT_INV_memRAM~2412_combout\ $end
$var wire 1 ob \RAM1|ALT_INV_memRAM~1174_q\ $end
$var wire 1 pb \RAM1|ALT_INV_memRAM~1142_q\ $end
$var wire 1 qb \RAM1|ALT_INV_memRAM~1110_q\ $end
$var wire 1 rb \RAM1|ALT_INV_memRAM~1078_q\ $end
$var wire 1 sb \RAM1|ALT_INV_memRAM~2411_combout\ $end
$var wire 1 tb \RAM1|ALT_INV_memRAM~2410_combout\ $end
$var wire 1 ub \RAM1|ALT_INV_memRAM~1046_q\ $end
$var wire 1 vb \RAM1|ALT_INV_memRAM~918_q\ $end
$var wire 1 wb \RAM1|ALT_INV_memRAM~790_q\ $end
$var wire 1 xb \RAM1|ALT_INV_memRAM~662_q\ $end
$var wire 1 yb \RAM1|ALT_INV_memRAM~2409_combout\ $end
$var wire 1 zb \RAM1|ALT_INV_memRAM~1014_q\ $end
$var wire 1 {b \RAM1|ALT_INV_memRAM~886_q\ $end
$var wire 1 |b \RAM1|ALT_INV_memRAM~758_q\ $end
$var wire 1 }b \RAM1|ALT_INV_memRAM~630_q\ $end
$var wire 1 ~b \RAM1|ALT_INV_memRAM~2408_combout\ $end
$var wire 1 !c \RAM1|ALT_INV_memRAM~982_q\ $end
$var wire 1 "c \RAM1|ALT_INV_memRAM~854_q\ $end
$var wire 1 #c \RAM1|ALT_INV_memRAM~726_q\ $end
$var wire 1 $c \RAM1|ALT_INV_memRAM~598_q\ $end
$var wire 1 %c \RAM1|ALT_INV_memRAM~2407_combout\ $end
$var wire 1 &c \RAM1|ALT_INV_memRAM~950_q\ $end
$var wire 1 'c \RAM1|ALT_INV_memRAM~822_q\ $end
$var wire 1 (c \RAM1|ALT_INV_memRAM~694_q\ $end
$var wire 1 )c \RAM1|ALT_INV_memRAM~566_q\ $end
$var wire 1 *c \RAM1|ALT_INV_memRAM~2406_combout\ $end
$var wire 1 +c \RAM1|ALT_INV_memRAM~2405_combout\ $end
$var wire 1 ,c \RAM1|ALT_INV_memRAM~534_q\ $end
$var wire 1 -c \RAM1|ALT_INV_memRAM~406_q\ $end
$var wire 1 .c \RAM1|ALT_INV_memRAM~278_q\ $end
$var wire 1 /c \RAM1|ALT_INV_memRAM~150_q\ $end
$var wire 1 0c \RAM1|ALT_INV_memRAM~2404_combout\ $end
$var wire 1 1c \RAM1|ALT_INV_memRAM~502_q\ $end
$var wire 1 2c \RAM1|ALT_INV_memRAM~374_q\ $end
$var wire 1 3c \RAM1|ALT_INV_memRAM~246_q\ $end
$var wire 1 4c \RAM1|ALT_INV_memRAM~118_q\ $end
$var wire 1 5c \RAM1|ALT_INV_memRAM~2403_combout\ $end
$var wire 1 6c \RAM1|ALT_INV_memRAM~470_q\ $end
$var wire 1 7c \RAM1|ALT_INV_memRAM~342_q\ $end
$var wire 1 8c \RAM1|ALT_INV_memRAM~214_q\ $end
$var wire 1 9c \RAM1|ALT_INV_memRAM~86_q\ $end
$var wire 1 :c \RAM1|ALT_INV_memRAM~2402_combout\ $end
$var wire 1 ;c \RAM1|ALT_INV_memRAM~438_q\ $end
$var wire 1 <c \RAM1|ALT_INV_memRAM~310_q\ $end
$var wire 1 =c \RAM1|ALT_INV_memRAM~182_q\ $end
$var wire 1 >c \RAM1|ALT_INV_memRAM~54_q\ $end
$var wire 1 ?c \RAM1|ALT_INV_memRAM~2401_combout\ $end
$var wire 1 @c \RAM1|ALT_INV_memRAM~2400_combout\ $end
$var wire 1 Ac \RAM1|ALT_INV_memRAM~2399_combout\ $end
$var wire 1 Bc \RAM1|ALT_INV_memRAM~2069_q\ $end
$var wire 1 Cc \RAM1|ALT_INV_memRAM~1557_q\ $end
$var wire 1 Dc \RAM1|ALT_INV_memRAM~1045_q\ $end
$var wire 1 Ec \RAM1|ALT_INV_memRAM~533_q\ $end
$var wire 1 Fc \RAM1|ALT_INV_memRAM~2398_combout\ $end
$var wire 1 Gc \RAM1|ALT_INV_memRAM~2037_q\ $end
$var wire 1 Hc \RAM1|ALT_INV_memRAM~1525_q\ $end
$var wire 1 Ic \RAM1|ALT_INV_memRAM~1013_q\ $end
$var wire 1 Jc \RAM1|ALT_INV_memRAM~501_q\ $end
$var wire 1 Kc \RAM1|ALT_INV_memRAM~2397_combout\ $end
$var wire 1 Lc \RAM1|ALT_INV_memRAM~2005_q\ $end
$var wire 1 Mc \RAM1|ALT_INV_memRAM~1493_q\ $end
$var wire 1 Nc \RAM1|ALT_INV_memRAM~981_q\ $end
$var wire 1 Oc \RAM1|ALT_INV_memRAM~469_q\ $end
$var wire 1 Pc \RAM1|ALT_INV_memRAM~2396_combout\ $end
$var wire 1 Qc \RAM1|ALT_INV_memRAM~1973_q\ $end
$var wire 1 Rc \RAM1|ALT_INV_memRAM~1461_q\ $end
$var wire 1 Sc \RAM1|ALT_INV_memRAM~949_q\ $end
$var wire 1 Tc \RAM1|ALT_INV_memRAM~437_q\ $end
$var wire 1 Uc \RAM1|ALT_INV_memRAM~2395_combout\ $end
$var wire 1 Vc \RAM1|ALT_INV_memRAM~2394_combout\ $end
$var wire 1 Wc \RAM1|ALT_INV_memRAM~1941_q\ $end
$var wire 1 Xc \RAM1|ALT_INV_memRAM~1909_q\ $end
$var wire 1 Yc \RAM1|ALT_INV_memRAM~1877_q\ $end
$var wire 1 Zc \RAM1|ALT_INV_memRAM~1845_q\ $end
$var wire 1 [c \RAM1|ALT_INV_memRAM~2393_combout\ $end
$var wire 1 \c \RAM1|ALT_INV_memRAM~1429_q\ $end
$var wire 1 ]c \RAM1|ALT_INV_memRAM~1397_q\ $end
$var wire 1 ^c \RAM1|ALT_INV_memRAM~1365_q\ $end
$var wire 1 _c \RAM1|ALT_INV_memRAM~1333_q\ $end
$var wire 1 `c \RAM1|ALT_INV_memRAM~2392_combout\ $end
$var wire 1 ac \RAM1|ALT_INV_memRAM~917_q\ $end
$var wire 1 bc \RAM1|ALT_INV_memRAM~885_q\ $end
$var wire 1 cc \RAM1|ALT_INV_memRAM~853_q\ $end
$var wire 1 dc \RAM1|ALT_INV_memRAM~821_q\ $end
$var wire 1 ec \RAM1|ALT_INV_memRAM~2391_combout\ $end
$var wire 1 fc \RAM1|ALT_INV_memRAM~405_q\ $end
$var wire 1 gc \RAM1|ALT_INV_memRAM~373_q\ $end
$var wire 1 hc \RAM1|ALT_INV_memRAM~341_q\ $end
$var wire 1 ic \RAM1|ALT_INV_memRAM~309_q\ $end
$var wire 1 jc \RAM1|ALT_INV_memRAM~2390_combout\ $end
$var wire 1 kc \RAM1|ALT_INV_memRAM~2389_combout\ $end
$var wire 1 lc \RAM1|ALT_INV_memRAM~1813_q\ $end
$var wire 1 mc \RAM1|ALT_INV_memRAM~1781_q\ $end
$var wire 1 nc \RAM1|ALT_INV_memRAM~1749_q\ $end
$var wire 1 oc \RAM1|ALT_INV_memRAM~1717_q\ $end
$var wire 1 pc \RAM1|ALT_INV_memRAM~2388_combout\ $end
$var wire 1 qc \RAM1|ALT_INV_memRAM~1301_q\ $end
$var wire 1 rc \RAM1|ALT_INV_memRAM~1269_q\ $end
$var wire 1 sc \RAM1|ALT_INV_memRAM~1237_q\ $end
$var wire 1 tc \RAM1|ALT_INV_memRAM~1205_q\ $end
$var wire 1 uc \RAM1|ALT_INV_memRAM~2387_combout\ $end
$var wire 1 vc \RAM1|ALT_INV_memRAM~789_q\ $end
$var wire 1 wc \RAM1|ALT_INV_memRAM~757_q\ $end
$var wire 1 xc \RAM1|ALT_INV_memRAM~725_q\ $end
$var wire 1 yc \RAM1|ALT_INV_memRAM~693_q\ $end
$var wire 1 zc \RAM1|ALT_INV_memRAM~2386_combout\ $end
$var wire 1 {c \RAM1|ALT_INV_memRAM~277_q\ $end
$var wire 1 |c \RAM1|ALT_INV_memRAM~245_q\ $end
$var wire 1 }c \RAM1|ALT_INV_memRAM~213_q\ $end
$var wire 1 ~c \RAM1|ALT_INV_memRAM~181_q\ $end
$var wire 1 !d \RAM1|ALT_INV_memRAM~2385_combout\ $end
$var wire 1 "d \RAM1|ALT_INV_memRAM~2384_combout\ $end
$var wire 1 #d \RAM1|ALT_INV_memRAM~1685_q\ $end
$var wire 1 $d \RAM1|ALT_INV_memRAM~1653_q\ $end
$var wire 1 %d \RAM1|ALT_INV_memRAM~1621_q\ $end
$var wire 1 &d \RAM1|ALT_INV_memRAM~1589_q\ $end
$var wire 1 'd \RAM1|ALT_INV_memRAM~2383_combout\ $end
$var wire 1 (d \RAM1|ALT_INV_memRAM~1173_q\ $end
$var wire 1 )d \RAM1|ALT_INV_memRAM~1141_q\ $end
$var wire 1 *d \RAM1|ALT_INV_memRAM~1109_q\ $end
$var wire 1 +d \RAM1|ALT_INV_memRAM~1077_q\ $end
$var wire 1 ,d \RAM1|ALT_INV_memRAM~2382_combout\ $end
$var wire 1 -d \RAM1|ALT_INV_memRAM~661_q\ $end
$var wire 1 .d \RAM1|ALT_INV_memRAM~629_q\ $end
$var wire 1 /d \RAM1|ALT_INV_memRAM~597_q\ $end
$var wire 1 0d \RAM1|ALT_INV_memRAM~565_q\ $end
$var wire 1 1d \RAM1|ALT_INV_memRAM~2381_combout\ $end
$var wire 1 2d \RAM1|ALT_INV_memRAM~149_q\ $end
$var wire 1 3d \RAM1|ALT_INV_memRAM~117_q\ $end
$var wire 1 4d \RAM1|ALT_INV_memRAM~85_q\ $end
$var wire 1 5d \RAM1|ALT_INV_memRAM~53_q\ $end
$var wire 1 6d \RAM1|ALT_INV_memRAM~2380_combout\ $end
$var wire 1 7d \RAM1|ALT_INV_memRAM~2379_combout\ $end
$var wire 1 8d \RAM1|ALT_INV_memRAM~2378_combout\ $end
$var wire 1 9d \RAM1|ALT_INV_memRAM~2068_q\ $end
$var wire 1 :d \RAM1|ALT_INV_memRAM~1940_q\ $end
$var wire 1 ;d \RAM1|ALT_INV_memRAM~1812_q\ $end
$var wire 1 <d \RAM1|ALT_INV_memRAM~1684_q\ $end
$var wire 1 =d \RAM1|ALT_INV_memRAM~2377_combout\ $end
$var wire 1 >d \RAM1|ALT_INV_memRAM~1556_q\ $end
$var wire 1 ?d \RAM1|ALT_INV_memRAM~1428_q\ $end
$var wire 1 @d \RAM1|ALT_INV_memRAM~1300_q\ $end
$var wire 1 Ad \RAM1|ALT_INV_memRAM~1172_q\ $end
$var wire 1 Bd \RAM1|ALT_INV_memRAM~2376_combout\ $end
$var wire 1 Cd \RAM1|ALT_INV_memRAM~1044_q\ $end
$var wire 1 Dd \RAM1|ALT_INV_memRAM~916_q\ $end
$var wire 1 Ed \RAM1|ALT_INV_memRAM~788_q\ $end
$var wire 1 Fd \RAM1|ALT_INV_memRAM~660_q\ $end
$var wire 1 Gd \RAM1|ALT_INV_memRAM~2375_combout\ $end
$var wire 1 Hd \RAM1|ALT_INV_memRAM~532_q\ $end
$var wire 1 Id \RAM1|ALT_INV_memRAM~404_q\ $end
$var wire 1 Jd \RAM1|ALT_INV_memRAM~276_q\ $end
$var wire 1 Kd \RAM1|ALT_INV_memRAM~148_q\ $end
$var wire 1 Ld \RAM1|ALT_INV_memRAM~2374_combout\ $end
$var wire 1 Md \RAM1|ALT_INV_memRAM~2373_combout\ $end
$var wire 1 Nd \RAM1|ALT_INV_memRAM~2036_q\ $end
$var wire 1 Od \RAM1|ALT_INV_memRAM~1524_q\ $end
$var wire 1 Pd \RAM1|ALT_INV_memRAM~1012_q\ $end
$var wire 1 Qd \RAM1|ALT_INV_memRAM~500_q\ $end
$var wire 1 Rd \RAM1|ALT_INV_memRAM~2372_combout\ $end
$var wire 1 Sd \RAM1|ALT_INV_memRAM~1908_q\ $end
$var wire 1 Td \RAM1|ALT_INV_memRAM~1396_q\ $end
$var wire 1 Ud \RAM1|ALT_INV_memRAM~884_q\ $end
$var wire 1 Vd \RAM1|ALT_INV_memRAM~372_q\ $end
$var wire 1 Wd \RAM1|ALT_INV_memRAM~2371_combout\ $end
$var wire 1 Xd \RAM1|ALT_INV_memRAM~1780_q\ $end
$var wire 1 Yd \RAM1|ALT_INV_memRAM~1268_q\ $end
$var wire 1 Zd \RAM1|ALT_INV_memRAM~756_q\ $end
$var wire 1 [d \RAM1|ALT_INV_memRAM~244_q\ $end
$var wire 1 \d \RAM1|ALT_INV_memRAM~2370_combout\ $end
$var wire 1 ]d \RAM1|ALT_INV_memRAM~1652_q\ $end
$var wire 1 ^d \RAM1|ALT_INV_memRAM~1140_q\ $end
$var wire 1 _d \RAM1|ALT_INV_memRAM~628_q\ $end
$var wire 1 `d \RAM1|ALT_INV_memRAM~116_q\ $end
$var wire 1 ad \RAM1|ALT_INV_memRAM~2369_combout\ $end
$var wire 1 bd \RAM1|ALT_INV_memRAM~2368_combout\ $end
$var wire 1 cd \RAM1|ALT_INV_memRAM~2004_q\ $end
$var wire 1 dd \RAM1|ALT_INV_memRAM~1492_q\ $end
$var wire 1 ed \RAM1|ALT_INV_memRAM~980_q\ $end
$var wire 1 fd \RAM1|ALT_INV_memRAM~468_q\ $end
$var wire 1 gd \RAM1|ALT_INV_memRAM~2367_combout\ $end
$var wire 1 hd \RAM1|ALT_INV_memRAM~1876_q\ $end
$var wire 1 id \RAM1|ALT_INV_memRAM~1364_q\ $end
$var wire 1 jd \RAM1|ALT_INV_memRAM~852_q\ $end
$var wire 1 kd \RAM1|ALT_INV_memRAM~340_q\ $end
$var wire 1 ld \RAM1|ALT_INV_memRAM~2366_combout\ $end
$var wire 1 md \RAM1|ALT_INV_memRAM~1748_q\ $end
$var wire 1 nd \RAM1|ALT_INV_memRAM~1236_q\ $end
$var wire 1 od \RAM1|ALT_INV_memRAM~724_q\ $end
$var wire 1 pd \RAM1|ALT_INV_memRAM~212_q\ $end
$var wire 1 qd \RAM1|ALT_INV_memRAM~2365_combout\ $end
$var wire 1 rd \RAM1|ALT_INV_memRAM~1620_q\ $end
$var wire 1 sd \RAM1|ALT_INV_memRAM~1108_q\ $end
$var wire 1 td \RAM1|ALT_INV_memRAM~596_q\ $end
$var wire 1 ud \RAM1|ALT_INV_memRAM~84_q\ $end
$var wire 1 vd \RAM1|ALT_INV_memRAM~2364_combout\ $end
$var wire 1 wd \RAM1|ALT_INV_memRAM~2363_combout\ $end
$var wire 1 xd \RAM1|ALT_INV_memRAM~1972_q\ $end
$var wire 1 yd \RAM1|ALT_INV_memRAM~1460_q\ $end
$var wire 1 zd \RAM1|ALT_INV_memRAM~948_q\ $end
$var wire 1 {d \RAM1|ALT_INV_memRAM~436_q\ $end
$var wire 1 |d \RAM1|ALT_INV_memRAM~2362_combout\ $end
$var wire 1 }d \RAM1|ALT_INV_memRAM~1844_q\ $end
$var wire 1 ~d \RAM1|ALT_INV_memRAM~1332_q\ $end
$var wire 1 !e \RAM1|ALT_INV_memRAM~820_q\ $end
$var wire 1 "e \RAM1|ALT_INV_memRAM~308_q\ $end
$var wire 1 #e \RAM1|ALT_INV_memRAM~2361_combout\ $end
$var wire 1 $e \RAM1|ALT_INV_memRAM~1716_q\ $end
$var wire 1 %e \RAM1|ALT_INV_memRAM~1204_q\ $end
$var wire 1 &e \RAM1|ALT_INV_memRAM~692_q\ $end
$var wire 1 'e \RAM1|ALT_INV_memRAM~180_q\ $end
$var wire 1 (e \RAM1|ALT_INV_memRAM~2360_combout\ $end
$var wire 1 )e \RAM1|ALT_INV_memRAM~1588_q\ $end
$var wire 1 *e \RAM1|ALT_INV_memRAM~1076_q\ $end
$var wire 1 +e \RAM1|ALT_INV_memRAM~564_q\ $end
$var wire 1 ,e \RAM1|ALT_INV_memRAM~52_q\ $end
$var wire 1 -e \RAM1|ALT_INV_memRAM~2359_combout\ $end
$var wire 1 .e \RAM1|ALT_INV_memRAM~2358_combout\ $end
$var wire 1 /e \RAM1|ALT_INV_memRAM~2357_combout\ $end
$var wire 1 0e \RAM1|ALT_INV_memRAM~2067_q\ $end
$var wire 1 1e \RAM1|ALT_INV_memRAM~1939_q\ $end
$var wire 1 2e \RAM1|ALT_INV_memRAM~1811_q\ $end
$var wire 1 3e \RAM1|ALT_INV_memRAM~1683_q\ $end
$var wire 1 4e \RAM1|ALT_INV_memRAM~2356_combout\ $end
$var wire 1 5e \RAM1|ALT_INV_memRAM~2035_q\ $end
$var wire 1 6e \RAM1|ALT_INV_memRAM~1907_q\ $end
$var wire 1 7e \RAM1|ALT_INV_memRAM~1779_q\ $end
$var wire 1 8e \RAM1|ALT_INV_memRAM~1651_q\ $end
$var wire 1 9e \RAM1|ALT_INV_memRAM~2355_combout\ $end
$var wire 1 :e \RAM1|ALT_INV_memRAM~2003_q\ $end
$var wire 1 ;e \RAM1|ALT_INV_memRAM~1875_q\ $end
$var wire 1 <e \RAM1|ALT_INV_memRAM~1747_q\ $end
$var wire 1 =e \RAM1|ALT_INV_memRAM~1619_q\ $end
$var wire 1 >e \RAM1|ALT_INV_memRAM~2354_combout\ $end
$var wire 1 ?e \RAM1|ALT_INV_memRAM~1971_q\ $end
$var wire 1 @e \RAM1|ALT_INV_memRAM~1843_q\ $end
$var wire 1 Ae \RAM1|ALT_INV_memRAM~1715_q\ $end
$var wire 1 Be \RAM1|ALT_INV_memRAM~1587_q\ $end
$var wire 1 Ce \RAM1|ALT_INV_memRAM~2353_combout\ $end
$var wire 1 De \RAM1|ALT_INV_memRAM~2352_combout\ $end
$var wire 1 Ee \RAM1|ALT_INV_memRAM~1555_q\ $end
$var wire 1 Fe \RAM1|ALT_INV_memRAM~1523_q\ $end
$var wire 1 Ge \RAM1|ALT_INV_memRAM~1491_q\ $end
$var wire 1 He \RAM1|ALT_INV_memRAM~1459_q\ $end
$var wire 1 Ie \RAM1|ALT_INV_memRAM~2351_combout\ $end
$var wire 1 Je \RAM1|ALT_INV_memRAM~1427_q\ $end
$var wire 1 Ke \RAM1|ALT_INV_memRAM~1395_q\ $end
$var wire 1 Le \RAM1|ALT_INV_memRAM~1363_q\ $end
$var wire 1 Me \RAM1|ALT_INV_memRAM~1331_q\ $end
$var wire 1 Ne \RAM1|ALT_INV_memRAM~2350_combout\ $end
$var wire 1 Oe \RAM1|ALT_INV_memRAM~1299_q\ $end
$var wire 1 Pe \RAM1|ALT_INV_memRAM~1267_q\ $end
$var wire 1 Qe \RAM1|ALT_INV_memRAM~1235_q\ $end
$var wire 1 Re \RAM1|ALT_INV_memRAM~1203_q\ $end
$var wire 1 Se \RAM1|ALT_INV_memRAM~2349_combout\ $end
$var wire 1 Te \RAM1|ALT_INV_memRAM~1171_q\ $end
$var wire 1 Ue \RAM1|ALT_INV_memRAM~1139_q\ $end
$var wire 1 Ve \RAM1|ALT_INV_memRAM~1107_q\ $end
$var wire 1 We \RAM1|ALT_INV_memRAM~1075_q\ $end
$var wire 1 Xe \RAM1|ALT_INV_memRAM~2348_combout\ $end
$var wire 1 Ye \RAM1|ALT_INV_memRAM~2347_combout\ $end
$var wire 1 Ze \RAM1|ALT_INV_memRAM~1043_q\ $end
$var wire 1 [e \RAM1|ALT_INV_memRAM~915_q\ $end
$var wire 1 \e \RAM1|ALT_INV_memRAM~787_q\ $end
$var wire 1 ]e \RAM1|ALT_INV_memRAM~659_q\ $end
$var wire 1 ^e \RAM1|ALT_INV_memRAM~2346_combout\ $end
$var wire 1 _e \RAM1|ALT_INV_memRAM~1011_q\ $end
$var wire 1 `e \RAM1|ALT_INV_memRAM~883_q\ $end
$var wire 1 ae \RAM1|ALT_INV_memRAM~755_q\ $end
$var wire 1 be \RAM1|ALT_INV_memRAM~627_q\ $end
$var wire 1 ce \RAM1|ALT_INV_memRAM~2345_combout\ $end
$var wire 1 de \RAM1|ALT_INV_memRAM~979_q\ $end
$var wire 1 ee \RAM1|ALT_INV_memRAM~851_q\ $end
$var wire 1 fe \RAM1|ALT_INV_memRAM~723_q\ $end
$var wire 1 ge \RAM1|ALT_INV_memRAM~595_q\ $end
$var wire 1 he \RAM1|ALT_INV_memRAM~2344_combout\ $end
$var wire 1 ie \RAM1|ALT_INV_memRAM~947_q\ $end
$var wire 1 je \RAM1|ALT_INV_memRAM~819_q\ $end
$var wire 1 ke \RAM1|ALT_INV_memRAM~691_q\ $end
$var wire 1 le \RAM1|ALT_INV_memRAM~563_q\ $end
$var wire 1 me \RAM1|ALT_INV_memRAM~2343_combout\ $end
$var wire 1 ne \RAM1|ALT_INV_memRAM~2342_combout\ $end
$var wire 1 oe \RAM1|ALT_INV_memRAM~531_q\ $end
$var wire 1 pe \RAM1|ALT_INV_memRAM~403_q\ $end
$var wire 1 qe \RAM1|ALT_INV_memRAM~275_q\ $end
$var wire 1 re \RAM1|ALT_INV_memRAM~147_q\ $end
$var wire 1 se \RAM1|ALT_INV_memRAM~2341_combout\ $end
$var wire 1 te \RAM1|ALT_INV_memRAM~499_q\ $end
$var wire 1 ue \RAM1|ALT_INV_memRAM~371_q\ $end
$var wire 1 ve \RAM1|ALT_INV_memRAM~243_q\ $end
$var wire 1 we \RAM1|ALT_INV_memRAM~115_q\ $end
$var wire 1 xe \RAM1|ALT_INV_memRAM~2340_combout\ $end
$var wire 1 ye \RAM1|ALT_INV_memRAM~467_q\ $end
$var wire 1 ze \RAM1|ALT_INV_memRAM~339_q\ $end
$var wire 1 {e \RAM1|ALT_INV_memRAM~211_q\ $end
$var wire 1 |e \RAM1|ALT_INV_memRAM~83_q\ $end
$var wire 1 }e \RAM1|ALT_INV_memRAM~2339_combout\ $end
$var wire 1 ~e \RAM1|ALT_INV_memRAM~435_q\ $end
$var wire 1 !f \RAM1|ALT_INV_memRAM~307_q\ $end
$var wire 1 "f \RAM1|ALT_INV_memRAM~179_q\ $end
$var wire 1 #f \RAM1|ALT_INV_memRAM~51_q\ $end
$var wire 1 $f \RAM1|ALT_INV_memRAM~2338_combout\ $end
$var wire 1 %f \RAM1|ALT_INV_memRAM~2337_combout\ $end
$var wire 1 &f \RAM1|ALT_INV_memRAM~2336_combout\ $end
$var wire 1 'f \RAM1|ALT_INV_memRAM~2066_q\ $end
$var wire 1 (f \RAM1|ALT_INV_memRAM~1554_q\ $end
$var wire 1 )f \RAM1|ALT_INV_memRAM~1042_q\ $end
$var wire 1 *f \RAM1|ALT_INV_memRAM~530_q\ $end
$var wire 1 +f \RAM1|ALT_INV_memRAM~2335_combout\ $end
$var wire 1 ,f \RAM1|ALT_INV_memRAM~2034_q\ $end
$var wire 1 -f \RAM1|ALT_INV_memRAM~1522_q\ $end
$var wire 1 .f \RAM1|ALT_INV_memRAM~1010_q\ $end
$var wire 1 /f \RAM1|ALT_INV_memRAM~498_q\ $end
$var wire 1 0f \RAM1|ALT_INV_memRAM~2334_combout\ $end
$var wire 1 1f \RAM1|ALT_INV_memRAM~2002_q\ $end
$var wire 1 2f \RAM1|ALT_INV_memRAM~1490_q\ $end
$var wire 1 3f \RAM1|ALT_INV_memRAM~978_q\ $end
$var wire 1 4f \RAM1|ALT_INV_memRAM~466_q\ $end
$var wire 1 5f \RAM1|ALT_INV_memRAM~2333_combout\ $end
$var wire 1 6f \RAM1|ALT_INV_memRAM~1970_q\ $end
$var wire 1 7f \RAM1|ALT_INV_memRAM~1458_q\ $end
$var wire 1 8f \RAM1|ALT_INV_memRAM~946_q\ $end
$var wire 1 9f \RAM1|ALT_INV_memRAM~434_q\ $end
$var wire 1 :f \RAM1|ALT_INV_memRAM~2332_combout\ $end
$var wire 1 ;f \RAM1|ALT_INV_memRAM~2331_combout\ $end
$var wire 1 <f \RAM1|ALT_INV_memRAM~1938_q\ $end
$var wire 1 =f \RAM1|ALT_INV_memRAM~1906_q\ $end
$var wire 1 >f \RAM1|ALT_INV_memRAM~1874_q\ $end
$var wire 1 ?f \RAM1|ALT_INV_memRAM~1842_q\ $end
$var wire 1 @f \RAM1|ALT_INV_memRAM~2330_combout\ $end
$var wire 1 Af \RAM1|ALT_INV_memRAM~1426_q\ $end
$var wire 1 Bf \RAM1|ALT_INV_memRAM~1394_q\ $end
$var wire 1 Cf \RAM1|ALT_INV_memRAM~1362_q\ $end
$var wire 1 Df \RAM1|ALT_INV_memRAM~1330_q\ $end
$var wire 1 Ef \RAM1|ALT_INV_memRAM~2329_combout\ $end
$var wire 1 Ff \RAM1|ALT_INV_memRAM~914_q\ $end
$var wire 1 Gf \RAM1|ALT_INV_memRAM~882_q\ $end
$var wire 1 Hf \RAM1|ALT_INV_memRAM~850_q\ $end
$var wire 1 If \RAM1|ALT_INV_memRAM~818_q\ $end
$var wire 1 Jf \RAM1|ALT_INV_memRAM~2328_combout\ $end
$var wire 1 Kf \RAM1|ALT_INV_memRAM~402_q\ $end
$var wire 1 Lf \RAM1|ALT_INV_memRAM~370_q\ $end
$var wire 1 Mf \RAM1|ALT_INV_memRAM~338_q\ $end
$var wire 1 Nf \RAM1|ALT_INV_memRAM~306_q\ $end
$var wire 1 Of \RAM1|ALT_INV_memRAM~2327_combout\ $end
$var wire 1 Pf \RAM1|ALT_INV_memRAM~2326_combout\ $end
$var wire 1 Qf \RAM1|ALT_INV_memRAM~1810_q\ $end
$var wire 1 Rf \RAM1|ALT_INV_memRAM~1778_q\ $end
$var wire 1 Sf \RAM1|ALT_INV_memRAM~1746_q\ $end
$var wire 1 Tf \RAM1|ALT_INV_memRAM~1714_q\ $end
$var wire 1 Uf \RAM1|ALT_INV_memRAM~2325_combout\ $end
$var wire 1 Vf \RAM1|ALT_INV_memRAM~1298_q\ $end
$var wire 1 Wf \RAM1|ALT_INV_memRAM~1266_q\ $end
$var wire 1 Xf \RAM1|ALT_INV_memRAM~1234_q\ $end
$var wire 1 Yf \RAM1|ALT_INV_memRAM~1202_q\ $end
$var wire 1 Zf \RAM1|ALT_INV_memRAM~2324_combout\ $end
$var wire 1 [f \RAM1|ALT_INV_memRAM~786_q\ $end
$var wire 1 \f \RAM1|ALT_INV_memRAM~754_q\ $end
$var wire 1 ]f \RAM1|ALT_INV_memRAM~722_q\ $end
$var wire 1 ^f \RAM1|ALT_INV_memRAM~690_q\ $end
$var wire 1 _f \RAM1|ALT_INV_memRAM~2323_combout\ $end
$var wire 1 `f \RAM1|ALT_INV_memRAM~274_q\ $end
$var wire 1 af \RAM1|ALT_INV_memRAM~242_q\ $end
$var wire 1 bf \RAM1|ALT_INV_memRAM~210_q\ $end
$var wire 1 cf \RAM1|ALT_INV_memRAM~178_q\ $end
$var wire 1 df \RAM1|ALT_INV_memRAM~2322_combout\ $end
$var wire 1 ef \RAM1|ALT_INV_memRAM~2321_combout\ $end
$var wire 1 ff \RAM1|ALT_INV_memRAM~1682_q\ $end
$var wire 1 gf \RAM1|ALT_INV_memRAM~1650_q\ $end
$var wire 1 hf \RAM1|ALT_INV_memRAM~1618_q\ $end
$var wire 1 if \RAM1|ALT_INV_memRAM~1586_q\ $end
$var wire 1 jf \RAM1|ALT_INV_memRAM~2320_combout\ $end
$var wire 1 kf \RAM1|ALT_INV_memRAM~1170_q\ $end
$var wire 1 lf \RAM1|ALT_INV_memRAM~1138_q\ $end
$var wire 1 mf \RAM1|ALT_INV_memRAM~1106_q\ $end
$var wire 1 nf \RAM1|ALT_INV_memRAM~1074_q\ $end
$var wire 1 of \RAM1|ALT_INV_memRAM~2319_combout\ $end
$var wire 1 pf \RAM1|ALT_INV_memRAM~658_q\ $end
$var wire 1 qf \RAM1|ALT_INV_memRAM~626_q\ $end
$var wire 1 rf \RAM1|ALT_INV_memRAM~594_q\ $end
$var wire 1 sf \RAM1|ALT_INV_memRAM~562_q\ $end
$var wire 1 tf \RAM1|ALT_INV_memRAM~2318_combout\ $end
$var wire 1 uf \RAM1|ALT_INV_memRAM~146_q\ $end
$var wire 1 vf \RAM1|ALT_INV_memRAM~114_q\ $end
$var wire 1 wf \RAM1|ALT_INV_memRAM~82_q\ $end
$var wire 1 xf \RAM1|ALT_INV_memRAM~50_q\ $end
$var wire 1 yf \RAM1|ALT_INV_memRAM~2317_combout\ $end
$var wire 1 zf \RAM1|ALT_INV_memRAM~2316_combout\ $end
$var wire 1 {f \RAM1|ALT_INV_memRAM~2315_combout\ $end
$var wire 1 |f \RAM1|ALT_INV_memRAM~2065_q\ $end
$var wire 1 }f \RAM1|ALT_INV_memRAM~1937_q\ $end
$var wire 1 ~f \RAM1|ALT_INV_memRAM~1809_q\ $end
$var wire 1 !g \RAM1|ALT_INV_memRAM~1681_q\ $end
$var wire 1 "g \RAM1|ALT_INV_memRAM~2314_combout\ $end
$var wire 1 #g \RAM1|ALT_INV_memRAM~1553_q\ $end
$var wire 1 $g \RAM1|ALT_INV_memRAM~1425_q\ $end
$var wire 1 %g \RAM1|ALT_INV_memRAM~1297_q\ $end
$var wire 1 &g \RAM1|ALT_INV_memRAM~1169_q\ $end
$var wire 1 'g \RAM1|ALT_INV_memRAM~2313_combout\ $end
$var wire 1 (g \RAM1|ALT_INV_memRAM~1041_q\ $end
$var wire 1 )g \RAM1|ALT_INV_memRAM~913_q\ $end
$var wire 1 *g \RAM1|ALT_INV_memRAM~785_q\ $end
$var wire 1 +g \RAM1|ALT_INV_memRAM~657_q\ $end
$var wire 1 ,g \RAM1|ALT_INV_memRAM~2312_combout\ $end
$var wire 1 -g \RAM1|ALT_INV_memRAM~529_q\ $end
$var wire 1 .g \RAM1|ALT_INV_memRAM~401_q\ $end
$var wire 1 /g \RAM1|ALT_INV_memRAM~273_q\ $end
$var wire 1 0g \RAM1|ALT_INV_memRAM~145_q\ $end
$var wire 1 1g \RAM1|ALT_INV_memRAM~2311_combout\ $end
$var wire 1 2g \RAM1|ALT_INV_memRAM~2310_combout\ $end
$var wire 1 3g \RAM1|ALT_INV_memRAM~2033_q\ $end
$var wire 1 4g \RAM1|ALT_INV_memRAM~1521_q\ $end
$var wire 1 5g \RAM1|ALT_INV_memRAM~1009_q\ $end
$var wire 1 6g \RAM1|ALT_INV_memRAM~497_q\ $end
$var wire 1 7g \RAM1|ALT_INV_memRAM~2309_combout\ $end
$var wire 1 8g \RAM1|ALT_INV_memRAM~1905_q\ $end
$var wire 1 9g \RAM1|ALT_INV_memRAM~1393_q\ $end
$var wire 1 :g \RAM1|ALT_INV_memRAM~881_q\ $end
$var wire 1 ;g \RAM1|ALT_INV_memRAM~369_q\ $end
$var wire 1 <g \RAM1|ALT_INV_memRAM~2308_combout\ $end
$var wire 1 =g \RAM1|ALT_INV_memRAM~1777_q\ $end
$var wire 1 >g \RAM1|ALT_INV_memRAM~1265_q\ $end
$var wire 1 ?g \RAM1|ALT_INV_memRAM~753_q\ $end
$var wire 1 @g \RAM1|ALT_INV_memRAM~241_q\ $end
$var wire 1 Ag \RAM1|ALT_INV_memRAM~2307_combout\ $end
$var wire 1 Bg \RAM1|ALT_INV_memRAM~1649_q\ $end
$var wire 1 Cg \RAM1|ALT_INV_memRAM~1137_q\ $end
$var wire 1 Dg \RAM1|ALT_INV_memRAM~625_q\ $end
$var wire 1 Eg \RAM1|ALT_INV_memRAM~113_q\ $end
$var wire 1 Fg \RAM1|ALT_INV_memRAM~2306_combout\ $end
$var wire 1 Gg \RAM1|ALT_INV_memRAM~2305_combout\ $end
$var wire 1 Hg \RAM1|ALT_INV_memRAM~2001_q\ $end
$var wire 1 Ig \RAM1|ALT_INV_memRAM~1489_q\ $end
$var wire 1 Jg \RAM1|ALT_INV_memRAM~977_q\ $end
$var wire 1 Kg \RAM1|ALT_INV_memRAM~465_q\ $end
$var wire 1 Lg \RAM1|ALT_INV_memRAM~2304_combout\ $end
$var wire 1 Mg \RAM1|ALT_INV_memRAM~1873_q\ $end
$var wire 1 Ng \RAM1|ALT_INV_memRAM~1361_q\ $end
$var wire 1 Og \RAM1|ALT_INV_memRAM~849_q\ $end
$var wire 1 Pg \RAM1|ALT_INV_memRAM~337_q\ $end
$var wire 1 Qg \RAM1|ALT_INV_memRAM~2303_combout\ $end
$var wire 1 Rg \RAM1|ALT_INV_memRAM~1745_q\ $end
$var wire 1 Sg \RAM1|ALT_INV_memRAM~1233_q\ $end
$var wire 1 Tg \RAM1|ALT_INV_memRAM~721_q\ $end
$var wire 1 Ug \RAM1|ALT_INV_memRAM~209_q\ $end
$var wire 1 Vg \RAM1|ALT_INV_memRAM~2302_combout\ $end
$var wire 1 Wg \RAM1|ALT_INV_memRAM~1617_q\ $end
$var wire 1 Xg \RAM1|ALT_INV_memRAM~1105_q\ $end
$var wire 1 Yg \RAM1|ALT_INV_memRAM~593_q\ $end
$var wire 1 Zg \RAM1|ALT_INV_memRAM~81_q\ $end
$var wire 1 [g \RAM1|ALT_INV_memRAM~2301_combout\ $end
$var wire 1 \g \RAM1|ALT_INV_memRAM~2300_combout\ $end
$var wire 1 ]g \RAM1|ALT_INV_memRAM~1969_q\ $end
$var wire 1 ^g \RAM1|ALT_INV_memRAM~1457_q\ $end
$var wire 1 _g \RAM1|ALT_INV_memRAM~945_q\ $end
$var wire 1 `g \RAM1|ALT_INV_memRAM~433_q\ $end
$var wire 1 ag \RAM1|ALT_INV_memRAM~2299_combout\ $end
$var wire 1 bg \RAM1|ALT_INV_memRAM~1841_q\ $end
$var wire 1 cg \RAM1|ALT_INV_memRAM~1329_q\ $end
$var wire 1 dg \RAM1|ALT_INV_memRAM~817_q\ $end
$var wire 1 eg \RAM1|ALT_INV_memRAM~305_q\ $end
$var wire 1 fg \RAM1|ALT_INV_memRAM~2298_combout\ $end
$var wire 1 gg \RAM1|ALT_INV_memRAM~1713_q\ $end
$var wire 1 hg \RAM1|ALT_INV_memRAM~1201_q\ $end
$var wire 1 ig \RAM1|ALT_INV_memRAM~689_q\ $end
$var wire 1 jg \RAM1|ALT_INV_memRAM~177_q\ $end
$var wire 1 kg \RAM1|ALT_INV_memRAM~2297_combout\ $end
$var wire 1 lg \RAM1|ALT_INV_memRAM~1585_q\ $end
$var wire 1 mg \RAM1|ALT_INV_memRAM~1073_q\ $end
$var wire 1 ng \RAM1|ALT_INV_memRAM~561_q\ $end
$var wire 1 og \RAM1|ALT_INV_memRAM~49_q\ $end
$var wire 1 pg \RAM1|ALT_INV_memRAM~2296_combout\ $end
$var wire 1 qg \RAM1|ALT_INV_memRAM~2295_combout\ $end
$var wire 1 rg \RAM1|ALT_INV_memRAM~2294_combout\ $end
$var wire 1 sg \RAM1|ALT_INV_memRAM~2064_q\ $end
$var wire 1 tg \RAM1|ALT_INV_memRAM~1936_q\ $end
$var wire 1 ug \RAM1|ALT_INV_memRAM~1808_q\ $end
$var wire 1 vg \RAM1|ALT_INV_memRAM~1680_q\ $end
$var wire 1 wg \RAM1|ALT_INV_memRAM~2293_combout\ $end
$var wire 1 xg \RAM1|ALT_INV_memRAM~2032_q\ $end
$var wire 1 yg \RAM1|ALT_INV_memRAM~1904_q\ $end
$var wire 1 zg \RAM1|ALT_INV_memRAM~1776_q\ $end
$var wire 1 {g \RAM1|ALT_INV_memRAM~1648_q\ $end
$var wire 1 |g \RAM1|ALT_INV_memRAM~2292_combout\ $end
$var wire 1 }g \RAM1|ALT_INV_memRAM~2000_q\ $end
$var wire 1 ~g \RAM1|ALT_INV_memRAM~1872_q\ $end
$var wire 1 !h \RAM1|ALT_INV_memRAM~1744_q\ $end
$var wire 1 "h \RAM1|ALT_INV_memRAM~1616_q\ $end
$var wire 1 #h \RAM1|ALT_INV_memRAM~2291_combout\ $end
$var wire 1 $h \RAM1|ALT_INV_memRAM~1968_q\ $end
$var wire 1 %h \RAM1|ALT_INV_memRAM~1840_q\ $end
$var wire 1 &h \RAM1|ALT_INV_memRAM~1712_q\ $end
$var wire 1 'h \RAM1|ALT_INV_memRAM~1584_q\ $end
$var wire 1 (h \RAM1|ALT_INV_memRAM~2290_combout\ $end
$var wire 1 )h \RAM1|ALT_INV_memRAM~2289_combout\ $end
$var wire 1 *h \RAM1|ALT_INV_memRAM~1552_q\ $end
$var wire 1 +h \RAM1|ALT_INV_memRAM~1520_q\ $end
$var wire 1 ,h \RAM1|ALT_INV_memRAM~1488_q\ $end
$var wire 1 -h \RAM1|ALT_INV_memRAM~1456_q\ $end
$var wire 1 .h \RAM1|ALT_INV_memRAM~2288_combout\ $end
$var wire 1 /h \RAM1|ALT_INV_memRAM~1424_q\ $end
$var wire 1 0h \RAM1|ALT_INV_memRAM~1392_q\ $end
$var wire 1 1h \RAM1|ALT_INV_memRAM~1360_q\ $end
$var wire 1 2h \RAM1|ALT_INV_memRAM~1328_q\ $end
$var wire 1 3h \RAM1|ALT_INV_memRAM~2287_combout\ $end
$var wire 1 4h \RAM1|ALT_INV_memRAM~1296_q\ $end
$var wire 1 5h \RAM1|ALT_INV_memRAM~1264_q\ $end
$var wire 1 6h \RAM1|ALT_INV_memRAM~1232_q\ $end
$var wire 1 7h \RAM1|ALT_INV_memRAM~1200_q\ $end
$var wire 1 8h \RAM1|ALT_INV_memRAM~2286_combout\ $end
$var wire 1 9h \RAM1|ALT_INV_memRAM~1168_q\ $end
$var wire 1 :h \RAM1|ALT_INV_memRAM~1136_q\ $end
$var wire 1 ;h \RAM1|ALT_INV_memRAM~1104_q\ $end
$var wire 1 <h \RAM1|ALT_INV_memRAM~1072_q\ $end
$var wire 1 =h \RAM1|ALT_INV_memRAM~2285_combout\ $end
$var wire 1 >h \RAM1|ALT_INV_memRAM~2284_combout\ $end
$var wire 1 ?h \RAM1|ALT_INV_memRAM~1040_q\ $end
$var wire 1 @h \RAM1|ALT_INV_memRAM~912_q\ $end
$var wire 1 Ah \RAM1|ALT_INV_memRAM~784_q\ $end
$var wire 1 Bh \RAM1|ALT_INV_memRAM~656_q\ $end
$var wire 1 Ch \RAM1|ALT_INV_memRAM~2283_combout\ $end
$var wire 1 Dh \RAM1|ALT_INV_memRAM~1008_q\ $end
$var wire 1 Eh \RAM1|ALT_INV_memRAM~880_q\ $end
$var wire 1 Fh \RAM1|ALT_INV_memRAM~752_q\ $end
$var wire 1 Gh \RAM1|ALT_INV_memRAM~624_q\ $end
$var wire 1 Hh \RAM1|ALT_INV_memRAM~2282_combout\ $end
$var wire 1 Ih \RAM1|ALT_INV_memRAM~976_q\ $end
$var wire 1 Jh \RAM1|ALT_INV_memRAM~848_q\ $end
$var wire 1 Kh \RAM1|ALT_INV_memRAM~720_q\ $end
$var wire 1 Lh \RAM1|ALT_INV_memRAM~592_q\ $end
$var wire 1 Mh \RAM1|ALT_INV_memRAM~2281_combout\ $end
$var wire 1 Nh \RAM1|ALT_INV_memRAM~944_q\ $end
$var wire 1 Oh \RAM1|ALT_INV_memRAM~816_q\ $end
$var wire 1 Ph \RAM1|ALT_INV_memRAM~688_q\ $end
$var wire 1 Qh \RAM1|ALT_INV_memRAM~560_q\ $end
$var wire 1 Rh \RAM1|ALT_INV_memRAM~2280_combout\ $end
$var wire 1 Sh \RAM1|ALT_INV_memRAM~2279_combout\ $end
$var wire 1 Th \RAM1|ALT_INV_memRAM~528_q\ $end
$var wire 1 Uh \RAM1|ALT_INV_memRAM~400_q\ $end
$var wire 1 Vh \RAM1|ALT_INV_memRAM~272_q\ $end
$var wire 1 Wh \RAM1|ALT_INV_memRAM~144_q\ $end
$var wire 1 Xh \RAM1|ALT_INV_memRAM~2278_combout\ $end
$var wire 1 Yh \RAM1|ALT_INV_memRAM~496_q\ $end
$var wire 1 Zh \RAM1|ALT_INV_memRAM~368_q\ $end
$var wire 1 [h \RAM1|ALT_INV_memRAM~240_q\ $end
$var wire 1 \h \RAM1|ALT_INV_memRAM~112_q\ $end
$var wire 1 ]h \RAM1|ALT_INV_memRAM~2277_combout\ $end
$var wire 1 ^h \RAM1|ALT_INV_memRAM~464_q\ $end
$var wire 1 _h \RAM1|ALT_INV_memRAM~336_q\ $end
$var wire 1 `h \RAM1|ALT_INV_memRAM~208_q\ $end
$var wire 1 ah \RAM1|ALT_INV_memRAM~80_q\ $end
$var wire 1 bh \RAM1|ALT_INV_memRAM~2276_combout\ $end
$var wire 1 ch \RAM1|ALT_INV_memRAM~432_q\ $end
$var wire 1 dh \RAM1|ALT_INV_memRAM~304_q\ $end
$var wire 1 eh \RAM1|ALT_INV_memRAM~176_q\ $end
$var wire 1 fh \RAM1|ALT_INV_memRAM~48_q\ $end
$var wire 1 gh \RAM1|ALT_INV_memRAM~2275_combout\ $end
$var wire 1 hh \RAM1|ALT_INV_memRAM~2274_combout\ $end
$var wire 1 ih \RAM1|ALT_INV_memRAM~2273_combout\ $end
$var wire 1 jh \RAM1|ALT_INV_memRAM~2063_q\ $end
$var wire 1 kh \RAM1|ALT_INV_memRAM~1551_q\ $end
$var wire 1 lh \RAM1|ALT_INV_memRAM~1039_q\ $end
$var wire 1 mh \RAM1|ALT_INV_memRAM~527_q\ $end
$var wire 1 nh \RAM1|ALT_INV_memRAM~2272_combout\ $end
$var wire 1 oh \RAM1|ALT_INV_memRAM~2031_q\ $end
$var wire 1 ph \RAM1|ALT_INV_memRAM~1519_q\ $end
$var wire 1 qh \RAM1|ALT_INV_memRAM~1007_q\ $end
$var wire 1 rh \RAM1|ALT_INV_memRAM~495_q\ $end
$var wire 1 sh \RAM1|ALT_INV_memRAM~2271_combout\ $end
$var wire 1 th \RAM1|ALT_INV_memRAM~1999_q\ $end
$var wire 1 uh \RAM1|ALT_INV_memRAM~1487_q\ $end
$var wire 1 vh \RAM1|ALT_INV_memRAM~975_q\ $end
$var wire 1 wh \RAM1|ALT_INV_memRAM~463_q\ $end
$var wire 1 xh \RAM1|ALT_INV_memRAM~2270_combout\ $end
$var wire 1 yh \RAM1|ALT_INV_memRAM~1967_q\ $end
$var wire 1 zh \RAM1|ALT_INV_memRAM~1455_q\ $end
$var wire 1 {h \RAM1|ALT_INV_memRAM~943_q\ $end
$var wire 1 |h \RAM1|ALT_INV_memRAM~431_q\ $end
$var wire 1 }h \RAM1|ALT_INV_memRAM~2269_combout\ $end
$var wire 1 ~h \RAM1|ALT_INV_memRAM~2268_combout\ $end
$var wire 1 !i \RAM1|ALT_INV_memRAM~1935_q\ $end
$var wire 1 "i \RAM1|ALT_INV_memRAM~1903_q\ $end
$var wire 1 #i \RAM1|ALT_INV_memRAM~1871_q\ $end
$var wire 1 $i \RAM1|ALT_INV_memRAM~1839_q\ $end
$var wire 1 %i \RAM1|ALT_INV_memRAM~2267_combout\ $end
$var wire 1 &i \RAM1|ALT_INV_memRAM~1423_q\ $end
$var wire 1 'i \RAM1|ALT_INV_memRAM~1391_q\ $end
$var wire 1 (i \RAM1|ALT_INV_memRAM~1359_q\ $end
$var wire 1 )i \RAM1|ALT_INV_memRAM~1327_q\ $end
$var wire 1 *i \RAM1|ALT_INV_memRAM~2266_combout\ $end
$var wire 1 +i \RAM1|ALT_INV_memRAM~911_q\ $end
$var wire 1 ,i \RAM1|ALT_INV_memRAM~879_q\ $end
$var wire 1 -i \RAM1|ALT_INV_memRAM~847_q\ $end
$var wire 1 .i \RAM1|ALT_INV_memRAM~815_q\ $end
$var wire 1 /i \RAM1|ALT_INV_memRAM~2265_combout\ $end
$var wire 1 0i \RAM1|ALT_INV_memRAM~399_q\ $end
$var wire 1 1i \RAM1|ALT_INV_memRAM~367_q\ $end
$var wire 1 2i \RAM1|ALT_INV_memRAM~335_q\ $end
$var wire 1 3i \RAM1|ALT_INV_memRAM~303_q\ $end
$var wire 1 4i \RAM1|ALT_INV_memRAM~2264_combout\ $end
$var wire 1 5i \RAM1|ALT_INV_memRAM~2263_combout\ $end
$var wire 1 6i \RAM1|ALT_INV_memRAM~1807_q\ $end
$var wire 1 7i \RAM1|ALT_INV_memRAM~1775_q\ $end
$var wire 1 8i \RAM1|ALT_INV_memRAM~1743_q\ $end
$var wire 1 9i \RAM1|ALT_INV_memRAM~1711_q\ $end
$var wire 1 :i \RAM1|ALT_INV_memRAM~2262_combout\ $end
$var wire 1 ;i \RAM1|ALT_INV_memRAM~1295_q\ $end
$var wire 1 <i \RAM1|ALT_INV_memRAM~1263_q\ $end
$var wire 1 =i \RAM1|ALT_INV_memRAM~1231_q\ $end
$var wire 1 >i \RAM1|ALT_INV_memRAM~1199_q\ $end
$var wire 1 ?i \RAM1|ALT_INV_memRAM~2261_combout\ $end
$var wire 1 @i \RAM1|ALT_INV_memRAM~783_q\ $end
$var wire 1 Ai \RAM1|ALT_INV_memRAM~751_q\ $end
$var wire 1 Bi \RAM1|ALT_INV_memRAM~719_q\ $end
$var wire 1 Ci \RAM1|ALT_INV_memRAM~687_q\ $end
$var wire 1 Di \RAM1|ALT_INV_memRAM~2260_combout\ $end
$var wire 1 Ei \RAM1|ALT_INV_memRAM~271_q\ $end
$var wire 1 Fi \RAM1|ALT_INV_memRAM~239_q\ $end
$var wire 1 Gi \RAM1|ALT_INV_memRAM~207_q\ $end
$var wire 1 Hi \RAM1|ALT_INV_memRAM~175_q\ $end
$var wire 1 Ii \RAM1|ALT_INV_memRAM~2259_combout\ $end
$var wire 1 Ji \RAM1|ALT_INV_memRAM~2258_combout\ $end
$var wire 1 Ki \RAM1|ALT_INV_memRAM~1679_q\ $end
$var wire 1 Li \RAM1|ALT_INV_memRAM~1647_q\ $end
$var wire 1 Mi \RAM1|ALT_INV_memRAM~1615_q\ $end
$var wire 1 Ni \RAM1|ALT_INV_memRAM~1583_q\ $end
$var wire 1 Oi \RAM1|ALT_INV_memRAM~2257_combout\ $end
$var wire 1 Pi \RAM1|ALT_INV_memRAM~1167_q\ $end
$var wire 1 Qi \RAM1|ALT_INV_memRAM~1135_q\ $end
$var wire 1 Ri \RAM1|ALT_INV_memRAM~1103_q\ $end
$var wire 1 Si \RAM1|ALT_INV_memRAM~1071_q\ $end
$var wire 1 Ti \RAM1|ALT_INV_memRAM~2256_combout\ $end
$var wire 1 Ui \RAM1|ALT_INV_memRAM~655_q\ $end
$var wire 1 Vi \RAM1|ALT_INV_memRAM~623_q\ $end
$var wire 1 Wi \RAM1|ALT_INV_memRAM~591_q\ $end
$var wire 1 Xi \RAM1|ALT_INV_memRAM~559_q\ $end
$var wire 1 Yi \RAM1|ALT_INV_memRAM~2255_combout\ $end
$var wire 1 Zi \RAM1|ALT_INV_memRAM~143_q\ $end
$var wire 1 [i \RAM1|ALT_INV_memRAM~111_q\ $end
$var wire 1 \i \RAM1|ALT_INV_memRAM~79_q\ $end
$var wire 1 ]i \RAM1|ALT_INV_memRAM~47_q\ $end
$var wire 1 ^i \RAM1|ALT_INV_memRAM~2254_combout\ $end
$var wire 1 _i \RAM1|ALT_INV_memRAM~2253_combout\ $end
$var wire 1 `i \RAM1|ALT_INV_memRAM~2252_combout\ $end
$var wire 1 ai \RAM1|ALT_INV_memRAM~2062_q\ $end
$var wire 1 bi \RAM1|ALT_INV_memRAM~1934_q\ $end
$var wire 1 ci \RAM1|ALT_INV_memRAM~1806_q\ $end
$var wire 1 di \RAM1|ALT_INV_memRAM~1678_q\ $end
$var wire 1 ei \RAM1|ALT_INV_memRAM~2251_combout\ $end
$var wire 1 fi \RAM1|ALT_INV_memRAM~1550_q\ $end
$var wire 1 gi \RAM1|ALT_INV_memRAM~1422_q\ $end
$var wire 1 hi \RAM1|ALT_INV_memRAM~1294_q\ $end
$var wire 1 ii \RAM1|ALT_INV_memRAM~1166_q\ $end
$var wire 1 ji \RAM1|ALT_INV_memRAM~2250_combout\ $end
$var wire 1 ki \RAM1|ALT_INV_memRAM~1038_q\ $end
$var wire 1 li \RAM1|ALT_INV_memRAM~910_q\ $end
$var wire 1 mi \RAM1|ALT_INV_memRAM~782_q\ $end
$var wire 1 ni \RAM1|ALT_INV_memRAM~654_q\ $end
$var wire 1 oi \RAM1|ALT_INV_memRAM~2249_combout\ $end
$var wire 1 pi \RAM1|ALT_INV_memRAM~526_q\ $end
$var wire 1 qi \RAM1|ALT_INV_memRAM~398_q\ $end
$var wire 1 ri \RAM1|ALT_INV_memRAM~270_q\ $end
$var wire 1 si \RAM1|ALT_INV_memRAM~142_q\ $end
$var wire 1 ti \RAM1|ALT_INV_memRAM~2248_combout\ $end
$var wire 1 ui \RAM1|ALT_INV_memRAM~2247_combout\ $end
$var wire 1 vi \RAM1|ALT_INV_memRAM~2030_q\ $end
$var wire 1 wi \RAM1|ALT_INV_memRAM~1518_q\ $end
$var wire 1 xi \RAM1|ALT_INV_memRAM~1006_q\ $end
$var wire 1 yi \RAM1|ALT_INV_memRAM~494_q\ $end
$var wire 1 zi \RAM1|ALT_INV_memRAM~2246_combout\ $end
$var wire 1 {i \RAM1|ALT_INV_memRAM~1902_q\ $end
$var wire 1 |i \RAM1|ALT_INV_memRAM~1390_q\ $end
$var wire 1 }i \RAM1|ALT_INV_memRAM~878_q\ $end
$var wire 1 ~i \RAM1|ALT_INV_memRAM~366_q\ $end
$var wire 1 !j \RAM1|ALT_INV_memRAM~2245_combout\ $end
$var wire 1 "j \RAM1|ALT_INV_memRAM~1774_q\ $end
$var wire 1 #j \RAM1|ALT_INV_memRAM~1262_q\ $end
$var wire 1 $j \RAM1|ALT_INV_memRAM~750_q\ $end
$var wire 1 %j \RAM1|ALT_INV_memRAM~238_q\ $end
$var wire 1 &j \RAM1|ALT_INV_memRAM~2244_combout\ $end
$var wire 1 'j \RAM1|ALT_INV_memRAM~1646_q\ $end
$var wire 1 (j \RAM1|ALT_INV_memRAM~1134_q\ $end
$var wire 1 )j \RAM1|ALT_INV_memRAM~622_q\ $end
$var wire 1 *j \RAM1|ALT_INV_memRAM~110_q\ $end
$var wire 1 +j \RAM1|ALT_INV_memRAM~2243_combout\ $end
$var wire 1 ,j \RAM1|ALT_INV_memRAM~2242_combout\ $end
$var wire 1 -j \RAM1|ALT_INV_memRAM~1998_q\ $end
$var wire 1 .j \RAM1|ALT_INV_memRAM~1486_q\ $end
$var wire 1 /j \RAM1|ALT_INV_memRAM~974_q\ $end
$var wire 1 0j \RAM1|ALT_INV_memRAM~462_q\ $end
$var wire 1 1j \RAM1|ALT_INV_memRAM~2241_combout\ $end
$var wire 1 2j \RAM1|ALT_INV_memRAM~1870_q\ $end
$var wire 1 3j \RAM1|ALT_INV_memRAM~1358_q\ $end
$var wire 1 4j \RAM1|ALT_INV_memRAM~846_q\ $end
$var wire 1 5j \RAM1|ALT_INV_memRAM~334_q\ $end
$var wire 1 6j \RAM1|ALT_INV_memRAM~2240_combout\ $end
$var wire 1 7j \RAM1|ALT_INV_memRAM~1742_q\ $end
$var wire 1 8j \RAM1|ALT_INV_memRAM~1230_q\ $end
$var wire 1 9j \RAM1|ALT_INV_memRAM~718_q\ $end
$var wire 1 :j \RAM1|ALT_INV_memRAM~206_q\ $end
$var wire 1 ;j \RAM1|ALT_INV_memRAM~2239_combout\ $end
$var wire 1 <j \RAM1|ALT_INV_memRAM~1614_q\ $end
$var wire 1 =j \RAM1|ALT_INV_memRAM~1102_q\ $end
$var wire 1 >j \RAM1|ALT_INV_memRAM~590_q\ $end
$var wire 1 ?j \RAM1|ALT_INV_memRAM~78_q\ $end
$var wire 1 @j \RAM1|ALT_INV_memRAM~2238_combout\ $end
$var wire 1 Aj \RAM1|ALT_INV_memRAM~2237_combout\ $end
$var wire 1 Bj \RAM1|ALT_INV_memRAM~1966_q\ $end
$var wire 1 Cj \RAM1|ALT_INV_memRAM~1454_q\ $end
$var wire 1 Dj \RAM1|ALT_INV_memRAM~942_q\ $end
$var wire 1 Ej \RAM1|ALT_INV_memRAM~430_q\ $end
$var wire 1 Fj \RAM1|ALT_INV_memRAM~2236_combout\ $end
$var wire 1 Gj \RAM1|ALT_INV_memRAM~1838_q\ $end
$var wire 1 Hj \RAM1|ALT_INV_memRAM~1326_q\ $end
$var wire 1 Ij \RAM1|ALT_INV_memRAM~814_q\ $end
$var wire 1 Jj \RAM1|ALT_INV_memRAM~302_q\ $end
$var wire 1 Kj \RAM1|ALT_INV_memRAM~2235_combout\ $end
$var wire 1 Lj \RAM1|ALT_INV_memRAM~1710_q\ $end
$var wire 1 Mj \RAM1|ALT_INV_memRAM~1198_q\ $end
$var wire 1 Nj \RAM1|ALT_INV_memRAM~686_q\ $end
$var wire 1 Oj \RAM1|ALT_INV_memRAM~174_q\ $end
$var wire 1 Pj \RAM1|ALT_INV_memRAM~2234_combout\ $end
$var wire 1 Qj \RAM1|ALT_INV_memRAM~1582_q\ $end
$var wire 1 Rj \RAM1|ALT_INV_memRAM~1070_q\ $end
$var wire 1 Sj \RAM1|ALT_INV_memRAM~558_q\ $end
$var wire 1 Tj \RAM1|ALT_INV_memRAM~46_q\ $end
$var wire 1 Uj \RAM1|ALT_INV_memRAM~2233_combout\ $end
$var wire 1 Vj \RAM1|ALT_INV_memRAM~2232_combout\ $end
$var wire 1 Wj \RAM1|ALT_INV_memRAM~2231_combout\ $end
$var wire 1 Xj \RAM1|ALT_INV_memRAM~2061_q\ $end
$var wire 1 Yj \RAM1|ALT_INV_memRAM~1933_q\ $end
$var wire 1 Zj \RAM1|ALT_INV_memRAM~1805_q\ $end
$var wire 1 [j \RAM1|ALT_INV_memRAM~1677_q\ $end
$var wire 1 \j \RAM1|ALT_INV_memRAM~2230_combout\ $end
$var wire 1 ]j \RAM1|ALT_INV_memRAM~2029_q\ $end
$var wire 1 ^j \RAM1|ALT_INV_memRAM~1901_q\ $end
$var wire 1 _j \RAM1|ALT_INV_memRAM~1773_q\ $end
$var wire 1 `j \RAM1|ALT_INV_memRAM~1645_q\ $end
$var wire 1 aj \RAM1|ALT_INV_memRAM~2229_combout\ $end
$var wire 1 bj \RAM1|ALT_INV_memRAM~1997_q\ $end
$var wire 1 cj \RAM1|ALT_INV_memRAM~1869_q\ $end
$var wire 1 dj \RAM1|ALT_INV_memRAM~1741_q\ $end
$var wire 1 ej \RAM1|ALT_INV_memRAM~1613_q\ $end
$var wire 1 fj \RAM1|ALT_INV_memRAM~2228_combout\ $end
$var wire 1 gj \RAM1|ALT_INV_memRAM~1965_q\ $end
$var wire 1 hj \RAM1|ALT_INV_memRAM~1837_q\ $end
$var wire 1 ij \RAM1|ALT_INV_memRAM~1709_q\ $end
$var wire 1 jj \RAM1|ALT_INV_memRAM~1581_q\ $end
$var wire 1 kj \RAM1|ALT_INV_memRAM~2227_combout\ $end
$var wire 1 lj \RAM1|ALT_INV_memRAM~2226_combout\ $end
$var wire 1 mj \RAM1|ALT_INV_memRAM~1549_q\ $end
$var wire 1 nj \RAM1|ALT_INV_memRAM~1517_q\ $end
$var wire 1 oj \RAM1|ALT_INV_memRAM~1485_q\ $end
$var wire 1 pj \RAM1|ALT_INV_memRAM~1453_q\ $end
$var wire 1 qj \RAM1|ALT_INV_memRAM~2225_combout\ $end
$var wire 1 rj \RAM1|ALT_INV_memRAM~1421_q\ $end
$var wire 1 sj \RAM1|ALT_INV_memRAM~1389_q\ $end
$var wire 1 tj \RAM1|ALT_INV_memRAM~1357_q\ $end
$var wire 1 uj \RAM1|ALT_INV_memRAM~1325_q\ $end
$var wire 1 vj \RAM1|ALT_INV_memRAM~2224_combout\ $end
$var wire 1 wj \RAM1|ALT_INV_memRAM~1293_q\ $end
$var wire 1 xj \RAM1|ALT_INV_memRAM~1261_q\ $end
$var wire 1 yj \RAM1|ALT_INV_memRAM~1229_q\ $end
$var wire 1 zj \RAM1|ALT_INV_memRAM~1197_q\ $end
$var wire 1 {j \RAM1|ALT_INV_memRAM~2223_combout\ $end
$var wire 1 |j \RAM1|ALT_INV_memRAM~1165_q\ $end
$var wire 1 }j \RAM1|ALT_INV_memRAM~1133_q\ $end
$var wire 1 ~j \RAM1|ALT_INV_memRAM~1101_q\ $end
$var wire 1 !k \RAM1|ALT_INV_memRAM~1069_q\ $end
$var wire 1 "k \RAM1|ALT_INV_memRAM~2222_combout\ $end
$var wire 1 #k \RAM1|ALT_INV_memRAM~2221_combout\ $end
$var wire 1 $k \RAM1|ALT_INV_memRAM~1037_q\ $end
$var wire 1 %k \RAM1|ALT_INV_memRAM~909_q\ $end
$var wire 1 &k \RAM1|ALT_INV_memRAM~781_q\ $end
$var wire 1 'k \RAM1|ALT_INV_memRAM~653_q\ $end
$var wire 1 (k \RAM1|ALT_INV_memRAM~2220_combout\ $end
$var wire 1 )k \RAM1|ALT_INV_memRAM~1005_q\ $end
$var wire 1 *k \RAM1|ALT_INV_memRAM~877_q\ $end
$var wire 1 +k \RAM1|ALT_INV_memRAM~749_q\ $end
$var wire 1 ,k \RAM1|ALT_INV_memRAM~621_q\ $end
$var wire 1 -k \RAM1|ALT_INV_memRAM~2219_combout\ $end
$var wire 1 .k \RAM1|ALT_INV_memRAM~973_q\ $end
$var wire 1 /k \RAM1|ALT_INV_memRAM~845_q\ $end
$var wire 1 0k \RAM1|ALT_INV_memRAM~717_q\ $end
$var wire 1 1k \RAM1|ALT_INV_memRAM~589_q\ $end
$var wire 1 2k \RAM1|ALT_INV_memRAM~2218_combout\ $end
$var wire 1 3k \RAM1|ALT_INV_memRAM~941_q\ $end
$var wire 1 4k \RAM1|ALT_INV_memRAM~813_q\ $end
$var wire 1 5k \RAM1|ALT_INV_memRAM~685_q\ $end
$var wire 1 6k \RAM1|ALT_INV_memRAM~557_q\ $end
$var wire 1 7k \RAM1|ALT_INV_memRAM~2217_combout\ $end
$var wire 1 8k \RAM1|ALT_INV_memRAM~2216_combout\ $end
$var wire 1 9k \RAM1|ALT_INV_memRAM~525_q\ $end
$var wire 1 :k \RAM1|ALT_INV_memRAM~397_q\ $end
$var wire 1 ;k \RAM1|ALT_INV_memRAM~269_q\ $end
$var wire 1 <k \RAM1|ALT_INV_memRAM~141_q\ $end
$var wire 1 =k \RAM1|ALT_INV_memRAM~2215_combout\ $end
$var wire 1 >k \RAM1|ALT_INV_memRAM~493_q\ $end
$var wire 1 ?k \RAM1|ALT_INV_memRAM~365_q\ $end
$var wire 1 @k \RAM1|ALT_INV_memRAM~237_q\ $end
$var wire 1 Ak \RAM1|ALT_INV_memRAM~109_q\ $end
$var wire 1 Bk \RAM1|ALT_INV_memRAM~2214_combout\ $end
$var wire 1 Ck \RAM1|ALT_INV_memRAM~461_q\ $end
$var wire 1 Dk \RAM1|ALT_INV_memRAM~333_q\ $end
$var wire 1 Ek \RAM1|ALT_INV_memRAM~205_q\ $end
$var wire 1 Fk \RAM1|ALT_INV_memRAM~77_q\ $end
$var wire 1 Gk \RAM1|ALT_INV_memRAM~2213_combout\ $end
$var wire 1 Hk \RAM1|ALT_INV_memRAM~429_q\ $end
$var wire 1 Ik \RAM1|ALT_INV_memRAM~301_q\ $end
$var wire 1 Jk \RAM1|ALT_INV_memRAM~173_q\ $end
$var wire 1 Kk \RAM1|ALT_INV_memRAM~45_q\ $end
$var wire 1 Lk \RAM1|ALT_INV_memRAM~2212_combout\ $end
$var wire 1 Mk \RAM1|ALT_INV_memRAM~2211_combout\ $end
$var wire 1 Nk \RAM1|ALT_INV_memRAM~2210_combout\ $end
$var wire 1 Ok \RAM1|ALT_INV_memRAM~2060_q\ $end
$var wire 1 Pk \RAM1|ALT_INV_memRAM~1548_q\ $end
$var wire 1 Qk \RAM1|ALT_INV_memRAM~1036_q\ $end
$var wire 1 Rk \RAM1|ALT_INV_memRAM~524_q\ $end
$var wire 1 Sk \RAM1|ALT_INV_memRAM~2209_combout\ $end
$var wire 1 Tk \RAM1|ALT_INV_memRAM~2028_q\ $end
$var wire 1 Uk \RAM1|ALT_INV_memRAM~1516_q\ $end
$var wire 1 Vk \RAM1|ALT_INV_memRAM~1004_q\ $end
$var wire 1 Wk \RAM1|ALT_INV_memRAM~492_q\ $end
$var wire 1 Xk \RAM1|ALT_INV_memRAM~2208_combout\ $end
$var wire 1 Yk \RAM1|ALT_INV_memRAM~1996_q\ $end
$var wire 1 Zk \RAM1|ALT_INV_memRAM~1484_q\ $end
$var wire 1 [k \RAM1|ALT_INV_memRAM~972_q\ $end
$var wire 1 \k \RAM1|ALT_INV_memRAM~460_q\ $end
$var wire 1 ]k \RAM1|ALT_INV_memRAM~2207_combout\ $end
$var wire 1 ^k \RAM1|ALT_INV_memRAM~1964_q\ $end
$var wire 1 _k \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~7_combout\ $end
$var wire 1 `k \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 ak \ULA1|ALT_INV_Equal0~11_combout\ $end
$var wire 1 bk \ULA1|ALT_INV_Equal0~10_combout\ $end
$var wire 1 ck \ULA1|ALT_INV_Equal0~9_combout\ $end
$var wire 1 dk \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 ek \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 fk \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 gk \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 hk \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 ik \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 jk \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 kk \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 lk \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 mk \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 nk \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 ok \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 pk \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 qk \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 rk \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 sk \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 tk \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~2_combout\ $end
$var wire 1 uk \ULA1|ULA1|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 vk \RAM1|ALT_INV_memRAM~2885_combout\ $end
$var wire 1 wk \RAM1|ALT_INV_memRAM~2883_combout\ $end
$var wire 1 xk \RAM1|ALT_INV_memRAM~2881_combout\ $end
$var wire 1 yk \RAM1|ALT_INV_memRAM~2879_combout\ $end
$var wire 1 zk \RAM1|ALT_INV_memRAM~2877_combout\ $end
$var wire 1 {k \RAM1|ALT_INV_memRAM~2875_combout\ $end
$var wire 1 |k \RAM1|ALT_INV_memRAM~2873_combout\ $end
$var wire 1 }k \RAM1|ALT_INV_memRAM~2871_combout\ $end
$var wire 1 ~k \RAM1|ALT_INV_memRAM~2869_combout\ $end
$var wire 1 !l \RAM1|ALT_INV_memRAM~2867_combout\ $end
$var wire 1 "l \RAM1|ALT_INV_memRAM~2865_combout\ $end
$var wire 1 #l \RAM1|ALT_INV_memRAM~2863_combout\ $end
$var wire 1 $l \RAM1|ALT_INV_memRAM~2861_combout\ $end
$var wire 1 %l \RAM1|ALT_INV_memRAM~2859_combout\ $end
$var wire 1 &l \RAM1|ALT_INV_memRAM~2857_combout\ $end
$var wire 1 'l \RAM1|ALT_INV_memRAM~2855_combout\ $end
$var wire 1 (l \RAM1|ALT_INV_memRAM~2853_combout\ $end
$var wire 1 )l \RAM1|ALT_INV_memRAM~2851_combout\ $end
$var wire 1 *l \RAM1|ALT_INV_memRAM~2849_combout\ $end
$var wire 1 +l \RAM1|ALT_INV_memRAM~2847_combout\ $end
$var wire 1 ,l \RAM1|ALT_INV_memRAM~2845_combout\ $end
$var wire 1 -l \RAM1|ALT_INV_memRAM~2843_combout\ $end
$var wire 1 .l \RAM1|ALT_INV_memRAM~2841_combout\ $end
$var wire 1 /l \RAM1|ALT_INV_memRAM~2839_combout\ $end
$var wire 1 0l \RAM1|ALT_INV_memRAM~2837_combout\ $end
$var wire 1 1l \RAM1|ALT_INV_memRAM~2835_combout\ $end
$var wire 1 2l \RAM1|ALT_INV_memRAM~2833_combout\ $end
$var wire 1 3l \RAM1|ALT_INV_memRAM~2831_combout\ $end
$var wire 1 4l \RAM1|ALT_INV_memRAM~2829_combout\ $end
$var wire 1 5l \RAM1|ALT_INV_memRAM~2827_combout\ $end
$var wire 1 6l \RAM1|ALT_INV_memRAM~2825_combout\ $end
$var wire 1 7l \RAM1|ALT_INV_memRAM~2823_combout\ $end
$var wire 1 8l \RAM1|ALT_INV_memRAM~2821_combout\ $end
$var wire 1 9l \RAM1|ALT_INV_memRAM~2819_combout\ $end
$var wire 1 :l \RAM1|ALT_INV_memRAM~2817_combout\ $end
$var wire 1 ;l \RAM1|ALT_INV_memRAM~2815_combout\ $end
$var wire 1 <l \RAM1|ALT_INV_memRAM~2813_combout\ $end
$var wire 1 =l \RAM1|ALT_INV_memRAM~2811_combout\ $end
$var wire 1 >l \RAM1|ALT_INV_memRAM~2809_combout\ $end
$var wire 1 ?l \RAM1|ALT_INV_memRAM~2807_combout\ $end
$var wire 1 @l \RAM1|ALT_INV_memRAM~2805_combout\ $end
$var wire 1 Al \RAM1|ALT_INV_memRAM~2803_combout\ $end
$var wire 1 Bl \RAM1|ALT_INV_memRAM~2801_combout\ $end
$var wire 1 Cl \RAM1|ALT_INV_memRAM~2799_combout\ $end
$var wire 1 Dl \RAM1|ALT_INV_memRAM~2797_combout\ $end
$var wire 1 El \RAM1|ALT_INV_memRAM~2795_combout\ $end
$var wire 1 Fl \RAM1|ALT_INV_memRAM~2793_combout\ $end
$var wire 1 Gl \RAM1|ALT_INV_memRAM~2791_combout\ $end
$var wire 1 Hl \RAM1|ALT_INV_memRAM~2789_combout\ $end
$var wire 1 Il \RAM1|ALT_INV_memRAM~2787_combout\ $end
$var wire 1 Jl \RAM1|ALT_INV_memRAM~2785_combout\ $end
$var wire 1 Kl \RAM1|ALT_INV_memRAM~2783_combout\ $end
$var wire 1 Ll \RAM1|ALT_INV_memRAM~2781_combout\ $end
$var wire 1 Ml \RAM1|ALT_INV_memRAM~2779_combout\ $end
$var wire 1 Nl \RAM1|ALT_INV_memRAM~2777_combout\ $end
$var wire 1 Ol \RAM1|ALT_INV_memRAM~2775_combout\ $end
$var wire 1 Pl \RAM1|ALT_INV_memRAM~2773_combout\ $end
$var wire 1 Ql \RAM1|ALT_INV_memRAM~2771_combout\ $end
$var wire 1 Rl \RAM1|ALT_INV_memRAM~2769_combout\ $end
$var wire 1 Sl \RAM1|ALT_INV_memRAM~2767_combout\ $end
$var wire 1 Tl \RAM1|ALT_INV_memRAM~2765_combout\ $end
$var wire 1 Ul \RAM1|ALT_INV_memRAM~2763_combout\ $end
$var wire 1 Vl \RAM1|ALT_INV_memRAM~2761_combout\ $end
$var wire 1 Wl \RAM1|ALT_INV_memRAM~2759_combout\ $end
$var wire 1 Xl \MUX_ULA_MEM|ALT_INV_saida_MUX[31]~34_combout\ $end
$var wire 1 Yl \RAM1|ALT_INV_memRAM~2758_combout\ $end
$var wire 1 Zl \RAM1|ALT_INV_memRAM~2757_combout\ $end
$var wire 1 [l \RAM1|ALT_INV_memRAM~2756_combout\ $end
$var wire 1 \l \RAM1|ALT_INV_memRAM~2086_q\ $end
$var wire 1 ]l \RAM1|ALT_INV_memRAM~1958_q\ $end
$var wire 1 ^l \RAM1|ALT_INV_memRAM~1830_q\ $end
$var wire 1 _l \RAM1|ALT_INV_memRAM~1702_q\ $end
$var wire 1 `l \RAM1|ALT_INV_memRAM~2755_combout\ $end
$var wire 1 al \RAM1|ALT_INV_memRAM~1574_q\ $end
$var wire 1 bl \RAM1|ALT_INV_memRAM~1446_q\ $end
$var wire 1 cl \RAM1|ALT_INV_memRAM~1318_q\ $end
$var wire 1 dl \RAM1|ALT_INV_memRAM~1190_q\ $end
$var wire 1 el \RAM1|ALT_INV_memRAM~2754_combout\ $end
$var wire 1 fl \RAM1|ALT_INV_memRAM~1062_q\ $end
$var wire 1 gl \RAM1|ALT_INV_memRAM~934_q\ $end
$var wire 1 hl \RAM1|ALT_INV_memRAM~806_q\ $end
$var wire 1 il \RAM1|ALT_INV_memRAM~678_q\ $end
$var wire 1 jl \RAM1|ALT_INV_memRAM~2753_combout\ $end
$var wire 1 kl \RAM1|ALT_INV_memRAM~550_q\ $end
$var wire 1 ll \RAM1|ALT_INV_memRAM~422_q\ $end
$var wire 1 ml \RAM1|ALT_INV_memRAM~294_q\ $end
$var wire 1 nl \RAM1|ALT_INV_memRAM~166_q\ $end
$var wire 1 ol \RAM1|ALT_INV_memRAM~2752_combout\ $end
$var wire 1 pl \RAM1|ALT_INV_memRAM~2751_combout\ $end
$var wire 1 ql \RAM1|ALT_INV_memRAM~2054_q\ $end
$var wire 1 rl \RAM1|ALT_INV_memRAM~1542_q\ $end
$var wire 1 sl \RAM1|ALT_INV_memRAM~1030_q\ $end
$var wire 1 tl \RAM1|ALT_INV_memRAM~518_q\ $end
$var wire 1 ul \RAM1|ALT_INV_memRAM~2750_combout\ $end
$var wire 1 vl \RAM1|ALT_INV_memRAM~1926_q\ $end
$var wire 1 wl \RAM1|ALT_INV_memRAM~1414_q\ $end
$var wire 1 xl \RAM1|ALT_INV_memRAM~902_q\ $end
$var wire 1 yl \RAM1|ALT_INV_memRAM~390_q\ $end
$var wire 1 zl \RAM1|ALT_INV_memRAM~2749_combout\ $end
$var wire 1 {l \RAM1|ALT_INV_memRAM~1798_q\ $end
$var wire 1 |l \RAM1|ALT_INV_memRAM~1286_q\ $end
$var wire 1 }l \RAM1|ALT_INV_memRAM~774_q\ $end
$var wire 1 ~l \RAM1|ALT_INV_memRAM~262_q\ $end
$var wire 1 !m \RAM1|ALT_INV_memRAM~2748_combout\ $end
$var wire 1 "m \RAM1|ALT_INV_memRAM~1670_q\ $end
$var wire 1 #m \RAM1|ALT_INV_memRAM~1158_q\ $end
$var wire 1 $m \RAM1|ALT_INV_memRAM~646_q\ $end
$var wire 1 %m \RAM1|ALT_INV_memRAM~134_q\ $end
$var wire 1 &m \RAM1|ALT_INV_memRAM~2747_combout\ $end
$var wire 1 'm \RAM1|ALT_INV_memRAM~2746_combout\ $end
$var wire 1 (m \RAM1|ALT_INV_memRAM~2022_q\ $end
$var wire 1 )m \RAM1|ALT_INV_memRAM~1510_q\ $end
$var wire 1 *m \RAM1|ALT_INV_memRAM~998_q\ $end
$var wire 1 +m \RAM1|ALT_INV_memRAM~486_q\ $end
$var wire 1 ,m \RAM1|ALT_INV_memRAM~2745_combout\ $end
$var wire 1 -m \RAM1|ALT_INV_memRAM~1894_q\ $end
$var wire 1 .m \RAM1|ALT_INV_memRAM~1382_q\ $end
$var wire 1 /m \RAM1|ALT_INV_memRAM~870_q\ $end
$var wire 1 0m \RAM1|ALT_INV_memRAM~358_q\ $end
$var wire 1 1m \RAM1|ALT_INV_memRAM~2744_combout\ $end
$var wire 1 2m \RAM1|ALT_INV_memRAM~1766_q\ $end
$var wire 1 3m \RAM1|ALT_INV_memRAM~1254_q\ $end
$var wire 1 4m \RAM1|ALT_INV_memRAM~742_q\ $end
$var wire 1 5m \RAM1|ALT_INV_memRAM~230_q\ $end
$var wire 1 6m \RAM1|ALT_INV_memRAM~2743_combout\ $end
$var wire 1 7m \RAM1|ALT_INV_memRAM~1638_q\ $end
$var wire 1 8m \RAM1|ALT_INV_memRAM~1126_q\ $end
$var wire 1 9m \RAM1|ALT_INV_memRAM~614_q\ $end
$var wire 1 :m \RAM1|ALT_INV_memRAM~102_q\ $end
$var wire 1 ;m \RAM1|ALT_INV_memRAM~2742_combout\ $end
$var wire 1 <m \RAM1|ALT_INV_memRAM~2741_combout\ $end
$var wire 1 =m \RAM1|ALT_INV_memRAM~1990_q\ $end
$var wire 1 >m \RAM1|ALT_INV_memRAM~1478_q\ $end
$var wire 1 ?m \RAM1|ALT_INV_memRAM~966_q\ $end
$var wire 1 @m \RAM1|ALT_INV_memRAM~454_q\ $end
$var wire 1 Am \RAM1|ALT_INV_memRAM~2740_combout\ $end
$var wire 1 Bm \RAM1|ALT_INV_memRAM~1862_q\ $end
$var wire 1 Cm \RAM1|ALT_INV_memRAM~1350_q\ $end
$var wire 1 Dm \RAM1|ALT_INV_memRAM~838_q\ $end
$var wire 1 Em \RAM1|ALT_INV_memRAM~326_q\ $end
$var wire 1 Fm \RAM1|ALT_INV_memRAM~2739_combout\ $end
$var wire 1 Gm \RAM1|ALT_INV_memRAM~1734_q\ $end
$var wire 1 Hm \RAM1|ALT_INV_memRAM~1222_q\ $end
$var wire 1 Im \RAM1|ALT_INV_memRAM~710_q\ $end
$var wire 1 Jm \RAM1|ALT_INV_memRAM~198_q\ $end
$var wire 1 Km \RAM1|ALT_INV_memRAM~2738_combout\ $end
$var wire 1 Lm \RAM1|ALT_INV_memRAM~1606_q\ $end
$var wire 1 Mm \RAM1|ALT_INV_memRAM~1094_q\ $end
$var wire 1 Nm \RAM1|ALT_INV_memRAM~582_q\ $end
$var wire 1 Om \RAM1|ALT_INV_memRAM~70_q\ $end
$var wire 1 Pm \RAM1|ALT_INV_memRAM~2737_combout\ $end
$var wire 1 Qm \RAM1|ALT_INV_memRAM~2736_combout\ $end
$var wire 1 Rm \RAM1|ALT_INV_memRAM~2735_combout\ $end
$var wire 1 Sm \RAM1|ALT_INV_memRAM~2085_q\ $end
$var wire 1 Tm \RAM1|ALT_INV_memRAM~1957_q\ $end
$var wire 1 Um \RAM1|ALT_INV_memRAM~1829_q\ $end
$var wire 1 Vm \RAM1|ALT_INV_memRAM~1701_q\ $end
$var wire 1 Wm \RAM1|ALT_INV_memRAM~2734_combout\ $end
$var wire 1 Xm \RAM1|ALT_INV_memRAM~2053_q\ $end
$var wire 1 Ym \RAM1|ALT_INV_memRAM~1925_q\ $end
$var wire 1 Zm \RAM1|ALT_INV_memRAM~1797_q\ $end
$var wire 1 [m \RAM1|ALT_INV_memRAM~1669_q\ $end
$var wire 1 \m \RAM1|ALT_INV_memRAM~2733_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
1%
0&
0'
0(
1*
0+
1,
0-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
0M
1N
0O
zP
zQ
zR
zS
zT
zU
zV
zW
zX
zY
zZ
z[
z\
z]
z^
z_
z`
za
zb
zc
zd
ze
zf
zg
zh
zi
zj
zk
zl
zm
zn
zo
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0%K
0&K
0'K
0(K
0)K
0*K
0+K
0,K
0-K
0.K
0/K
00K
01K
02K
03K
04K
05K
06K
07K
08K
09K
0:K
0;K
0<K
0=K
0>K
0?K
0@K
0AK
0BK
xCK
xDK
1,N
1-N
1.N
1/N
10N
11N
12N
13N
14N
15N
16N
17N
18N
19N
1:N
1;N
1<N
1=N
1>N
1?N
1@N
1AN
1BN
1CN
1DN
1EN
1FN
1GN
1HN
1IN
1I"
0J"
1K"
0L"
1M"
1N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
04#
15#
06#
z7#
z8#
z9#
z:#
z;#
z<#
z=#
z>#
z?#
z@#
zA#
zB#
zC#
zD#
zE#
zF#
zG#
zH#
zI#
zJ#
zK#
zL#
zM#
zN#
zO#
zP#
zQ#
zR#
zS#
zT#
zU#
zV#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
15$
06$
17$
08$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
1B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0?"
1@"
xA"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
0c$
0d$
0e$
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
1(%
1)%
0*%
1+%
0,%
1-%
0.%
0/%
00%
11%
02%
03%
04%
05%
06%
17%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
1U%
0V%
1W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
17&
08&
19&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
1[&
0\&
0]&
1^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
1%'
0&'
0''
0('
1)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
11'
12'
13'
14'
15'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
1H'
0I'
0J'
0K'
0L'
1M'
0N'
0O'
0P'
0Q'
1R'
0S'
0T'
0U'
0V'
1W'
0X'
0Y'
0Z'
0['
1\'
1]'
0^'
0_'
1`'
0a'
0b'
0c'
0d'
1e'
1f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
1s(
1t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
1"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
1$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
1~+
0!,
0",
0#,
0$,
1%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
1},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
1{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
1y.
0z.
0{.
0|.
1}.
0~.
0!/
1"/
1#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
1z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
1|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
1}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
1~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
1"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
1#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
1#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
1'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
1%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
1%9
0&9
0'9
0(9
1)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
1&:
0':
0(:
0):
0*:
0+:
1,:
0-:
1.:
1/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
1,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
1)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
1+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
1,>
0->
0.>
0/>
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
1,?
0-?
0.?
0/?
00?
11?
02?
03?
14?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
10@
01@
02@
03@
04@
05@
06@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
11A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
11B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
1/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
1/D
00D
01D
02D
03D
14D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
0FD
0GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
00E
11E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
0eE
0fE
0gE
0hE
0iE
0jE
0kE
0lE
0mE
0nE
0oE
0pE
0qE
0rE
0sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
0{E
0|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
11F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
0LF
0MF
0NF
0OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
10G
01G
02G
03G
04G
05G
16G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
1EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
0aG
0bG
0cG
0dG
0eG
0fG
0gG
0hG
0iG
0jG
0kG
0lG
0mG
0nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
1CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
1OH
0PH
0QH
1RH
1SH
0TH
0UH
0VH
0WH
1XH
0YH
1ZH
0[H
0\H
1]H
0^H
0_H
1`H
0aH
0bH
1cH
0dH
0eH
1fH
0gH
1hH
1iH
1jH
0kH
1lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
0zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
02I
03I
04I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
0!J
0"J
0#J
0$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
0@J
0AJ
0BJ
0CJ
0DJ
0EJ
0FJ
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
0eJ
0fJ
0gJ
0hJ
0iJ
0jJ
0kJ
0lJ
0mJ
0nJ
0oJ
0pJ
0qJ
0rJ
0sJ
0tJ
0uJ
0vJ
0wJ
0xJ
0yJ
0zJ
0{J
0|J
0}J
0~J
0!K
0"K
0#K
0$K
1EK
1FK
1GK
1HK
1IK
1JK
1KK
1LK
1MK
1NK
1OK
1PK
1QK
1RK
1SK
1TK
1UK
1VK
1WK
1XK
1YK
1ZK
1[K
1\K
1]K
1^K
1_K
1`K
1aK
1bK
1cK
1dK
1eK
1fK
1gK
1hK
1iK
1jK
1kK
1lK
1mK
1nK
1oK
1pK
1qK
1rK
1sK
1tK
1uK
1vK
1wK
1xK
1yK
1zK
1{K
1|K
1}K
1~K
1!L
1"L
1#L
1$L
1%L
1&L
1'L
1(L
1)L
1*L
1+L
1,L
1-L
1.L
1/L
10L
11L
12L
13L
14L
15L
16L
17L
18L
19L
1:L
1;L
1<L
1=L
1>L
1?L
1@L
1AL
1BL
1CL
1DL
1EL
1FL
1GL
1HL
1IL
1JL
1KL
1LL
1ML
1NL
1OL
1PL
1QL
1RL
1SL
1TL
1UL
1VL
1WL
1XL
1YL
1ZL
1[L
1\L
1]L
1^L
1_L
1`L
1aL
1bL
1cL
1dL
1eL
1fL
1gL
1hL
1iL
1jL
1kL
1lL
1mL
1nL
1oL
1pL
1qL
1rL
1sL
1tL
1uL
1vL
1wL
1xL
1yL
1zL
1{L
1|L
1}L
1~L
1!M
1"M
1#M
1$M
1%M
1&M
1'M
1(M
1)M
1*M
1+M
0,M
0-M
1.M
1/M
10M
11M
02M
13M
14M
15M
16M
17M
18M
19M
1:M
1;M
1<M
1=M
1>M
1?M
1@M
1AM
1BM
1CM
1DM
1EM
1FM
1GM
1HM
1IM
1JM
1KM
1LM
1MM
1NM
1OM
1PM
1QM
1RM
1SM
0TM
1UM
0VM
0WM
1XM
1YM
1ZM
1[M
1\M
1]M
1^M
1_M
1`M
1aM
0bM
0cM
1dM
1eM
1fM
1gM
1hM
1iM
1jM
1kM
1lM
1mM
1nM
1oM
1pM
1qM
0rM
1sM
1tM
1uM
1vM
1wM
1xM
1yM
0zM
1{M
0|M
1}M
1~M
1!N
1"N
1#N
1$N
1%N
1&N
1'N
0(N
1)N
1*N
0+N
0JN
1KN
1LN
1MN
1NN
1ON
1PN
1QN
1RN
1SN
1TN
1UN
1VN
1WN
1XN
1YN
1ZN
1[N
1\N
1]N
1^N
1_N
1`N
1aN
1bN
0cN
1dN
1eN
1fN
1gN
1hN
1iN
1jN
1kN
1lN
1mN
1nN
1oN
1pN
1qN
1rN
1sN
1tN
1uN
1vN
1wN
1xN
1yN
1zN
1{N
1|N
1}N
1~N
1!O
0"O
1#O
1$O
1%O
1&O
1'O
1(O
1)O
1*O
1+O
1,O
1-O
1.O
1/O
10O
11O
12O
13O
14O
15O
16O
17O
18O
19O
1:O
1;O
1<O
1=O
1>O
0?O
1@O
1AO
1BO
1CO
1DO
1EO
1FO
1GO
1HO
1IO
1JO
1KO
1LO
1MO
1NO
1OO
1PO
1QO
1RO
1SO
1TO
1UO
1VO
1WO
1XO
1YO
1ZO
1[O
0\O
1]O
1^O
1_O
1`O
1aO
1bO
1cO
1dO
1eO
1fO
1gO
1hO
1iO
1jO
1kO
1lO
1mO
1nO
1oO
1pO
1qO
1rO
1sO
1tO
1uO
1vO
1wO
1xO
1yO
1zO
1{O
1|O
1}O
1~O
1!P
1"P
1#P
1$P
1%P
1&P
1'P
1(P
1)P
1*P
1+P
1,P
1-P
1.P
0/P
10P
11P
12P
13P
14P
15P
16P
17P
18P
19P
1:P
1;P
1<P
1=P
1>P
1?P
1@P
1AP
1BP
1CP
1DP
1EP
1FP
1GP
1HP
1IP
1JP
1KP
1LP
1MP
1NP
0OP
1PP
0QP
0RP
1SP
1TP
1UP
0VP
1WP
1XP
1YP
0ZP
0[P
1\P
0]P
0^P
1_P
1`P
1aP
1bP
1cP
1dP
1eP
1fP
1gP
1hP
1iP
1jP
1kP
0lP
1mP
1nP
1oP
1pP
1qP
1rP
1sP
1tP
1uP
1vP
1wP
1xP
1yP
1zP
1{P
1|P
1}P
1~P
1!Q
1"Q
1#Q
1$Q
1%Q
1&Q
1'Q
1(Q
1)Q
1*Q
1+Q
1,Q
1-Q
1.Q
1/Q
10Q
11Q
12Q
13Q
14Q
15Q
16Q
17Q
18Q
19Q
1:Q
1;Q
0<Q
1=Q
1>Q
1?Q
1@Q
1AQ
1BQ
1CQ
1DQ
1EQ
1FQ
1GQ
1HQ
1IQ
1JQ
1KQ
1LQ
1MQ
1NQ
1OQ
1PQ
1QQ
1RQ
1SQ
1TQ
1UQ
1VQ
1WQ
1XQ
1YQ
1ZQ
1[Q
1\Q
1]Q
1^Q
1_Q
1`Q
1aQ
1bQ
1cQ
1dQ
1eQ
1fQ
1gQ
1hQ
1iQ
1jQ
1kQ
1lQ
1mQ
1nQ
1oQ
1pQ
1qQ
1rQ
1sQ
1tQ
1uQ
1vQ
1wQ
1xQ
1yQ
1zQ
1{Q
1|Q
1}Q
1~Q
1!R
1"R
1#R
1$R
1%R
1&R
1'R
1(R
1)R
1*R
1+R
1,R
1-R
1.R
1/R
10R
11R
12R
13R
14R
15R
16R
07R
18R
19R
1:R
1;R
1<R
1=R
1>R
1?R
1@R
1AR
1BR
1CR
1DR
1ER
1FR
1GR
1HR
1IR
1JR
1KR
1LR
1MR
1NR
1OR
1PR
1QR
1RR
1SR
1TR
1UR
1VR
1WR
1XR
1YR
1ZR
1[R
1\R
1]R
1^R
1_R
1`R
1aR
1bR
1cR
1dR
1eR
1fR
1gR
1hR
1iR
1jR
1kR
1lR
1mR
1nR
1oR
1pR
1qR
1rR
1sR
1tR
1uR
1vR
1wR
1xR
1yR
1zR
1{R
1|R
1}R
1~R
1!S
1"S
1#S
1$S
1%S
1&S
1'S
1(S
1)S
1*S
1+S
1,S
1-S
1.S
1/S
10S
11S
12S
13S
14S
15S
16S
17S
18S
19S
1:S
1;S
1<S
1=S
1>S
1?S
1@S
1AS
1BS
1CS
1DS
1ES
1FS
1GS
1HS
1IS
1JS
1KS
1LS
1MS
1NS
1OS
1PS
1QS
1RS
1SS
1TS
1US
1VS
1WS
1XS
1YS
1ZS
1[S
1\S
1]S
1^S
1_S
1`S
1aS
1bS
1cS
1dS
1eS
1fS
1gS
1hS
1iS
1jS
1kS
1lS
1mS
1nS
1oS
1pS
1qS
1rS
1sS
1tS
1uS
1vS
1wS
1xS
1yS
1zS
1{S
1|S
1}S
1~S
1!T
1"T
1#T
1$T
1%T
1&T
1'T
1(T
1)T
1*T
1+T
1,T
1-T
1.T
1/T
10T
11T
12T
13T
14T
15T
16T
17T
18T
19T
1:T
1;T
1<T
1=T
1>T
1?T
1@T
1AT
1BT
1CT
1DT
1ET
1FT
1GT
1HT
1IT
1JT
1KT
1LT
1MT
1NT
1OT
1PT
1QT
1RT
1ST
1TT
1UT
1VT
1WT
1XT
1YT
1ZT
1[T
1\T
1]T
1^T
1_T
1`T
1aT
1bT
1cT
1dT
1eT
1fT
1gT
1hT
1iT
1jT
1kT
1lT
1mT
1nT
1oT
1pT
1qT
1rT
1sT
1tT
1uT
1vT
1wT
1xT
1yT
1zT
1{T
1|T
1}T
1~T
1!U
1"U
1#U
1$U
1%U
1&U
1'U
1(U
1)U
1*U
1+U
1,U
1-U
1.U
1/U
10U
11U
12U
13U
14U
15U
16U
17U
18U
19U
1:U
1;U
1<U
1=U
1>U
1?U
1@U
1AU
1BU
1CU
1DU
1EU
1FU
1GU
1HU
1IU
1JU
1KU
1LU
1MU
1NU
1OU
1PU
1QU
1RU
1SU
1TU
1UU
1VU
1WU
1XU
1YU
1ZU
1[U
1\U
1]U
1^U
1_U
1`U
1aU
1bU
1cU
1dU
1eU
1fU
1gU
1hU
1iU
1jU
1kU
1lU
1mU
1nU
1oU
1pU
1qU
1rU
1sU
1tU
1uU
1vU
1wU
1xU
1yU
1zU
1{U
1|U
1}U
1~U
1!V
1"V
1#V
1$V
1%V
1&V
1'V
1(V
1)V
1*V
1+V
1,V
1-V
1.V
1/V
10V
11V
12V
13V
14V
15V
16V
17V
18V
19V
1:V
1;V
1<V
1=V
1>V
1?V
1@V
1AV
1BV
1CV
1DV
1EV
1FV
1GV
1HV
1IV
1JV
1KV
1LV
1MV
1NV
1OV
1PV
1QV
1RV
1SV
1TV
1UV
1VV
1WV
1XV
1YV
1ZV
1[V
1\V
1]V
1^V
1_V
1`V
1aV
1bV
1cV
1dV
1eV
1fV
1gV
1hV
1iV
1jV
1kV
1lV
1mV
1nV
1oV
1pV
1qV
1rV
1sV
1tV
1uV
1vV
1wV
1xV
1yV
1zV
1{V
1|V
1}V
1~V
1!W
1"W
1#W
1$W
1%W
1&W
1'W
1(W
1)W
1*W
1+W
1,W
1-W
1.W
1/W
10W
11W
12W
13W
14W
15W
16W
17W
18W
19W
1:W
1;W
1<W
1=W
1>W
1?W
1@W
1AW
1BW
1CW
1DW
1EW
1FW
1GW
1HW
1IW
1JW
1KW
1LW
1MW
1NW
1OW
1PW
1QW
1RW
1SW
1TW
1UW
1VW
1WW
1XW
1YW
1ZW
1[W
1\W
1]W
1^W
1_W
1`W
1aW
1bW
1cW
1dW
1eW
1fW
1gW
1hW
1iW
1jW
1kW
1lW
1mW
1nW
1oW
1pW
1qW
1rW
1sW
1tW
1uW
1vW
1wW
1xW
1yW
1zW
1{W
1|W
1}W
1~W
1!X
1"X
1#X
1$X
1%X
1&X
1'X
1(X
1)X
1*X
1+X
1,X
1-X
1.X
1/X
10X
11X
12X
13X
14X
15X
16X
17X
18X
19X
1:X
1;X
1<X
1=X
1>X
1?X
1@X
1AX
1BX
1CX
1DX
1EX
1FX
1GX
1HX
1IX
1JX
1KX
1LX
1MX
1NX
1OX
1PX
1QX
1RX
1SX
1TX
1UX
1VX
1WX
1XX
1YX
1ZX
1[X
1\X
1]X
1^X
1_X
1`X
1aX
1bX
1cX
1dX
1eX
1fX
1gX
1hX
1iX
1jX
1kX
1lX
1mX
1nX
1oX
1pX
1qX
1rX
1sX
1tX
1uX
1vX
1wX
1xX
1yX
1zX
1{X
1|X
1}X
1~X
1!Y
1"Y
1#Y
1$Y
1%Y
1&Y
1'Y
1(Y
1)Y
1*Y
1+Y
1,Y
1-Y
1.Y
1/Y
10Y
11Y
12Y
13Y
14Y
15Y
16Y
17Y
18Y
19Y
1:Y
1;Y
1<Y
1=Y
1>Y
1?Y
1@Y
1AY
1BY
1CY
1DY
1EY
1FY
1GY
1HY
1IY
1JY
1KY
1LY
1MY
1NY
1OY
1PY
1QY
1RY
1SY
1TY
1UY
1VY
1WY
1XY
1YY
1ZY
1[Y
1\Y
1]Y
1^Y
1_Y
1`Y
1aY
1bY
1cY
1dY
1eY
1fY
1gY
1hY
1iY
1jY
1kY
1lY
1mY
1nY
1oY
1pY
1qY
1rY
1sY
1tY
1uY
1vY
1wY
1xY
1yY
1zY
1{Y
1|Y
1}Y
1~Y
1!Z
1"Z
1#Z
1$Z
1%Z
1&Z
1'Z
1(Z
1)Z
1*Z
1+Z
1,Z
1-Z
1.Z
1/Z
10Z
11Z
12Z
13Z
14Z
15Z
16Z
17Z
18Z
19Z
1:Z
1;Z
1<Z
1=Z
1>Z
1?Z
1@Z
1AZ
1BZ
1CZ
1DZ
1EZ
1FZ
1GZ
1HZ
1IZ
1JZ
1KZ
1LZ
1MZ
1NZ
1OZ
1PZ
1QZ
1RZ
1SZ
1TZ
1UZ
1VZ
1WZ
1XZ
1YZ
1ZZ
1[Z
1\Z
1]Z
1^Z
1_Z
1`Z
1aZ
1bZ
1cZ
1dZ
1eZ
1fZ
1gZ
1hZ
1iZ
1jZ
1kZ
1lZ
1mZ
1nZ
1oZ
1pZ
1qZ
1rZ
1sZ
1tZ
1uZ
1vZ
1wZ
1xZ
1yZ
1zZ
1{Z
1|Z
1}Z
1~Z
1![
1"[
1#[
1$[
1%[
1&[
1'[
1([
1)[
1*[
1+[
1,[
1-[
1.[
1/[
10[
11[
12[
13[
14[
15[
16[
17[
18[
19[
1:[
1;[
1<[
1=[
1>[
1?[
1@[
1A[
1B[
1C[
1D[
1E[
1F[
1G[
1H[
1I[
1J[
1K[
1L[
1M[
1N[
1O[
1P[
1Q[
1R[
1S[
1T[
1U[
1V[
1W[
1X[
1Y[
1Z[
1[[
1\[
1][
1^[
1_[
1`[
1a[
1b[
1c[
1d[
1e[
1f[
1g[
1h[
1i[
1j[
1k[
1l[
1m[
1n[
1o[
1p[
1q[
1r[
1s[
1t[
1u[
1v[
1w[
1x[
1y[
1z[
1{[
1|[
1}[
1~[
1!\
1"\
1#\
1$\
1%\
1&\
1'\
1(\
1)\
1*\
1+\
1,\
1-\
1.\
1/\
10\
11\
12\
13\
14\
15\
16\
17\
18\
19\
1:\
1;\
1<\
1=\
1>\
1?\
1@\
1A\
1B\
1C\
1D\
1E\
1F\
1G\
1H\
1I\
1J\
1K\
1L\
1M\
1N\
1O\
1P\
1Q\
1R\
1S\
1T\
1U\
1V\
1W\
1X\
1Y\
1Z\
1[\
1\\
1]\
1^\
1_\
1`\
1a\
1b\
1c\
1d\
1e\
1f\
1g\
1h\
1i\
1j\
1k\
1l\
1m\
1n\
1o\
1p\
1q\
1r\
1s\
1t\
1u\
1v\
1w\
1x\
1y\
1z\
1{\
1|\
1}\
1~\
1!]
1"]
1#]
1$]
1%]
1&]
1']
1(]
1)]
1*]
1+]
1,]
1-]
1.]
1/]
10]
11]
12]
13]
14]
15]
16]
17]
18]
19]
1:]
1;]
1<]
1=]
1>]
1?]
1@]
1A]
1B]
1C]
1D]
1E]
1F]
1G]
1H]
1I]
1J]
1K]
1L]
1M]
1N]
1O]
1P]
1Q]
1R]
1S]
1T]
1U]
1V]
1W]
1X]
1Y]
1Z]
1[]
1\]
1]]
1^]
1_]
1`]
1a]
1b]
1c]
1d]
1e]
1f]
1g]
1h]
1i]
1j]
1k]
1l]
1m]
1n]
1o]
1p]
1q]
1r]
1s]
1t]
1u]
1v]
1w]
1x]
1y]
1z]
1{]
1|]
1}]
1~]
1!^
1"^
1#^
1$^
1%^
1&^
1'^
1(^
1)^
1*^
1+^
1,^
1-^
1.^
1/^
10^
11^
12^
13^
14^
15^
16^
17^
18^
19^
1:^
1;^
1<^
1=^
1>^
1?^
1@^
1A^
1B^
1C^
1D^
1E^
1F^
1G^
1H^
1I^
1J^
1K^
1L^
1M^
1N^
1O^
1P^
1Q^
1R^
1S^
1T^
1U^
1V^
1W^
1X^
1Y^
1Z^
1[^
1\^
1]^
1^^
1_^
1`^
1a^
1b^
1c^
1d^
1e^
1f^
1g^
1h^
1i^
1j^
1k^
1l^
1m^
1n^
1o^
1p^
1q^
1r^
1s^
1t^
1u^
1v^
1w^
1x^
1y^
1z^
1{^
1|^
1}^
1~^
1!_
1"_
1#_
1$_
1%_
1&_
1'_
1(_
1)_
1*_
1+_
1,_
1-_
1._
1/_
10_
11_
12_
13_
14_
15_
16_
17_
18_
19_
1:_
1;_
1<_
1=_
1>_
1?_
1@_
1A_
1B_
1C_
1D_
1E_
1F_
1G_
1H_
1I_
1J_
1K_
1L_
1M_
1N_
1O_
1P_
1Q_
1R_
1S_
1T_
1U_
1V_
1W_
1X_
1Y_
1Z_
1[_
1\_
1]_
1^_
1__
1`_
1a_
1b_
1c_
1d_
1e_
1f_
1g_
1h_
1i_
1j_
1k_
1l_
1m_
1n_
1o_
1p_
1q_
1r_
1s_
1t_
1u_
1v_
1w_
1x_
1y_
1z_
1{_
1|_
1}_
1~_
1!`
1"`
1#`
1$`
1%`
1&`
1'`
1(`
1)`
1*`
1+`
1,`
1-`
1.`
1/`
10`
11`
12`
13`
14`
15`
16`
17`
18`
19`
1:`
1;`
1<`
1=`
1>`
1?`
1@`
1A`
1B`
1C`
1D`
1E`
1F`
1G`
1H`
1I`
1J`
1K`
1L`
1M`
1N`
1O`
1P`
1Q`
1R`
1S`
1T`
1U`
1V`
1W`
1X`
1Y`
1Z`
1[`
1\`
1]`
1^`
1_`
1``
1a`
1b`
1c`
1d`
1e`
1f`
1g`
1h`
1i`
1j`
1k`
1l`
1m`
1n`
1o`
1p`
1q`
1r`
1s`
1t`
1u`
1v`
1w`
1x`
1y`
1z`
1{`
1|`
1}`
1~`
1!a
1"a
1#a
1$a
1%a
1&a
1'a
1(a
1)a
1*a
1+a
1,a
1-a
1.a
1/a
10a
11a
12a
13a
14a
15a
16a
17a
18a
19a
1:a
1;a
1<a
1=a
1>a
1?a
1@a
1Aa
1Ba
1Ca
1Da
1Ea
1Fa
1Ga
1Ha
1Ia
1Ja
1Ka
1La
1Ma
1Na
1Oa
1Pa
1Qa
1Ra
1Sa
1Ta
1Ua
1Va
1Wa
1Xa
1Ya
1Za
1[a
1\a
1]a
1^a
1_a
1`a
1aa
1ba
1ca
1da
1ea
1fa
1ga
1ha
1ia
1ja
1ka
1la
1ma
1na
1oa
1pa
1qa
1ra
1sa
1ta
1ua
1va
1wa
1xa
1ya
1za
1{a
1|a
1}a
1~a
1!b
1"b
1#b
1$b
1%b
1&b
1'b
1(b
1)b
1*b
1+b
1,b
1-b
1.b
1/b
10b
11b
12b
13b
14b
15b
16b
17b
18b
19b
1:b
1;b
1<b
1=b
1>b
1?b
1@b
1Ab
1Bb
1Cb
1Db
1Eb
1Fb
1Gb
1Hb
1Ib
1Jb
1Kb
1Lb
1Mb
1Nb
1Ob
1Pb
1Qb
1Rb
1Sb
1Tb
1Ub
1Vb
1Wb
1Xb
1Yb
1Zb
1[b
1\b
1]b
1^b
1_b
1`b
1ab
1bb
1cb
1db
1eb
1fb
1gb
1hb
1ib
1jb
1kb
1lb
1mb
1nb
1ob
1pb
1qb
1rb
1sb
1tb
1ub
1vb
1wb
1xb
1yb
1zb
1{b
1|b
1}b
1~b
1!c
1"c
1#c
1$c
1%c
1&c
1'c
1(c
1)c
1*c
1+c
1,c
1-c
1.c
1/c
10c
11c
12c
13c
14c
15c
16c
17c
18c
19c
1:c
1;c
1<c
1=c
1>c
1?c
1@c
1Ac
1Bc
1Cc
1Dc
1Ec
1Fc
1Gc
1Hc
1Ic
1Jc
1Kc
1Lc
1Mc
1Nc
1Oc
1Pc
1Qc
1Rc
1Sc
1Tc
1Uc
1Vc
1Wc
1Xc
1Yc
1Zc
1[c
1\c
1]c
1^c
1_c
1`c
1ac
1bc
1cc
1dc
1ec
1fc
1gc
1hc
1ic
1jc
1kc
1lc
1mc
1nc
1oc
1pc
1qc
1rc
1sc
1tc
1uc
1vc
1wc
1xc
1yc
1zc
1{c
1|c
1}c
1~c
1!d
1"d
1#d
1$d
1%d
1&d
1'd
1(d
1)d
1*d
1+d
1,d
1-d
1.d
1/d
10d
11d
12d
13d
14d
15d
16d
17d
18d
19d
1:d
1;d
1<d
1=d
1>d
1?d
1@d
1Ad
1Bd
1Cd
1Dd
1Ed
1Fd
1Gd
1Hd
1Id
1Jd
1Kd
1Ld
1Md
1Nd
1Od
1Pd
1Qd
1Rd
1Sd
1Td
1Ud
1Vd
1Wd
1Xd
1Yd
1Zd
1[d
1\d
1]d
1^d
1_d
1`d
1ad
1bd
1cd
1dd
1ed
1fd
1gd
1hd
1id
1jd
1kd
1ld
1md
1nd
1od
1pd
1qd
1rd
1sd
1td
1ud
1vd
1wd
1xd
1yd
1zd
1{d
1|d
1}d
1~d
1!e
1"e
1#e
1$e
1%e
1&e
1'e
1(e
1)e
1*e
1+e
1,e
1-e
1.e
1/e
10e
11e
12e
13e
14e
15e
16e
17e
18e
19e
1:e
1;e
1<e
1=e
1>e
1?e
1@e
1Ae
1Be
1Ce
1De
1Ee
1Fe
1Ge
1He
1Ie
1Je
1Ke
1Le
1Me
1Ne
1Oe
1Pe
1Qe
1Re
1Se
1Te
1Ue
1Ve
1We
1Xe
1Ye
1Ze
1[e
1\e
1]e
1^e
1_e
1`e
1ae
1be
1ce
1de
1ee
1fe
1ge
1he
1ie
1je
1ke
1le
1me
1ne
1oe
1pe
1qe
1re
1se
1te
1ue
1ve
1we
1xe
1ye
1ze
1{e
1|e
1}e
1~e
1!f
1"f
1#f
1$f
1%f
1&f
1'f
1(f
1)f
1*f
1+f
1,f
1-f
1.f
1/f
10f
11f
12f
13f
14f
15f
16f
17f
18f
19f
1:f
1;f
1<f
1=f
1>f
1?f
1@f
1Af
1Bf
1Cf
1Df
1Ef
1Ff
1Gf
1Hf
1If
1Jf
1Kf
1Lf
1Mf
1Nf
1Of
1Pf
1Qf
1Rf
1Sf
1Tf
1Uf
1Vf
1Wf
1Xf
1Yf
1Zf
1[f
1\f
1]f
1^f
1_f
1`f
1af
1bf
1cf
1df
1ef
1ff
1gf
1hf
1if
1jf
1kf
1lf
1mf
1nf
1of
1pf
1qf
1rf
1sf
1tf
1uf
1vf
1wf
1xf
1yf
1zf
1{f
1|f
1}f
1~f
1!g
1"g
1#g
1$g
1%g
1&g
1'g
1(g
1)g
1*g
1+g
1,g
1-g
1.g
1/g
10g
11g
12g
13g
14g
15g
16g
17g
18g
19g
1:g
1;g
1<g
1=g
1>g
1?g
1@g
1Ag
1Bg
1Cg
1Dg
1Eg
1Fg
1Gg
1Hg
1Ig
1Jg
1Kg
1Lg
1Mg
1Ng
1Og
1Pg
1Qg
1Rg
1Sg
1Tg
1Ug
1Vg
1Wg
1Xg
1Yg
1Zg
1[g
1\g
1]g
1^g
1_g
1`g
1ag
1bg
1cg
1dg
1eg
1fg
1gg
1hg
1ig
1jg
1kg
1lg
1mg
1ng
1og
1pg
1qg
1rg
1sg
1tg
1ug
1vg
1wg
1xg
1yg
1zg
1{g
1|g
1}g
1~g
1!h
1"h
1#h
1$h
1%h
1&h
1'h
1(h
1)h
1*h
1+h
1,h
1-h
1.h
1/h
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1:h
1;h
1<h
1=h
1>h
1?h
1@h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
1Gh
1Hh
1Ih
1Jh
1Kh
1Lh
1Mh
1Nh
1Oh
1Ph
1Qh
1Rh
1Sh
1Th
1Uh
1Vh
1Wh
1Xh
1Yh
1Zh
1[h
1\h
1]h
1^h
1_h
1`h
1ah
1bh
1ch
1dh
1eh
1fh
1gh
1hh
1ih
1jh
1kh
1lh
1mh
1nh
1oh
1ph
1qh
1rh
1sh
1th
1uh
1vh
1wh
1xh
1yh
1zh
1{h
1|h
1}h
1~h
1!i
1"i
1#i
1$i
1%i
1&i
1'i
1(i
1)i
1*i
1+i
1,i
1-i
1.i
1/i
10i
11i
12i
13i
14i
15i
16i
17i
18i
19i
1:i
1;i
1<i
1=i
1>i
1?i
1@i
1Ai
1Bi
1Ci
1Di
1Ei
1Fi
1Gi
1Hi
1Ii
1Ji
1Ki
1Li
1Mi
1Ni
1Oi
1Pi
1Qi
1Ri
1Si
1Ti
1Ui
1Vi
1Wi
1Xi
1Yi
1Zi
1[i
1\i
1]i
1^i
1_i
1`i
1ai
1bi
1ci
1di
1ei
1fi
1gi
1hi
1ii
1ji
1ki
1li
1mi
1ni
1oi
1pi
1qi
1ri
1si
1ti
1ui
1vi
1wi
1xi
1yi
1zi
1{i
1|i
1}i
1~i
1!j
1"j
1#j
1$j
1%j
1&j
1'j
1(j
1)j
1*j
1+j
1,j
1-j
1.j
1/j
10j
11j
12j
13j
14j
15j
16j
17j
18j
19j
1:j
1;j
1<j
1=j
1>j
1?j
1@j
1Aj
1Bj
1Cj
1Dj
1Ej
1Fj
1Gj
1Hj
1Ij
1Jj
1Kj
1Lj
1Mj
1Nj
1Oj
1Pj
1Qj
1Rj
1Sj
1Tj
1Uj
1Vj
1Wj
1Xj
1Yj
1Zj
1[j
1\j
1]j
1^j
1_j
1`j
1aj
1bj
1cj
1dj
1ej
1fj
1gj
1hj
1ij
1jj
1kj
1lj
1mj
1nj
1oj
1pj
1qj
1rj
1sj
1tj
1uj
1vj
1wj
1xj
1yj
1zj
1{j
1|j
1}j
1~j
1!k
1"k
1#k
1$k
1%k
1&k
1'k
1(k
1)k
1*k
1+k
1,k
1-k
1.k
1/k
10k
11k
12k
13k
14k
15k
16k
17k
18k
19k
1:k
1;k
1<k
1=k
1>k
1?k
1@k
1Ak
1Bk
1Ck
1Dk
1Ek
1Fk
1Gk
1Hk
1Ik
1Jk
1Kk
1Lk
1Mk
1Nk
1Ok
1Pk
1Qk
1Rk
1Sk
1Tk
1Uk
1Vk
1Wk
1Xk
1Yk
1Zk
1[k
1\k
1]k
1^k
1_k
1`k
1ak
0bk
1ck
1dk
1ek
0fk
0gk
0hk
1ik
1jk
1kk
0lk
1mk
1nk
1ok
0pk
1qk
0rk
1sk
0tk
1uk
1vk
1wk
1xk
1yk
1zk
1{k
1|k
1}k
1~k
1!l
1"l
1#l
1$l
1%l
1&l
1'l
1(l
1)l
1*l
1+l
1,l
1-l
1.l
1/l
10l
11l
12l
13l
14l
15l
16l
17l
18l
19l
1:l
1;l
1<l
1=l
1>l
1?l
1@l
1Al
1Bl
1Cl
1Dl
1El
1Fl
1Gl
1Hl
1Il
1Jl
1Kl
1Ll
1Ml
1Nl
1Ol
1Pl
1Ql
1Rl
1Sl
1Tl
0Ul
1Vl
1Wl
1Xl
1Yl
1Zl
1[l
1\l
1]l
1^l
1_l
1`l
1al
1bl
1cl
1dl
1el
1fl
1gl
1hl
1il
1jl
1kl
1ll
1ml
1nl
1ol
1pl
1ql
1rl
1sl
1tl
1ul
1vl
1wl
1xl
1yl
1zl
1{l
1|l
1}l
1~l
1!m
1"m
1#m
1$m
1%m
1&m
1'm
1(m
1)m
1*m
1+m
1,m
1-m
1.m
1/m
10m
11m
12m
13m
14m
15m
16m
17m
18m
19m
1:m
1;m
1<m
1=m
1>m
1?m
1@m
1Am
1Bm
1Cm
1Dm
1Em
1Fm
1Gm
1Hm
1Im
1Jm
1Km
1Lm
1Mm
1Nm
1Om
1Pm
1Qm
1Rm
1Sm
1Tm
1Um
1Vm
1Wm
1Xm
1Ym
1Zm
1[m
1\m
1!
0"
0)
0p
$end
#20000
0!
0H"
0%'
#40000
1!
1H"
1%'
1BK
10-
1O/
0WL
0AS
0IN
0)'
1''
0R'
1['
0\'
1#*
14-
1S/
0SL
0=S
0{O
1(N
05R
1<Q
1-M
1b&
1('
01'
02'
0]'
0e'
0"*
0$+
0~+
0},
0{-
0y.
0z/
1{0
0}1
1}2
0"4
0#5
0#6
0'7
0%8
0%9
1%:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
1BH
0SH
0t(
1%*
1:-
1c/
05M
1`$
0CL
07S
0Xl
0CY
0\V
0KX
1TM
1VM
1,M
10!
0+%
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
1+'
1/'
0[&
0`'
0f'
0|0
0~2
0&:
0CH
1z-
1y/
04M
0K"
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
0-L
0UR
1cM
0B$
0,
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0\!
1{-
1z/
1g$
1i$
0W%
09&
0U%
07&
1U#
1S#
03#
05$
05#
07$
1n
1l
0N
0L
0{!
0y!
#60000
0!
0H"
0%'
#80000
1!
1H"
1%'
1AK
0BK
1|-
1{/
0oM
0fM
1IN
0HN
0('
16'
04'
1J'
1N'
1O'
1'*
1&'
1)'
0''
1.'
03'
1:'
1G'
0H'
1I'
1P'
0['
1e'
1]'
0VM
0TM
15R
0yM
0!N
1zM
0{M
0"N
1+N
0%N
0-M
0&N
0uM
0wM
0~M
0}M
1JN
15M
0b&
1c&
1('
06'
1='
0/'
1#-
16C
1UH
1CG
15J
1VH
1}-
1|/
11'
12'
1GH
1,'
0EG
0jH
1$*
0"/
1Q'
0}.
1~/
1"*
0%*
1$+
1~+
1},
1y.
0{0
1}1
0}2
1"4
1#5
1#6
1'7
1%8
1%9
0%:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
0BH
1SH
1f'
0XH
1^'
1`'
07M
05M
0`$
1_$
0='
0lM
1bM
0cM
1Xl
1CY
1\V
1KX
0hM
1tk
0xM
1RP
0dP
12M
1|M
0*N
0fP
0,M
0nM
0eM
0uk
0xL
00M
0eL
0EO
0XM
00!
1/!
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
1/%
1V&
13%
1Y&
1\&
0(%
0-%
0+'
1>'
1/'
1C'
1E'
17M
01%
1$-
17C
13D
04D
1mH
1~-
1}/
1Z'
1%*
0#/
1U'
0^'
1p'
1**
1$,
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16D
15E
15F
14G
1HG
1MH
1QH
1[H
1^H
1~.
1!0
1|0
1~2
1&:
1CH
1_'
06M
14M
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
1S"
1=$
1O"
1:$
1A$
0N"
0I"
0E'
0XP
0WP
0gM
0MO
0iO
0\P
0`P
0gP
0]O
0bO
0HP
0nO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
0\M
0LP
0sO
1lM
0^N
1QP
04R
0mM
0dM
0qM
1pk
0qk
0>P
0NP
0Q"
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
1'
1#
17!
14!
1[!
0/
0*
1U%
17&
1W%
19&
0%
0)%
04-
0c/
0MH
1#/
1XH
0"*
0$+
0~+
0y.
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
01E
01F
00G
0CH
0SH
0s(
1-*
0:-
0{-
0y/
1V'
1(+
1,*
1".
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
03D
16E
16F
06G
1IG
0QH
0RH
1#0
15#
17$
13#
15$
0TP
1[P
1\P
0}O
1rk
0FP
0GP
1qk
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0PP
0JP
0MP
0+P
1-L
17S
0Ol
1Ul
0bM
0QP
1`P
1CL
1=S
0M"
1N
1L
1{!
1y!
15%
07%
1u%
1w%
1T%
16&
1B%
19%
0.
1QH
1{-
1|0
1$+
1"*
0z-
0S/
1~+
1'1
1~2
1'3
1"4
1#5
1fI
1#6
1/6
1-7
1%9
04?
1&:
1-:
10:
1,;
13<
11=
1,?
12?
10@
19@
11B
15D
11E
11F
17G
1CH
1gI
1RH
1SH
0iH
1eI
1z)
0-*
1y.
1s"
0q"
1u#
1s#
16#
18$
1f"
1o"
1Ol
0vk
17R
0[P
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1SL
1UR
0\P
1="
0;"
19"
10"
1V!
1T!
1O
1|!
16%
1=%
1<%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
18%
1;%
1:%
17%
0RH
1}1
1'7
1%8
1+=
1)<
1,>
03?
11A
1/C
10G
0SH
0eI
1r"
1k"
1l"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1p"
1m"
1n"
1q"
1ck
1[P
1<"
1;"
1:"
18"
17"
16"
15"
13"
11"
1."
1+"
1)"
1&"
1!"
14%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
1SH
1eI
1t"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
1>"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
04%
0t"
0>"
14%
1t"
1>"
#100000
0!
0H"
0%'
#120000
1!
1H"
1%'
1BK
1&*
1%+
1!,
1~,
1z.
1}0
1~1
1!3
1#4
1$5
1$6
1(7
1&8
1&9
1':
1-;
1*<
1,=
1->
1-?
11@
12A
12B
10C
10D
12E
12F
11G
1DH
1TH
0vM
0kP
0aO
0fO
0mO
0IO
0DO
0QO
0VO
0[O
0,O
0'O
09O
04O
0>O
0hN
0mN
0uN
0zN
0!O
0qP
0vP
0XN
0]N
0bN
0kM
0[M
0_M
0wO
0rO
0IN
0&'
0)'
1''
0.'
1<'
1D'
0P'
1PH
0_k
1yM
0#N
0$N
1%N
1-M
1&N
1b&
0('
16'
1+'
0>'
01'
02'
0C'
1?'
1K'
0GH
0Q'
1}.
0~/
15M
1`$
1='
1hM
0tk
1xM
1fP
0eP
16M
1,M
04M
10!
10%
0/%
0+'
0/'
1jH
1C'
0?'
07M
0M'
0W'
0OH
0U'
1^'
0p'
0**
0$,
0#-
1!.
1"/
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
1MH
0QH
0XH
0[H
0^H
0~.
0!0
06M
02M
14M
1R"
0S"
0C'
1?'
1E'
0jH
1WP
1gM
1MO
1iO
1bM
1\P
0`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
0RP
0`M
1XM
1\M
1LP
1sO
0lM
1^N
1]P
1ZP
1VP
0'
1&
12M
16M
0|0
0~2
0#5
0&:
0CH
0fI
0gI
02?
05D
07G
0V'
0'1
0(+
0,*
0$-
0".
0%1
0%3
0&3
0$3
0'4
0'5
0+5
0/6
0-7
0dH
0-6
0,7
0-8
0+:
1,:
0*:
0.:
1/:
04:
03<
01=
0aH
01<
00=
04>
11?
08?
09@
07@
09A
07C
14D
06E
06F
16G
0IG
1RH
0#0
1jH
02M
1TP
0[P
1}O
0rk
1FP
1GP
0pk
1>P
1?P
1CP
1AP
1DP
0lk
17P
1nk
1;P
1/O
18P
19P
1<P
0fk
1gk
1.P
0hk
1ik
10P
1jk
14P
1pN
11P
12P
15P
1!P
1"P
1yP
1dk
1ek
1(P
1PP
1NP
1JP
1MP
1&P
1+P
1EP
1=P
16P
0,>
0/C
00G
0}1
0$+
0"*
1S/
0},
0~+
14-
0'3
0"4
0#6
0'7
0%8
0%9
0-:
00:
0,;
0+=
0)<
13?
0,?
00@
01A
01B
0/D
01E
01F
0SH
1iH
0eI
1s(
0z)
0y.
1vk
0Ul
07R
0ck
1)P
1,P
1#P
0=S
0SL
06%
0=%
0<%
0B%
0A%
0@%
0?%
0G%
0F%
0E%
0D%
0L%
0K%
0J%
0I%
0Q%
08%
09%
0;%
0:%
0O%
0>%
0C%
0H%
0S%
0R%
1c/
1:-
14?
0r"
0k"
0l"
0f"
0g"
0h"
0i"
0a"
0b"
0c"
0d"
0\"
0]"
0^"
0_"
0W"
0p"
0o"
0m"
0n"
0Y"
0j"
0e"
0`"
0U"
0V"
0bk
07S
0CL
0<"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0#"
0!"
0~!
0}!
04%
0N%
0M%
0P%
1y/
1z-
0t"
0Z"
0["
0X"
0UR
0-L
0>"
0%"
0$"
0""
#140000
0!
0H"
0%'
#160000
1!
1H"
1%'
0AK
0BK
1@K
0&*
0%+
0!,
0~,
0z.
0}0
0~1
0!3
0#4
0$5
0$6
0(7
0&8
0&9
0':
0-;
0*<
0,=
0->
0-?
01@
02A
02B
00C
00D
02E
02F
01G
0DH
0TH
1vM
1kP
1aO
1fO
1mO
1IO
1DO
1QO
1VO
1[O
1,O
1'O
19O
14O
1>O
1hN
1mN
1uN
1zN
1!O
1qP
1vP
1XN
1]N
1bN
1kM
1[M
1_M
1wO
1rO
0GN
1IN
1HN
1('
06'
1)'
0''
10'
0='
17'
1L'
0PH
1_k
0`k
17M
0'N
0-M
05M
1d&
0b&
0c&
1;'
0('
1='
07'
1+'
1/'
12'
1*'
1JH
1C'
0?'
0E'
1X'
07M
15M
03M
1^$
0`$
0_$
0;'
0YP
06M
0aP
04M
00!
0/!
1.!
1.%
1kH
0/'
0C'
1?'
1E'
13M
1NH
16M
1T"
0kH
0_P
1(
0RH
1[P
1SH
0iH
1eI
17R
14%
1t"
1>"
#180000
0!
0H"
0%'
#200000
1!
1H"
1%'
1BK
1TH
0vM
0IN
1&'
0)'
1''
1.'
00'
0:'
0<'
0D'
0I'
1P'
0yM
1!N
1#N
1$N
1"N
1'N
0%N
1-M
0&N
1b&
1('
0+'
1>'
02'
0*'
0jH
1@'
1C'
0?'
1GH
0K'
0JH
1Q'
0}.
1~/
05M
1`$
0hM
1tk
0xM
1aP
1eP
0fP
06M
12M
14M
10!
00%
0.%
1/%
1/'
1jH
0@'
1A'
0C'
1?'
11%
1W'
1HH
0NH
1U'
0^'
1p'
1**
1+*
1$,
1#-
0!.
0"/
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16C
16D
15E
15F
14G
1HG
0MH
1XH
1[H
1^H
1~.
1!0
1"0
16M
0.M
02M
0R"
0T"
1S"
0jH
1@'
0A'
0UP
0WP
0gM
0MO
0iO
0bM
1`P
0gP
0]O
0bO
0HP
0nO
0EO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
1RP
1`M
0XM
0\M
0KP
0LP
0sO
1lM
0^N
1_P
0cP
0ZP
1Q"
0(
1'
0&
1.M
12M
1%
0+*
0"0
1V'
0_'
1,*
0#/
1%1
1&3
1$3
1'5
1dH
1-6
0,:
1*:
0/:
1aH
11<
01?
17@
04D
06G
1IG
1IH
1RH
1#0
1A'
0.M
0TP
0[P
0bP
0}O
1rk
1pk
0CP
1lk
0;P
0/O
1fk
0.P
1hk
04P
0pN
0!P
0yP
0dk
0(P
1QP
0JP
1XP
0+P
1UP
1KP
0,*
0#0
0z/
1"*
0z-
0S/
0{-
1D(
0s(
0:-
1y.
0y/
1-L
17S
1Ul
03l
1SL
1UR
1TP
1JP
16%
07%
1;%
05%
0"*
1S/
0D(
0y.
1$0
18G
0c/
1r"
0q"
1m"
0s"
1CL
0zO
0Wl
13l
0SL
0="
1<"
0;"
17"
06%
0;%
1c/
19G
0r"
0m"
0yO
0CL
0<"
07"
1:G
0xO
1;G
0;R
1<G
0ak
1=G
0:R
1>G
09R
1?G
08R
#220000
0!
0H"
0%'
#240000
1!
1H"
1%'
1AK
0BK
0|-
0{/
1oM
1fM
1IN
0HN
0('
16'
0L'
0O'
0'*
0&'
1)'
0''
0.'
1:'
1I'
0P'
1yM
0!N
0"N
1%N
0-M
1&N
1uM
1wM
1`k
15M
0b&
1c&
1('
06'
0='
17'
0/'
1M'
0X'
0}-
0|/
1KH
0>'
11'
12'
0GH
1jH
0@'
0HH
1OH
0Q'
1}.
0~/
17M
05M
0`$
1_$
1;'
1='
07'
1hM
0tk
1xM
0]P
1cP
02M
1fP
0,M
0tM
1nM
1eM
1YP
0VP
00!
1/!
0/%
0V&
1+'
1/'
0E'
0A'
0?'
07M
03M
01%
1,*
1#0
1|0
1'1
1~2
1%3
1#5
1/6
1&:
1+:
1.:
13<
19@
0?G
1CH
1fI
1gI
1_'
1(+
1$-
1".
1#/
1'4
1+5
1,7
1-8
14:
10=
14>
12?
04?
18?
19A
17C
15D
16E
16F
17G
0~-
0}/
1LH
0IH
0U'
1^'
0p'
0**
0$,
0#-
1!.
1"/
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
1MH
1WH
0XH
0[H
0^H
0~.
0!0
0;'
1.M
04M
0S"
0=$
1kH
1C'
1E'
13M
1WP
1gM
1MO
1iO
1bM
0pM
0`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
0RP
0`M
1XM
1\M
1LP
1sO
0lM
1^N
1bP
0sM
1mM
1dM
0EP
0FP
0GP
0=P
0>P
0?P
0DP
1bk
06P
07P
0nk
0<P
00P
0jk
05P
0"P
0QP
0PP
0NP
0MP
0XP
18R
0AP
09P
0gk
0ik
02P
0ek
0&P
0TP
0JP
0Q"
0'
07!
06M
0%
1"*
1y.
1}1
0>G
1'3
1'7
1-:
10:
1+=
11A
1z/
1$+
0S/
1},
09G
1~+
04-
0c/
1z)
1{-
0$0
08G
1"4
1#6
1%9
1,;
1,?
1,>
0=G
10@
11B
1/D
0;G
1/C
0<G
11E
11F
10G
0:G
0!.
1XH
0SH
0eI
0V'
0(+
0,*
0$-
0%1
0&3
0$3
0'4
0'5
0+5
1-7
0dH
0-6
0,7
0-8
1,:
03?
0*:
1/:
04:
11=
0aH
01<
00=
04>
11?
08?
07@
09A
07C
14D
06E
06F
16G
0IG
0_'
0jH
0kH
12M
1XP
1}O
0rk
1FP
1GP
0pk
1>P
1?P
1CP
1DP
0lk
17P
1nk
1;P
1/O
08P
1<P
0fk
1.P
1ck
0hk
10P
1jk
14P
1pN
01P
15P
1!P
1"P
1yP
1dk
1(P
1NP
1JP
1MP
1+P
0bM
1`M
1xO
1ak
1;R
1:R
1zO
1Wl
0vk
1CL
1=S
1yO
1SL
0)P
0,P
0#P
19R
1t%
0u%
0w%
1>%
1=%
1<%
1C%
1B%
1A%
1?%
1H%
1G%
1D%
1L%
1I%
1Q%
17%
18%
19%
1:%
15%
1S%
1R%
1@%
1E%
1J%
1O%
16%
1;%
0".
0|0
0$+
0"*
1S/
1M)
0z)
0},
0'1
0~2
0%3
0"4
0#5
0fI
0#6
1%8
0/6
0-7
0%9
0&:
0+:
00:
0,;
1)<
03<
01=
0,?
02?
00@
09@
01B
0/D
05D
01E
01F
07G
0CH
1iH
0gI
0z/
1v#
0u#
0s#
1j"
1k"
1l"
1e"
1f"
1g"
1i"
1`"
1a"
1d"
1\"
1_"
1W"
1q"
1p"
1o"
1n"
1s"
1U"
1V"
1h"
1c"
1^"
1Y"
1r"
1m"
07R
1EP
1=P
1AP
16P
18P
19P
1)P
1ik
11P
12P
1ek
1&P
1vk
0Pl
0SL
1PP
1W!
0V!
0T!
1="
1<"
1;"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1+"
1*"
1)"
1("
1&"
1#"
1!"
1~!
1}!
05%
0=%
0<%
0B%
0A%
0?%
0G%
1F%
0D%
0L%
1K%
0I%
0Q%
09%
0;%
0:%
04%
1N%
1M%
1P%
1J)
0M)
0~+
14-
1c/
0}1
0'3
0'7
0%8
0-:
0+=
0)<
0,>
14?
01A
0/C
00G
0s"
0k"
0l"
0f"
0g"
0i"
0a"
1b"
0d"
0\"
1]"
0_"
0W"
0o"
0m"
0n"
0t"
1Z"
1["
1X"
0bk
1,P
1#P
0CL
0=S
1Pl
0Tl
0>"
0="
09"
08"
07"
06"
05"
03"
01"
00"
0."
1,"
0+"
0)"
1'"
0&"
1%"
1$"
1""
0!"
0S%
0>%
0C%
0@%
0H%
0F%
0E%
0N%
0K%
0J%
0R%
0O%
08%
0U"
0j"
0e"
0h"
0`"
0b"
0c"
0Z"
0]"
0^"
0V"
0Y"
0p"
0:"
04"
02"
0/"
0-"
0,"
0*"
0("
0'"
0$"
0#"
0~!
0}!
0M%
0P%
0["
0X"
0%"
0""
#260000
0!
0H"
0%'
#280000
1!
1H"
1%'
1BK
1|-
1z.
0TH
1vM
0kM
0fM
0IN
1&'
0)'
1''
1.'
0:'
1<'
1D'
1F'
0G'
0I'
1R'
0#*
1}-
1{.
0KH
1tM
0jM
0eM
1{O
0<Q
1!N
1{M
0)N
0#N
0$N
1"N
0%N
1-M
0&N
1b&
0('
16'
0+'
1>'
01'
02'
1jH
0C'
1?'
1-'
1A'
0Z'
1kI
1pI
1uI
1zI
1!J
1&J
1+J
10J
1:J
1?J
1DJ
1IJ
1NJ
1SJ
1XJ
1]J
1bJ
1gJ
1lJ
1qJ
1vJ
1{J
1"K
1Q'
0$*
0}.
1~/
0]'
1b'
0UH
1~-
1|.
0LH
0WH
15M
1`$
0='
17'
1pM
1sM
0iM
0dM
1eL
0UM
1VM
0hM
1tk
1dP
0xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
14R
0.M
06R
16M
02M
1,M
14M
10!
1*%
12%
10%
1/%
1+'
0>'
0/'
0jH
1@'
1C'
17M
11%
1[&
1"*
1$+
1~+
1},
1z/
1|0
1}1
1~2
1"4
1#5
1#6
1'7
1%8
1%9
1&:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
1CH
1SH
1U'
1p'
1**
1$,
1#-
0"/
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16C
16D
15E
15F
14G
1HG
0MH
1[H
1^H
0%*
0`'
1c'
0~/
1WH
0mH
0#/
1_'
0#0
1;'
06M
12M
04M
1L"
1P"
1R"
1S"
0E'
0A'
1BG
0?'
03M
1TP
0XP
1QP
1qM
0pM
1hM
0MO
0iO
1`P
0gP
0]O
0bO
0HP
0nO
0EO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
1RP
0XM
0\M
0LP
0sO
0^N
1Q"
1B$
1-
1'
1&
1$
0t%
1v%
1w%
1#'
1.M
1%
1\!
1V'
1(+
1,*
1".
1$-
1#/
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
17C
04D
16E
16F
06G
1IG
1QH
1!0
0_'
1!/
1#0
1YH
1MH
0J)
1$0
1kH
0CG
1jI
0v#
1t#
1s#
1d$
10M
0Wl
1Tl
0`P
0aM
0TP
0SP
1XP
0WP
0\P
0}O
1rk
0FP
0GP
1pk
0>P
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0QP
0NP
0PP
0JP
0MP
0+P
0W!
1U!
1T!
1)
06%
15%
07%
0T%
06&
1V%
18&
0U%
07&
0kI
1oI
0S/
04-
0c/
1'1
1'3
1fI
1/6
1-7
04?
1-:
10:
13<
11=
12?
19@
15D
17G
0iH
1gI
0RH
0#0
0#/
1z)
0$0
0%,
0".
0ZH
0QH
1*M
0r"
1s"
0q"
06#
08$
14#
16$
05#
07$
0pI
1tI
1\P
1WM
1PP
1OP
1Wl
0vk
1QP
1TP
1[P
17R
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1CL
1=S
1SL
1="
0<"
0;"
0O
0N
1M
0|!
0{!
1z!
16%
05%
1=%
1<%
1B%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
17%
19%
18%
1;%
1:%
1(M
03?
1eI
0$-
1.(
0z)
18G
0,*
0(+
17D
1\H
1RH
0uI
1yI
1r"
0s"
1k"
1l"
1f"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1q"
1o"
1p"
1m"
1n"
1&M
0[P
0hO
0IP
1MP
1JP
0zO
1vk
0}k
1NP
1ck
0="
1<"
1;"
1:"
19"
18"
17"
16"
15"
13"
11"
10"
1."
1+"
1)"
1&"
1!"
08%
07%
06%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
0zI
1~I
14-
0.(
1S/
1$0
19G
06E
06F
07G
0]H
0eI
1$M
0p"
0q"
0r"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
0!J
1%J
1\O
1EP
1FP
1GP
0yO
0Wl
0SL
1}k
0=S
0<"
0;"
0:"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
0:%
0;%
09%
14%
1"M
1c/
08?
09@
15A
1_H
0&J
1*J
0n"
0m"
0o"
1t"
1~L
0LO
0@P
1AP
1DP
0CL
1>"
09"
08"
07"
04%
0>%
0=%
0<%
0+J
1/J
1:G
09A
07C
05D
0`H
1|L
0t"
0j"
0k"
0l"
00J
14J
1?O
1=P
1>P
1?P
0xO
0>"
06"
05"
04"
0@%
0?%
1zL
1;G
04:
03<
01=
1bH
05J
19J
0h"
0i"
1xL
0.O
18P
19P
1<P
0;R
03"
02"
0C%
0B%
0A%
0:J
1>J
04>
02?
0cH
1vL
0e"
0f"
0g"
0?J
1CJ
1"O
16P
17P
01"
00"
0/"
0F%
0E%
0D%
1tL
13?
14?
0+5
0/6
0-7
1eH
0DJ
1HJ
0b"
0c"
0d"
1rL
0oN
11P
12P
15P
0bk
0ck
0."
0-"
0,"
0H%
0G%
0IJ
1MJ
04?
1<G
0-8
0)9
0-:
00:
0fH
1pL
0`"
0a"
0NJ
1RJ
1cN
1)P
1,P
1/P
10P
0ak
1bk
0+"
0*"
0K%
0J%
0I%
1nL
1=G
0'1
1#2
0'3
1gH
0SJ
1WJ
0]"
0^"
0_"
1lL
0xP
1#P
0%P
1&P
0:R
0)"
0("
0'"
0N%
0M%
0L%
0XJ
1\J
1>G
0'4
0'5
0hH
1jL
0Z"
0["
0\"
0]J
1aJ
1lP
1!P
1"P
09R
0&"
0%"
0$"
0P%
0O%
1hL
1?G
0fI
1iH
0gI
0bJ
1fJ
0X"
0Y"
1fL
07R
08R
0#"
0""
0Q%
0gJ
1kJ
1/'
1E'
0kH
1hJ
1mJ
1rJ
1wJ
1|J
1#K
1$K
1UN
0W"
0lJ
1pJ
0!"
0S%
0R%
0hJ
1SN
0qJ
1uJ
0U"
0V"
0mJ
1QN
0~!
0}!
1"'
0vJ
1zJ
0rJ
1ON
1c$
0{J
1!K
1"
0wJ
1MN
0"K
0|J
1KN
0#K
#300000
0!
0H"
0%'
#320000
1!
1H"
1%'
0BK
1IN
0&'
1)'
0''
0.'
1:'
0<'
0D'
0F'
1G'
1I'
0R'
1#*
0{O
1<Q
0!N
0{M
1)N
1#N
1$N
0"N
1%N
0-M
1&N
0b&
1('
06'
0+'
11'
1jH
0@'
0C'
0-'
1A'
0BG
1Z'
1kI
0oI
1pI
0tI
1uI
0yI
1zI
0~I
1!J
0%J
1&J
0*J
1+J
0/J
10J
04J
1:J
0>J
1?J
0CJ
1DJ
0HJ
1IJ
0MJ
1NJ
0RJ
1SJ
0WJ
1XJ
0\J
1]J
0aJ
1bJ
0fJ
1gJ
0kJ
1lJ
0pJ
1qJ
0uJ
1vJ
0zJ
1{J
0!K
1"K
0Q'
1$*
1}.
1~/
1]'
0b'
1UH
05M
0`$
1='
07'
0eL
1UM
0VM
0hM
0tk
0dP
1xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
04R
0.M
16R
16M
02M
0,M
14M
00!
0*%
02%
00%
0/%
1+'
0"K
0{J
0vJ
0qJ
0lJ
0gJ
0bJ
0]J
0XJ
0SJ
0NJ
0IJ
0DJ
0?J
15J
09J
00J
0+J
0&J
0!J
0zI
0uI
0pI
1CG
0jI
0A'
07M
01%
0[&
12'
0E'
1kH
0"*
0$+
0~+
0},
0{-
0y.
0z/
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
0CH
0SH
0U'
0p'
0**
0$,
0#-
1!.
1"/
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
0MH
1QH
0XH
0[H
0^H
1%*
0!0
1`'
0c'
0~/
0WH
1mH
0;'
1.M
00M
1(M
1&M
1$M
1"M
1~L
1|L
1zL
0xL
1tL
1rL
1pL
1nL
1lL
1jL
1hL
1fL
1UN
1SN
1QN
1ON
1MN
1KN
04M
0L"
0P"
0R"
0S"
1C'
1E'
0kI
0:J
13M
0qM
1pM
1hM
1WP
1MO
1iO
1bM
0\P
1`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
0RP
0`M
1XM
1\M
1LP
1sO
1^N
0Q"
0B$
0-
0'
0&
0$
0#'
1vL
1*M
06M
0%
0\!
0V'
1'1
1(+
1$-
1%,
1".
1ZH
1#/
0%1
0#2
0&3
0gH
0$3
1'4
1hH
1+5
1/6
1-7
0dH
0-6
0,7
0eH
1-8
1)9
1,:
03?
0*:
1/:
1fH
14:
13<
11=
0aH
01<
00=
0bH
14>
11?
1cH
18?
19@
07@
05A
19A
17C
14D
1`H
07D
16E
16F
16G
1]H
0IG
0QH
0RH
0\H
0_H
1!0
1_'
0!/
0YH
1MH
0jH
0kH
0d$
12M
0`P
1aM
1SP
0XP
0WP
1LO
1hO
1[P
1\P
1}O
0\O
0rk
0FP
0GP
1IP
0?O
0pk
0>P
0?P
1@P
1CP
0AP
0DP
0"O
0lk
07P
1.O
1nk
1;P
1/O
08P
09P
0<P
0cN
0fk
1.P
1ck
0hk
0/P
00P
1oN
1jk
14P
1pN
01P
02P
05P
0lP
0"P
1yP
1xP
1dk
1%P
1(P
0QP
0WM
0PP
0OP
0NP
0MP
0&P
1+P
0)
1T%
16&
0V%
08&
1U%
17&
1}1
0>G
1$+
0S/
1},
09G
0$-
1~+
04-
0c/
0(+
1?)
1:-
1{-
1y/
0$0
0'4
0%3
1"4
0?G
1#6
1'7
1%8
0-8
1%9
0=G
0+:
1-:
0'1
1'3
1,;
1+=
1)<
04>
1,?
0<G
0+5
0/6
0-7
10@
11A
09A
11B
1/D
0;G
04:
03<
01=
06E
11E
11F
0:G
08?
09@
1RH
1SH
0iH
1eI
06F
07C
1#0
1z/
08G
0#/
1QH
16#
18$
04#
06$
15#
17$
0\P
1QP
1zO
0TP
1>P
1FP
17R
0[P
1AP
1DP
1xO
1GP
18P
19P
1<P
1;R
1?P
11P
12P
15P
1ak
17P
0#P
1&P
0,P
1ik
1:R
10P
18R
1ek
1"P
1Wl
0-L
07S
09l
1MP
1CL
1=S
1NP
1yO
1SL
19R
1O
1N
0M
1|!
1{!
0z!
15%
1=%
1<%
1B%
1A%
1@%
1?%
1G%
1F%
1E%
1D%
1L%
1K%
1J%
1I%
1Q%
17%
18%
19%
1:%
1O%
0},
0$+
1S/
1z-
0"4
0'3
0%9
0-:
0}1
0,?
0#6
0'7
0%8
01B
0,;
0+=
0)<
14?
01E
00@
01A
0SH
1iH
0eI
0$K
01F
0/D
1y.
1K(
0?)
0:-
0{-
0y/
0RH
1s"
1k"
1l"
1f"
1g"
1h"
1i"
1a"
1b"
1c"
1d"
1\"
1]"
1^"
1_"
1W"
1q"
1p"
1o"
1n"
1Y"
1[P
1-L
17S
19l
0Rl
07R
0bk
1,P
1#P
0UR
0SL
1="
1;"
1:"
19"
18"
16"
15"
13"
12"
11"
10"
1."
1-"
1,"
1+"
1)"
1("
1'"
1&"
1#"
1!"
07%
16%
0B%
0=%
14%
0@%
0?%
0<%
0F%
0E%
0D%
0A%
0K%
0J%
0I%
0G%
1P%
0O%
1M%
0L%
0Q%
0:%
09%
0z-
1SH
0iH
1eI
0q"
1r"
0f"
0k"
1t"
0h"
0i"
0l"
0b"
0c"
0d"
0g"
0]"
0^"
0_"
0a"
1X"
0Y"
1["
0\"
0W"
0n"
0o"
17R
1UR
1>"
1<"
0;"
09"
08"
06"
05"
03"
02"
01"
00"
0."
0-"
0,"
0+"
0)"
0("
0'"
0&"
1%"
0#"
1""
0!"
0"'
04%
0M%
0P%
0c$
0t"
0["
0X"
0"
0>"
0%"
0""
14%
1t"
1>"
#340000
0!
0H"
0%'
#360000
1!
1H"
1%'
1BK
1!,
0|-
1{/
1TH
0vM
0oM
1fM
0_M
0IN
1&'
0)'
1''
1.'
0:'
1<'
1D'
1F'
0G'
0I'
1R'
0#*
1",
0}-
1|/
1KH
0tM
0nM
1eM
0^M
1{O
0<Q
1!N
1{M
0)N
0#N
0$N
1"N
0%N
1-M
0&N
1b&
0('
16'
0+'
1>'
01'
02'
1jH
0C'
1?'
1-'
1A'
0Z'
1kI
1pI
1uI
1zI
1!J
1&J
1+J
10J
1:J
1?J
1DJ
1IJ
1NJ
1SJ
1XJ
1]J
1bJ
1gJ
1lJ
1qJ
1vJ
1{J
1"K
1Q'
0$*
0}.
1~/
0]'
1b'
0UH
1#,
0~-
1}/
1LH
1WH
15M
1`$
0='
17'
0pM
0sM
0mM
1dM
0]M
1eL
0UM
1VM
0hM
1tk
1dP
0xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
14R
0.M
06R
16M
02M
1,M
14M
10!
1*%
12%
10%
1/%
1+'
0>'
0/'
0jH
1@'
1C'
17M
11%
1[&
1"*
1$+
1},
1{-
1|0
1}1
1~2
1"4
1#5
1#6
1'7
1%8
1%9
1&:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
1CH
1U'
1p'
1**
1$,
1#-
0"/
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16C
16D
15E
15F
14G
1HG
0MH
1[H
1^H
0%*
0!0
0`'
1c'
0~/
0mH
0%,
0".
0!.
1#/
1!/
0#0
1;'
06M
12M
04M
1L"
1P"
1R"
1S"
0E'
0A'
1BG
0?'
03M
1TP
0SP
0QP
1`M
1PP
1OP
1qM
1hM
1WP
0MO
0iO
1`P
0gP
0]O
0bO
0HP
0nO
0EO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
1RP
0XM
0\M
0LP
0sO
0^N
1Q"
1B$
1-
1'
1&
1$
1t%
1u%
0w%
1x%
1#'
1.M
1%
1\!
1V'
1(+
1,*
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
17C
04D
16E
16F
06G
1IG
0QH
1#0
1!0
1MH
14-
1c/
0ZH
0K(
1s(
1kH
0CG
1jI
1v#
1u#
0s#
1r#
1d$
10M
0Ul
1Rl
1WM
0CL
0=S
0`P
0WP
0TP
1\P
0}O
1rk
0FP
0GP
1pk
0>P
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0JP
0MP
0+P
1W!
1V!
0T!
1S!
1)
06%
17%
08%
0T%
06&
1V%
18&
0U%
07&
0kI
1oI
0S/
1'1
1'3
1fI
1/6
1-7
04?
1-:
10:
13<
11=
12?
19@
15D
17G
1gI
1RH
0s(
1q)
0#0
1QH
0,*
0(+
17D
1\H
1*M
0r"
1q"
0p"
06#
08$
14#
16$
05#
07$
0pI
1tI
0hO
0IP
1MP
1JP
0\P
1TP
0$l
1Ul
0[P
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1SL
0<"
1;"
0:"
0O
0N
1M
0|!
0{!
1z!
16%
1=%
1<%
1B%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
1;%
1:%
1(M
0c/
03?
0eI
1:-
1y/
0RH
1s(
0q)
1S/
06E
06F
07G
0]H
0uI
1yI
1r"
1k"
1l"
1f"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1m"
1n"
1&M
1\O
1EP
1FP
1GP
0SL
1$l
0Ul
1[P
0-L
07S
1ck
1CL
1<"
18"
17"
16"
15"
13"
11"
10"
1."
1+"
1)"
1&"
1!"
0:%
0;%
06%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
0zI
1~I
0y/
1z-
1eI
1c/
08?
09@
15A
1_H
1$M
0n"
0m"
0r"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
0!J
1%J
0LO
0@P
1AP
1DP
0CL
0UR
1-L
0<"
08"
07"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
0>%
0=%
0<%
04%
1"M
1y/
09A
07C
05D
0`H
0&J
1*J
0j"
0k"
0l"
0t"
1~L
1?O
1=P
1>P
1?P
0-L
0>"
06"
05"
04"
0@%
0?%
14%
0+J
1/J
04:
03<
01=
1bH
1|L
0h"
0i"
1t"
00J
14J
0.O
18P
19P
1<P
1>"
03"
02"
0C%
0B%
0A%
1zL
04>
02?
0cH
05J
19J
0e"
0f"
0g"
1xL
1"O
16P
17P
01"
00"
0/"
0F%
0E%
0D%
0:J
1>J
13?
14?
0+5
0/6
0-7
1eH
1vL
0b"
0c"
0d"
0?J
1CJ
0oN
11P
12P
15P
0bk
0ck
0."
0-"
0,"
0H%
0G%
1tL
04?
0-8
0)9
0-:
00:
0fH
0DJ
1HJ
0`"
0a"
1rL
1cN
1)P
1,P
1/P
10P
1bk
0+"
0*"
0K%
0J%
0I%
0IJ
1MJ
0'1
1#2
0'3
1gH
1pL
0]"
0^"
0_"
0NJ
1RJ
0xP
1#P
0%P
1&P
0)"
0("
0'"
0N%
0M%
0L%
1nL
0'4
0'5
0hH
0SJ
1WJ
0Z"
0["
0\"
1lL
1lP
1!P
1"P
0&"
0%"
0$"
0P%
0O%
0XJ
1\J
0fI
0gI
1jL
0X"
0Y"
0]J
1aJ
0#"
0""
0Q%
1hL
0bJ
1fJ
0W"
1fL
0!"
0S%
0R%
0gJ
1kJ
1UN
0U"
0V"
0lJ
1pJ
0~!
0}!
1SN
0qJ
1uJ
1QN
0vJ
1zJ
1ON
0{J
1!K
1MN
0"K
1KN
#380000
0!
0H"
0%'
#400000
1!
1H"
1%'
0AK
0BK
0@K
1?K
0FN
1GN
1IN
1HN
1('
06'
1)'
0''
1='
07'
0&'
0.'
13'
0;'
18'
1:'
0<'
0D'
0F'
1H'
1I'
0J'
0N'
0R'
1#*
1PH
0lH
1rM
0_k
0{O
1<Q
1~M
1}M
0!N
0zM
1)N
1#N
1$N
0"N
13M
0+N
1%N
1&N
07M
0-M
05M
1e&
0d&
0b&
0c&
19'
1;'
08'
0('
0='
1/'
11'
12'
1E'
0,'
0kH
0@'
0-'
05'
1A'
0BG
1Z'
1}.
1kI
0oI
1pI
0tI
1uI
0yI
1zI
0~I
1!J
0%J
1&J
0*J
1+J
0/J
10J
04J
1:J
0>J
1?J
0CJ
1DJ
0HJ
1IJ
0MJ
1NJ
0RJ
1SJ
0WJ
1XJ
0\J
1]J
0aJ
1bJ
0fJ
1gJ
0kJ
1lJ
0pJ
1qJ
0uJ
1vJ
0zJ
1{J
0!K
1"K
0Q'
0",
0{.
0|/
0KH
0#,
0|.
0}/
1CG
0jI
0LH
0VH
15J
09J
0b'
0c'
0e'
0f'
1XH
17M
15M
03M
0/M
1]$
0^$
0`$
0_$
09'
0bM
1cM
1TM
1UM
0xL
1uk
1sM
00M
1mM
1iM
1]M
1tM
1nM
1jM
1^M
1xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
0tk
04R
0.M
1^P
16R
1*N
0,M
00!
0/!
0.!
1-!
0^&
03%
0Y&
0\&
0*%
02%
00%
0/%
1B'
1jH
1kH
0+'
0/'
0C'
0E'
0:J
0kI
0"K
0{J
0vJ
0qJ
0lJ
0gJ
0bJ
0]J
0XJ
0SJ
0NJ
0IJ
0DJ
0?J
05J
00J
0+J
0&J
0!J
0zI
0uI
0pI
0CG
1/M
01%
0[&
02'
0M'
0W'
0OH
0kH
0B'
0"*
0$+
0~+
0},
0y.
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
0CH
0U'
0^'
0p'
0**
0$,
0#-
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
0MH
0[H
0^H
1%,
1".
1ZH
0!0
0_'
0!/
0WH
0XH
10M
1(M
1&M
1$M
1"M
1~L
1|L
1zL
1xL
1tL
1rL
1pL
1nL
1lL
1jL
1hL
1fL
1UN
1SN
1QN
1ON
1MN
1KN
1*M
1vL
16M
14M
02M
0?$
0O"
0:$
0A$
0L"
0P"
0R"
0S"
0A'
1bM
1pM
1SP
1XP
1WP
0WM
0PP
0OP
1MO
1iO
1`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
1XM
1\M
1LP
1sO
1lM
1^N
1]P
1ZP
1VP
0Q"
0B$
0[!
0Y!
0'
0&
0$
0#
04!
0-
0W%
09&
0V%
08&
0t%
0u%
0v%
0x%
0#'
1.M
0%
0\!
1)%
1$'
14?
0V'
0".
0%1
0#2
0%3
0&3
0gH
0$3
1hH
0dH
0-6
0,7
0eH
1)9
0+:
1,:
0*:
0.:
1/:
1fH
0aH
01<
00=
0bH
11?
1cH
07@
05A
14D
1`H
16G
1]H
0IG
0QH
0_H
0s(
1")
1~+
04-
0c/
07D
0\H
0z/
0#/
03#
05$
04#
06$
0v#
0u#
0t#
0r#
0d$
1QP
1hO
1IP
1CL
1=S
0Ql
1Ul
1LO
1\P
1}O
0\O
0rk
0?O
0pk
1@P
1CP
0"O
0lk
1.O
1nk
1;P
1/O
0cN
0fk
1gk
1.P
0hk
1ik
0/P
1oN
1jk
14P
1pN
0lP
1yP
1xP
1dk
1ek
1%P
1(P
1PP
1+P
0bk
1M"
1e$
0M
0L
0z!
0y!
0W!
0V!
0U!
0S!
0)
05%
18%
1.
1p
0~+
14-
1c/
1RH
0")
0:-
0{-
0y/
1$0
18G
0s"
1p"
0zO
0Wl
1-L
17S
1Ql
0[P
0CL
0=S
0="
1:"
07%
08%
0SH
1iH
0eI
0z-
19G
0q"
0p"
0yO
1UR
07R
0;"
0:"
1:G
0xO
04%
1;G
0t"
0;R
0>"
1<G
0ak
1=G
0:R
1>G
09R
1?G
08R
1$K
1"'
1c$
1"
#420000
0!
0H"
0%'
#440000
1!
1H"
1%'
0?K
1FN
14'
0;'
0:'
0I'
1R'
1\'
0#*
0PH
1lH
0rM
1_k
1{O
0(N
0<Q
1!N
1"N
13M
0JN
0e&
15'
1EG
1%0
1]'
1e'
0]$
1kH
1@J
1OJ
0TM
0VM
0|M
0^P
0-!
1^&
1+%
1(%
1-%
11%
1[&
12'
1M'
1W'
1OH
0kH
0@J
0OJ
0Z'
1"/
1`'
1f'
1XH
1?$
1K"
1N"
1I"
0bM
0cM
0RP
14R
0]P
0ZP
0VP
1Q"
1B$
1Y!
1/
1,
1*
1%
1\!
0$'
1.:
10:
03?
04?
1"*
1$+
1~+
1},
1{-
1y.
1z/
1|0
1}1
1~2
1"4
1#5
1#6
1'7
1%8
1%9
1&:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
1CH
1SH
1#/
0QP
1bk
1ck
0)P
0gk
0e$
1W%
19&
1U%
17&
0p
00:
0>G
14?
0=G
1s(
1:-
1y/
0$0
08G
13#
15$
15#
17$
1zO
1Wl
0-L
07S
0Ul
1:R
0bk
19R
1)P
1N
1L
1{!
1y!
17%
1N%
0?G
1=G
1t(
1z-
0%0
09G
1q"
1Z"
1yO
0UR
0:R
18R
1;"
1$"
0N%
0$K
1>G
0:G
0Z"
1xO
09R
0$"
1?G
0;G
1;R
08R
0"'
1$K
0<G
0c$
1ak
0"
0=G
1:R
1"'
0>G
1c$
19R
1"
0?G
18R
0$K
0"'
0c$
0"
#460000
0!
0H"
0%'
#480000
1!
1H"
1%'
1BK
0IN
0)'
1''
0R'
1['
0\'
1#*
0{O
1(N
05R
1<Q
1-M
1b&
1('
01'
02'
1b'
0e'
1h'
1UH
0"*
0$+
0~+
0},
0y.
1{0
0}1
1}2
0"4
0#5
0#6
0'7
0%8
0%9
1%:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
1BH
0SH
0t(
1%*
05M
1`$
0Xl
0CY
0\V
0KX
0eL
0SM
1TM
0UM
1,M
10!
0+%
0f$
1g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
1+'
1/'
0[&
1c'
1~/
0f'
1i'
1mH
0|0
0~2
0&:
0CH
04M
0K"
0V#
1U#
0T#
1S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
0qM
1cM
0hM
0B$
0,
0o
1n
0m
1l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0\!
1T%
16&
1X%
1:&
0W%
09&
1V%
18&
16#
18$
12#
14$
03#
05$
14#
16$
1O
1M
0L
1K
1|!
1z!
0y!
1x!
#500000
0!
0H"
0%'
#520000
1!
1H"
1%'
1AK
0BK
0!,
1|-
0z.
0TH
1vM
1kM
0fM
1_M
1IN
0HN
0('
16'
04'
1J'
1N'
1O'
1'*
1&'
1)'
0''
1.'
03'
1:'
1G'
0H'
1I'
1P'
0['
0h'
1e'
0b'
0UH
1eL
1UM
0TM
1SM
15R
0yM
0!N
1zM
0{M
0"N
1+N
0%N
0-M
0&N
0uM
0wM
0~M
0}M
1JN
15M
0b&
1c&
1('
06'
1='
0/'
1#-
16C
1UH
1CG
15J
1VH
1}-
1|/
11'
12'
1^'
1GH
1,'
0EG
0jH
1$*
0"/
1Q'
0}.
1"*
0%*
1$+
1~+
1},
1y.
0{0
1}1
0}2
1"4
1#5
1#6
1'7
1%8
1%9
0%:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
0BH
1SH
0i'
1f'
0XH
0c'
0mH
07M
05M
0`$
1_$
0='
1qM
1bM
0cM
1Xl
1CY
1\V
1KX
1tk
0xM
1RP
0dP
12M
1|M
0*N
0fP
0lM
0,M
0nM
0eM
0uk
0xL
00M
0eL
0EO
0XM
00!
1/!
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
1/%
1V&
13%
1Y&
1\&
0(%
0-%
0+'
1>'
1/'
1C'
1E'
17M
01%
1$-
17C
13D
04D
1mH
1~-
1}/
1_'
1Z'
1!0
1%*
0#/
1U'
0^'
1p'
1**
1$,
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16D
15E
15F
14G
1HG
1QH
1[H
1^H
1~.
1|0
1~2
1&:
1CH
1MH
06M
14M
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
1S"
1=$
1O"
1:$
1A$
0N"
0I"
0E'
0`P
0gM
0MO
0iO
0\P
0gP
0]O
0bO
0HP
0nO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
0\M
0LP
0sO
1lM
0^N
1QP
0WP
04R
0XP
0mM
0dM
0qM
1pk
0qk
0>P
0NP
0Q"
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
1'
1#
17!
14!
1[!
0/
0*
0T%
06&
0V%
08&
1W%
19&
0X%
0:&
0%
0)%
04-
0c/
0MH
1#/
1XH
0"*
0$+
0~+
0y.
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
01E
01F
00G
0CH
0SH
0s(
1-*
0:-
0{-
0y/
1V'
1#0
1(+
1,*
1".
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
03D
16E
16F
06G
1IG
0RH
0QH
06#
08$
04#
06$
13#
15$
02#
04$
1\P
1[P
0}O
1rk
0FP
0GP
1qk
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0PP
0JP
0MP
0TP
0+P
1-L
17S
0Ol
1Ul
0bM
0QP
1`P
1CL
1=S
0M"
0O
0M
1L
0K
0|!
0z!
1y!
0x!
07%
15%
1u%
1w%
1T%
16&
1B%
19%
0.
1QH
1{-
1|0
1y.
1$+
1"*
0z-
0S/
1z)
0-*
1~+
1'1
1~2
1'3
1"4
1#5
1fI
1#6
1/6
1-7
1%9
04?
1&:
1-:
10:
1,;
13<
11=
1,?
12?
10@
19@
11B
15D
11E
11F
17G
1CH
1gI
1SH
0iH
1eI
1RH
0q"
1s"
1u#
1s#
16#
18$
1f"
1o"
0[P
17R
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1Ol
0vk
1SL
1UR
0\P
1="
0;"
19"
10"
1V!
1T!
1O
1|!
1=%
1<%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
18%
1;%
1:%
16%
17%
0RH
1}1
1'7
1%8
1+=
1)<
1,>
03?
11A
1/C
10G
0SH
0eI
1k"
1l"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1p"
1m"
1n"
1r"
1q"
1ck
1[P
1<"
1;"
1:"
18"
17"
16"
15"
13"
11"
1."
1+"
1)"
1&"
1!"
14%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
1SH
1eI
1t"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
1>"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
04%
0t"
0>"
14%
1t"
1>"
#540000
0!
0H"
0%'
#560000
1!
1H"
1%'
1BK
1&*
1%+
1!,
1~,
1z.
1}0
1~1
1!3
1#4
1$5
1$6
1(7
1&8
1&9
1':
1-;
1*<
1,=
1->
1-?
11@
12A
12B
10C
10D
12E
12F
11G
1DH
1TH
0vM
0kP
0aO
0fO
0mO
0IO
0DO
0QO
0VO
0[O
0,O
0'O
09O
04O
0>O
0hN
0mN
0uN
0zN
0!O
0qP
0vP
0XN
0]N
0bN
0kM
0[M
0_M
0wO
0rO
0IN
0&'
0)'
1''
0.'
1<'
1D'
0P'
1PH
0_k
1yM
0#N
0$N
1%N
1-M
1&N
1b&
0('
16'
1+'
0>'
01'
02'
0C'
1?'
1K'
0GH
0Q'
1}.
0~/
15M
1`$
1='
1hM
0tk
1xM
1fP
0eP
16M
1,M
04M
10!
10%
0/%
0+'
0/'
1jH
1C'
0?'
07M
0M'
0W'
0OH
0U'
1^'
0p'
0**
0$,
0#-
1!.
1"/
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
1MH
0QH
0XH
0[H
0^H
0~.
0!0
06M
02M
14M
1R"
0S"
0C'
1?'
1E'
0jH
1WP
1gM
1MO
1iO
1bM
1\P
0`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
0RP
0`M
1XM
1\M
1LP
1sO
0lM
1^N
1]P
1ZP
1VP
0'
1&
12M
16M
0|0
0~2
0#5
0&:
0CH
0fI
0gI
02?
05D
07G
0V'
0'1
0(+
0,*
0$-
0".
0%1
0%3
0&3
0$3
0'4
0'5
0+5
0/6
0-7
0dH
0-6
0,7
0-8
0+:
1,:
0*:
0.:
1/:
04:
03<
01=
0aH
01<
00=
04>
11?
08?
09@
07@
09A
07C
14D
06E
06F
16G
0IG
1RH
0#0
1jH
02M
1TP
0[P
1}O
0rk
1FP
1GP
0pk
1>P
1?P
1CP
1AP
1DP
0lk
17P
1nk
1;P
1/O
18P
19P
1<P
0fk
1gk
1.P
0hk
1ik
10P
1jk
14P
1pN
11P
12P
15P
1!P
1"P
1yP
1dk
1ek
1(P
1PP
1NP
1JP
1MP
1&P
1+P
1EP
1=P
16P
0,>
0/C
00G
0}1
0$+
0"*
1S/
0},
0~+
14-
0'3
0"4
0#6
0'7
0%8
0%9
0-:
00:
0,;
0+=
0)<
13?
0,?
00@
01A
01B
0/D
01E
01F
0SH
1iH
0eI
1s(
0z)
0y.
1vk
0Ul
07R
0ck
1)P
1,P
1#P
0=S
0SL
06%
0=%
0<%
0B%
0A%
0@%
0?%
0G%
0F%
0E%
0D%
0L%
0K%
0J%
0I%
0Q%
08%
09%
0;%
0:%
0O%
0>%
0C%
0H%
0S%
0R%
1c/
1:-
14?
0r"
0k"
0l"
0f"
0g"
0h"
0i"
0a"
0b"
0c"
0d"
0\"
0]"
0^"
0_"
0W"
0p"
0o"
0m"
0n"
0Y"
0j"
0e"
0`"
0U"
0V"
0bk
07S
0CL
0<"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0#"
0!"
0~!
0}!
04%
0N%
0M%
0P%
1y/
1z-
0t"
0Z"
0["
0X"
0UR
0-L
0>"
0%"
0$"
0""
#580000
0!
0H"
0%'
#600000
1!
1H"
1%'
0AK
0BK
1@K
0&*
0%+
0!,
0~,
0z.
0}0
0~1
0!3
0#4
0$5
0$6
0(7
0&8
0&9
0':
0-;
0*<
0,=
0->
0-?
01@
02A
02B
00C
00D
02E
02F
01G
0DH
0TH
1vM
1kP
1aO
1fO
1mO
1IO
1DO
1QO
1VO
1[O
1,O
1'O
19O
14O
1>O
1hN
1mN
1uN
1zN
1!O
1qP
1vP
1XN
1]N
1bN
1kM
1[M
1_M
1wO
1rO
0GN
1IN
1HN
1('
06'
1)'
0''
10'
0='
17'
1L'
0PH
1_k
0`k
17M
0'N
0-M
05M
1d&
0b&
0c&
1;'
0('
1='
07'
1+'
1/'
12'
1*'
1JH
1C'
0?'
0E'
1X'
07M
15M
03M
1^$
0`$
0_$
0;'
0YP
06M
0aP
04M
00!
0/!
1.!
1.%
1kH
0/'
0C'
1?'
1E'
13M
1NH
16M
1T"
0kH
0_P
1(
0RH
1[P
1SH
0iH
1eI
17R
14%
1t"
1>"
#620000
0!
0H"
0%'
#640000
1!
1H"
1%'
1BK
1TH
0vM
0IN
1&'
0)'
1''
1.'
00'
0:'
0<'
0D'
0I'
1P'
0yM
1!N
1#N
1$N
1"N
1'N
0%N
1-M
0&N
1b&
1('
0+'
1>'
02'
0*'
0jH
1@'
1C'
0?'
1GH
0K'
0JH
1Q'
0}.
1~/
05M
1`$
0hM
1tk
0xM
1aP
1eP
0fP
06M
12M
14M
10!
00%
0.%
1/%
1/'
1jH
0@'
1A'
0C'
1?'
11%
1W'
1HH
0NH
1U'
0^'
1p'
1**
1+*
1$,
1#-
0!.
0"/
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16C
16D
15E
15F
14G
1HG
0MH
1XH
1[H
1^H
1~.
1!0
1"0
16M
0.M
02M
0R"
0T"
1S"
0jH
1@'
0A'
0UP
0WP
0gM
0MO
0iO
0bM
1`P
0gP
0]O
0bO
0HP
0nO
0EO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
1RP
1`M
0XM
0\M
0KP
0LP
0sO
1lM
0^N
1_P
0cP
0ZP
1Q"
0(
1'
0&
1.M
12M
1%
0+*
0"0
1V'
0_'
1,*
0#/
1%1
1&3
1$3
1'5
1dH
1-6
0,:
1*:
0/:
1aH
11<
01?
17@
04D
06G
1IG
1IH
1RH
1#0
1A'
0.M
0TP
0[P
0bP
0}O
1rk
1pk
0CP
1lk
0;P
0/O
1fk
0.P
1hk
04P
0pN
0!P
0yP
0dk
0(P
1QP
0JP
1XP
0+P
1UP
1KP
0,*
0#0
0z/
1"*
0z-
0S/
0{-
1D(
0s(
0:-
1y.
0y/
1-L
17S
1Ul
03l
1SL
1UR
1TP
1JP
16%
07%
1;%
05%
0"*
1S/
0D(
0y.
1$0
18G
0c/
1r"
0q"
1m"
0s"
1CL
0zO
0Wl
13l
0SL
0="
1<"
0;"
17"
06%
0;%
1c/
19G
0r"
0m"
0yO
0CL
0<"
07"
1:G
0xO
1;G
0;R
1<G
0ak
1=G
0:R
1>G
09R
1?G
08R
#660000
0!
0H"
0%'
#680000
1!
1H"
1%'
1AK
0BK
0|-
0{/
1oM
1fM
1IN
0HN
0('
16'
0L'
0O'
0'*
0&'
1)'
0''
0.'
1:'
1I'
0P'
1yM
0!N
0"N
1%N
0-M
1&N
1uM
1wM
1`k
15M
0b&
1c&
1('
06'
0='
17'
0/'
1M'
0X'
0}-
0|/
1KH
0>'
11'
12'
0GH
1jH
0@'
0HH
1OH
0Q'
1}.
0~/
17M
05M
0`$
1_$
1;'
1='
07'
1hM
0tk
1xM
0]P
1cP
02M
1fP
0,M
0tM
1nM
1eM
1YP
0VP
00!
1/!
0/%
0V&
1+'
1/'
0E'
0A'
0?'
07M
03M
01%
1,*
1#0
1|0
1'1
1~2
1%3
1#5
1/6
1&:
1+:
1.:
13<
19@
0?G
1CH
1fI
1gI
1_'
1(+
1$-
1".
1#/
1'4
1+5
1,7
1-8
14:
10=
14>
12?
04?
18?
19A
17C
15D
16E
16F
17G
0~-
0}/
1LH
0IH
0U'
1^'
0p'
0**
0$,
0#-
1!.
1"/
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
1MH
1WH
0XH
0[H
0^H
0~.
0!0
0;'
1.M
04M
0S"
0=$
1kH
1C'
1E'
13M
1WP
1gM
1MO
1iO
1bM
0pM
0`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
0RP
0`M
1XM
1\M
1LP
1sO
0lM
1^N
1bP
0sM
1mM
1dM
0EP
0FP
0GP
0=P
0>P
0?P
0DP
1bk
06P
07P
0nk
0<P
00P
0jk
05P
0"P
0QP
0PP
0NP
0MP
0XP
18R
0AP
09P
0gk
0ik
02P
0ek
0&P
0TP
0JP
0Q"
0'
07!
06M
0%
1"*
1y.
1}1
0>G
1'3
1'7
1-:
10:
1+=
11A
1z/
1$+
0S/
1},
09G
1~+
04-
0c/
1z)
1{-
0$0
08G
1"4
1#6
1%9
1,;
1,?
1,>
0=G
10@
11B
1/D
0;G
1/C
0<G
11E
11F
10G
0:G
0!.
1XH
0SH
0eI
0V'
0(+
0,*
0$-
0%1
0&3
0$3
0'4
0'5
0+5
1-7
0dH
0-6
0,7
0-8
1,:
03?
0*:
1/:
04:
11=
0aH
01<
00=
04>
11?
08?
07@
09A
07C
14D
06E
06F
16G
0IG
0_'
0jH
0kH
12M
1XP
1}O
0rk
1FP
1GP
0pk
1>P
1?P
1CP
1DP
0lk
17P
1nk
1;P
1/O
08P
1<P
0fk
1.P
1ck
0hk
10P
1jk
14P
1pN
01P
15P
1!P
1"P
1yP
1dk
1(P
1NP
1JP
1MP
1+P
0bM
1`M
1xO
1ak
1;R
1:R
1zO
1Wl
0vk
1CL
1=S
1yO
1SL
0)P
0,P
0#P
19R
1t%
0u%
0w%
1>%
1=%
1<%
1C%
1B%
1A%
1?%
1H%
1G%
1D%
1L%
1I%
1Q%
17%
18%
19%
1:%
15%
1S%
1R%
1@%
1E%
1J%
1O%
16%
1;%
0".
0|0
0$+
0"*
1S/
1M)
0z)
0},
0'1
0~2
0%3
0"4
0#5
0fI
0#6
1%8
0/6
0-7
0%9
0&:
0+:
00:
0,;
1)<
03<
01=
0,?
02?
00@
09@
01B
0/D
05D
01E
01F
07G
0CH
1iH
0gI
0z/
1v#
0u#
0s#
1j"
1k"
1l"
1e"
1f"
1g"
1i"
1`"
1a"
1d"
1\"
1_"
1W"
1q"
1p"
1o"
1n"
1s"
1U"
1V"
1h"
1c"
1^"
1Y"
1r"
1m"
07R
1EP
1=P
1AP
16P
18P
19P
1)P
1ik
11P
12P
1ek
1&P
1vk
0Pl
0SL
1PP
1W!
0V!
0T!
1="
1<"
1;"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1+"
1*"
1)"
1("
1&"
1#"
1!"
1~!
1}!
05%
0=%
0<%
0B%
0A%
0?%
0G%
1F%
0D%
0L%
1K%
0I%
0Q%
09%
0;%
0:%
04%
1N%
1M%
1P%
1J)
0M)
0~+
14-
1c/
0}1
0'3
0'7
0%8
0-:
0+=
0)<
0,>
14?
01A
0/C
00G
0s"
0k"
0l"
0f"
0g"
0i"
0a"
1b"
0d"
0\"
1]"
0_"
0W"
0o"
0m"
0n"
0t"
1Z"
1["
1X"
0bk
1,P
1#P
0CL
0=S
1Pl
0Tl
0>"
0="
09"
08"
07"
06"
05"
03"
01"
00"
0."
1,"
0+"
0)"
1'"
0&"
1%"
1$"
1""
0!"
0S%
0>%
0C%
0@%
0H%
0F%
0E%
0N%
0K%
0J%
0R%
0O%
08%
0U"
0j"
0e"
0h"
0`"
0b"
0c"
0Z"
0]"
0^"
0V"
0Y"
0p"
0:"
04"
02"
0/"
0-"
0,"
0*"
0("
0'"
0$"
0#"
0~!
0}!
0M%
0P%
0["
0X"
0%"
0""
#700000
0!
0H"
0%'
#720000
1!
1H"
1%'
1BK
1|-
1z.
0TH
1vM
0kM
0fM
0IN
1&'
0)'
1''
1.'
0:'
1<'
1D'
1F'
0G'
0I'
1R'
0#*
1}-
1{.
0KH
1tM
0jM
0eM
1{O
0<Q
1!N
1{M
0)N
0#N
0$N
1"N
0%N
1-M
0&N
1b&
0('
16'
0+'
1>'
01'
02'
1jH
0C'
1?'
1-'
1A'
0Z'
1kI
1pI
1uI
1zI
1!J
1&J
1+J
10J
1:J
1?J
1DJ
1IJ
1NJ
1SJ
1XJ
1]J
1bJ
1gJ
1lJ
1qJ
1vJ
1{J
1"K
1Q'
0$*
0}.
1~/
0]'
1b'
0UH
1~-
1|.
0LH
0WH
15M
1`$
0='
17'
1pM
1sM
0iM
0dM
1eL
0UM
1VM
0hM
1tk
1dP
0xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
14R
0.M
06R
16M
02M
1,M
14M
10!
1*%
12%
10%
1/%
1+'
0>'
0/'
0jH
1@'
1C'
17M
11%
1[&
1"*
1$+
1~+
1},
1z/
1|0
1}1
1~2
1"4
1#5
1#6
1'7
1%8
1%9
1&:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
1CH
1SH
1U'
1p'
1**
1$,
1#-
0"/
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16C
16D
15E
15F
14G
1HG
0MH
1[H
1^H
0%*
0`'
1c'
0~/
1WH
0mH
0#/
1_'
0#0
1;'
06M
12M
04M
1L"
1P"
1R"
1S"
0E'
0A'
1BG
0?'
03M
1TP
0XP
1QP
1qM
0pM
1hM
0MO
0iO
1`P
0gP
0]O
0bO
0HP
0nO
0EO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
1RP
0XM
0\M
0LP
0sO
0^N
1Q"
1B$
1-
1'
1&
1$
0t%
1v%
1w%
1#'
1.M
1%
1\!
1V'
1(+
1,*
1".
1$-
1#/
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
17C
04D
16E
16F
06G
1IG
1QH
1!0
0_'
1!/
1#0
1YH
1MH
0J)
1$0
1kH
0CG
1jI
0v#
1t#
1s#
1d$
10M
0Wl
1Tl
0`P
0aM
0TP
0SP
1XP
0WP
0\P
0}O
1rk
0FP
0GP
1pk
0>P
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0QP
0NP
0PP
0JP
0MP
0+P
0W!
1U!
1T!
1)
06%
15%
07%
0T%
06&
1V%
18&
0U%
07&
0kI
1oI
0S/
04-
0c/
1'1
1'3
1fI
1/6
1-7
04?
1-:
10:
13<
11=
12?
19@
15D
17G
0iH
1gI
0RH
0#0
0#/
1z)
0$0
0%,
0".
0ZH
0QH
1*M
0r"
1s"
0q"
06#
08$
14#
16$
05#
07$
0pI
1tI
1\P
1WM
1PP
1OP
1Wl
0vk
1QP
1TP
1[P
17R
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1CL
1=S
1SL
1="
0<"
0;"
0O
0N
1M
0|!
0{!
1z!
16%
05%
1=%
1<%
1B%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
17%
19%
18%
1;%
1:%
1(M
03?
1eI
0$-
1.(
0z)
18G
0,*
0(+
17D
1\H
1RH
0uI
1yI
1r"
0s"
1k"
1l"
1f"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1q"
1o"
1p"
1m"
1n"
1&M
0[P
0hO
0IP
1MP
1JP
0zO
1vk
0}k
1NP
1ck
0="
1<"
1;"
1:"
19"
18"
17"
16"
15"
13"
11"
10"
1."
1+"
1)"
1&"
1!"
08%
07%
06%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
0zI
1~I
14-
0.(
1S/
1$0
19G
06E
06F
07G
0]H
0eI
1$M
0p"
0q"
0r"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
0!J
1%J
1\O
1EP
1FP
1GP
0yO
0Wl
0SL
1}k
0=S
0<"
0;"
0:"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
0:%
0;%
09%
14%
1"M
1c/
08?
09@
15A
1_H
0&J
1*J
0n"
0m"
0o"
1t"
1~L
0LO
0@P
1AP
1DP
0CL
1>"
09"
08"
07"
04%
0>%
0=%
0<%
0+J
1/J
1:G
09A
07C
05D
0`H
1|L
0t"
0j"
0k"
0l"
00J
14J
1?O
1=P
1>P
1?P
0xO
0>"
06"
05"
04"
0@%
0?%
1zL
1;G
04:
03<
01=
1bH
05J
19J
0h"
0i"
1xL
0.O
18P
19P
1<P
0;R
03"
02"
0C%
0B%
0A%
0:J
1>J
04>
02?
0cH
1vL
0e"
0f"
0g"
0?J
1CJ
1"O
16P
17P
01"
00"
0/"
0F%
0E%
0D%
1tL
13?
14?
0+5
0/6
0-7
1eH
0DJ
1HJ
0b"
0c"
0d"
1rL
0oN
11P
12P
15P
0bk
0ck
0."
0-"
0,"
0H%
0G%
0IJ
1MJ
04?
1<G
0-8
0)9
0-:
00:
0fH
1pL
0`"
0a"
0NJ
1RJ
1cN
1)P
1,P
1/P
10P
0ak
1bk
0+"
0*"
0K%
0J%
0I%
1nL
1=G
0'1
1#2
0'3
1gH
0SJ
1WJ
0]"
0^"
0_"
1lL
0xP
1#P
0%P
1&P
0:R
0)"
0("
0'"
0N%
0M%
0L%
0XJ
1\J
1>G
0'4
0'5
0hH
1jL
0Z"
0["
0\"
0]J
1aJ
1lP
1!P
1"P
09R
0&"
0%"
0$"
0P%
0O%
1hL
1?G
0fI
1iH
0gI
0bJ
1fJ
0X"
0Y"
1fL
07R
08R
0#"
0""
0Q%
0gJ
1kJ
1/'
1E'
0kH
1hJ
1mJ
1rJ
1wJ
1|J
1#K
1$K
1UN
0W"
0lJ
1pJ
0!"
0S%
0R%
0hJ
1SN
0qJ
1uJ
0U"
0V"
0mJ
1QN
0~!
0}!
1"'
0vJ
1zJ
0rJ
1ON
1c$
0{J
1!K
1"
0wJ
1MN
0"K
0|J
1KN
0#K
#740000
0!
0H"
0%'
#760000
1!
1H"
1%'
0BK
1IN
0&'
1)'
0''
0.'
1:'
0<'
0D'
0F'
1G'
1I'
0R'
1#*
0{O
1<Q
0!N
0{M
1)N
1#N
1$N
0"N
1%N
0-M
1&N
0b&
1('
06'
0+'
11'
1jH
0@'
0C'
0-'
1A'
0BG
1Z'
1kI
0oI
1pI
0tI
1uI
0yI
1zI
0~I
1!J
0%J
1&J
0*J
1+J
0/J
10J
04J
1:J
0>J
1?J
0CJ
1DJ
0HJ
1IJ
0MJ
1NJ
0RJ
1SJ
0WJ
1XJ
0\J
1]J
0aJ
1bJ
0fJ
1gJ
0kJ
1lJ
0pJ
1qJ
0uJ
1vJ
0zJ
1{J
0!K
1"K
0Q'
1$*
1}.
1~/
1]'
0b'
1UH
05M
0`$
1='
07'
0eL
1UM
0VM
0hM
0tk
0dP
1xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
04R
0.M
16R
16M
02M
0,M
14M
00!
0*%
02%
00%
0/%
1+'
0"K
0{J
0vJ
0qJ
0lJ
0gJ
0bJ
0]J
0XJ
0SJ
0NJ
0IJ
0DJ
0?J
15J
09J
00J
0+J
0&J
0!J
0zI
0uI
0pI
1CG
0jI
0A'
07M
01%
0[&
12'
0E'
1kH
0"*
0$+
0~+
0},
0{-
0y.
0z/
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
0CH
0SH
0U'
0p'
0**
0$,
0#-
1!.
1"/
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
0MH
1QH
0XH
0[H
0^H
1%*
0!0
1`'
0c'
0~/
0WH
1mH
0;'
1.M
00M
1(M
1&M
1$M
1"M
1~L
1|L
1zL
0xL
1tL
1rL
1pL
1nL
1lL
1jL
1hL
1fL
1UN
1SN
1QN
1ON
1MN
1KN
04M
0L"
0P"
0R"
0S"
1C'
1E'
0kI
0:J
13M
0qM
1pM
1hM
1WP
1MO
1iO
1bM
0\P
1`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
0RP
0`M
1XM
1\M
1LP
1sO
1^N
0Q"
0B$
0-
0'
0&
0$
0#'
1vL
1*M
06M
0%
0\!
0V'
1'1
1(+
1$-
1%,
1".
1ZH
1#/
0%1
0#2
0&3
0gH
0$3
1'4
1hH
1+5
1/6
1-7
0dH
0-6
0,7
0eH
1-8
1)9
1,:
03?
0*:
1/:
1fH
14:
13<
11=
0aH
01<
00=
0bH
14>
11?
1cH
18?
19@
07@
05A
19A
17C
14D
1`H
07D
16E
16F
16G
1]H
0IG
0QH
0RH
0\H
0_H
1!0
1_'
0!/
0YH
1MH
0jH
0kH
0d$
12M
0`P
1aM
1SP
0XP
0WP
1LO
1hO
1[P
1\P
1}O
0\O
0rk
0FP
0GP
1IP
0?O
0pk
0>P
0?P
1@P
1CP
0AP
0DP
0"O
0lk
07P
1.O
1nk
1;P
1/O
08P
09P
0<P
0cN
0fk
1.P
1ck
0hk
0/P
00P
1oN
1jk
14P
1pN
01P
02P
05P
0lP
0"P
1yP
1xP
1dk
1%P
1(P
0QP
0WM
0PP
0OP
0NP
0MP
0&P
1+P
0)
1T%
16&
0V%
08&
1U%
17&
1}1
0>G
1$+
0S/
1},
09G
0$-
1~+
04-
0c/
0(+
1?)
1:-
1{-
1y/
0$0
0'4
0%3
1"4
0?G
1#6
1'7
1%8
0-8
1%9
0=G
0+:
1-:
0'1
1'3
1,;
1+=
1)<
04>
1,?
0<G
0+5
0/6
0-7
10@
11A
09A
11B
1/D
0;G
04:
03<
01=
06E
11E
11F
0:G
08?
09@
1RH
1SH
0iH
1eI
06F
07C
1#0
1z/
08G
0#/
1QH
16#
18$
04#
06$
15#
17$
0\P
1QP
1zO
0TP
1>P
1FP
17R
0[P
1AP
1DP
1xO
1GP
18P
19P
1<P
1;R
1?P
11P
12P
15P
1ak
17P
0#P
1&P
0,P
1ik
1:R
10P
18R
1ek
1"P
1Wl
0-L
07S
09l
1MP
1CL
1=S
1NP
1yO
1SL
19R
1O
1N
0M
1|!
1{!
0z!
15%
1=%
1<%
1B%
1A%
1@%
1?%
1G%
1F%
1E%
1D%
1L%
1K%
1J%
1I%
1Q%
17%
18%
19%
1:%
1O%
0},
0$+
1S/
1z-
0"4
0'3
0%9
0-:
0}1
0,?
0#6
0'7
0%8
01B
0,;
0+=
0)<
14?
01E
00@
01A
0SH
1iH
0eI
0$K
01F
0/D
1y.
1K(
0?)
0:-
0{-
0y/
0RH
1s"
1k"
1l"
1f"
1g"
1h"
1i"
1a"
1b"
1c"
1d"
1\"
1]"
1^"
1_"
1W"
1q"
1p"
1o"
1n"
1Y"
1[P
1-L
17S
19l
0Rl
07R
0bk
1,P
1#P
0UR
0SL
1="
1;"
1:"
19"
18"
16"
15"
13"
12"
11"
10"
1."
1-"
1,"
1+"
1)"
1("
1'"
1&"
1#"
1!"
07%
16%
0B%
0=%
14%
0@%
0?%
0<%
0F%
0E%
0D%
0A%
0K%
0J%
0I%
0G%
1P%
0O%
1M%
0L%
0Q%
0:%
09%
0z-
1SH
0iH
1eI
0q"
1r"
0f"
0k"
1t"
0h"
0i"
0l"
0b"
0c"
0d"
0g"
0]"
0^"
0_"
0a"
1X"
0Y"
1["
0\"
0W"
0n"
0o"
17R
1UR
1>"
1<"
0;"
09"
08"
06"
05"
03"
02"
01"
00"
0."
0-"
0,"
0+"
0)"
0("
0'"
0&"
1%"
0#"
1""
0!"
0"'
04%
0M%
0P%
0c$
0t"
0["
0X"
0"
0>"
0%"
0""
14%
1t"
1>"
#780000
0!
0H"
0%'
#800000
1!
1H"
1%'
1BK
1!,
0|-
1{/
1TH
0vM
0oM
1fM
0_M
0IN
1&'
0)'
1''
1.'
0:'
1<'
1D'
1F'
0G'
0I'
1R'
0#*
1",
0}-
1|/
1KH
0tM
0nM
1eM
0^M
1{O
0<Q
1!N
1{M
0)N
0#N
0$N
1"N
0%N
1-M
0&N
1b&
0('
16'
0+'
1>'
01'
02'
1jH
0C'
1?'
1-'
1A'
0Z'
1kI
1pI
1uI
1zI
1!J
1&J
1+J
10J
1:J
1?J
1DJ
1IJ
1NJ
1SJ
1XJ
1]J
1bJ
1gJ
1lJ
1qJ
1vJ
1{J
1"K
1Q'
0$*
0}.
1~/
0]'
1b'
0UH
1#,
0~-
1}/
1LH
1WH
15M
1`$
0='
17'
0pM
0sM
0mM
1dM
0]M
1eL
0UM
1VM
0hM
1tk
1dP
0xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
14R
0.M
06R
16M
02M
1,M
14M
10!
1*%
12%
10%
1/%
1+'
0>'
0/'
0jH
1@'
1C'
17M
11%
1[&
1"*
1$+
1},
1{-
1|0
1}1
1~2
1"4
1#5
1#6
1'7
1%8
1%9
1&:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
1CH
1U'
1p'
1**
1$,
1#-
0"/
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16C
16D
15E
15F
14G
1HG
0MH
1[H
1^H
0%*
0!0
0`'
1c'
0~/
0mH
0%,
0".
0!.
1#/
1!/
0#0
1;'
06M
12M
04M
1L"
1P"
1R"
1S"
0E'
0A'
1BG
0?'
03M
1TP
0SP
0QP
1`M
1PP
1OP
1qM
1hM
1WP
0MO
0iO
1`P
0gP
0]O
0bO
0HP
0nO
0EO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
1RP
0XM
0\M
0LP
0sO
0^N
1Q"
1B$
1-
1'
1&
1$
1t%
1u%
0w%
1x%
1#'
1.M
1%
1\!
1V'
1(+
1,*
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
17C
04D
16E
16F
06G
1IG
0QH
1#0
1!0
1MH
14-
1c/
0ZH
0K(
1s(
1kH
0CG
1jI
1v#
1u#
0s#
1r#
1d$
10M
0Ul
1Rl
1WM
0CL
0=S
0`P
0WP
0TP
1\P
0}O
1rk
0FP
0GP
1pk
0>P
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0JP
0MP
0+P
1W!
1V!
0T!
1S!
1)
06%
17%
08%
0T%
06&
1V%
18&
0U%
07&
0kI
1oI
0S/
1'1
1'3
1fI
1/6
1-7
04?
1-:
10:
13<
11=
12?
19@
15D
17G
1gI
1RH
0s(
1q)
0#0
1QH
0,*
0(+
17D
1\H
1*M
0r"
1q"
0p"
06#
08$
14#
16$
05#
07$
0pI
1tI
0hO
0IP
1MP
1JP
0\P
1TP
0$l
1Ul
0[P
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1SL
0<"
1;"
0:"
0O
0N
1M
0|!
0{!
1z!
16%
1=%
1<%
1B%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
1;%
1:%
1(M
0c/
03?
0eI
1:-
1y/
0RH
1s(
0q)
1S/
06E
06F
07G
0]H
0uI
1yI
1r"
1k"
1l"
1f"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1m"
1n"
1&M
1\O
1EP
1FP
1GP
0SL
1$l
0Ul
1[P
0-L
07S
1ck
1CL
1<"
18"
17"
16"
15"
13"
11"
10"
1."
1+"
1)"
1&"
1!"
0:%
0;%
06%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
0zI
1~I
0y/
1z-
1eI
1c/
08?
09@
15A
1_H
1$M
0n"
0m"
0r"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
0!J
1%J
0LO
0@P
1AP
1DP
0CL
0UR
1-L
0<"
08"
07"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
0>%
0=%
0<%
04%
1"M
1y/
09A
07C
05D
0`H
0&J
1*J
0j"
0k"
0l"
0t"
1~L
1?O
1=P
1>P
1?P
0-L
0>"
06"
05"
04"
0@%
0?%
14%
0+J
1/J
04:
03<
01=
1bH
1|L
0h"
0i"
1t"
00J
14J
0.O
18P
19P
1<P
1>"
03"
02"
0C%
0B%
0A%
1zL
04>
02?
0cH
05J
19J
0e"
0f"
0g"
1xL
1"O
16P
17P
01"
00"
0/"
0F%
0E%
0D%
0:J
1>J
13?
14?
0+5
0/6
0-7
1eH
1vL
0b"
0c"
0d"
0?J
1CJ
0oN
11P
12P
15P
0bk
0ck
0."
0-"
0,"
0H%
0G%
1tL
04?
0-8
0)9
0-:
00:
0fH
0DJ
1HJ
0`"
0a"
1rL
1cN
1)P
1,P
1/P
10P
1bk
0+"
0*"
0K%
0J%
0I%
0IJ
1MJ
0'1
1#2
0'3
1gH
1pL
0]"
0^"
0_"
0NJ
1RJ
0xP
1#P
0%P
1&P
0)"
0("
0'"
0N%
0M%
0L%
1nL
0'4
0'5
0hH
0SJ
1WJ
0Z"
0["
0\"
1lL
1lP
1!P
1"P
0&"
0%"
0$"
0P%
0O%
0XJ
1\J
0fI
0gI
1jL
0X"
0Y"
0]J
1aJ
0#"
0""
0Q%
1hL
0bJ
1fJ
0W"
1fL
0!"
0S%
0R%
0gJ
1kJ
1UN
0U"
0V"
0lJ
1pJ
0~!
0}!
1SN
0qJ
1uJ
1QN
0vJ
1zJ
1ON
0{J
1!K
1MN
0"K
1KN
#820000
0!
0H"
0%'
#840000
1!
1H"
1%'
0AK
0BK
0@K
1?K
0FN
1GN
1IN
1HN
1('
06'
1)'
0''
1='
07'
0&'
0.'
13'
0;'
18'
1:'
0<'
0D'
0F'
1H'
1I'
0J'
0N'
0R'
1#*
1PH
0lH
1rM
0_k
0{O
1<Q
1~M
1}M
0!N
0zM
1)N
1#N
1$N
0"N
13M
0+N
1%N
1&N
07M
0-M
05M
1e&
0d&
0b&
0c&
19'
1;'
08'
0('
0='
1/'
11'
12'
1E'
0,'
0kH
0@'
0-'
05'
1A'
0BG
1Z'
1}.
1kI
0oI
1pI
0tI
1uI
0yI
1zI
0~I
1!J
0%J
1&J
0*J
1+J
0/J
10J
04J
1:J
0>J
1?J
0CJ
1DJ
0HJ
1IJ
0MJ
1NJ
0RJ
1SJ
0WJ
1XJ
0\J
1]J
0aJ
1bJ
0fJ
1gJ
0kJ
1lJ
0pJ
1qJ
0uJ
1vJ
0zJ
1{J
0!K
1"K
0Q'
0",
0{.
0|/
0KH
0#,
0|.
0}/
1CG
0jI
0LH
0VH
15J
09J
0b'
0c'
0e'
0f'
1XH
17M
15M
03M
0/M
1]$
0^$
0`$
0_$
09'
0bM
1cM
1TM
1UM
0xL
1uk
1sM
00M
1mM
1iM
1]M
1tM
1nM
1jM
1^M
1xM
0KN
0MN
0ON
0QN
0SN
0UN
0fL
0hL
0jL
0lL
0nL
0pL
0rL
0tL
0vL
0zL
0|L
0~L
0"M
0$M
0&M
0(M
0*M
0tk
04R
0.M
1^P
16R
1*N
0,M
00!
0/!
0.!
1-!
0^&
03%
0Y&
0\&
0*%
02%
00%
0/%
1B'
1jH
1kH
0+'
0/'
0C'
0E'
0:J
0kI
0"K
0{J
0vJ
0qJ
0lJ
0gJ
0bJ
0]J
0XJ
0SJ
0NJ
0IJ
0DJ
0?J
05J
00J
0+J
0&J
0!J
0zI
0uI
0pI
0CG
1/M
01%
0[&
02'
0M'
0W'
0OH
0kH
0B'
0"*
0$+
0~+
0},
0y.
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
0CH
0U'
0^'
0p'
0**
0$,
0#-
0$1
0&2
0&4
0*4
0*5
0)6
0,6
0,8
0,9
03:
0-<
00<
00>
03>
07?
06@
08A
03C
06C
06D
05E
05F
04G
0HG
0MH
0[H
0^H
1%,
1".
1ZH
0!0
0_'
0!/
0WH
0XH
10M
1(M
1&M
1$M
1"M
1~L
1|L
1zL
1xL
1tL
1rL
1pL
1nL
1lL
1jL
1hL
1fL
1UN
1SN
1QN
1ON
1MN
1KN
1*M
1vL
16M
14M
02M
0?$
0O"
0:$
0A$
0L"
0P"
0R"
0S"
0A'
1bM
1pM
1SP
1XP
1WP
0WM
0PP
0OP
1MO
1iO
1`P
1gP
1]O
1bO
1HP
1nO
1EO
1@O
1KO
1RO
1WO
1(O
1#O
15O
10O
1:O
1dN
1iN
1vN
1qN
1{N
1mP
1rP
1zP
1YN
1XM
1\M
1LP
1sO
1lM
1^N
1]P
1ZP
1VP
0Q"
0B$
0[!
0Y!
0'
0&
0$
0#
04!
0-
0W%
09&
0V%
08&
0t%
0u%
0v%
0x%
0#'
1.M
0%
0\!
1)%
1$'
14?
0V'
0".
0%1
0#2
0%3
0&3
0gH
0$3
1hH
0dH
0-6
0,7
0eH
1)9
0+:
1,:
0*:
0.:
1/:
1fH
0aH
01<
00=
0bH
11?
1cH
07@
05A
14D
1`H
16G
1]H
0IG
0QH
0_H
0s(
1")
1~+
04-
0c/
07D
0\H
0z/
0#/
03#
05$
04#
06$
0v#
0u#
0t#
0r#
0d$
1QP
1hO
1IP
1CL
1=S
0Ql
1Ul
1LO
1\P
1}O
0\O
0rk
0?O
0pk
1@P
1CP
0"O
0lk
1.O
1nk
1;P
1/O
0cN
0fk
1gk
1.P
0hk
1ik
0/P
1oN
1jk
14P
1pN
0lP
1yP
1xP
1dk
1ek
1%P
1(P
1PP
1+P
0bk
1M"
1e$
0M
0L
0z!
0y!
0W!
0V!
0U!
0S!
0)
05%
18%
1.
1p
0~+
14-
1c/
1RH
0")
0:-
0{-
0y/
1$0
18G
0s"
1p"
0zO
0Wl
1-L
17S
1Ql
0[P
0CL
0=S
0="
1:"
07%
08%
0SH
1iH
0eI
0z-
19G
0q"
0p"
0yO
1UR
07R
0;"
0:"
1:G
0xO
04%
1;G
0t"
0;R
0>"
1<G
0ak
1=G
0:R
1>G
09R
1?G
08R
1$K
1"'
1c$
1"
#860000
0!
0H"
0%'
#880000
1!
1H"
1%'
0?K
1FN
14'
0;'
0:'
0I'
1R'
1\'
0#*
0PH
1lH
0rM
1_k
1{O
0(N
0<Q
1!N
1"N
13M
0JN
0e&
15'
1EG
1%0
1]'
1e'
0]$
1kH
1@J
1OJ
0TM
0VM
0|M
0^P
0-!
1^&
1+%
1(%
1-%
11%
1[&
12'
1M'
1W'
1OH
0kH
0@J
0OJ
0Z'
1"/
1`'
1f'
1XH
1?$
1K"
1N"
1I"
0bM
0cM
0RP
14R
0]P
0ZP
0VP
1Q"
1B$
1Y!
1/
1,
1*
1%
1\!
0$'
1.:
10:
03?
04?
1"*
1$+
1~+
1},
1{-
1y.
1z/
1|0
1}1
1~2
1"4
1#5
1#6
1'7
1%8
1%9
1&:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
1CH
1SH
1#/
0QP
1bk
1ck
0)P
0gk
0e$
1W%
19&
1U%
17&
0p
00:
0>G
14?
0=G
1s(
1:-
1y/
0$0
08G
13#
15$
15#
17$
1zO
1Wl
0-L
07S
0Ul
1:R
0bk
19R
1)P
1N
1L
1{!
1y!
17%
1N%
0?G
1=G
1t(
1z-
0%0
09G
1q"
1Z"
1yO
0UR
0:R
18R
1;"
1$"
0N%
0$K
1>G
0:G
0Z"
1xO
09R
0$"
1?G
0;G
1;R
08R
0"'
1$K
0<G
0c$
1ak
0"
0=G
1:R
1"'
0>G
1c$
19R
1"
0?G
18R
0$K
0"'
0c$
0"
#900000
0!
0H"
0%'
#920000
1!
1H"
1%'
1BK
0IN
0)'
1''
0R'
1['
0\'
1#*
0{O
1(N
05R
1<Q
1-M
1b&
1('
01'
02'
1b'
0e'
1h'
1UH
0"*
0$+
0~+
0},
0y.
1{0
0}1
1}2
0"4
0#5
0#6
0'7
0%8
0%9
1%:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
0/D
01E
01F
00G
1BH
0SH
0t(
1%*
05M
1`$
0Xl
0CY
0\V
0KX
0eL
0SM
1TM
0UM
1,M
10!
0+%
0f$
1g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
1+'
1/'
0[&
1c'
1~/
0f'
1i'
1mH
0|0
0~2
0&:
0CH
04M
0K"
0V#
1U#
0T#
1S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
0qM
1cM
0hM
0B$
0,
0o
1n
0m
1l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0\!
1T%
16&
1X%
1:&
0W%
09&
1V%
18&
16#
18$
12#
14$
03#
05$
14#
16$
1O
1M
0L
1K
1|!
1z!
0y!
1x!
#940000
0!
0H"
0%'
#960000
1!
1H"
1%'
1AK
0BK
0!,
1|-
0z.
0TH
1vM
1kM
0fM
1_M
1IN
0HN
0('
16'
04'
1J'
1N'
1O'
1'*
1&'
1)'
0''
1.'
03'
1:'
1G'
0H'
1I'
1P'
0['
0h'
1e'
0b'
0UH
1eL
1UM
0TM
1SM
15R
0yM
0!N
1zM
0{M
0"N
1+N
0%N
0-M
0&N
0uM
0wM
0~M
0}M
1JN
15M
0b&
1c&
1('
06'
1='
0/'
1#-
16C
1UH
1CG
15J
1VH
1}-
1|/
11'
12'
1^'
1GH
1,'
0EG
0jH
1$*
0"/
1Q'
0}.
1"*
0%*
1$+
1~+
1},
1y.
0{0
1}1
0}2
1"4
1#5
1#6
1'7
1%8
1%9
0%:
1,;
1)<
1+=
1,>
1,?
10@
11A
11B
1/C
1/D
11E
11F
10G
0BH
1SH
0i'
1f'
0XH
0c'
0mH
07M
05M
0`$
1_$
0='
1qM
1bM
0cM
1Xl
1CY
1\V
1KX
1tk
0xM
1RP
0dP
12M
1|M
0*N
0fP
0lM
0,M
0nM
0eM
0uk
0xL
00M
0eL
0EO
0XM
00!
1/!
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
1/%
1V&
13%
1Y&
1\&
0(%
0-%
0+'
1>'
1/'
1C'
1E'
17M
01%
1$-
17C
13D
04D
1mH
1~-
1}/
1_'
1Z'
1!0
1%*
0#/
1U'
0^'
1p'
1**
1$,
1$1
1&2
1&4
1*4
1*5
1)6
1,6
1,8
1,9
13:
1-<
10<
10>
13>
17?
16@
18A
13C
16D
15E
15F
14G
1HG
1QH
1[H
1^H
1~.
1|0
1~2
1&:
1CH
1MH
06M
14M
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
1S"
1=$
1O"
1:$
1A$
0N"
0I"
0E'
0`P
0gM
0MO
0iO
0\P
0gP
0]O
0bO
0HP
0nO
0@O
0KO
0RO
0WO
0(O
0#O
05O
00O
0:O
0dN
0iN
0vN
0qN
0{N
0mP
0rP
0zP
0YN
0\M
0LP
0sO
1lM
0^N
1QP
0WP
04R
0XP
0mM
0dM
0qM
1pk
0qk
0>P
0NP
0Q"
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
1'
1#
17!
14!
1[!
0/
0*
0T%
06&
0V%
08&
1W%
19&
0X%
0:&
0%
0)%
04-
0c/
0MH
1#/
1XH
0"*
0$+
0~+
0y.
0|0
0}1
0~2
0"4
0#5
0#6
0'7
0%8
0%9
0&:
0,;
0)<
0+=
0,>
0,?
00@
01A
01B
0/C
01E
01F
00G
0CH
0SH
0s(
1-*
0:-
0{-
0y/
1V'
1#0
1(+
1,*
1".
1%1
1%3
1&3
1$3
1'4
1'5
1+5
1dH
1-6
1,7
1-8
1+:
0,:
13?
1*:
0/:
14:
1aH
11<
10=
14>
01?
18?
17@
19A
03D
16E
16F
06G
1IG
0RH
0QH
06#
08$
04#
06$
13#
15$
02#
04$
1\P
1[P
0}O
1rk
0FP
0GP
1qk
0?P
0CP
0DP
1lk
07P
0nk
0;P
0/O
0<P
1fk
0.P
0ck
1hk
0ik
00P
0jk
04P
0pN
05P
0!P
0"P
0yP
0dk
0ek
0(P
0PP
0JP
0MP
0TP
0+P
1-L
17S
0Ol
1Ul
0bM
0QP
1`P
1CL
1=S
0M"
0O
0M
1L
0K
0|!
0z!
1y!
0x!
07%
15%
1u%
1w%
1T%
16&
1B%
19%
0.
1QH
1{-
1|0
1y.
1$+
1"*
0z-
0S/
1z)
0-*
1~+
1'1
1~2
1'3
1"4
1#5
1fI
1#6
1/6
1-7
1%9
04?
1&:
1-:
10:
1,;
13<
11=
1,?
12?
10@
19@
11B
15D
11E
11F
17G
1CH
1gI
1SH
0iH
1eI
1RH
0q"
1s"
1u#
1s#
16#
18$
1f"
1o"
0[P
17R
0EP
0=P
0AP
06P
08P
09P
0)P
0,P
1bk
01P
02P
0#P
0&P
1Ol
0vk
1SL
1UR
0\P
1="
0;"
19"
10"
1V!
1T!
1O
1|!
1=%
1<%
1A%
1?%
1G%
1D%
1L%
1I%
1Q%
18%
1;%
1:%
16%
17%
0RH
1}1
1'7
1%8
1+=
1)<
1,>
03?
11A
1/C
10G
0SH
0eI
1k"
1l"
1g"
1i"
1a"
1d"
1\"
1_"
1W"
1p"
1m"
1n"
1r"
1q"
1ck
1[P
1<"
1;"
1:"
18"
17"
16"
15"
13"
11"
1."
1+"
1)"
1&"
1!"
14%
1S%
1>%
1C%
1@%
1H%
1F%
1E%
1N%
1M%
1K%
1J%
1R%
1P%
1O%
1SH
1eI
1t"
1U"
1j"
1e"
1h"
1`"
1b"
1c"
1Z"
1["
1]"
1^"
1V"
1X"
1Y"
1>"
14"
12"
1/"
1-"
1,"
1*"
1("
1'"
1%"
1$"
1#"
1""
1~!
1}!
04%
0t"
0>"
14%
1t"
1>"
#980000
0!
0H"
0%'
#1000000
