<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): IOMUXC_SNVS Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">IOMUXC_SNVS Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__IOMUXC__SNVS__Peripheral__Access__Layer.html">IOMUXC_SNVS Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for IOMUXC_SNVS Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__IOMUXC__SNVS__Register__Masks.png" border="0" usemap="#agroup____IOMUXC____SNVS____Register____Masks" alt=""/></div>
<map name="agroup____IOMUXC____SNVS____Register____Masks" id="agroup____IOMUXC____SNVS____Register____Masks">
<area shape="rect" title=" " alt="" coords="240,5,415,45"/>
<area shape="rect" href="group__IOMUXC__SNVS__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,192,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_MUX_CTL_PAD_WAKEUP - SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register</h2></td></tr>
<tr class="memitem:gac8695f6335801818401e74a8d0834a00"><td class="memItemLeft" align="right" valign="top"><a id="gac8695f6335801818401e74a8d0834a00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:gac8695f6335801818401e74a8d0834a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf9018ae2e95af6edb38004eb4650e2"><td class="memItemLeft" align="right" valign="top"><a id="ga8bf9018ae2e95af6edb38004eb4650e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8bf9018ae2e95af6edb38004eb4650e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bba99d9fe7c9e9028e268f1802171a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga8bba99d9fe7c9e9028e268f1802171a0">IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK)</td></tr>
<tr class="separator:ga8bba99d9fe7c9e9028e268f1802171a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880c829c62614ba74359405866713bd1"><td class="memItemLeft" align="right" valign="top"><a id="ga880c829c62614ba74359405866713bd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga880c829c62614ba74359405866713bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0210658241f7434d4ea138dd2bcd6417"><td class="memItemLeft" align="right" valign="top"><a id="ga0210658241f7434d4ea138dd2bcd6417"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0210658241f7434d4ea138dd2bcd6417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b22a171a07d8e5c7a66d15f20b7b6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga6b22a171a07d8e5c7a66d15f20b7b6ce">IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK)</td></tr>
<tr class="separator:ga6b22a171a07d8e5c7a66d15f20b7b6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_MUX_CTL_PAD_PMIC_ON_REQ - SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register</h2></td></tr>
<tr class="memitem:ga15f74dee6ff8170b74ebaec554242295"><td class="memItemLeft" align="right" valign="top"><a id="ga15f74dee6ff8170b74ebaec554242295"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:ga15f74dee6ff8170b74ebaec554242295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adf340c9bb3450d93136560fa218778"><td class="memItemLeft" align="right" valign="top"><a id="ga6adf340c9bb3450d93136560fa218778"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6adf340c9bb3450d93136560fa218778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da66e1bda2360e651cc7e7c62936453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga4da66e1bda2360e651cc7e7c62936453">IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK)</td></tr>
<tr class="separator:ga4da66e1bda2360e651cc7e7c62936453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab8822cbcd9ade5c358401093b0b948"><td class="memItemLeft" align="right" valign="top"><a id="ga6ab8822cbcd9ade5c358401093b0b948"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga6ab8822cbcd9ade5c358401093b0b948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab76778052b6aebfa9fdf89469440ed9"><td class="memItemLeft" align="right" valign="top"><a id="gaab76778052b6aebfa9fdf89469440ed9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaab76778052b6aebfa9fdf89469440ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85f5c235beec09c323fe5d7bce6b396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaf85f5c235beec09c323fe5d7bce6b396">IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK)</td></tr>
<tr class="separator:gaf85f5c235beec09c323fe5d7bce6b396"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_MUX_CTL_PAD_PMIC_STBY_REQ - SW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register</h2></td></tr>
<tr class="memitem:gad62776a71936cac2053d0244de36b16a"><td class="memItemLeft" align="right" valign="top"><a id="gad62776a71936cac2053d0244de36b16a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:gad62776a71936cac2053d0244de36b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfa82c36235434411a4b702359b9254"><td class="memItemLeft" align="right" valign="top"><a id="gafcfa82c36235434411a4b702359b9254"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafcfa82c36235434411a4b702359b9254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab55f7a8f209d598e777845e0c6078f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gafab55f7a8f209d598e777845e0c6078f">IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK)</td></tr>
<tr class="separator:gafab55f7a8f209d598e777845e0c6078f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589c29ac02aac0bf0b124e0c1a1b7219"><td class="memItemLeft" align="right" valign="top"><a id="ga589c29ac02aac0bf0b124e0c1a1b7219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga589c29ac02aac0bf0b124e0c1a1b7219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442ba7c5245bd0fbd25dd8821810dc66"><td class="memItemLeft" align="right" valign="top"><a id="ga442ba7c5245bd0fbd25dd8821810dc66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga442ba7c5245bd0fbd25dd8821810dc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e09b41f476879aeb3208da14e8b017c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga3e09b41f476879aeb3208da14e8b017c">IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK)</td></tr>
<tr class="separator:ga3e09b41f476879aeb3208da14e8b017c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_PAD_CTL_PAD_TEST_MODE - SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register</h2></td></tr>
<tr class="memitem:gabe06665da941793d5cbafd0c6d3e2628"><td class="memItemLeft" align="right" valign="top"><a id="gabe06665da941793d5cbafd0c6d3e2628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabe06665da941793d5cbafd0c6d3e2628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0366b73b60c34e33dbfaea61e76fccc3"><td class="memItemLeft" align="right" valign="top"><a id="ga0366b73b60c34e33dbfaea61e76fccc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0366b73b60c34e33dbfaea61e76fccc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a0087b88ca82f14e45ed60afa3a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaa34a0087b88ca82f14e45ed60afa3a78">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK)</td></tr>
<tr class="separator:gaa34a0087b88ca82f14e45ed60afa3a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafa5d7bac7e3d488e47cb064933ce97"><td class="memItemLeft" align="right" valign="top"><a id="gaeafa5d7bac7e3d488e47cb064933ce97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:gaeafa5d7bac7e3d488e47cb064933ce97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80e06be2281ee4bacf751392fbf4644"><td class="memItemLeft" align="right" valign="top"><a id="gac80e06be2281ee4bacf751392fbf4644"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac80e06be2281ee4bacf751392fbf4644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8d55e191ed4b1a9b0b07e3e0495291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gade8d55e191ed4b1a9b0b07e3e0495291">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK)</td></tr>
<tr class="separator:gade8d55e191ed4b1a9b0b07e3e0495291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae023054932cca8847bec2a5605aa83c6"><td class="memItemLeft" align="right" valign="top"><a id="gae023054932cca8847bec2a5605aa83c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:gae023054932cca8847bec2a5605aa83c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc893491315a53d9cdb104ef0b525f9"><td class="memItemLeft" align="right" valign="top"><a id="ga8fc893491315a53d9cdb104ef0b525f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8fc893491315a53d9cdb104ef0b525f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4211528ab0db0de3dd3b02083498b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga1a4211528ab0db0de3dd3b02083498b8">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK)</td></tr>
<tr class="separator:ga1a4211528ab0db0de3dd3b02083498b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55006450e65c6fa9b8ef71c272874bc0"><td class="memItemLeft" align="right" valign="top"><a id="ga55006450e65c6fa9b8ef71c272874bc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga55006450e65c6fa9b8ef71c272874bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c8bfcd3da8aacf50b14b7803a03fd6"><td class="memItemLeft" align="right" valign="top"><a id="gab8c8bfcd3da8aacf50b14b7803a03fd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gab8c8bfcd3da8aacf50b14b7803a03fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cb7ca26771c42b5822c205b49f2248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaf0cb7ca26771c42b5822c205b49f2248">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK)</td></tr>
<tr class="separator:gaf0cb7ca26771c42b5822c205b49f2248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4638815f68405a29c2c46a5039e07b84"><td class="memItemLeft" align="right" valign="top"><a id="ga4638815f68405a29c2c46a5039e07b84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga4638815f68405a29c2c46a5039e07b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976c6ef8566d1f899b278e18bd872a5e"><td class="memItemLeft" align="right" valign="top"><a id="ga976c6ef8566d1f899b278e18bd872a5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga976c6ef8566d1f899b278e18bd872a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0421056258775df37752f54d0625e599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga0421056258775df37752f54d0625e599">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK)</td></tr>
<tr class="separator:ga0421056258775df37752f54d0625e599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7069cec7c8fbc8c04c5ed68dc1b7d9e1"><td class="memItemLeft" align="right" valign="top"><a id="ga7069cec7c8fbc8c04c5ed68dc1b7d9e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga7069cec7c8fbc8c04c5ed68dc1b7d9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bedd9dba813ae20355008c5e45f9a0"><td class="memItemLeft" align="right" valign="top"><a id="ga15bedd9dba813ae20355008c5e45f9a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga15bedd9dba813ae20355008c5e45f9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5dfd347646f84e145f3a1e609621c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaef5dfd347646f84e145f3a1e609621c0">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK)</td></tr>
<tr class="separator:gaef5dfd347646f84e145f3a1e609621c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7649f6e688b4689b476fc565e0358e"><td class="memItemLeft" align="right" valign="top"><a id="gacb7649f6e688b4689b476fc565e0358e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:gacb7649f6e688b4689b476fc565e0358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f9e3b097133b5a4a3fd7aacea893fa"><td class="memItemLeft" align="right" valign="top"><a id="ga28f9e3b097133b5a4a3fd7aacea893fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga28f9e3b097133b5a4a3fd7aacea893fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5391b24185e06ac9137c102b47ce2ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga5391b24185e06ac9137c102b47ce2ced">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK)</td></tr>
<tr class="separator:ga5391b24185e06ac9137c102b47ce2ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d2726dcbf4e5a24cff98ac6f21247c"><td class="memItemLeft" align="right" valign="top"><a id="ga22d2726dcbf4e5a24cff98ac6f21247c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga22d2726dcbf4e5a24cff98ac6f21247c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595ffdc61eb3152ba24c5e0f6e6401a7"><td class="memItemLeft" align="right" valign="top"><a id="ga595ffdc61eb3152ba24c5e0f6e6401a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga595ffdc61eb3152ba24c5e0f6e6401a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19762e8fd5491d48932c1ff4fd3480b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gae19762e8fd5491d48932c1ff4fd3480b">IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK)</td></tr>
<tr class="separator:gae19762e8fd5491d48932c1ff4fd3480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_PAD_CTL_PAD_POR_B - SW_PAD_CTL_PAD_POR_B SW PAD Control Register</h2></td></tr>
<tr class="memitem:ga22e70278ff928610b655596f129e5f80"><td class="memItemLeft" align="right" valign="top"><a id="ga22e70278ff928610b655596f129e5f80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga22e70278ff928610b655596f129e5f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97122a2d99a72fa707fdb993f520a07"><td class="memItemLeft" align="right" valign="top"><a id="gae97122a2d99a72fa707fdb993f520a07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae97122a2d99a72fa707fdb993f520a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693f805ae63c9d664d9a6ef9881a72a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga693f805ae63c9d664d9a6ef9881a72a2">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK)</td></tr>
<tr class="separator:ga693f805ae63c9d664d9a6ef9881a72a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492d440be8e62bfac9794e248592c7c3"><td class="memItemLeft" align="right" valign="top"><a id="ga492d440be8e62bfac9794e248592c7c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:ga492d440be8e62bfac9794e248592c7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ef9ed2ab07feab2d93ad42e83f2d42"><td class="memItemLeft" align="right" valign="top"><a id="ga47ef9ed2ab07feab2d93ad42e83f2d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga47ef9ed2ab07feab2d93ad42e83f2d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fb707cf9831d881d2f3ab5eb2dfe70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gad8fb707cf9831d881d2f3ab5eb2dfe70">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK)</td></tr>
<tr class="separator:gad8fb707cf9831d881d2f3ab5eb2dfe70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f89e6189bdae9f16ffcb11f46a0a8a"><td class="memItemLeft" align="right" valign="top"><a id="ga93f89e6189bdae9f16ffcb11f46a0a8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga93f89e6189bdae9f16ffcb11f46a0a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f72ab7e51d64c42d5d5234f08d668a"><td class="memItemLeft" align="right" valign="top"><a id="ga96f72ab7e51d64c42d5d5234f08d668a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga96f72ab7e51d64c42d5d5234f08d668a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed4d4d20a11921d85f5ea664f672902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gafed4d4d20a11921d85f5ea664f672902">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK)</td></tr>
<tr class="separator:gafed4d4d20a11921d85f5ea664f672902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158c985a57ef6804f122f0fcc4de6ac5"><td class="memItemLeft" align="right" valign="top"><a id="ga158c985a57ef6804f122f0fcc4de6ac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga158c985a57ef6804f122f0fcc4de6ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebdecdc927f3e05578dc8c3b2b76605"><td class="memItemLeft" align="right" valign="top"><a id="ga7ebdecdc927f3e05578dc8c3b2b76605"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7ebdecdc927f3e05578dc8c3b2b76605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9ece6f7ff5a778376e6730a6e1242c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga5a9ece6f7ff5a778376e6730a6e1242c">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK)</td></tr>
<tr class="separator:ga5a9ece6f7ff5a778376e6730a6e1242c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af3fccc7842233d207fa95869280dfd"><td class="memItemLeft" align="right" valign="top"><a id="ga9af3fccc7842233d207fa95869280dfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga9af3fccc7842233d207fa95869280dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086202b9cb62f916bfcbea8051c8ab6a"><td class="memItemLeft" align="right" valign="top"><a id="ga086202b9cb62f916bfcbea8051c8ab6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga086202b9cb62f916bfcbea8051c8ab6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dafcac88e8fa4cc4acc244d7470c32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga9dafcac88e8fa4cc4acc244d7470c32d">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK)</td></tr>
<tr class="separator:ga9dafcac88e8fa4cc4acc244d7470c32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a996522d9d7a3e8c6f0e7e133791b69"><td class="memItemLeft" align="right" valign="top"><a id="ga7a996522d9d7a3e8c6f0e7e133791b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga7a996522d9d7a3e8c6f0e7e133791b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54379b4dd868438f14b43c062e6ec055"><td class="memItemLeft" align="right" valign="top"><a id="ga54379b4dd868438f14b43c062e6ec055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54379b4dd868438f14b43c062e6ec055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d22237526062ee3e7cd7960643cfa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaf4d22237526062ee3e7cd7960643cfa0">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK)</td></tr>
<tr class="separator:gaf4d22237526062ee3e7cd7960643cfa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6126d9bfa5fb61beb6bd6bbbdaaff6c0"><td class="memItemLeft" align="right" valign="top"><a id="ga6126d9bfa5fb61beb6bd6bbbdaaff6c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:ga6126d9bfa5fb61beb6bd6bbbdaaff6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ceb6095042cc283bda415e8ed704af5"><td class="memItemLeft" align="right" valign="top"><a id="ga7ceb6095042cc283bda415e8ed704af5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7ceb6095042cc283bda415e8ed704af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dcfc8437b8b7edf386df1e432df5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaa1dcfc8437b8b7edf386df1e432df5f2">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK)</td></tr>
<tr class="separator:gaa1dcfc8437b8b7edf386df1e432df5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9ed71944397598a89369b72c747fcd"><td class="memItemLeft" align="right" valign="top"><a id="ga6f9ed71944397598a89369b72c747fcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga6f9ed71944397598a89369b72c747fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c028c5d8ad645d14d94c81a7e3406e"><td class="memItemLeft" align="right" valign="top"><a id="ga90c028c5d8ad645d14d94c81a7e3406e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga90c028c5d8ad645d14d94c81a7e3406e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b4f7432f97b829e42b6a3d37d0b60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga92b4f7432f97b829e42b6a3d37d0b60e">IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK)</td></tr>
<tr class="separator:ga92b4f7432f97b829e42b6a3d37d0b60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_PAD_CTL_PAD_ONOFF - SW_PAD_CTL_PAD_ONOFF SW PAD Control Register</h2></td></tr>
<tr class="memitem:ga8c31299c195aa978d06b7497fb35ebe0"><td class="memItemLeft" align="right" valign="top"><a id="ga8c31299c195aa978d06b7497fb35ebe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga8c31299c195aa978d06b7497fb35ebe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a642f7cfbe8c783677f4548dd4b5b19"><td class="memItemLeft" align="right" valign="top"><a id="ga3a642f7cfbe8c783677f4548dd4b5b19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a642f7cfbe8c783677f4548dd4b5b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2ae6e69e4a77e4e66c56d0cc72a79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga9c2ae6e69e4a77e4e66c56d0cc72a79a">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK)</td></tr>
<tr class="separator:ga9c2ae6e69e4a77e4e66c56d0cc72a79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae275fd24f11eeb5c10d1031bc00b4464"><td class="memItemLeft" align="right" valign="top"><a id="gae275fd24f11eeb5c10d1031bc00b4464"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:gae275fd24f11eeb5c10d1031bc00b4464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3258e7439153b569b722ccdefaed6101"><td class="memItemLeft" align="right" valign="top"><a id="ga3258e7439153b569b722ccdefaed6101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3258e7439153b569b722ccdefaed6101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ef0b0a931681aa226504a820c70fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga75ef0b0a931681aa226504a820c70fb8">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK)</td></tr>
<tr class="separator:ga75ef0b0a931681aa226504a820c70fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ad5a1cf8cae77f57f052062ad1566c"><td class="memItemLeft" align="right" valign="top"><a id="gad9ad5a1cf8cae77f57f052062ad1566c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:gad9ad5a1cf8cae77f57f052062ad1566c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71022657471888d260e0d908a285bc95"><td class="memItemLeft" align="right" valign="top"><a id="ga71022657471888d260e0d908a285bc95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga71022657471888d260e0d908a285bc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f11d7913f2c07b3c490e545192600c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga38f11d7913f2c07b3c490e545192600c">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK)</td></tr>
<tr class="separator:ga38f11d7913f2c07b3c490e545192600c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bd5a52d1352fdec0b426903629147e"><td class="memItemLeft" align="right" valign="top"><a id="ga58bd5a52d1352fdec0b426903629147e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga58bd5a52d1352fdec0b426903629147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dc97724e4e7affbdc8276f24029a51"><td class="memItemLeft" align="right" valign="top"><a id="ga03dc97724e4e7affbdc8276f24029a51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga03dc97724e4e7affbdc8276f24029a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332f0dcf725d5fcbcbf6c7e45f78b290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga332f0dcf725d5fcbcbf6c7e45f78b290">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK)</td></tr>
<tr class="separator:ga332f0dcf725d5fcbcbf6c7e45f78b290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df2be1b182040be2a52de24aff49693"><td class="memItemLeft" align="right" valign="top"><a id="ga9df2be1b182040be2a52de24aff49693"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga9df2be1b182040be2a52de24aff49693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa95921b55576648a9f6057762daa4b6"><td class="memItemLeft" align="right" valign="top"><a id="gaaa95921b55576648a9f6057762daa4b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaaa95921b55576648a9f6057762daa4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf375143d231b94da831f9c80505a1307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaf375143d231b94da831f9c80505a1307">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK)</td></tr>
<tr class="separator:gaf375143d231b94da831f9c80505a1307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3368f01b0b7a4023ae55c8b3be62aa"><td class="memItemLeft" align="right" valign="top"><a id="ga3f3368f01b0b7a4023ae55c8b3be62aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga3f3368f01b0b7a4023ae55c8b3be62aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88368bfb447ae3eceb4dd58cbe0653eb"><td class="memItemLeft" align="right" valign="top"><a id="ga88368bfb447ae3eceb4dd58cbe0653eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga88368bfb447ae3eceb4dd58cbe0653eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011dc789571d0cf08952b070f455e74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga011dc789571d0cf08952b070f455e74a">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK)</td></tr>
<tr class="separator:ga011dc789571d0cf08952b070f455e74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9284dbc1b01dad6e343403db30380ec"><td class="memItemLeft" align="right" valign="top"><a id="gab9284dbc1b01dad6e343403db30380ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:gab9284dbc1b01dad6e343403db30380ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a88c5670af6c83b0b506ab05dd9b69"><td class="memItemLeft" align="right" valign="top"><a id="gaf5a88c5670af6c83b0b506ab05dd9b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf5a88c5670af6c83b0b506ab05dd9b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7c5cafdafc1d041e62226a39537b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga4c7c5cafdafc1d041e62226a39537b9f">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK)</td></tr>
<tr class="separator:ga4c7c5cafdafc1d041e62226a39537b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9249b11c9a74e0a33bd6f024cded9e4d"><td class="memItemLeft" align="right" valign="top"><a id="ga9249b11c9a74e0a33bd6f024cded9e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga9249b11c9a74e0a33bd6f024cded9e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffefcd3730483525cf144c29b05f619a"><td class="memItemLeft" align="right" valign="top"><a id="gaffefcd3730483525cf144c29b05f619a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaffefcd3730483525cf144c29b05f619a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d04dad5ea1d8945da56e9d09d83c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gac6d04dad5ea1d8945da56e9d09d83c99">IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK)</td></tr>
<tr class="separator:gac6d04dad5ea1d8945da56e9d09d83c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_PAD_CTL_PAD_WAKEUP - SW_PAD_CTL_PAD_WAKEUP SW PAD Control Register</h2></td></tr>
<tr class="memitem:gaa8130fca76a3579c3521604ae6be5771"><td class="memItemLeft" align="right" valign="top"><a id="gaa8130fca76a3579c3521604ae6be5771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaa8130fca76a3579c3521604ae6be5771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04f193945238cbe49e3b7f25b3d03f1"><td class="memItemLeft" align="right" valign="top"><a id="gac04f193945238cbe49e3b7f25b3d03f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac04f193945238cbe49e3b7f25b3d03f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d27b7a0e0c257de3cbbc412499373f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gad6d27b7a0e0c257de3cbbc412499373f">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK)</td></tr>
<tr class="separator:gad6d27b7a0e0c257de3cbbc412499373f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2fe4f5f86455b6592d4873de688429"><td class="memItemLeft" align="right" valign="top"><a id="ga1d2fe4f5f86455b6592d4873de688429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:ga1d2fe4f5f86455b6592d4873de688429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6d4b11ecdbb72f7df3b034b345ecd"><td class="memItemLeft" align="right" valign="top"><a id="ga79a6d4b11ecdbb72f7df3b034b345ecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga79a6d4b11ecdbb72f7df3b034b345ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6391b0d5d814a649a18f1e8caf05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga3f6391b0d5d814a649a18f1e8caf05c9">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK)</td></tr>
<tr class="separator:ga3f6391b0d5d814a649a18f1e8caf05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6960cefdba65ee017d0d8e71950df158"><td class="memItemLeft" align="right" valign="top"><a id="ga6960cefdba65ee017d0d8e71950df158"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga6960cefdba65ee017d0d8e71950df158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d46475b09d55bee78ec2301c8358afc"><td class="memItemLeft" align="right" valign="top"><a id="ga0d46475b09d55bee78ec2301c8358afc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0d46475b09d55bee78ec2301c8358afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452a608f82b7d0c3080777b094b07e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga452a608f82b7d0c3080777b094b07e66">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK)</td></tr>
<tr class="separator:ga452a608f82b7d0c3080777b094b07e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb301448940dbe0ddbf1e2549a3ed28c"><td class="memItemLeft" align="right" valign="top"><a id="gabb301448940dbe0ddbf1e2549a3ed28c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gabb301448940dbe0ddbf1e2549a3ed28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f797bc41c193db18ba4ecabd79cbd3"><td class="memItemLeft" align="right" valign="top"><a id="ga66f797bc41c193db18ba4ecabd79cbd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga66f797bc41c193db18ba4ecabd79cbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe9484fdd9efe52f60a8a211a94654c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga9fe9484fdd9efe52f60a8a211a94654c">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK)</td></tr>
<tr class="separator:ga9fe9484fdd9efe52f60a8a211a94654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b500e021c1c18ee90b5b2f0cce21c2"><td class="memItemLeft" align="right" valign="top"><a id="ga24b500e021c1c18ee90b5b2f0cce21c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga24b500e021c1c18ee90b5b2f0cce21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129b48611dcc6a488d93d40640f0885c"><td class="memItemLeft" align="right" valign="top"><a id="ga129b48611dcc6a488d93d40640f0885c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga129b48611dcc6a488d93d40640f0885c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db9c28c5804108c2c96df3f7b36f433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga1db9c28c5804108c2c96df3f7b36f433">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK)</td></tr>
<tr class="separator:ga1db9c28c5804108c2c96df3f7b36f433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46079caae474e404600f1cd264c5a466"><td class="memItemLeft" align="right" valign="top"><a id="ga46079caae474e404600f1cd264c5a466"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga46079caae474e404600f1cd264c5a466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6019b55e3ff67277ccd6972450b6a5b2"><td class="memItemLeft" align="right" valign="top"><a id="ga6019b55e3ff67277ccd6972450b6a5b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga6019b55e3ff67277ccd6972450b6a5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f357c2a7fae8b82fc8577576b08fe66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga8f357c2a7fae8b82fc8577576b08fe66">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK)</td></tr>
<tr class="separator:ga8f357c2a7fae8b82fc8577576b08fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f2be5d3375318d6804e9fbcf595133"><td class="memItemLeft" align="right" valign="top"><a id="gae1f2be5d3375318d6804e9fbcf595133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:gae1f2be5d3375318d6804e9fbcf595133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ab0e3ef1c4801c501bd6300caef3b9"><td class="memItemLeft" align="right" valign="top"><a id="ga89ab0e3ef1c4801c501bd6300caef3b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga89ab0e3ef1c4801c501bd6300caef3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5964e5fe8b82ffc9a0481d32fa6d7c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga5964e5fe8b82ffc9a0481d32fa6d7c45">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK)</td></tr>
<tr class="separator:ga5964e5fe8b82ffc9a0481d32fa6d7c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dce79cd65714f44b645339445a2c9f5"><td class="memItemLeft" align="right" valign="top"><a id="ga9dce79cd65714f44b645339445a2c9f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga9dce79cd65714f44b645339445a2c9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6592b7f0eb50eb6314f8294afbbe55a1"><td class="memItemLeft" align="right" valign="top"><a id="ga6592b7f0eb50eb6314f8294afbbe55a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6592b7f0eb50eb6314f8294afbbe55a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ebe954ea778cd4c6b726b14c06dc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga91ebe954ea778cd4c6b726b14c06dc94">IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK)</td></tr>
<tr class="separator:ga91ebe954ea778cd4c6b726b14c06dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_PAD_CTL_PAD_PMIC_ON_REQ - SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register</h2></td></tr>
<tr class="memitem:gafec9a78d426950f6cf5f45e9a26077f4"><td class="memItemLeft" align="right" valign="top"><a id="gafec9a78d426950f6cf5f45e9a26077f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gafec9a78d426950f6cf5f45e9a26077f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7626c949b35f6b118a267c45f03b0f4"><td class="memItemLeft" align="right" valign="top"><a id="gac7626c949b35f6b118a267c45f03b0f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac7626c949b35f6b118a267c45f03b0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627f2b4f2e0b329c4b595f2738668f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga627f2b4f2e0b329c4b595f2738668f78">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK)</td></tr>
<tr class="separator:ga627f2b4f2e0b329c4b595f2738668f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25cc2b2f20a944cf277c65e22cd8c08"><td class="memItemLeft" align="right" valign="top"><a id="gaf25cc2b2f20a944cf277c65e22cd8c08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:gaf25cc2b2f20a944cf277c65e22cd8c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2cb2cf60305f3df99344d0420aaef5"><td class="memItemLeft" align="right" valign="top"><a id="ga3e2cb2cf60305f3df99344d0420aaef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3e2cb2cf60305f3df99344d0420aaef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14fe75ba487d3f9965363973a6979a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gae14fe75ba487d3f9965363973a6979a5">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK)</td></tr>
<tr class="separator:gae14fe75ba487d3f9965363973a6979a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da8dd687ce8af97f15a8d46bd1fdf7d"><td class="memItemLeft" align="right" valign="top"><a id="ga3da8dd687ce8af97f15a8d46bd1fdf7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga3da8dd687ce8af97f15a8d46bd1fdf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9997a3a5ca05b1eb20f7b3e8e5eb1a42"><td class="memItemLeft" align="right" valign="top"><a id="ga9997a3a5ca05b1eb20f7b3e8e5eb1a42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9997a3a5ca05b1eb20f7b3e8e5eb1a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6275f584bc26b208dc0f2eece5d42038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga6275f584bc26b208dc0f2eece5d42038">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK)</td></tr>
<tr class="separator:ga6275f584bc26b208dc0f2eece5d42038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ea9ca29928ee55a75a284396454ab1"><td class="memItemLeft" align="right" valign="top"><a id="ga30ea9ca29928ee55a75a284396454ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga30ea9ca29928ee55a75a284396454ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3497a8209c64c4e870ba56eee13e6a8"><td class="memItemLeft" align="right" valign="top"><a id="gaa3497a8209c64c4e870ba56eee13e6a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa3497a8209c64c4e870ba56eee13e6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a320ecb4bbae8c727652776187686c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga5a320ecb4bbae8c727652776187686c4">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK)</td></tr>
<tr class="separator:ga5a320ecb4bbae8c727652776187686c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcdad4c1244ba483a03bc8d6cf40f1a"><td class="memItemLeft" align="right" valign="top"><a id="ga8bcdad4c1244ba483a03bc8d6cf40f1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga8bcdad4c1244ba483a03bc8d6cf40f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510d2916fadd3922ab6dbf7e673f5408"><td class="memItemLeft" align="right" valign="top"><a id="ga510d2916fadd3922ab6dbf7e673f5408"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga510d2916fadd3922ab6dbf7e673f5408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99400600ca0ef9c9ee2d36101512dd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga99400600ca0ef9c9ee2d36101512dd59">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK)</td></tr>
<tr class="separator:ga99400600ca0ef9c9ee2d36101512dd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82104a175efa5d30f4a9327c7ede717b"><td class="memItemLeft" align="right" valign="top"><a id="ga82104a175efa5d30f4a9327c7ede717b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga82104a175efa5d30f4a9327c7ede717b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455c82dc11e783791bc8705dfd5d660b"><td class="memItemLeft" align="right" valign="top"><a id="ga455c82dc11e783791bc8705dfd5d660b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga455c82dc11e783791bc8705dfd5d660b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280026544c406d78d619f5ae034843a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga280026544c406d78d619f5ae034843a9">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK)</td></tr>
<tr class="separator:ga280026544c406d78d619f5ae034843a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb9fde8d7a8785cb55b1214386b9480"><td class="memItemLeft" align="right" valign="top"><a id="ga1fb9fde8d7a8785cb55b1214386b9480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:ga1fb9fde8d7a8785cb55b1214386b9480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b7302ad5915f68b13f7e143abe9052"><td class="memItemLeft" align="right" valign="top"><a id="ga23b7302ad5915f68b13f7e143abe9052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga23b7302ad5915f68b13f7e143abe9052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100ee3e3f2c722b08c2a9e31a97df5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga100ee3e3f2c722b08c2a9e31a97df5bd">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK)</td></tr>
<tr class="separator:ga100ee3e3f2c722b08c2a9e31a97df5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa488074a865a3670a5b64c1f1727385e"><td class="memItemLeft" align="right" valign="top"><a id="gaa488074a865a3670a5b64c1f1727385e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaa488074a865a3670a5b64c1f1727385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3203a9874cfc9e178f70c45636c71c13"><td class="memItemLeft" align="right" valign="top"><a id="ga3203a9874cfc9e178f70c45636c71c13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3203a9874cfc9e178f70c45636c71c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62ea3f70b703b1b0375ddcb902bcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaec62ea3f70b703b1b0375ddcb902bcb5">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK)</td></tr>
<tr class="separator:gaec62ea3f70b703b1b0375ddcb902bcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SW_PAD_CTL_PAD_PMIC_STBY_REQ - SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register</h2></td></tr>
<tr class="memitem:gaab901167d7a7764c4ed559c41e28d645"><td class="memItemLeft" align="right" valign="top"><a id="gaab901167d7a7764c4ed559c41e28d645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaab901167d7a7764c4ed559c41e28d645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c05b2e5a39b46d42ecd87457baa7a6c"><td class="memItemLeft" align="right" valign="top"><a id="ga3c05b2e5a39b46d42ecd87457baa7a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3c05b2e5a39b46d42ecd87457baa7a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad468a2dc64f42bb748b3556865ee965d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gad468a2dc64f42bb748b3556865ee965d">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK)</td></tr>
<tr class="separator:gad468a2dc64f42bb748b3556865ee965d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e95ebfe069727115c811aa1c3b37ed"><td class="memItemLeft" align="right" valign="top"><a id="gae4e95ebfe069727115c811aa1c3b37ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:gae4e95ebfe069727115c811aa1c3b37ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cd3403954da6d29697fdb531397956"><td class="memItemLeft" align="right" valign="top"><a id="ga96cd3403954da6d29697fdb531397956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga96cd3403954da6d29697fdb531397956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7bf08ba465450c038a07e7738bec1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga3e7bf08ba465450c038a07e7738bec1a">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK)</td></tr>
<tr class="separator:ga3e7bf08ba465450c038a07e7738bec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b6f15e4949a6b4670b3042865b5f86"><td class="memItemLeft" align="right" valign="top"><a id="gac4b6f15e4949a6b4670b3042865b5f86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:gac4b6f15e4949a6b4670b3042865b5f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f881ceb46c4428a1993c8c26082ef0f"><td class="memItemLeft" align="right" valign="top"><a id="ga1f881ceb46c4428a1993c8c26082ef0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1f881ceb46c4428a1993c8c26082ef0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb14e5e420278137e976073d0cc4bd7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gaeb14e5e420278137e976073d0cc4bd7c">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK)</td></tr>
<tr class="separator:gaeb14e5e420278137e976073d0cc4bd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04608a496c83aedd707d126278e2f7f"><td class="memItemLeft" align="right" valign="top"><a id="gaf04608a496c83aedd707d126278e2f7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gaf04608a496c83aedd707d126278e2f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ff56632454ca67bcfdb3b7ff4597ec"><td class="memItemLeft" align="right" valign="top"><a id="ga20ff56632454ca67bcfdb3b7ff4597ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga20ff56632454ca67bcfdb3b7ff4597ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c08d80738fb8def099ef0485ce1486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga52c08d80738fb8def099ef0485ce1486">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK)</td></tr>
<tr class="separator:ga52c08d80738fb8def099ef0485ce1486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7565a836bcf768c6d8228d9517a3cc0"><td class="memItemLeft" align="right" valign="top"><a id="gad7565a836bcf768c6d8228d9517a3cc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gad7565a836bcf768c6d8228d9517a3cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42df5e6f53480b52a3836fa5f1c90cc7"><td class="memItemLeft" align="right" valign="top"><a id="ga42df5e6f53480b52a3836fa5f1c90cc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga42df5e6f53480b52a3836fa5f1c90cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbdb7293eda04e0e46ad8b8992d247c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gadbbdb7293eda04e0e46ad8b8992d247c">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK)</td></tr>
<tr class="separator:gadbbdb7293eda04e0e46ad8b8992d247c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712536e08e3fcebcc73053b9564d7062"><td class="memItemLeft" align="right" valign="top"><a id="ga712536e08e3fcebcc73053b9564d7062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga712536e08e3fcebcc73053b9564d7062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e0ea1b43472082813e70c0f4d1c03a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4e0ea1b43472082813e70c0f4d1c03a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa4e0ea1b43472082813e70c0f4d1c03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700d1e7507008d9c91be257c520d8bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga700d1e7507008d9c91be257c520d8bde">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK)</td></tr>
<tr class="separator:ga700d1e7507008d9c91be257c520d8bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99f576e3ef294d4aac02f5ab1067c78"><td class="memItemLeft" align="right" valign="top"><a id="gac99f576e3ef294d4aac02f5ab1067c78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK</b>&#160;&#160;&#160;(0xC000U)</td></tr>
<tr class="separator:gac99f576e3ef294d4aac02f5ab1067c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70f854bd73339f011ac8466b0387673"><td class="memItemLeft" align="right" valign="top"><a id="gad70f854bd73339f011ac8466b0387673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad70f854bd73339f011ac8466b0387673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840fe3741e6091da3a4a8961026aedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#gab840fe3741e6091da3a4a8961026aedc">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK)</td></tr>
<tr class="separator:gab840fe3741e6091da3a4a8961026aedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9fa8bb4906ceb42879b57520422a90"><td class="memItemLeft" align="right" valign="top"><a id="gacc9fa8bb4906ceb42879b57520422a90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gacc9fa8bb4906ceb42879b57520422a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b37d220913bbc788568fe32a61abc4"><td class="memItemLeft" align="right" valign="top"><a id="gad6b37d220913bbc788568fe32a61abc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad6b37d220913bbc788568fe32a61abc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85c41fb25f58a77ffe37833ce1caf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__SNVS__Register__Masks.html#ga4a85c41fb25f58a77ffe37833ce1caf7">IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK)</td></tr>
<tr class="separator:ga4a85c41fb25f58a77ffe37833ce1caf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4da66e1bda2360e651cc7e7c62936453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da66e1bda2360e651cc7e7c62936453">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_MODE - MUX Mode Select Field. 0b000..Select mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of instance: snvs_lp 0b101..Select mux mode: ALT5 mux port: GPIO5_IO01 of instance: gpio5 </p>

</div>
</div>
<a id="gaf85f5c235beec09c323fe5d7bce6b396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85f5c235beec09c323fe5d7bce6b396">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SION - Software Input On Field. 0b1..Force input path of pad PMIC_ON_REQ 0b0..Input Path is determined by functionality </p>

</div>
</div>
<a id="gafab55f7a8f209d598e777845e0c6078f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab55f7a8f209d598e777845e0c6078f">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_MODE - MUX Mode Select Field. 0b000..Select mux mode: ALT0 mux port: CCM_PMIC_VSTBY_REQ of instance: ccm 0b101..Select mux mode: ALT5 mux port: GPIO5_IO02 of instance: gpio5 </p>

</div>
</div>
<a id="ga3e09b41f476879aeb3208da14e8b017c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e09b41f476879aeb3208da14e8b017c">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SION - Software Input On Field. 0b1..Force input path of pad PMIC_STBY_REQ 0b0..Input Path is determined by functionality </p>

</div>
</div>
<a id="ga8bba99d9fe7c9e9028e268f1802171a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bba99d9fe7c9e9028e268f1802171a0">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_MODE - MUX Mode Select Field. 0b101..Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: gpio5 0b111..Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: nmi_glue </p>

</div>
</div>
<a id="ga6b22a171a07d8e5c7a66d15f20b7b6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b22a171a07d8e5c7a66d15f20b7b6ce">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT)) &amp; IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SION - Software Input On Field. 0b1..Force input path of pad WAKEUP 0b0..Input Path is determined by functionality </p>

</div>
</div>
<a id="ga75ef0b0a931681aa226504a820c70fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ef0b0a931681aa226504a820c70fb8">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSE - Drive Strength Field 0b000..output driver disabled; 0b001..R0(150 Ohm @ 3.3V, 260 <a href="#" onclick="location.href='mai'+'lto:'+'Ohm'+'@1'+'.8V'; return false;">Ohm@1<span style="display: none;">.nosp@m.</span>.8V</a>) 0b010..R0/2 0b011..R0/3 0b100..R0/4 0b101..R0/5 0b110..R0/6 0b111..R0/7 </p>

</div>
</div>
<a id="gac6d04dad5ea1d8945da56e9d09d83c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6d04dad5ea1d8945da56e9d09d83c99">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HYS - Hyst. Enable Field 0b0..Hysteresis Disabled 0b1..Hysteresis Enabled </p>

</div>
</div>
<a id="ga332f0dcf725d5fcbcbf6c7e45f78b290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga332f0dcf725d5fcbcbf6c7e45f78b290">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ODE - Open Drain Enable Field 0b0..Open Drain Disabled 0b1..Open Drain Enabled </p>

</div>
</div>
<a id="gaf375143d231b94da831f9c80505a1307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf375143d231b94da831f9c80505a1307">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKE - Pull / Keep Enable Field 0b0..Pull/Keeper Disabled 0b1..Pull/Keeper Enabled </p>

</div>
</div>
<a id="ga011dc789571d0cf08952b070f455e74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011dc789571d0cf08952b070f455e74a">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUE - Pull / Keep Select Field 0b0..Keeper 0b1..Pull </p>

</div>
</div>
<a id="ga4c7c5cafdafc1d041e62226a39537b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7c5cafdafc1d041e62226a39537b9f">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUS - Pull Up / Down Config. Field 0b00..100K Ohm Pull Down 0b01..47K Ohm Pull Up 0b10..100K Ohm Pull Up 0b11..22K Ohm Pull Up </p>

</div>
</div>
<a id="ga38f11d7913f2c07b3c490e545192600c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38f11d7913f2c07b3c490e545192600c">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPEED - Speed Field 0b10..medium(100MHz) </p>

</div>
</div>
<a id="ga9c2ae6e69e4a77e4e66c56d0cc72a79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2ae6e69e4a77e4e66c56d0cc72a79a">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRE - Slew Rate Field 0b0..Slow Slew Rate 0b1..Fast Slew Rate </p>

</div>
</div>
<a id="gae14fe75ba487d3f9965363973a6979a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae14fe75ba487d3f9965363973a6979a5">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSE - Drive Strength Field 0b000..output driver disabled; 0b001..R0(150 Ohm @ 3.3V, 260 <a href="#" onclick="location.href='mai'+'lto:'+'Ohm'+'@1'+'.8V'; return false;">Ohm@1<span style="display: none;">.nosp@m.</span>.8V</a>) 0b010..R0/2 0b011..R0/3 0b100..R0/4 0b101..R0/5 0b110..R0/6 0b111..R0/7 </p>

</div>
</div>
<a id="gaec62ea3f70b703b1b0375ddcb902bcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec62ea3f70b703b1b0375ddcb902bcb5">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HYS - Hyst. Enable Field 0b0..Hysteresis Disabled 0b1..Hysteresis Enabled </p>

</div>
</div>
<a id="ga5a320ecb4bbae8c727652776187686c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a320ecb4bbae8c727652776187686c4">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ODE - Open Drain Enable Field 0b0..Open Drain Disabled 0b1..Open Drain Enabled </p>

</div>
</div>
<a id="ga99400600ca0ef9c9ee2d36101512dd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99400600ca0ef9c9ee2d36101512dd59">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKE - Pull / Keep Enable Field 0b0..Pull/Keeper Disabled 0b1..Pull/Keeper Enabled </p>

</div>
</div>
<a id="ga280026544c406d78d619f5ae034843a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280026544c406d78d619f5ae034843a9">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUE - Pull / Keep Select Field 0b0..Keeper 0b1..Pull </p>

</div>
</div>
<a id="ga100ee3e3f2c722b08c2a9e31a97df5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100ee3e3f2c722b08c2a9e31a97df5bd">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUS - Pull Up / Down Config. Field 0b00..100K Ohm Pull Down 0b01..47K Ohm Pull Up 0b10..100K Ohm Pull Up 0b11..22K Ohm Pull Up </p>

</div>
</div>
<a id="ga6275f584bc26b208dc0f2eece5d42038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6275f584bc26b208dc0f2eece5d42038">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPEED - Speed Field 0b10..medium(100MHz) </p>

</div>
</div>
<a id="ga627f2b4f2e0b329c4b595f2738668f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga627f2b4f2e0b329c4b595f2738668f78">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRE - Slew Rate Field 0b0..Slow Slew Rate 0b1..Fast Slew Rate </p>

</div>
</div>
<a id="ga3e7bf08ba465450c038a07e7738bec1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7bf08ba465450c038a07e7738bec1a">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSE - Drive Strength Field 0b000..output driver disabled; 0b001..R0(150 Ohm @ 3.3V, 260 <a href="#" onclick="location.href='mai'+'lto:'+'Ohm'+'@1'+'.8V'; return false;">Ohm@1<span style="display: none;">.nosp@m.</span>.8V</a>) 0b010..R0/2 0b011..R0/3 0b100..R0/4 0b101..R0/5 0b110..R0/6 0b111..R0/7 </p>

</div>
</div>
<a id="ga4a85c41fb25f58a77ffe37833ce1caf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a85c41fb25f58a77ffe37833ce1caf7">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HYS - Hyst. Enable Field 0b0..Hysteresis Disabled 0b1..Hysteresis Enabled </p>

</div>
</div>
<a id="ga52c08d80738fb8def099ef0485ce1486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c08d80738fb8def099ef0485ce1486">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ODE - Open Drain Enable Field 0b0..Open Drain Disabled 0b1..Open Drain Enabled </p>

</div>
</div>
<a id="gadbbdb7293eda04e0e46ad8b8992d247c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbbdb7293eda04e0e46ad8b8992d247c">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKE - Pull / Keep Enable Field 0b0..Pull/Keeper Disabled 0b1..Pull/Keeper Enabled </p>

</div>
</div>
<a id="ga700d1e7507008d9c91be257c520d8bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga700d1e7507008d9c91be257c520d8bde">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUE - Pull / Keep Select Field 0b0..Keeper 0b1..Pull </p>

</div>
</div>
<a id="gab840fe3741e6091da3a4a8961026aedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab840fe3741e6091da3a4a8961026aedc">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUS - Pull Up / Down Config. Field 0b00..100K Ohm Pull Down 0b01..47K Ohm Pull Up 0b10..100K Ohm Pull Up 0b11..22K Ohm Pull Up </p>

</div>
</div>
<a id="gaeb14e5e420278137e976073d0cc4bd7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb14e5e420278137e976073d0cc4bd7c">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPEED - Speed Field 0b10..medium(100MHz) </p>

</div>
</div>
<a id="gad468a2dc64f42bb748b3556865ee965d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad468a2dc64f42bb748b3556865ee965d">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRE - Slew Rate Field 0b0..Slow Slew Rate 0b1..Fast Slew Rate </p>

</div>
</div>
<a id="gad8fb707cf9831d881d2f3ab5eb2dfe70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8fb707cf9831d881d2f3ab5eb2dfe70">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSE - Drive Strength Field 0b000..output driver disabled; 0b001..R0(150 Ohm @ 3.3V, 260 <a href="#" onclick="location.href='mai'+'lto:'+'Ohm'+'@1'+'.8V'; return false;">Ohm@1<span style="display: none;">.nosp@m.</span>.8V</a>) 0b010..R0/2 0b011..R0/3 0b100..R0/4 0b101..R0/5 0b110..R0/6 0b111..R0/7 </p>

</div>
</div>
<a id="ga92b4f7432f97b829e42b6a3d37d0b60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b4f7432f97b829e42b6a3d37d0b60e">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HYS - Hyst. Enable Field 0b0..Hysteresis Disabled 0b1..Hysteresis Enabled </p>

</div>
</div>
<a id="ga5a9ece6f7ff5a778376e6730a6e1242c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a9ece6f7ff5a778376e6730a6e1242c">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ODE - Open Drain Enable Field 0b0..Open Drain Disabled 0b1..Open Drain Enabled </p>

</div>
</div>
<a id="ga9dafcac88e8fa4cc4acc244d7470c32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dafcac88e8fa4cc4acc244d7470c32d">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKE - Pull / Keep Enable Field 0b0..Pull/Keeper Disabled 0b1..Pull/Keeper Enabled </p>

</div>
</div>
<a id="gaf4d22237526062ee3e7cd7960643cfa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d22237526062ee3e7cd7960643cfa0">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUE - Pull / Keep Select Field 0b0..Keeper 0b1..Pull </p>

</div>
</div>
<a id="gaa1dcfc8437b8b7edf386df1e432df5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1dcfc8437b8b7edf386df1e432df5f2">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUS - Pull Up / Down Config. Field 0b00..100K Ohm Pull Down 0b01..47K Ohm Pull Up 0b10..100K Ohm Pull Up 0b11..22K Ohm Pull Up </p>

</div>
</div>
<a id="gafed4d4d20a11921d85f5ea664f672902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafed4d4d20a11921d85f5ea664f672902">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPEED - Speed Field 0b10..medium(100MHz) </p>

</div>
</div>
<a id="ga693f805ae63c9d664d9a6ef9881a72a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693f805ae63c9d664d9a6ef9881a72a2">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRE - Slew Rate Field 0b0..Slow Slew Rate 0b1..Fast Slew Rate </p>

</div>
</div>
<a id="gade8d55e191ed4b1a9b0b07e3e0495291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade8d55e191ed4b1a9b0b07e3e0495291">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSE - Drive Strength Field 0b000..output driver disabled; 0b001..R0(150 Ohm @ 3.3V, 260 <a href="#" onclick="location.href='mai'+'lto:'+'Ohm'+'@1'+'.8V'; return false;">Ohm@1<span style="display: none;">.nosp@m.</span>.8V</a>) 0b010..R0/2 0b011..R0/3 0b100..R0/4 0b101..R0/5 0b110..R0/6 0b111..R0/7 </p>

</div>
</div>
<a id="gae19762e8fd5491d48932c1ff4fd3480b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae19762e8fd5491d48932c1ff4fd3480b">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HYS - Hyst. Enable Field 0b0..Hysteresis Disabled 0b1..Hysteresis Enabled </p>

</div>
</div>
<a id="gaf0cb7ca26771c42b5822c205b49f2248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0cb7ca26771c42b5822c205b49f2248">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ODE - Open Drain Enable Field 0b0..Open Drain Disabled 0b1..Open Drain Enabled </p>

</div>
</div>
<a id="ga0421056258775df37752f54d0625e599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0421056258775df37752f54d0625e599">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKE - Pull / Keep Enable Field 0b0..Pull/Keeper Disabled 0b1..Pull/Keeper Enabled </p>

</div>
</div>
<a id="gaef5dfd347646f84e145f3a1e609621c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef5dfd347646f84e145f3a1e609621c0">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUE - Pull / Keep Select Field 0b0..Keeper 0b1..Pull </p>

</div>
</div>
<a id="ga5391b24185e06ac9137c102b47ce2ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5391b24185e06ac9137c102b47ce2ced">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUS - Pull Up / Down Config. Field 0b00..100K Ohm Pull Down 0b01..47K Ohm Pull Up 0b10..100K Ohm Pull Up 0b11..22K Ohm Pull Up </p>

</div>
</div>
<a id="ga1a4211528ab0db0de3dd3b02083498b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a4211528ab0db0de3dd3b02083498b8">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPEED - Speed Field 0b10..medium(100MHz) </p>

</div>
</div>
<a id="gaa34a0087b88ca82f14e45ed60afa3a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa34a0087b88ca82f14e45ed60afa3a78">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRE - Slew Rate Field 0b0..Slow Slew Rate 0b1..Fast Slew Rate </p>

</div>
</div>
<a id="ga3f6391b0d5d814a649a18f1e8caf05c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6391b0d5d814a649a18f1e8caf05c9">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSE - Drive Strength Field 0b000..output driver disabled; 0b001..R0(150 Ohm @ 3.3V, 260 <a href="#" onclick="location.href='mai'+'lto:'+'Ohm'+'@1'+'.8V'; return false;">Ohm@1<span style="display: none;">.nosp@m.</span>.8V</a>) 0b010..R0/2 0b011..R0/3 0b100..R0/4 0b101..R0/5 0b110..R0/6 0b111..R0/7 </p>

</div>
</div>
<a id="ga91ebe954ea778cd4c6b726b14c06dc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91ebe954ea778cd4c6b726b14c06dc94">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HYS - Hyst. Enable Field 0b0..Hysteresis Disabled 0b1..Hysteresis Enabled </p>

</div>
</div>
<a id="ga9fe9484fdd9efe52f60a8a211a94654c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe9484fdd9efe52f60a8a211a94654c">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ODE - Open Drain Enable Field 0b0..Open Drain Disabled 0b1..Open Drain Enabled </p>

</div>
</div>
<a id="ga1db9c28c5804108c2c96df3f7b36f433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1db9c28c5804108c2c96df3f7b36f433">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKE - Pull / Keep Enable Field 0b0..Pull/Keeper Disabled 0b1..Pull/Keeper Enabled </p>

</div>
</div>
<a id="ga8f357c2a7fae8b82fc8577576b08fe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f357c2a7fae8b82fc8577576b08fe66">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUE - Pull / Keep Select Field 0b0..Keeper 0b1..Pull </p>

</div>
</div>
<a id="ga5964e5fe8b82ffc9a0481d32fa6d7c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5964e5fe8b82ffc9a0481d32fa6d7c45">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUS - Pull Up / Down Config. Field 0b00..100K Ohm Pull Down 0b01..47K Ohm Pull Up 0b10..100K Ohm Pull Up 0b11..22K Ohm Pull Up </p>

</div>
</div>
<a id="ga452a608f82b7d0c3080777b094b07e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452a608f82b7d0c3080777b094b07e66">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPEED - Speed Field 0b10..medium(100MHz) </p>

</div>
</div>
<a id="gad6d27b7a0e0c257de3cbbc412499373f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6d27b7a0e0c257de3cbbc412499373f">&#9670;&nbsp;</a></span>IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT)) &amp; IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRE - Slew Rate Field 0b0..Slow Slew Rate 0b1..Fast Slew Rate </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
