Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  6 13:23:33 2021
| Host         : DESKTOP-BFNDV8U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/xillybus_wrapper_timing_synth.rpt
| Design       : xillybus_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.460        0.000                      0                 2805        0.255        0.000                      0                 2805        3.750        0.000                       0                  1110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.460        0.000                      0                 2805        0.255        0.000                      0                 2805        3.750        0.000                       0                  1110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 result_V_reg_1410_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ret_V_11_reg_1435_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 2.971ns (39.440%)  route 4.562ns (60.560%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1112, unset)         0.973     0.973    ap_clk
                         FDRE                                         r  result_V_reg_1410_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  result_V_reg_1410_reg[16]__0/Q
                         net (fo=1, unplaced)         0.666     2.157    grp_scaled_fixed2ieee_fu_341/p_1_in[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     2.965 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.974    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_12_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.091 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.091    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_7_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.208 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.208    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.325 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.325    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.442 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[25]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.442    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[25]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.698 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[29]_i_1/O[2]
                         net (fo=3, unplaced)         1.132     4.830    grp_scaled_fixed2ieee_fu_341/result_V_reg_1410_reg__1[9]
                         LUT6 (Prop_lut6_I2_O)        0.301     5.131 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_18/O
                         net (fo=1, unplaced)         0.902     6.033    grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_18_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     6.157 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_13/O
                         net (fo=1, unplaced)         0.419     6.576    grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_13_n_2
                         LUT3 (Prop_lut3_I1_O)        0.124     6.700 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_4/O
                         net (fo=39, unplaced)        0.525     7.225    grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_4_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[0]_i_1/O
                         net (fo=2, unplaced)         0.460     7.809    grp_scaled_fixed2ieee_fu_341/significand_V_fu_426_p3[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  grp_scaled_fixed2ieee_fu_341/ret_V_11_reg_1435[0]_i_2/O
                         net (fo=1, unplaced)         0.449     8.382    grp_scaled_fixed2ieee_fu_341/ret_V_11_reg_1435[0]_i_2_n_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.506 r  grp_scaled_fixed2ieee_fu_341/ret_V_11_reg_1435[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.506    grp_scaled_fixed2ieee_fu_341_n_36
                         FDSE                                         r  ret_V_11_reg_1435_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1112, unset)         0.924    10.924    ap_clk
                         FDSE                                         r  ret_V_11_reg_1435_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_D)        0.077    10.966    ret_V_11_reg_1435_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  2.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 grp_xilly_decprint_fu_347/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.559%)  route 0.181ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1112, unset)         0.410     0.410    grp_xilly_decprint_fu_347/ap_clk
                         FDRE                                         r  grp_xilly_decprint_fu_347/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  grp_xilly_decprint_fu_347/ap_CS_fsm_reg[3]/Q
                         net (fo=83, unplaced)        0.181     0.755    grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/D
                         RAMS32                                       r  grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1112, unset)         0.432     0.432    grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/WCLK
                         RAMS32                                       r  grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP/CLK
                         clock pessimism              0.000     0.432    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.500    grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_0_0/SP/CLK



