### Intermediate Representation (IR)
 - [FIRRTL](https://github.com/freechipsproject/firrtl) (Berkeley)
   - An intermediate representation (IR) for digital circuits designed as a platform for writing circuit-level transformations.
 - [LiveHD](https://github.com/masc-ucsc/livehd) (UCSC)
   - An infrastructure designed for Live Hardware Development.
   - Including Live Graph ([LGraph](https://github.com/masc-ucsc/livehd/blob/master/core/lgraph.hpp)), Language Neutral AST ([LNAST](https://github.com/masc-ucsc/livehd/blob/master/elab/lnast.hpp)), integrated 3rd-party tools, code generation, and "live" techniques.
+ [CIRCT](https://github.com/llvm/circt), under [Apache License](https://github.com/llvm/circt/blob/main/LICENSE)
  - "CIRCT" stands for "Circuit IR Compilers and Tools".
- [CoreIR](https://github.com/rdaly525/coreir)
   - An LLVM-style hardware compiler with first class support for generators
 - [LLHD](http://www.llhd.io/)
   - An intermediate representation for digital circuit descriptions.
   - Together with an accompanying simulator and SystemVerilog/VHDL compiler.
 - [LLHDL](https://github.com/errordeveloper/llhdl) (archived)
   - A logic synthesis and manipulation infrastructure for FPGAs.
 - [netlistDB](https://github.com/HardwareIR/netlistDB)
   - Intermediate format for digital hardware representation with graph database API.
 - [nMigen](https://github.com/m-labs/nmigen)
   - A refreshed Python toolbox for building complex digital hardware.
 - [RTLIL](https://github.com/YosysHQ/yosys/blob/master/kernel/rtlil.h)
   - Verilog AST like IR in Yosys.
 - [spydrnet](https://byuccl.github.io/spydrnet/)
   - A flexible framework for analyzing and transforming FPGA netlists.
 - [fircpp](https://github.com/easysoc/fircpp)
   - fircpp is a C++ Firrtl parser based on antlr4.
 - [SDF3](http://www.es.ele.tue.nl/sdf3/) (Electronic Systems Group), under [GNU General Public License and the SDF3 Proprietary License](http://www.es.ele.tue.nl/sdf3/license/)
   - Offers many SDFG transformation and analysis algorithms.
