# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../multiplier_mxn_test.gen/sources_1/bd/sys_array/ipshared/ec67/hdl" --include "../../../../multiplier_mxn_test.gen/sources_1/bd/sys_array/ipshared/34f8/hdl" --include "../../../../multiplier_mxn_test.gen/sources_1/bd/sys_array/ipshared/d0f7" --include "C:/Xilinx_2020/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../multiplier_mxn_test.srcs/sources_1/new/m_by_n_Multplier.v" \
"../../../../multiplier_mxn_test.srcs/sources_1/imports/new/multiplier_acc_pipeline.v" \
"../../../../multiplier_mxn_test.srcs/sim_1/imports/new/four_by_four_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
