

Implementation tool: Xilinx Vivado v.2018.2
Project:             fractale_hls
Solution:            solution1
Device target:       xc7a100tcsg324-1
Report date:         Fri Dec 13 12:57:42 CET 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            287
FF:             418
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.177
Timing met
