// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "05/04/2023 22:58:23"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part1 (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	OR0,
	OR1,
	OR2,
	OR3,
	OR4,
	OR5,
	OR6,
	OR7);
input 	[15:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[15:0] OR0;
output 	[15:0] OR1;
output 	[15:0] OR2;
output 	[15:0] OR3;
output 	[15:0] OR4;
output 	[15:0] OR5;
output 	[15:0] OR6;
output 	[15:0] OR7;

// Design Ports Information
// Done	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[2]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[4]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[6]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[7]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[8]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[11]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[12]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[13]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[14]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR0[15]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[3]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[4]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[5]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[7]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[8]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[9]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[10]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[11]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[12]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[13]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[14]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR1[15]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[5]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[6]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[7]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[8]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[9]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[10]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[11]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[12]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[13]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[14]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR2[15]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[1]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[6]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[7]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[8]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[9]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[10]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[11]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[12]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[13]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[14]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR3[15]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[2]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[7]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[8]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[9]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[10]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[11]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[12]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[13]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[14]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR4[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[0]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[4]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[8]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[10]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[11]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[12]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[13]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[14]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR5[15]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[8]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[9]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[10]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[11]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[12]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[13]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR6[15]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[1]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[8]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[9]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[10]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[11]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[13]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OR7[15]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[14]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[10]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[12]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[13]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[11]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Done~output_o ;
wire \OR0[0]~output_o ;
wire \OR0[1]~output_o ;
wire \OR0[2]~output_o ;
wire \OR0[3]~output_o ;
wire \OR0[4]~output_o ;
wire \OR0[5]~output_o ;
wire \OR0[6]~output_o ;
wire \OR0[7]~output_o ;
wire \OR0[8]~output_o ;
wire \OR0[9]~output_o ;
wire \OR0[10]~output_o ;
wire \OR0[11]~output_o ;
wire \OR0[12]~output_o ;
wire \OR0[13]~output_o ;
wire \OR0[14]~output_o ;
wire \OR0[15]~output_o ;
wire \OR1[0]~output_o ;
wire \OR1[1]~output_o ;
wire \OR1[2]~output_o ;
wire \OR1[3]~output_o ;
wire \OR1[4]~output_o ;
wire \OR1[5]~output_o ;
wire \OR1[6]~output_o ;
wire \OR1[7]~output_o ;
wire \OR1[8]~output_o ;
wire \OR1[9]~output_o ;
wire \OR1[10]~output_o ;
wire \OR1[11]~output_o ;
wire \OR1[12]~output_o ;
wire \OR1[13]~output_o ;
wire \OR1[14]~output_o ;
wire \OR1[15]~output_o ;
wire \OR2[0]~output_o ;
wire \OR2[1]~output_o ;
wire \OR2[2]~output_o ;
wire \OR2[3]~output_o ;
wire \OR2[4]~output_o ;
wire \OR2[5]~output_o ;
wire \OR2[6]~output_o ;
wire \OR2[7]~output_o ;
wire \OR2[8]~output_o ;
wire \OR2[9]~output_o ;
wire \OR2[10]~output_o ;
wire \OR2[11]~output_o ;
wire \OR2[12]~output_o ;
wire \OR2[13]~output_o ;
wire \OR2[14]~output_o ;
wire \OR2[15]~output_o ;
wire \OR3[0]~output_o ;
wire \OR3[1]~output_o ;
wire \OR3[2]~output_o ;
wire \OR3[3]~output_o ;
wire \OR3[4]~output_o ;
wire \OR3[5]~output_o ;
wire \OR3[6]~output_o ;
wire \OR3[7]~output_o ;
wire \OR3[8]~output_o ;
wire \OR3[9]~output_o ;
wire \OR3[10]~output_o ;
wire \OR3[11]~output_o ;
wire \OR3[12]~output_o ;
wire \OR3[13]~output_o ;
wire \OR3[14]~output_o ;
wire \OR3[15]~output_o ;
wire \OR4[0]~output_o ;
wire \OR4[1]~output_o ;
wire \OR4[2]~output_o ;
wire \OR4[3]~output_o ;
wire \OR4[4]~output_o ;
wire \OR4[5]~output_o ;
wire \OR4[6]~output_o ;
wire \OR4[7]~output_o ;
wire \OR4[8]~output_o ;
wire \OR4[9]~output_o ;
wire \OR4[10]~output_o ;
wire \OR4[11]~output_o ;
wire \OR4[12]~output_o ;
wire \OR4[13]~output_o ;
wire \OR4[14]~output_o ;
wire \OR4[15]~output_o ;
wire \OR5[0]~output_o ;
wire \OR5[1]~output_o ;
wire \OR5[2]~output_o ;
wire \OR5[3]~output_o ;
wire \OR5[4]~output_o ;
wire \OR5[5]~output_o ;
wire \OR5[6]~output_o ;
wire \OR5[7]~output_o ;
wire \OR5[8]~output_o ;
wire \OR5[9]~output_o ;
wire \OR5[10]~output_o ;
wire \OR5[11]~output_o ;
wire \OR5[12]~output_o ;
wire \OR5[13]~output_o ;
wire \OR5[14]~output_o ;
wire \OR5[15]~output_o ;
wire \OR6[0]~output_o ;
wire \OR6[1]~output_o ;
wire \OR6[2]~output_o ;
wire \OR6[3]~output_o ;
wire \OR6[4]~output_o ;
wire \OR6[5]~output_o ;
wire \OR6[6]~output_o ;
wire \OR6[7]~output_o ;
wire \OR6[8]~output_o ;
wire \OR6[9]~output_o ;
wire \OR6[10]~output_o ;
wire \OR6[11]~output_o ;
wire \OR6[12]~output_o ;
wire \OR6[13]~output_o ;
wire \OR6[14]~output_o ;
wire \OR6[15]~output_o ;
wire \OR7[0]~output_o ;
wire \OR7[1]~output_o ;
wire \OR7[2]~output_o ;
wire \OR7[3]~output_o ;
wire \OR7[4]~output_o ;
wire \OR7[5]~output_o ;
wire \OR7[6]~output_o ;
wire \OR7[7]~output_o ;
wire \OR7[8]~output_o ;
wire \OR7[9]~output_o ;
wire \OR7[10]~output_o ;
wire \OR7[11]~output_o ;
wire \OR7[12]~output_o ;
wire \OR7[13]~output_o ;
wire \OR7[14]~output_o ;
wire \OR7[15]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \Resetn~input_o ;
wire \Run~input_o ;
wire \Tstep_Q~11_combout ;
wire \Tstep_Q~12_combout ;
wire \Tstep_Q.T0~q ;
wire \Tstep_Q~9_combout ;
wire \Tstep_Q.T1~q ;
wire \Tstep_Q~13_combout ;
wire \Tstep_Q.T2~q ;
wire \Tstep_Q~10_combout ;
wire \Tstep_Q.T3~q ;
wire \DIN[14]~input_o ;
wire \reg_IR|Q~2_combout ;
wire \reg_IR|Q[15]~1_combout ;
wire \DIN[15]~input_o ;
wire \reg_IR|Q~0_combout ;
wire \Selector10~0_combout ;
wire \DIN[1]~input_o ;
wire \reg_IR|Q~5_combout ;
wire \DIN[12]~input_o ;
wire \reg_IR|Q~4_combout ;
wire \DIN[10]~input_o ;
wire \reg_IR|Q~3_combout ;
wire \Selector7~0_combout ;
wire \DIN[13]~input_o ;
wire \reg_IR|Q~6_combout ;
wire \Selector6~0_combout ;
wire \Selector7~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \DIN[0]~input_o ;
wire \reg_IR|Q~8_combout ;
wire \Selector8~1_combout ;
wire \DIN[9]~input_o ;
wire \reg_IR|Q~7_combout ;
wire \Selector8~0_combout ;
wire \Selector8~2_combout ;
wire \DIN[2]~input_o ;
wire \reg_IR|Q~10_combout ;
wire \DIN[11]~input_o ;
wire \reg_IR|Q~9_combout ;
wire \Mux13~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \Mux13~1_combout ;
wire \reg_4|Q[0]~feeder_combout ;
wire \reg_0|Q[7]~1_combout ;
wire \reg_4|Q[12]~0_combout ;
wire \reg_1|Q[9]~0_combout ;
wire \reg_5|Q[12]~0_combout ;
wire \reg_7|Q[0]~feeder_combout ;
wire \reg_7|Q[9]~0_combout ;
wire \reg_6|Q[2]~0_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \AddSub~0_combout ;
wire \Add0~0_combout ;
wire \reg_A|Q[11]~0_combout ;
wire \Equal3~0_combout ;
wire \reg_G|Q[0]~17_cout ;
wire \reg_G|Q[0]~18_combout ;
wire \reg_G|Q[2]~20_combout ;
wire \reg_3|Q[0]~feeder_combout ;
wire \reg_3|Q[9]~0_combout ;
wire \reg_1|Q[9]~1_combout ;
wire \reg_2|Q[9]~0_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \Mux19~4_combout ;
wire \Mux19~5_combout ;
wire \reg_0|Q~0_combout ;
wire \reg_0|Q[0]~feeder_combout ;
wire \reg_0|Q[7]~2_combout ;
wire \Add0~1_combout ;
wire \reg_G|Q[0]~19 ;
wire \reg_G|Q[1]~21_combout ;
wire \reg_3|Q[1]~feeder_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \reg_5|Q[1]~feeder_combout ;
wire \reg_7|Q[1]~feeder_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux18~5_combout ;
wire \reg_0|Q~3_combout ;
wire \reg_0|Q[1]~feeder_combout ;
wire \Add0~2_combout ;
wire \reg_G|Q[1]~22 ;
wire \reg_G|Q[2]~23_combout ;
wire \reg_3|Q[2]~feeder_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \reg_5|Q[2]~feeder_combout ;
wire \reg_7|Q[2]~feeder_combout ;
wire \reg_6|Q[2]~feeder_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~5_combout ;
wire \reg_0|Q~4_combout ;
wire \reg_0|Q[2]~feeder_combout ;
wire \DIN[3]~input_o ;
wire \reg_IR|Q~11_combout ;
wire \Add0~3_combout ;
wire \reg_G|Q[2]~24 ;
wire \reg_G|Q[3]~25_combout ;
wire \reg_3|Q[3]~feeder_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \reg_5|Q[3]~feeder_combout ;
wire \reg_7|Q[3]~feeder_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~5_combout ;
wire \reg_0|Q~5_combout ;
wire \reg_0|Q[3]~feeder_combout ;
wire \DIN[4]~input_o ;
wire \reg_IR|Q~12_combout ;
wire \Add0~4_combout ;
wire \reg_G|Q[3]~26 ;
wire \reg_G|Q[4]~27_combout ;
wire \reg_3|Q[4]~feeder_combout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \reg_5|Q[4]~feeder_combout ;
wire \reg_7|Q[4]~feeder_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~5_combout ;
wire \reg_0|Q~6_combout ;
wire \reg_0|Q[4]~feeder_combout ;
wire \DIN[5]~input_o ;
wire \reg_IR|Q~13_combout ;
wire \Add0~5_combout ;
wire \reg_G|Q[4]~28 ;
wire \reg_G|Q[5]~29_combout ;
wire \reg_3|Q[5]~feeder_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \reg_5|Q[5]~feeder_combout ;
wire \reg_7|Q[5]~feeder_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~5_combout ;
wire \reg_0|Q~7_combout ;
wire \reg_0|Q[5]~feeder_combout ;
wire \Add0~6_combout ;
wire \reg_G|Q[5]~30 ;
wire \reg_G|Q[6]~31_combout ;
wire \DIN[6]~input_o ;
wire \reg_IR|Q~14_combout ;
wire \reg_3|Q[6]~feeder_combout ;
wire \Mux13~4_combout ;
wire \Mux13~5_combout ;
wire \reg_4|Q[6]~feeder_combout ;
wire \reg_7|Q[6]~feeder_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~6_combout ;
wire \Mux13~7_combout ;
wire \reg_0|Q~8_combout ;
wire \reg_0|Q[6]~feeder_combout ;
wire \DIN[7]~input_o ;
wire \reg_IR|Q~15_combout ;
wire \Add0~7_combout ;
wire \reg_G|Q[6]~32 ;
wire \reg_G|Q[7]~33_combout ;
wire \reg_3|Q[7]~feeder_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \reg_5|Q[7]~feeder_combout ;
wire \reg_7|Q[7]~feeder_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~5_combout ;
wire \reg_0|Q~9_combout ;
wire \reg_0|Q[7]~feeder_combout ;
wire \Mux13~8_combout ;
wire \DIN[8]~input_o ;
wire \reg_IR|Q~16_combout ;
wire \Mux11~2_combout ;
wire \reg_7|Q[8]~feeder_combout ;
wire \Mux11~0_combout ;
wire \reg_4|Q[8]~feeder_combout ;
wire \Mux11~1_combout ;
wire \Add0~8_combout ;
wire \reg_G|Q[7]~34 ;
wire \reg_G|Q[8]~35_combout ;
wire \reg_3|Q[8]~feeder_combout ;
wire \Mux11~4_combout ;
wire \Mux11~5_combout ;
wire \Mux11~3_combout ;
wire \Mux11~6_combout ;
wire \Mux11~7_combout ;
wire \reg_0|Q~10_combout ;
wire \reg_0|Q[8]~feeder_combout ;
wire \reg_5|Q[9]~feeder_combout ;
wire \reg_7|Q[9]~feeder_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \reg_3|Q[9]~feeder_combout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \Mux10~4_combout ;
wire \Add0~9_combout ;
wire \reg_G|Q[8]~36 ;
wire \reg_G|Q[9]~37_combout ;
wire \Mux10~5_combout ;
wire \reg_0|Q~11_combout ;
wire \reg_0|Q[9]~feeder_combout ;
wire \reg_4|Q[10]~feeder_combout ;
wire \reg_7|Q[10]~feeder_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Add0~10_combout ;
wire \reg_G|Q[9]~38 ;
wire \reg_G|Q[10]~39_combout ;
wire \reg_3|Q[10]~feeder_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \Mux9~5_combout ;
wire \reg_0|Q~12_combout ;
wire \reg_0|Q[10]~feeder_combout ;
wire \reg_5|Q[11]~feeder_combout ;
wire \reg_7|Q[11]~feeder_combout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \Add0~11_combout ;
wire \reg_G|Q[10]~40 ;
wire \reg_G|Q[11]~41_combout ;
wire \reg_3|Q[11]~feeder_combout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux8~4_combout ;
wire \Mux8~5_combout ;
wire \reg_0|Q~13_combout ;
wire \reg_0|Q[11]~feeder_combout ;
wire \reg_4|Q[12]~feeder_combout ;
wire \reg_7|Q[12]~feeder_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Add0~12_combout ;
wire \reg_G|Q[11]~42 ;
wire \reg_G|Q[12]~43_combout ;
wire \reg_3|Q[12]~feeder_combout ;
wire \reg_2|Q[12]~feeder_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \reg_0|Q~14_combout ;
wire \reg_0|Q[12]~feeder_combout ;
wire \reg_5|Q[13]~feeder_combout ;
wire \reg_7|Q[13]~feeder_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Add0~13_combout ;
wire \reg_G|Q[12]~44 ;
wire \reg_G|Q[13]~45_combout ;
wire \reg_3|Q[13]~feeder_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \reg_0|Q~15_combout ;
wire \reg_0|Q[13]~feeder_combout ;
wire \reg_4|Q[14]~feeder_combout ;
wire \reg_7|Q[14]~feeder_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Add0~14_combout ;
wire \reg_G|Q[13]~46 ;
wire \reg_G|Q[14]~47_combout ;
wire \reg_3|Q[14]~feeder_combout ;
wire \reg_2|Q[14]~feeder_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \reg_0|Q~16_combout ;
wire \reg_0|Q[14]~feeder_combout ;
wire \reg_7|Q[15]~feeder_combout ;
wire \Mux4~0_combout ;
wire \reg_4|Q[15]~feeder_combout ;
wire \Mux4~1_combout ;
wire \Add0~15_combout ;
wire \reg_G|Q[14]~48 ;
wire \reg_G|Q[15]~49_combout ;
wire \reg_3|Q[15]~feeder_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \reg_0|Q~17_combout ;
wire \reg_0|Q[15]~feeder_combout ;
wire [15:0] \reg_2|Q ;
wire [15:0] \reg_G|Q ;
wire [15:0] \reg_1|Q ;
wire [15:0] \reg_IR|Q ;
wire [15:0] \reg_0|Q ;
wire [15:0] \reg_3|Q ;
wire [15:0] \reg_4|Q ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_6|Q ;
wire [15:0] \reg_7|Q ;
wire [15:0] \reg_A|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \Done~output (
	.i(!\Selector10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \OR0[0]~output (
	.i(\reg_0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[0]~output .bus_hold = "false";
defparam \OR0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N9
fiftyfivenm_io_obuf \OR0[1]~output (
	.i(\reg_0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[1]~output .bus_hold = "false";
defparam \OR0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \OR0[2]~output (
	.i(\reg_0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[2]~output .bus_hold = "false";
defparam \OR0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \OR0[3]~output (
	.i(\reg_0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[3]~output .bus_hold = "false";
defparam \OR0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N23
fiftyfivenm_io_obuf \OR0[4]~output (
	.i(\reg_0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[4]~output .bus_hold = "false";
defparam \OR0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \OR0[5]~output (
	.i(\reg_0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[5]~output .bus_hold = "false";
defparam \OR0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \OR0[6]~output (
	.i(\reg_0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[6]~output .bus_hold = "false";
defparam \OR0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N2
fiftyfivenm_io_obuf \OR0[7]~output (
	.i(\reg_0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[7]~output .bus_hold = "false";
defparam \OR0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \OR0[8]~output (
	.i(\reg_0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[8]~output .bus_hold = "false";
defparam \OR0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \OR0[9]~output (
	.i(\reg_0|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[9]~output .bus_hold = "false";
defparam \OR0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \OR0[10]~output (
	.i(\reg_0|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[10]~output .bus_hold = "false";
defparam \OR0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \OR0[11]~output (
	.i(\reg_0|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[11]~output .bus_hold = "false";
defparam \OR0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \OR0[12]~output (
	.i(\reg_0|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[12]~output .bus_hold = "false";
defparam \OR0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \OR0[13]~output (
	.i(\reg_0|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[13]~output .bus_hold = "false";
defparam \OR0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \OR0[14]~output (
	.i(\reg_0|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[14]~output .bus_hold = "false";
defparam \OR0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \OR0[15]~output (
	.i(\reg_0|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR0[15]~output .bus_hold = "false";
defparam \OR0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \OR1[0]~output (
	.i(\reg_1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[0]~output .bus_hold = "false";
defparam \OR1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \OR1[1]~output (
	.i(\reg_1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[1]~output .bus_hold = "false";
defparam \OR1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \OR1[2]~output (
	.i(\reg_1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[2]~output .bus_hold = "false";
defparam \OR1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \OR1[3]~output (
	.i(\reg_1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[3]~output .bus_hold = "false";
defparam \OR1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \OR1[4]~output (
	.i(\reg_1|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[4]~output .bus_hold = "false";
defparam \OR1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N23
fiftyfivenm_io_obuf \OR1[5]~output (
	.i(\reg_1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[5]~output .bus_hold = "false";
defparam \OR1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \OR1[6]~output (
	.i(\reg_1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[6]~output .bus_hold = "false";
defparam \OR1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \OR1[7]~output (
	.i(\reg_1|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[7]~output .bus_hold = "false";
defparam \OR1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N16
fiftyfivenm_io_obuf \OR1[8]~output (
	.i(\reg_1|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[8]~output .bus_hold = "false";
defparam \OR1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \OR1[9]~output (
	.i(\reg_1|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[9]~output .bus_hold = "false";
defparam \OR1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \OR1[10]~output (
	.i(\reg_1|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[10]~output .bus_hold = "false";
defparam \OR1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \OR1[11]~output (
	.i(\reg_1|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[11]~output .bus_hold = "false";
defparam \OR1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \OR1[12]~output (
	.i(\reg_1|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[12]~output .bus_hold = "false";
defparam \OR1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \OR1[13]~output (
	.i(\reg_1|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[13]~output .bus_hold = "false";
defparam \OR1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \OR1[14]~output (
	.i(\reg_1|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[14]~output .bus_hold = "false";
defparam \OR1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \OR1[15]~output (
	.i(\reg_1|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR1[15]~output .bus_hold = "false";
defparam \OR1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \OR2[0]~output (
	.i(\reg_2|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[0]~output .bus_hold = "false";
defparam \OR2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N16
fiftyfivenm_io_obuf \OR2[1]~output (
	.i(\reg_2|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[1]~output .bus_hold = "false";
defparam \OR2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N9
fiftyfivenm_io_obuf \OR2[2]~output (
	.i(\reg_2|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[2]~output .bus_hold = "false";
defparam \OR2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \OR2[3]~output (
	.i(\reg_2|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[3]~output .bus_hold = "false";
defparam \OR2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \OR2[4]~output (
	.i(\reg_2|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[4]~output .bus_hold = "false";
defparam \OR2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \OR2[5]~output (
	.i(\reg_2|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[5]~output .bus_hold = "false";
defparam \OR2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \OR2[6]~output (
	.i(\reg_2|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[6]~output .bus_hold = "false";
defparam \OR2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \OR2[7]~output (
	.i(\reg_2|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[7]~output .bus_hold = "false";
defparam \OR2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \OR2[8]~output (
	.i(\reg_2|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[8]~output .bus_hold = "false";
defparam \OR2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \OR2[9]~output (
	.i(\reg_2|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[9]~output .bus_hold = "false";
defparam \OR2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \OR2[10]~output (
	.i(\reg_2|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[10]~output .bus_hold = "false";
defparam \OR2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \OR2[11]~output (
	.i(\reg_2|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[11]~output .bus_hold = "false";
defparam \OR2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \OR2[12]~output (
	.i(\reg_2|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[12]~output .bus_hold = "false";
defparam \OR2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \OR2[13]~output (
	.i(\reg_2|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[13]~output .bus_hold = "false";
defparam \OR2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \OR2[14]~output (
	.i(\reg_2|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[14]~output .bus_hold = "false";
defparam \OR2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \OR2[15]~output (
	.i(\reg_2|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR2[15]~output .bus_hold = "false";
defparam \OR2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \OR3[0]~output (
	.i(\reg_3|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[0]~output .bus_hold = "false";
defparam \OR3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \OR3[1]~output (
	.i(\reg_3|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[1]~output .bus_hold = "false";
defparam \OR3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \OR3[2]~output (
	.i(\reg_3|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[2]~output .bus_hold = "false";
defparam \OR3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \OR3[3]~output (
	.i(\reg_3|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[3]~output .bus_hold = "false";
defparam \OR3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \OR3[4]~output (
	.i(\reg_3|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[4]~output .bus_hold = "false";
defparam \OR3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \OR3[5]~output (
	.i(\reg_3|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[5]~output .bus_hold = "false";
defparam \OR3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \OR3[6]~output (
	.i(\reg_3|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[6]~output .bus_hold = "false";
defparam \OR3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \OR3[7]~output (
	.i(\reg_3|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[7]~output .bus_hold = "false";
defparam \OR3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \OR3[8]~output (
	.i(\reg_3|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[8]~output .bus_hold = "false";
defparam \OR3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \OR3[9]~output (
	.i(\reg_3|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[9]~output .bus_hold = "false";
defparam \OR3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \OR3[10]~output (
	.i(\reg_3|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[10]~output .bus_hold = "false";
defparam \OR3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \OR3[11]~output (
	.i(\reg_3|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[11]~output .bus_hold = "false";
defparam \OR3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \OR3[12]~output (
	.i(\reg_3|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[12]~output .bus_hold = "false";
defparam \OR3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \OR3[13]~output (
	.i(\reg_3|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[13]~output .bus_hold = "false";
defparam \OR3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \OR3[14]~output (
	.i(\reg_3|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[14]~output .bus_hold = "false";
defparam \OR3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \OR3[15]~output (
	.i(\reg_3|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR3[15]~output .bus_hold = "false";
defparam \OR3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N2
fiftyfivenm_io_obuf \OR4[0]~output (
	.i(\reg_4|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[0]~output .bus_hold = "false";
defparam \OR4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \OR4[1]~output (
	.i(\reg_4|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[1]~output .bus_hold = "false";
defparam \OR4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \OR4[2]~output (
	.i(\reg_4|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[2]~output .bus_hold = "false";
defparam \OR4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \OR4[3]~output (
	.i(\reg_4|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[3]~output .bus_hold = "false";
defparam \OR4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \OR4[4]~output (
	.i(\reg_4|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[4]~output .bus_hold = "false";
defparam \OR4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \OR4[5]~output (
	.i(\reg_4|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[5]~output .bus_hold = "false";
defparam \OR4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \OR4[6]~output (
	.i(\reg_4|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[6]~output .bus_hold = "false";
defparam \OR4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \OR4[7]~output (
	.i(\reg_4|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[7]~output .bus_hold = "false";
defparam \OR4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \OR4[8]~output (
	.i(\reg_4|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[8]~output .bus_hold = "false";
defparam \OR4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \OR4[9]~output (
	.i(\reg_4|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[9]~output .bus_hold = "false";
defparam \OR4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \OR4[10]~output (
	.i(\reg_4|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[10]~output .bus_hold = "false";
defparam \OR4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \OR4[11]~output (
	.i(\reg_4|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[11]~output .bus_hold = "false";
defparam \OR4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \OR4[12]~output (
	.i(\reg_4|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[12]~output .bus_hold = "false";
defparam \OR4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \OR4[13]~output (
	.i(\reg_4|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[13]~output .bus_hold = "false";
defparam \OR4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \OR4[14]~output (
	.i(\reg_4|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[14]~output .bus_hold = "false";
defparam \OR4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \OR4[15]~output (
	.i(\reg_4|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR4[15]~output .bus_hold = "false";
defparam \OR4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N24
fiftyfivenm_io_obuf \OR5[0]~output (
	.i(\reg_5|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[0]~output .bus_hold = "false";
defparam \OR5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \OR5[1]~output (
	.i(\reg_5|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[1]~output .bus_hold = "false";
defparam \OR5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \OR5[2]~output (
	.i(\reg_5|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[2]~output .bus_hold = "false";
defparam \OR5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \OR5[3]~output (
	.i(\reg_5|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[3]~output .bus_hold = "false";
defparam \OR5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \OR5[4]~output (
	.i(\reg_5|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[4]~output .bus_hold = "false";
defparam \OR5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \OR5[5]~output (
	.i(\reg_5|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[5]~output .bus_hold = "false";
defparam \OR5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \OR5[6]~output (
	.i(\reg_5|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[6]~output .bus_hold = "false";
defparam \OR5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \OR5[7]~output (
	.i(\reg_5|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[7]~output .bus_hold = "false";
defparam \OR5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \OR5[8]~output (
	.i(\reg_5|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[8]~output .bus_hold = "false";
defparam \OR5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \OR5[9]~output (
	.i(\reg_5|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[9]~output .bus_hold = "false";
defparam \OR5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \OR5[10]~output (
	.i(\reg_5|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[10]~output .bus_hold = "false";
defparam \OR5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \OR5[11]~output (
	.i(\reg_5|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[11]~output .bus_hold = "false";
defparam \OR5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \OR5[12]~output (
	.i(\reg_5|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[12]~output .bus_hold = "false";
defparam \OR5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \OR5[13]~output (
	.i(\reg_5|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[13]~output .bus_hold = "false";
defparam \OR5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N23
fiftyfivenm_io_obuf \OR5[14]~output (
	.i(\reg_5|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[14]~output .bus_hold = "false";
defparam \OR5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \OR5[15]~output (
	.i(\reg_5|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR5[15]~output .bus_hold = "false";
defparam \OR5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N24
fiftyfivenm_io_obuf \OR6[0]~output (
	.i(\reg_6|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[0]~output .bus_hold = "false";
defparam \OR6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \OR6[1]~output (
	.i(\reg_6|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[1]~output .bus_hold = "false";
defparam \OR6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \OR6[2]~output (
	.i(\reg_6|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[2]~output .bus_hold = "false";
defparam \OR6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \OR6[3]~output (
	.i(\reg_6|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[3]~output .bus_hold = "false";
defparam \OR6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \OR6[4]~output (
	.i(\reg_6|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[4]~output .bus_hold = "false";
defparam \OR6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \OR6[5]~output (
	.i(\reg_6|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[5]~output .bus_hold = "false";
defparam \OR6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \OR6[6]~output (
	.i(\reg_6|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[6]~output .bus_hold = "false";
defparam \OR6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \OR6[7]~output (
	.i(\reg_6|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[7]~output .bus_hold = "false";
defparam \OR6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \OR6[8]~output (
	.i(\reg_6|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[8]~output .bus_hold = "false";
defparam \OR6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \OR6[9]~output (
	.i(\reg_6|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[9]~output .bus_hold = "false";
defparam \OR6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \OR6[10]~output (
	.i(\reg_6|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[10]~output .bus_hold = "false";
defparam \OR6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \OR6[11]~output (
	.i(\reg_6|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[11]~output .bus_hold = "false";
defparam \OR6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \OR6[12]~output (
	.i(\reg_6|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[12]~output .bus_hold = "false";
defparam \OR6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \OR6[13]~output (
	.i(\reg_6|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[13]~output .bus_hold = "false";
defparam \OR6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \OR6[14]~output (
	.i(\reg_6|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[14]~output .bus_hold = "false";
defparam \OR6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \OR6[15]~output (
	.i(\reg_6|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR6[15]~output .bus_hold = "false";
defparam \OR6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \OR7[0]~output (
	.i(\reg_7|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[0]~output .bus_hold = "false";
defparam \OR7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \OR7[1]~output (
	.i(\reg_7|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[1]~output .bus_hold = "false";
defparam \OR7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \OR7[2]~output (
	.i(\reg_7|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[2]~output .bus_hold = "false";
defparam \OR7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N16
fiftyfivenm_io_obuf \OR7[3]~output (
	.i(\reg_7|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[3]~output .bus_hold = "false";
defparam \OR7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \OR7[4]~output (
	.i(\reg_7|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[4]~output .bus_hold = "false";
defparam \OR7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \OR7[5]~output (
	.i(\reg_7|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[5]~output .bus_hold = "false";
defparam \OR7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \OR7[6]~output (
	.i(\reg_7|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[6]~output .bus_hold = "false";
defparam \OR7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \OR7[7]~output (
	.i(\reg_7|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[7]~output .bus_hold = "false";
defparam \OR7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \OR7[8]~output (
	.i(\reg_7|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[8]~output .bus_hold = "false";
defparam \OR7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \OR7[9]~output (
	.i(\reg_7|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[9]~output .bus_hold = "false";
defparam \OR7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \OR7[10]~output (
	.i(\reg_7|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[10]~output .bus_hold = "false";
defparam \OR7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \OR7[11]~output (
	.i(\reg_7|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[11]~output .bus_hold = "false";
defparam \OR7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \OR7[12]~output (
	.i(\reg_7|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[12]~output .bus_hold = "false";
defparam \OR7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \OR7[13]~output (
	.i(\reg_7|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[13]~output .bus_hold = "false";
defparam \OR7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \OR7[14]~output (
	.i(\reg_7|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[14]~output .bus_hold = "false";
defparam \OR7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \OR7[15]~output (
	.i(\reg_7|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OR7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OR7[15]~output .bus_hold = "false";
defparam \OR7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .listen_to_nsleep_signal = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .listen_to_nsleep_signal = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N8
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
fiftyfivenm_lcell_comb \Tstep_Q~11 (
// Equation(s):
// \Tstep_Q~11_combout  = ((\Tstep_Q.T3~q ) # ((!\Tstep_Q.T0~q  & !\Run~input_o ))) # (!\Resetn~input_o )

	.dataa(\Resetn~input_o ),
	.datab(\Tstep_Q.T0~q ),
	.datac(\Tstep_Q.T3~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Tstep_Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_Q~11 .lut_mask = 16'hF5F7;
defparam \Tstep_Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
fiftyfivenm_lcell_comb \Tstep_Q~12 (
// Equation(s):
// \Tstep_Q~12_combout  = (!\Tstep_Q~11_combout  & ((\Selector10~0_combout ) # (!\Tstep_Q.T1~q )))

	.dataa(\Selector10~0_combout ),
	.datab(gnd),
	.datac(\Tstep_Q.T1~q ),
	.datad(\Tstep_Q~11_combout ),
	.cin(gnd),
	.combout(\Tstep_Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_Q~12 .lut_mask = 16'h00AF;
defparam \Tstep_Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N9
dffeas \Tstep_Q.T0 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Tstep_Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T0 .is_wysiwyg = "true";
defparam \Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
fiftyfivenm_lcell_comb \Tstep_Q~9 (
// Equation(s):
// \Tstep_Q~9_combout  = (\Resetn~input_o  & (!\Tstep_Q.T0~q  & \Run~input_o ))

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\Tstep_Q.T0~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Tstep_Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_Q~9 .lut_mask = 16'h0A00;
defparam \Tstep_Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \Tstep_Q.T1 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1 .is_wysiwyg = "true";
defparam \Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
fiftyfivenm_lcell_comb \Tstep_Q~13 (
// Equation(s):
// \Tstep_Q~13_combout  = (\Resetn~input_o  & (\Tstep_Q.T1~q  & \Selector10~0_combout ))

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\Tstep_Q.T1~q ),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Tstep_Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_Q~13 .lut_mask = 16'hA000;
defparam \Tstep_Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \Tstep_Q.T2 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T2 .is_wysiwyg = "true";
defparam \Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
fiftyfivenm_lcell_comb \Tstep_Q~10 (
// Equation(s):
// \Tstep_Q~10_combout  = (\Tstep_Q.T2~q  & \Resetn~input_o )

	.dataa(gnd),
	.datab(\Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\Tstep_Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_Q~10 .lut_mask = 16'hCC00;
defparam \Tstep_Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \Tstep_Q.T3 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Tstep_Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T3 .is_wysiwyg = "true";
defparam \Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \DIN[14]~input (
	.i(DIN[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[14]~input_o ));
// synopsys translate_off
defparam \DIN[14]~input .bus_hold = "false";
defparam \DIN[14]~input .listen_to_nsleep_signal = "false";
defparam \DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
fiftyfivenm_lcell_comb \reg_IR|Q~2 (
// Equation(s):
// \reg_IR|Q~2_combout  = (\Resetn~input_o  & \DIN[14]~input_o )

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\DIN[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~2 .lut_mask = 16'hA0A0;
defparam \reg_IR|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
fiftyfivenm_lcell_comb \reg_IR|Q[15]~1 (
// Equation(s):
// \reg_IR|Q[15]~1_combout  = (!\Tstep_Q.T0~q ) # (!\Resetn~input_o )

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\Tstep_Q.T0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q[15]~1 .lut_mask = 16'h5F5F;
defparam \reg_IR|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \reg_IR|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[14] .is_wysiwyg = "true";
defparam \reg_IR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N1
fiftyfivenm_io_ibuf \DIN[15]~input (
	.i(DIN[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[15]~input_o ));
// synopsys translate_off
defparam \DIN[15]~input .bus_hold = "false";
defparam \DIN[15]~input .listen_to_nsleep_signal = "false";
defparam \DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
fiftyfivenm_lcell_comb \reg_IR|Q~0 (
// Equation(s):
// \reg_IR|Q~0_combout  = (\Resetn~input_o  & \DIN[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Resetn~input_o ),
	.datad(\DIN[15]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~0 .lut_mask = 16'hF000;
defparam \reg_IR|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \reg_IR|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[15] .is_wysiwyg = "true";
defparam \reg_IR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
fiftyfivenm_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\reg_IR|Q [15]) # ((\reg_IR|Q [14] & (!\Tstep_Q.T3~q )) # (!\reg_IR|Q [14] & ((!\Tstep_Q.T1~q ))))

	.dataa(\Tstep_Q.T3~q ),
	.datab(\reg_IR|Q [14]),
	.datac(\Tstep_Q.T1~q ),
	.datad(\reg_IR|Q [15]),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hFF47;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y45_N15
fiftyfivenm_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .listen_to_nsleep_signal = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
fiftyfivenm_lcell_comb \reg_IR|Q~5 (
// Equation(s):
// \reg_IR|Q~5_combout  = (\Resetn~input_o  & \DIN[1]~input_o )

	.dataa(gnd),
	.datab(\Resetn~input_o ),
	.datac(gnd),
	.datad(\DIN[1]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~5 .lut_mask = 16'hCC00;
defparam \reg_IR|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N21
dffeas \reg_IR|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N8
fiftyfivenm_io_ibuf \DIN[12]~input (
	.i(DIN[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[12]~input_o ));
// synopsys translate_off
defparam \DIN[12]~input .bus_hold = "false";
defparam \DIN[12]~input .listen_to_nsleep_signal = "false";
defparam \DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
fiftyfivenm_lcell_comb \reg_IR|Q~4 (
// Equation(s):
// \reg_IR|Q~4_combout  = (\Resetn~input_o  & \DIN[12]~input_o )

	.dataa(gnd),
	.datab(\Resetn~input_o ),
	.datac(\DIN[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~4 .lut_mask = 16'hC0C0;
defparam \reg_IR|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N3
dffeas \reg_IR|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[12] .is_wysiwyg = "true";
defparam \reg_IR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y44_N1
fiftyfivenm_io_ibuf \DIN[10]~input (
	.i(DIN[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[10]~input_o ));
// synopsys translate_off
defparam \DIN[10]~input .bus_hold = "false";
defparam \DIN[10]~input .listen_to_nsleep_signal = "false";
defparam \DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
fiftyfivenm_lcell_comb \reg_IR|Q~3 (
// Equation(s):
// \reg_IR|Q~3_combout  = (\Resetn~input_o  & \DIN[10]~input_o )

	.dataa(gnd),
	.datab(\Resetn~input_o ),
	.datac(gnd),
	.datad(\DIN[10]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~3 .lut_mask = 16'hCC00;
defparam \reg_IR|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \reg_IR|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[10] .is_wysiwyg = "true";
defparam \reg_IR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
fiftyfivenm_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Tstep_Q.T3~q ) # ((\Tstep_Q.T1~q  & (!\reg_IR|Q [10] & \reg_IR|Q [14])))

	.dataa(\Tstep_Q.T3~q ),
	.datab(\Tstep_Q.T1~q ),
	.datac(\reg_IR|Q [10]),
	.datad(\reg_IR|Q [14]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hAEAA;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N1
fiftyfivenm_io_ibuf \DIN[13]~input (
	.i(DIN[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[13]~input_o ));
// synopsys translate_off
defparam \DIN[13]~input .bus_hold = "false";
defparam \DIN[13]~input .listen_to_nsleep_signal = "false";
defparam \DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
fiftyfivenm_lcell_comb \reg_IR|Q~6 (
// Equation(s):
// \reg_IR|Q~6_combout  = (\Resetn~input_o  & \DIN[13]~input_o )

	.dataa(gnd),
	.datab(\Resetn~input_o ),
	.datac(gnd),
	.datad(\DIN[13]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~6 .lut_mask = 16'hCC00;
defparam \reg_IR|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N7
dffeas \reg_IR|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[13] .is_wysiwyg = "true";
defparam \reg_IR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
fiftyfivenm_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\Tstep_Q.T1~q  & ((\reg_IR|Q [13]) # (\reg_IR|Q [14])))

	.dataa(\reg_IR|Q [13]),
	.datab(\Tstep_Q.T1~q ),
	.datac(gnd),
	.datad(\reg_IR|Q [14]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hCC88;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
fiftyfivenm_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((!\Selector6~0_combout  & ((\reg_IR|Q [12]) # (!\reg_IR|Q [1]))))

	.dataa(\reg_IR|Q [1]),
	.datab(\reg_IR|Q [12]),
	.datac(\Selector7~0_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hF0FD;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
fiftyfivenm_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\reg_IR|Q [14] & (\Tstep_Q.T1~q  & ((\reg_IR|Q [13]) # (\reg_IR|Q [12]))))

	.dataa(\reg_IR|Q [13]),
	.datab(\reg_IR|Q [12]),
	.datac(\reg_IR|Q [14]),
	.datad(\Tstep_Q.T1~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0E00;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
fiftyfivenm_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Tstep_Q.T3~q ) # ((\Selector5~0_combout ) # ((\reg_IR|Q [12] & \Tstep_Q.T2~q )))

	.dataa(\Tstep_Q.T3~q ),
	.datab(\reg_IR|Q [12]),
	.datac(\Tstep_Q.T2~q ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFFEA;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N15
fiftyfivenm_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .listen_to_nsleep_signal = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
fiftyfivenm_lcell_comb \reg_IR|Q~8 (
// Equation(s):
// \reg_IR|Q~8_combout  = (\DIN[0]~input_o  & \Resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DIN[0]~input_o ),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~8 .lut_mask = 16'hF000;
defparam \reg_IR|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \reg_IR|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
fiftyfivenm_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\reg_IR|Q [0]) # (\reg_IR|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_IR|Q [0]),
	.datad(\reg_IR|Q [12]),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFFF0;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N22
fiftyfivenm_io_ibuf \DIN[9]~input (
	.i(DIN[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[9]~input_o ));
// synopsys translate_off
defparam \DIN[9]~input .bus_hold = "false";
defparam \DIN[9]~input .listen_to_nsleep_signal = "false";
defparam \DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
fiftyfivenm_lcell_comb \reg_IR|Q~7 (
// Equation(s):
// \reg_IR|Q~7_combout  = (\Resetn~input_o  & \DIN[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Resetn~input_o ),
	.datad(\DIN[9]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~7 .lut_mask = 16'hF000;
defparam \reg_IR|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \reg_IR|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[9] .is_wysiwyg = "true";
defparam \reg_IR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
fiftyfivenm_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Tstep_Q.T1~q  & (\reg_IR|Q [14] & \reg_IR|Q [9]))

	.dataa(\Tstep_Q.T1~q ),
	.datab(\reg_IR|Q [14]),
	.datac(gnd),
	.datad(\reg_IR|Q [9]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h8800;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
fiftyfivenm_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (!\Tstep_Q.T3~q  & ((\Selector8~0_combout ) # ((!\Selector6~0_combout  & \Selector8~1_combout ))))

	.dataa(\Tstep_Q.T3~q ),
	.datab(\Selector6~0_combout ),
	.datac(\Selector8~1_combout ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'h5510;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N29
fiftyfivenm_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .listen_to_nsleep_signal = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
fiftyfivenm_lcell_comb \reg_IR|Q~10 (
// Equation(s):
// \reg_IR|Q~10_combout  = (\DIN[2]~input_o  & \Resetn~input_o )

	.dataa(\DIN[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~10 .lut_mask = 16'hAA00;
defparam \reg_IR|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N1
dffeas \reg_IR|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N15
fiftyfivenm_io_ibuf \DIN[11]~input (
	.i(DIN[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[11]~input_o ));
// synopsys translate_off
defparam \DIN[11]~input .bus_hold = "false";
defparam \DIN[11]~input .listen_to_nsleep_signal = "false";
defparam \DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
fiftyfivenm_lcell_comb \reg_IR|Q~9 (
// Equation(s):
// \reg_IR|Q~9_combout  = (\Resetn~input_o  & \DIN[11]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Resetn~input_o ),
	.datad(\DIN[11]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~9 .lut_mask = 16'hF000;
defparam \reg_IR|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \reg_IR|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_IR|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[11] .is_wysiwyg = "true";
defparam \reg_IR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
fiftyfivenm_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\Selector6~0_combout  & ((\reg_IR|Q [11]))) # (!\Selector6~0_combout  & (\reg_IR|Q [2]))

	.dataa(\reg_IR|Q [2]),
	.datab(\reg_IR|Q [11]),
	.datac(gnd),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hCCAA;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
fiftyfivenm_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (!\Tstep_Q.T3~q  & (\Tstep_Q.T1~q  & \reg_IR|Q [14]))

	.dataa(\Tstep_Q.T3~q ),
	.datab(\Tstep_Q.T1~q ),
	.datac(gnd),
	.datad(\reg_IR|Q [14]),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h4400;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
fiftyfivenm_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Selector6~1_combout ) # ((!\Selector6~0_combout  & (!\reg_IR|Q [12] & !\Tstep_Q.T3~q )))

	.dataa(\Selector6~1_combout ),
	.datab(\Selector6~0_combout ),
	.datac(\reg_IR|Q [12]),
	.datad(\Tstep_Q.T3~q ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hAAAB;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
fiftyfivenm_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Selector5~1_combout  & (\Selector8~2_combout )) # (!\Selector5~1_combout  & (((\Mux13~0_combout  & \Selector6~2_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\Mux13~0_combout ),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hD888;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
fiftyfivenm_lcell_comb \reg_4|Q[0]~feeder (
// Equation(s):
// \reg_4|Q[0]~feeder_combout  = \reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~0_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N18
fiftyfivenm_lcell_comb \reg_0|Q[7]~1 (
// Equation(s):
// \reg_0|Q[7]~1_combout  = (!\Selector10~0_combout  & !\reg_IR|Q [9])

	.dataa(\Selector10~0_combout ),
	.datab(gnd),
	.datac(\reg_IR|Q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[7]~1 .lut_mask = 16'h0505;
defparam \reg_0|Q[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N0
fiftyfivenm_lcell_comb \reg_4|Q[12]~0 (
// Equation(s):
// \reg_4|Q[12]~0_combout  = ((!\reg_IR|Q [10] & (\reg_IR|Q [11] & \reg_0|Q[7]~1_combout ))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_IR|Q [11]),
	.datad(\reg_0|Q[7]~1_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[12]~0 .lut_mask = 16'h7333;
defparam \reg_4|Q[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N9
dffeas \reg_4|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N4
fiftyfivenm_lcell_comb \reg_1|Q[9]~0 (
// Equation(s):
// \reg_1|Q[9]~0_combout  = (!\Selector10~0_combout  & \reg_IR|Q [9])

	.dataa(\Selector10~0_combout ),
	.datab(gnd),
	.datac(\reg_IR|Q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_1|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[9]~0 .lut_mask = 16'h5050;
defparam \reg_1|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N26
fiftyfivenm_lcell_comb \reg_5|Q[12]~0 (
// Equation(s):
// \reg_5|Q[12]~0_combout  = ((!\reg_IR|Q [10] & (\reg_1|Q[9]~0_combout  & \reg_IR|Q [11]))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_1|Q[9]~0_combout ),
	.datad(\reg_IR|Q [11]),
	.cin(gnd),
	.combout(\reg_5|Q[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[12]~0 .lut_mask = 16'h7333;
defparam \reg_5|Q[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \reg_5|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
fiftyfivenm_lcell_comb \reg_7|Q[0]~feeder (
// Equation(s):
// \reg_7|Q[0]~feeder_combout  = \reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~0_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N30
fiftyfivenm_lcell_comb \reg_7|Q[9]~0 (
// Equation(s):
// \reg_7|Q[9]~0_combout  = ((\reg_IR|Q [10] & (\reg_1|Q[9]~0_combout  & \reg_IR|Q [11]))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_1|Q[9]~0_combout ),
	.datad(\reg_IR|Q [11]),
	.cin(gnd),
	.combout(\reg_7|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[9]~0 .lut_mask = 16'hB333;
defparam \reg_7|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \reg_7|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N24
fiftyfivenm_lcell_comb \reg_6|Q[2]~0 (
// Equation(s):
// \reg_6|Q[2]~0_combout  = ((\reg_IR|Q [10] & (\reg_IR|Q [11] & \reg_0|Q[7]~1_combout ))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_IR|Q [11]),
	.datad(\reg_0|Q[7]~1_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[2]~0 .lut_mask = 16'hB333;
defparam \reg_6|Q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N21
dffeas \reg_6|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
fiftyfivenm_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [0])) # (!\Selector8~2_combout  & ((\reg_6|Q [0])))))

	.dataa(\reg_7|Q [0]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [0]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hEE30;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
fiftyfivenm_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Selector7~1_combout  & ((\Mux19~0_combout  & ((\reg_5|Q [0]))) # (!\Mux19~0_combout  & (\reg_4|Q [0])))) # (!\Selector7~1_combout  & (((\Mux19~0_combout ))))

	.dataa(\reg_4|Q [0]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_5|Q [0]),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hF388;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
fiftyfivenm_lcell_comb \AddSub~0 (
// Equation(s):
// \AddSub~0_combout  = (\reg_IR|Q [13] & (\reg_IR|Q [14] & (!\reg_IR|Q [15] & \Tstep_Q.T2~q )))

	.dataa(\reg_IR|Q [13]),
	.datab(\reg_IR|Q [14]),
	.datac(\reg_IR|Q [15]),
	.datad(\Tstep_Q.T2~q ),
	.cin(gnd),
	.combout(\AddSub~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSub~0 .lut_mask = 16'h0800;
defparam \AddSub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \AddSub~0_combout  $ (((\Mux19~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\AddSub~0_combout ),
	.datad(\Mux19~5_combout ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h4BF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
fiftyfivenm_lcell_comb \reg_A|Q[11]~0 (
// Equation(s):
// \reg_A|Q[11]~0_combout  = ((\Tstep_Q.T1~q  & (\reg_IR|Q [14] & !\reg_IR|Q [15]))) # (!\Resetn~input_o )

	.dataa(\Resetn~input_o ),
	.datab(\Tstep_Q.T1~q ),
	.datac(\reg_IR|Q [14]),
	.datad(\reg_IR|Q [15]),
	.cin(gnd),
	.combout(\reg_A|Q[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[11]~0 .lut_mask = 16'h55D5;
defparam \reg_A|Q[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \reg_A|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
fiftyfivenm_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\reg_IR|Q [15] & (\reg_IR|Q [14] & \reg_IR|Q [13]))

	.dataa(\reg_IR|Q [15]),
	.datab(\reg_IR|Q [14]),
	.datac(gnd),
	.datad(\reg_IR|Q [13]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h4400;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
fiftyfivenm_lcell_comb \reg_G|Q[0]~17 (
// Equation(s):
// \reg_G|Q[0]~17_cout  = CARRY((\Equal3~0_combout  & \Tstep_Q.T2~q ))

	.dataa(\Equal3~0_combout ),
	.datab(\Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\reg_G|Q[0]~17_cout ));
// synopsys translate_off
defparam \reg_G|Q[0]~17 .lut_mask = 16'h0088;
defparam \reg_G|Q[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
fiftyfivenm_lcell_comb \reg_G|Q[0]~18 (
// Equation(s):
// \reg_G|Q[0]~18_combout  = (\Add0~0_combout  & ((\reg_A|Q [0] & (\reg_G|Q[0]~17_cout  & VCC)) # (!\reg_A|Q [0] & (!\reg_G|Q[0]~17_cout )))) # (!\Add0~0_combout  & ((\reg_A|Q [0] & (!\reg_G|Q[0]~17_cout )) # (!\reg_A|Q [0] & ((\reg_G|Q[0]~17_cout ) # 
// (GND)))))
// \reg_G|Q[0]~19  = CARRY((\Add0~0_combout  & (!\reg_A|Q [0] & !\reg_G|Q[0]~17_cout )) # (!\Add0~0_combout  & ((!\reg_G|Q[0]~17_cout ) # (!\reg_A|Q [0]))))

	.dataa(\Add0~0_combout ),
	.datab(\reg_A|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~17_cout ),
	.combout(\reg_G|Q[0]~18_combout ),
	.cout(\reg_G|Q[0]~19 ));
// synopsys translate_off
defparam \reg_G|Q[0]~18 .lut_mask = 16'h9617;
defparam \reg_G|Q[0]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
fiftyfivenm_lcell_comb \reg_G|Q[2]~20 (
// Equation(s):
// \reg_G|Q[2]~20_combout  = ((\Tstep_Q.T2~q  & (\reg_IR|Q [14] & !\reg_IR|Q [15]))) # (!\Resetn~input_o )

	.dataa(\Tstep_Q.T2~q ),
	.datab(\reg_IR|Q [14]),
	.datac(\reg_IR|Q [15]),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\reg_G|Q[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_G|Q[2]~20 .lut_mask = 16'h08FF;
defparam \reg_G|Q[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \reg_G|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
fiftyfivenm_lcell_comb \reg_3|Q[0]~feeder (
// Equation(s):
// \reg_3|Q[0]~feeder_combout  = \reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~0_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N6
fiftyfivenm_lcell_comb \reg_3|Q[9]~0 (
// Equation(s):
// \reg_3|Q[9]~0_combout  = ((\reg_IR|Q [10] & (\reg_1|Q[9]~0_combout  & !\reg_IR|Q [11]))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_1|Q[9]~0_combout ),
	.datad(\reg_IR|Q [11]),
	.cin(gnd),
	.combout(\reg_3|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[9]~0 .lut_mask = 16'h33B3;
defparam \reg_3|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \reg_3|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N14
fiftyfivenm_lcell_comb \reg_1|Q[9]~1 (
// Equation(s):
// \reg_1|Q[9]~1_combout  = ((!\reg_IR|Q [10] & (\reg_1|Q[9]~0_combout  & !\reg_IR|Q [11]))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_1|Q[9]~0_combout ),
	.datad(\reg_IR|Q [11]),
	.cin(gnd),
	.combout(\reg_1|Q[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[9]~1 .lut_mask = 16'h3373;
defparam \reg_1|Q[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N29
dffeas \reg_1|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N28
fiftyfivenm_lcell_comb \reg_2|Q[9]~0 (
// Equation(s):
// \reg_2|Q[9]~0_combout  = ((\reg_IR|Q [10] & (!\reg_IR|Q [11] & \reg_0|Q[7]~1_combout ))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_IR|Q [11]),
	.datad(\reg_0|Q[7]~1_combout ),
	.cin(gnd),
	.combout(\reg_2|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[9]~0 .lut_mask = 16'h3B33;
defparam \reg_2|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N13
dffeas \reg_2|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N12
fiftyfivenm_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\Selector7~1_combout  & ((\reg_0|Q [0]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [0] & !\Selector8~2_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_0|Q [0]),
	.datac(\reg_2|Q [0]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hAAD8;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N28
fiftyfivenm_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\Selector8~2_combout  & ((\Mux19~2_combout  & ((\reg_1|Q [0]))) # (!\Mux19~2_combout  & (\reg_3|Q [0])))) # (!\Selector8~2_combout  & (((\Mux19~2_combout ))))

	.dataa(\reg_3|Q [0]),
	.datab(\Selector8~2_combout ),
	.datac(\reg_1|Q [0]),
	.datad(\Mux19~2_combout ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hF388;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
fiftyfivenm_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\Selector5~1_combout  & ((\reg_G|Q [0]) # ((\Mux13~1_combout )))) # (!\Selector5~1_combout  & (((!\Mux13~1_combout  & \Mux19~3_combout ))))

	.dataa(\reg_G|Q [0]),
	.datab(\Selector5~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux19~3_combout ),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'hCBC8;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
fiftyfivenm_lcell_comb \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = (\Mux13~1_combout  & ((\Mux19~4_combout  & (\reg_IR|Q [0])) # (!\Mux19~4_combout  & ((\Mux19~1_combout ))))) # (!\Mux13~1_combout  & (((\Mux19~4_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\reg_IR|Q [0]),
	.datac(\Mux19~1_combout ),
	.datad(\Mux19~4_combout ),
	.cin(gnd),
	.combout(\Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = 16'hDDA0;
defparam \Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
fiftyfivenm_lcell_comb \reg_0|Q~0 (
// Equation(s):
// \reg_0|Q~0_combout  = (\Resetn~input_o  & (\Mux19~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\Resetn~input_o ),
	.datac(\Selector5~1_combout ),
	.datad(\Mux19~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~0 .lut_mask = 16'h8C00;
defparam \reg_0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
fiftyfivenm_lcell_comb \reg_0|Q[0]~feeder (
// Equation(s):
// \reg_0|Q[0]~feeder_combout  = \reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~0_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N8
fiftyfivenm_lcell_comb \reg_0|Q[7]~2 (
// Equation(s):
// \reg_0|Q[7]~2_combout  = ((!\reg_IR|Q [10] & (!\reg_IR|Q [11] & \reg_0|Q[7]~1_combout ))) # (!\Resetn~input_o )

	.dataa(\reg_IR|Q [10]),
	.datab(\Resetn~input_o ),
	.datac(\reg_IR|Q [11]),
	.datad(\reg_0|Q[7]~1_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[7]~2 .lut_mask = 16'h3733;
defparam \reg_0|Q[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N9
dffeas \reg_0|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N17
dffeas \reg_A|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
fiftyfivenm_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = \AddSub~0_combout  $ (((\Mux18~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\AddSub~0_combout ),
	.datad(\Mux18~5_combout ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h4BF0;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
fiftyfivenm_lcell_comb \reg_G|Q[1]~21 (
// Equation(s):
// \reg_G|Q[1]~21_combout  = ((\reg_A|Q [1] $ (\Add0~1_combout  $ (!\reg_G|Q[0]~19 )))) # (GND)
// \reg_G|Q[1]~22  = CARRY((\reg_A|Q [1] & ((\Add0~1_combout ) # (!\reg_G|Q[0]~19 ))) # (!\reg_A|Q [1] & (\Add0~1_combout  & !\reg_G|Q[0]~19 )))

	.dataa(\reg_A|Q [1]),
	.datab(\Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~19 ),
	.combout(\reg_G|Q[1]~21_combout ),
	.cout(\reg_G|Q[1]~22 ));
// synopsys translate_off
defparam \reg_G|Q[1]~21 .lut_mask = 16'h698E;
defparam \reg_G|Q[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N21
dffeas \reg_G|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
fiftyfivenm_lcell_comb \reg_3|Q[1]~feeder (
// Equation(s):
// \reg_3|Q[1]~feeder_combout  = \reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~3_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N15
dffeas \reg_3|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N3
dffeas \reg_1|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N19
dffeas \reg_2|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N18
fiftyfivenm_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\Selector7~1_combout  & ((\reg_0|Q [1]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [1] & !\Selector8~2_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_0|Q [1]),
	.datac(\reg_2|Q [1]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hAAD8;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N2
fiftyfivenm_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Selector8~2_combout  & ((\Mux18~2_combout  & ((\reg_1|Q [1]))) # (!\Mux18~2_combout  & (\reg_3|Q [1])))) # (!\Selector8~2_combout  & (((\Mux18~2_combout ))))

	.dataa(\reg_3|Q [1]),
	.datab(\Selector8~2_combout ),
	.datac(\reg_1|Q [1]),
	.datad(\Mux18~2_combout ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hF388;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N4
fiftyfivenm_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (\Selector5~1_combout  & ((\reg_G|Q [1]) # ((\Mux13~1_combout )))) # (!\Selector5~1_combout  & (((!\Mux13~1_combout  & \Mux18~3_combout ))))

	.dataa(\reg_G|Q [1]),
	.datab(\Selector5~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux18~3_combout ),
	.cin(gnd),
	.combout(\Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = 16'hCBC8;
defparam \Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
fiftyfivenm_lcell_comb \reg_5|Q[1]~feeder (
// Equation(s):
// \reg_5|Q[1]~feeder_combout  = \reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N11
dffeas \reg_5|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N15
dffeas \reg_4|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
fiftyfivenm_lcell_comb \reg_7|Q[1]~feeder (
// Equation(s):
// \reg_7|Q[1]~feeder_combout  = \reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~3_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \reg_7|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N3
dffeas \reg_6|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
fiftyfivenm_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [1])) # (!\Selector8~2_combout  & ((\reg_6|Q [1])))))

	.dataa(\reg_7|Q [1]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [1]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hEE30;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
fiftyfivenm_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Selector7~1_combout  & ((\Mux18~0_combout  & (\reg_5|Q [1])) # (!\Mux18~0_combout  & ((\reg_4|Q [1]))))) # (!\Selector7~1_combout  & (((\Mux18~0_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_5|Q [1]),
	.datac(\reg_4|Q [1]),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hDDA0;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N14
fiftyfivenm_lcell_comb \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = (\Mux13~1_combout  & ((\Mux18~4_combout  & (\reg_IR|Q [1])) # (!\Mux18~4_combout  & ((\Mux18~1_combout ))))) # (!\Mux13~1_combout  & (((\Mux18~4_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\reg_IR|Q [1]),
	.datac(\Mux18~4_combout ),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~5 .lut_mask = 16'hDAD0;
defparam \Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
fiftyfivenm_lcell_comb \reg_0|Q~3 (
// Equation(s):
// \reg_0|Q~3_combout  = (\Resetn~input_o  & (\Mux18~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Resetn~input_o ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Mux18~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~3 .lut_mask = 16'h8A00;
defparam \reg_0|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N8
fiftyfivenm_lcell_comb \reg_0|Q[1]~feeder (
// Equation(s):
// \reg_0|Q[1]~feeder_combout  = \reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~3_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N9
dffeas \reg_0|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N16
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = \AddSub~0_combout  $ (((\Mux17~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\AddSub~0_combout ),
	.datac(\Mux17~5_combout ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h6C3C;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N21
dffeas \reg_A|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
fiftyfivenm_lcell_comb \reg_G|Q[2]~23 (
// Equation(s):
// \reg_G|Q[2]~23_combout  = (\Add0~2_combout  & ((\reg_A|Q [2] & (\reg_G|Q[1]~22  & VCC)) # (!\reg_A|Q [2] & (!\reg_G|Q[1]~22 )))) # (!\Add0~2_combout  & ((\reg_A|Q [2] & (!\reg_G|Q[1]~22 )) # (!\reg_A|Q [2] & ((\reg_G|Q[1]~22 ) # (GND)))))
// \reg_G|Q[2]~24  = CARRY((\Add0~2_combout  & (!\reg_A|Q [2] & !\reg_G|Q[1]~22 )) # (!\Add0~2_combout  & ((!\reg_G|Q[1]~22 ) # (!\reg_A|Q [2]))))

	.dataa(\Add0~2_combout ),
	.datab(\reg_A|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[1]~22 ),
	.combout(\reg_G|Q[2]~23_combout ),
	.cout(\reg_G|Q[2]~24 ));
// synopsys translate_off
defparam \reg_G|Q[2]~23 .lut_mask = 16'h9617;
defparam \reg_G|Q[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \reg_G|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_lcell_comb \reg_3|Q[2]~feeder (
// Equation(s):
// \reg_3|Q[2]~feeder_combout  = \reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \reg_3|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N21
dffeas \reg_1|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N25
dffeas \reg_2|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N24
fiftyfivenm_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\Selector7~1_combout  & ((\reg_0|Q [2]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [2] & !\Selector8~2_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_0|Q [2]),
	.datac(\reg_2|Q [2]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hAAD8;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N20
fiftyfivenm_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Selector8~2_combout  & ((\Mux17~2_combout  & ((\reg_1|Q [2]))) # (!\Mux17~2_combout  & (\reg_3|Q [2])))) # (!\Selector8~2_combout  & (((\Mux17~2_combout ))))

	.dataa(\reg_3|Q [2]),
	.datab(\Selector8~2_combout ),
	.datac(\reg_1|Q [2]),
	.datad(\Mux17~2_combout ),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hF388;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N8
fiftyfivenm_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\Selector5~1_combout  & ((\reg_G|Q [2]) # ((\Mux13~1_combout )))) # (!\Selector5~1_combout  & (((!\Mux13~1_combout  & \Mux17~3_combout ))))

	.dataa(\reg_G|Q [2]),
	.datab(\Selector5~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux17~3_combout ),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'hCBC8;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
fiftyfivenm_lcell_comb \reg_5|Q[2]~feeder (
// Equation(s):
// \reg_5|Q[2]~feeder_combout  = \reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \reg_5|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N29
dffeas \reg_4|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
fiftyfivenm_lcell_comb \reg_7|Q[2]~feeder (
// Equation(s):
// \reg_7|Q[2]~feeder_combout  = \reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \reg_7|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
fiftyfivenm_lcell_comb \reg_6|Q[2]~feeder (
// Equation(s):
// \reg_6|Q[2]~feeder_combout  = \reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N1
dffeas \reg_6|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
fiftyfivenm_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [2])) # (!\Selector8~2_combout  & ((\reg_6|Q [2])))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_7|Q [2]),
	.datac(\Selector8~2_combout ),
	.datad(\reg_6|Q [2]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hE5E0;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
fiftyfivenm_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Selector7~1_combout  & ((\Mux17~0_combout  & (\reg_5|Q [2])) # (!\Mux17~0_combout  & ((\reg_4|Q [2]))))) # (!\Selector7~1_combout  & (((\Mux17~0_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_5|Q [2]),
	.datac(\reg_4|Q [2]),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hDDA0;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N22
fiftyfivenm_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = (\Mux13~1_combout  & ((\Mux17~4_combout  & (\reg_IR|Q [2])) # (!\Mux17~4_combout  & ((\Mux17~1_combout ))))) # (!\Mux13~1_combout  & (((\Mux17~4_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\reg_IR|Q [2]),
	.datac(\Mux17~4_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~5 .lut_mask = 16'hDAD0;
defparam \Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
fiftyfivenm_lcell_comb \reg_0|Q~4 (
// Equation(s):
// \reg_0|Q~4_combout  = (\Resetn~input_o  & (\Mux17~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Resetn~input_o ),
	.datad(\Mux17~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~4 .lut_mask = 16'hD000;
defparam \reg_0|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N26
fiftyfivenm_lcell_comb \reg_0|Q[2]~feeder (
// Equation(s):
// \reg_0|Q[2]~feeder_combout  = \reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N27
dffeas \reg_0|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N8
fiftyfivenm_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .listen_to_nsleep_signal = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
fiftyfivenm_lcell_comb \reg_IR|Q~11 (
// Equation(s):
// \reg_IR|Q~11_combout  = (\Resetn~input_o  & \DIN[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Resetn~input_o ),
	.datad(\DIN[3]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~11 .lut_mask = 16'hF000;
defparam \reg_IR|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \reg_IR|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N7
dffeas \reg_A|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N30
fiftyfivenm_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = \AddSub~0_combout  $ (((\Mux16~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\AddSub~0_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\Mux16~5_combout ),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h5A9A;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
fiftyfivenm_lcell_comb \reg_G|Q[3]~25 (
// Equation(s):
// \reg_G|Q[3]~25_combout  = ((\reg_A|Q [3] $ (\Add0~3_combout  $ (!\reg_G|Q[2]~24 )))) # (GND)
// \reg_G|Q[3]~26  = CARRY((\reg_A|Q [3] & ((\Add0~3_combout ) # (!\reg_G|Q[2]~24 ))) # (!\reg_A|Q [3] & (\Add0~3_combout  & !\reg_G|Q[2]~24 )))

	.dataa(\reg_A|Q [3]),
	.datab(\Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[2]~24 ),
	.combout(\reg_G|Q[3]~25_combout ),
	.cout(\reg_G|Q[3]~26 ));
// synopsys translate_off
defparam \reg_G|Q[3]~25 .lut_mask = 16'h698E;
defparam \reg_G|Q[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \reg_G|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_lcell_comb \reg_3|Q[3]~feeder (
// Equation(s):
// \reg_3|Q[3]~feeder_combout  = \reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \reg_3|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N7
dffeas \reg_1|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N11
dffeas \reg_2|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N10
fiftyfivenm_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\Selector7~1_combout  & ((\reg_0|Q [3]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [3] & !\Selector8~2_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_0|Q [3]),
	.datac(\reg_2|Q [3]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hAAD8;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N6
fiftyfivenm_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\Selector8~2_combout  & ((\Mux16~2_combout  & ((\reg_1|Q [3]))) # (!\Mux16~2_combout  & (\reg_3|Q [3])))) # (!\Selector8~2_combout  & (((\Mux16~2_combout ))))

	.dataa(\reg_3|Q [3]),
	.datab(\Selector8~2_combout ),
	.datac(\reg_1|Q [3]),
	.datad(\Mux16~2_combout ),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hF388;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N0
fiftyfivenm_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\Selector5~1_combout  & ((\reg_G|Q [3]) # ((\Mux13~1_combout )))) # (!\Selector5~1_combout  & (((!\Mux13~1_combout  & \Mux16~3_combout ))))

	.dataa(\reg_G|Q [3]),
	.datab(\Selector5~1_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux16~3_combout ),
	.cin(gnd),
	.combout(\Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = 16'hCBC8;
defparam \Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
fiftyfivenm_lcell_comb \reg_5|Q[3]~feeder (
// Equation(s):
// \reg_5|Q[3]~feeder_combout  = \reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\reg_5|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_5|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \reg_5|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N3
dffeas \reg_4|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
fiftyfivenm_lcell_comb \reg_7|Q[3]~feeder (
// Equation(s):
// \reg_7|Q[3]~feeder_combout  = \reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \reg_7|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \reg_6|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
fiftyfivenm_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [3])) # (!\Selector8~2_combout  & ((\reg_6|Q [3])))))

	.dataa(\reg_7|Q [3]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [3]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hEE30;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
fiftyfivenm_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Selector7~1_combout  & ((\Mux16~0_combout  & (\reg_5|Q [3])) # (!\Mux16~0_combout  & ((\reg_4|Q [3]))))) # (!\Selector7~1_combout  & (((\Mux16~0_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_5|Q [3]),
	.datac(\reg_4|Q [3]),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hDDA0;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N26
fiftyfivenm_lcell_comb \Mux16~5 (
// Equation(s):
// \Mux16~5_combout  = (\Mux16~4_combout  & ((\reg_IR|Q [3]) # ((!\Mux13~1_combout )))) # (!\Mux16~4_combout  & (((\Mux13~1_combout  & \Mux16~1_combout ))))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux16~4_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~5 .lut_mask = 16'hBC8C;
defparam \Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
fiftyfivenm_lcell_comb \reg_0|Q~5 (
// Equation(s):
// \reg_0|Q~5_combout  = (\Resetn~input_o  & (\Mux16~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Resetn~input_o ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Mux16~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~5 .lut_mask = 16'h8A00;
defparam \reg_0|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N28
fiftyfivenm_lcell_comb \reg_0|Q[3]~feeder (
// Equation(s):
// \reg_0|Q[3]~feeder_combout  = \reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N29
dffeas \reg_0|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N29
fiftyfivenm_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .listen_to_nsleep_signal = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
fiftyfivenm_lcell_comb \reg_IR|Q~12 (
// Equation(s):
// \reg_IR|Q~12_combout  = (\Resetn~input_o  & \DIN[4]~input_o )

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\DIN[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~12 .lut_mask = 16'hA0A0;
defparam \reg_IR|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \reg_IR|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N13
dffeas \reg_A|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N16
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = \AddSub~0_combout  $ (((\Mux15~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\AddSub~0_combout ),
	.datad(\Mux15~5_combout ),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h2DF0;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
fiftyfivenm_lcell_comb \reg_G|Q[4]~27 (
// Equation(s):
// \reg_G|Q[4]~27_combout  = (\reg_A|Q [4] & ((\Add0~4_combout  & (\reg_G|Q[3]~26  & VCC)) # (!\Add0~4_combout  & (!\reg_G|Q[3]~26 )))) # (!\reg_A|Q [4] & ((\Add0~4_combout  & (!\reg_G|Q[3]~26 )) # (!\Add0~4_combout  & ((\reg_G|Q[3]~26 ) # (GND)))))
// \reg_G|Q[4]~28  = CARRY((\reg_A|Q [4] & (!\Add0~4_combout  & !\reg_G|Q[3]~26 )) # (!\reg_A|Q [4] & ((!\reg_G|Q[3]~26 ) # (!\Add0~4_combout ))))

	.dataa(\reg_A|Q [4]),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[3]~26 ),
	.combout(\reg_G|Q[4]~27_combout ),
	.cout(\reg_G|Q[4]~28 ));
// synopsys translate_off
defparam \reg_G|Q[4]~27 .lut_mask = 16'h9617;
defparam \reg_G|Q[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N27
dffeas \reg_G|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_lcell_comb \reg_3|Q[4]~feeder (
// Equation(s):
// \reg_3|Q[4]~feeder_combout  = \reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \reg_3|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N1
dffeas \reg_1|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N11
dffeas \reg_2|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N10
fiftyfivenm_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\Selector7~1_combout  & ((\reg_0|Q [4]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [4] & !\Selector8~2_combout ))))

	.dataa(\reg_0|Q [4]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_2|Q [4]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hCCB8;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N0
fiftyfivenm_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Selector8~2_combout  & ((\Mux15~2_combout  & ((\reg_1|Q [4]))) # (!\Mux15~2_combout  & (\reg_3|Q [4])))) # (!\Selector8~2_combout  & (((\Mux15~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [4]),
	.datac(\reg_1|Q [4]),
	.datad(\Mux15~2_combout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hF588;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N4
fiftyfivenm_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\Mux13~1_combout  & (((\Selector5~1_combout )))) # (!\Mux13~1_combout  & ((\Selector5~1_combout  & (\reg_G|Q [4])) # (!\Selector5~1_combout  & ((\Mux15~3_combout )))))

	.dataa(\reg_G|Q [4]),
	.datab(\Mux13~1_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hE3E0;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
fiftyfivenm_lcell_comb \reg_5|Q[4]~feeder (
// Equation(s):
// \reg_5|Q[4]~feeder_combout  = \reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N17
dffeas \reg_5|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \reg_4|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
fiftyfivenm_lcell_comb \reg_7|Q[4]~feeder (
// Equation(s):
// \reg_7|Q[4]~feeder_combout  = \reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N27
dffeas \reg_7|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N9
dffeas \reg_6|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
fiftyfivenm_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [4])) # (!\Selector8~2_combout  & ((\reg_6|Q [4])))))

	.dataa(\reg_7|Q [4]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [4]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hEE30;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
fiftyfivenm_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Selector7~1_combout  & ((\Mux15~0_combout  & (\reg_5|Q [4])) # (!\Mux15~0_combout  & ((\reg_4|Q [4]))))) # (!\Selector7~1_combout  & (((\Mux15~0_combout ))))

	.dataa(\reg_5|Q [4]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_4|Q [4]),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hBBC0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N18
fiftyfivenm_lcell_comb \Mux15~5 (
// Equation(s):
// \Mux15~5_combout  = (\Mux13~1_combout  & ((\Mux15~4_combout  & (\reg_IR|Q [4])) # (!\Mux15~4_combout  & ((\Mux15~1_combout ))))) # (!\Mux13~1_combout  & (((\Mux15~4_combout ))))

	.dataa(\reg_IR|Q [4]),
	.datab(\Mux13~1_combout ),
	.datac(\Mux15~4_combout ),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~5 .lut_mask = 16'hBCB0;
defparam \Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
fiftyfivenm_lcell_comb \reg_0|Q~6 (
// Equation(s):
// \reg_0|Q~6_combout  = (\Resetn~input_o  & (\Mux15~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\Resetn~input_o ),
	.datad(\Mux15~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~6 .lut_mask = 16'hB000;
defparam \reg_0|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N30
fiftyfivenm_lcell_comb \reg_0|Q[4]~feeder (
// Equation(s):
// \reg_0|Q[4]~feeder_combout  = \reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N31
dffeas \reg_0|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N15
fiftyfivenm_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .listen_to_nsleep_signal = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
fiftyfivenm_lcell_comb \reg_IR|Q~13 (
// Equation(s):
// \reg_IR|Q~13_combout  = (\Resetn~input_o  & \DIN[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Resetn~input_o ),
	.datad(\DIN[5]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~13 .lut_mask = 16'hF000;
defparam \reg_IR|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \reg_IR|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N30
fiftyfivenm_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \AddSub~0_combout  $ (((\Mux14~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\AddSub~0_combout ),
	.datad(\Mux14~5_combout ),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h2DF0;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N11
dffeas \reg_A|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
fiftyfivenm_lcell_comb \reg_G|Q[5]~29 (
// Equation(s):
// \reg_G|Q[5]~29_combout  = ((\Add0~5_combout  $ (\reg_A|Q [5] $ (!\reg_G|Q[4]~28 )))) # (GND)
// \reg_G|Q[5]~30  = CARRY((\Add0~5_combout  & ((\reg_A|Q [5]) # (!\reg_G|Q[4]~28 ))) # (!\Add0~5_combout  & (\reg_A|Q [5] & !\reg_G|Q[4]~28 )))

	.dataa(\Add0~5_combout ),
	.datab(\reg_A|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[4]~28 ),
	.combout(\reg_G|Q[5]~29_combout ),
	.cout(\reg_G|Q[5]~30 ));
// synopsys translate_off
defparam \reg_G|Q[5]~29 .lut_mask = 16'h698E;
defparam \reg_G|Q[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N29
dffeas \reg_G|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
fiftyfivenm_lcell_comb \reg_3|Q[5]~feeder (
// Equation(s):
// \reg_3|Q[5]~feeder_combout  = \reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~7_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \reg_3|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N27
dffeas \reg_1|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N29
dffeas \reg_2|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N28
fiftyfivenm_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\Selector8~2_combout  & (\Selector7~1_combout )) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & ((\reg_0|Q [5]))) # (!\Selector7~1_combout  & (\reg_2|Q [5]))))

	.dataa(\Selector8~2_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\reg_2|Q [5]),
	.datad(\reg_0|Q [5]),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hDC98;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N26
fiftyfivenm_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\Selector8~2_combout  & ((\Mux14~2_combout  & ((\reg_1|Q [5]))) # (!\Mux14~2_combout  & (\reg_3|Q [5])))) # (!\Selector8~2_combout  & (((\Mux14~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [5]),
	.datac(\reg_1|Q [5]),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hF588;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N8
fiftyfivenm_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\Selector5~1_combout  & ((\reg_G|Q [5]) # ((\Mux13~1_combout )))) # (!\Selector5~1_combout  & (((\Mux14~3_combout  & !\Mux13~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\reg_G|Q [5]),
	.datac(\Mux14~3_combout ),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hAAD8;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
fiftyfivenm_lcell_comb \reg_5|Q[5]~feeder (
// Equation(s):
// \reg_5|Q[5]~feeder_combout  = \reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N19
dffeas \reg_5|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N23
dffeas \reg_4|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
fiftyfivenm_lcell_comb \reg_7|Q[5]~feeder (
// Equation(s):
// \reg_7|Q[5]~feeder_combout  = \reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~7_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \reg_7|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N15
dffeas \reg_6|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
fiftyfivenm_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [5])) # (!\Selector8~2_combout  & ((\reg_6|Q [5])))))

	.dataa(\reg_7|Q [5]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [5]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hEE30;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
fiftyfivenm_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Selector7~1_combout  & ((\Mux14~0_combout  & (\reg_5|Q [5])) # (!\Mux14~0_combout  & ((\reg_4|Q [5]))))) # (!\Selector7~1_combout  & (((\Mux14~0_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_5|Q [5]),
	.datac(\reg_4|Q [5]),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hDDA0;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N6
fiftyfivenm_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (\Mux13~1_combout  & ((\Mux14~4_combout  & (\reg_IR|Q [5])) # (!\Mux14~4_combout  & ((\Mux14~1_combout ))))) # (!\Mux13~1_combout  & (((\Mux14~4_combout ))))

	.dataa(\reg_IR|Q [5]),
	.datab(\Mux13~1_combout ),
	.datac(\Mux14~4_combout ),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = 16'hBCB0;
defparam \Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
fiftyfivenm_lcell_comb \reg_0|Q~7 (
// Equation(s):
// \reg_0|Q~7_combout  = (\Resetn~input_o  & (\Mux14~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Resetn~input_o ),
	.datab(\Selector5~1_combout ),
	.datac(\Selector7~1_combout ),
	.datad(\Mux14~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~7 .lut_mask = 16'hA200;
defparam \reg_0|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N20
fiftyfivenm_lcell_comb \reg_0|Q[5]~feeder (
// Equation(s):
// \reg_0|Q[5]~feeder_combout  = \reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N21
dffeas \reg_0|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N1
dffeas \reg_A|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = \AddSub~0_combout  $ (((\Mux13~7_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\AddSub~0_combout ),
	.datad(\Mux13~7_combout ),
	.cin(gnd),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h4BF0;
defparam \Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
fiftyfivenm_lcell_comb \reg_G|Q[6]~31 (
// Equation(s):
// \reg_G|Q[6]~31_combout  = (\reg_A|Q [6] & ((\Add0~6_combout  & (\reg_G|Q[5]~30  & VCC)) # (!\Add0~6_combout  & (!\reg_G|Q[5]~30 )))) # (!\reg_A|Q [6] & ((\Add0~6_combout  & (!\reg_G|Q[5]~30 )) # (!\Add0~6_combout  & ((\reg_G|Q[5]~30 ) # (GND)))))
// \reg_G|Q[6]~32  = CARRY((\reg_A|Q [6] & (!\Add0~6_combout  & !\reg_G|Q[5]~30 )) # (!\reg_A|Q [6] & ((!\reg_G|Q[5]~30 ) # (!\Add0~6_combout ))))

	.dataa(\reg_A|Q [6]),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[5]~30 ),
	.combout(\reg_G|Q[6]~31_combout ),
	.cout(\reg_G|Q[6]~32 ));
// synopsys translate_off
defparam \reg_G|Q[6]~31 .lut_mask = 16'h9617;
defparam \reg_G|Q[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N31
dffeas \reg_G|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N22
fiftyfivenm_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .listen_to_nsleep_signal = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
fiftyfivenm_lcell_comb \reg_IR|Q~14 (
// Equation(s):
// \reg_IR|Q~14_combout  = (\Resetn~input_o  & \DIN[6]~input_o )

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\DIN[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~14 .lut_mask = 16'hA0A0;
defparam \reg_IR|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \reg_IR|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N14
fiftyfivenm_lcell_comb \reg_3|Q[6]~feeder (
// Equation(s):
// \reg_3|Q[6]~feeder_combout  = \reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~8_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N15
dffeas \reg_3|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N13
dffeas \reg_1|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N3
dffeas \reg_2|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N2
fiftyfivenm_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\Selector8~2_combout  & (((\Selector7~1_combout )))) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & (\reg_0|Q [6])) # (!\Selector7~1_combout  & ((\reg_2|Q [6])))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_0|Q [6]),
	.datac(\reg_2|Q [6]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hEE50;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N12
fiftyfivenm_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (\Selector8~2_combout  & ((\Mux13~4_combout  & ((\reg_1|Q [6]))) # (!\Mux13~4_combout  & (\reg_3|Q [6])))) # (!\Selector8~2_combout  & (((\Mux13~4_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [6]),
	.datac(\reg_1|Q [6]),
	.datad(\Mux13~4_combout ),
	.cin(gnd),
	.combout(\Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = 16'hF588;
defparam \Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
fiftyfivenm_lcell_comb \reg_4|Q[6]~feeder (
// Equation(s):
// \reg_4|Q[6]~feeder_combout  = \reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~8_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N5
dffeas \reg_4|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N13
dffeas \reg_5|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
fiftyfivenm_lcell_comb \reg_7|Q[6]~feeder (
// Equation(s):
// \reg_7|Q[6]~feeder_combout  = \reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~8_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N23
dffeas \reg_7|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N29
dffeas \reg_6|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
fiftyfivenm_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [6])) # (!\Selector8~2_combout  & ((\reg_6|Q [6])))))

	.dataa(\reg_7|Q [6]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [6]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hEE30;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
fiftyfivenm_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\Selector7~1_combout  & ((\Mux13~2_combout  & ((\reg_5|Q [6]))) # (!\Mux13~2_combout  & (\reg_4|Q [6])))) # (!\Selector7~1_combout  & (((\Mux13~2_combout ))))

	.dataa(\reg_4|Q [6]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_5|Q [6]),
	.datad(\Mux13~2_combout ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hF388;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
fiftyfivenm_lcell_comb \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = (\Mux13~1_combout  & ((\Selector5~1_combout ) # ((\Mux13~3_combout )))) # (!\Mux13~1_combout  & (!\Selector5~1_combout  & (\Mux13~5_combout )))

	.dataa(\Mux13~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\Mux13~5_combout ),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~6 .lut_mask = 16'hBA98;
defparam \Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
fiftyfivenm_lcell_comb \Mux13~7 (
// Equation(s):
// \Mux13~7_combout  = (\Selector5~1_combout  & ((\Mux13~6_combout  & ((\reg_IR|Q [6]))) # (!\Mux13~6_combout  & (\reg_G|Q [6])))) # (!\Selector5~1_combout  & (((\Mux13~6_combout ))))

	.dataa(\reg_G|Q [6]),
	.datab(\Selector5~1_combout ),
	.datac(\reg_IR|Q [6]),
	.datad(\Mux13~6_combout ),
	.cin(gnd),
	.combout(\Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~7 .lut_mask = 16'hF388;
defparam \Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
fiftyfivenm_lcell_comb \reg_0|Q~8 (
// Equation(s):
// \reg_0|Q~8_combout  = (\Resetn~input_o  & (\Mux13~7_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\Resetn~input_o ),
	.datad(\Mux13~7_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~8 .lut_mask = 16'hB000;
defparam \reg_0|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N6
fiftyfivenm_lcell_comb \reg_0|Q[6]~feeder (
// Equation(s):
// \reg_0|Q[6]~feeder_combout  = \reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~8_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N7
dffeas \reg_0|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N15
fiftyfivenm_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .listen_to_nsleep_signal = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
fiftyfivenm_lcell_comb \reg_IR|Q~15 (
// Equation(s):
// \reg_IR|Q~15_combout  = (\Resetn~input_o  & \DIN[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Resetn~input_o ),
	.datad(\DIN[7]~input_o ),
	.cin(gnd),
	.combout(\reg_IR|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~15 .lut_mask = 16'hF000;
defparam \reg_IR|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \reg_IR|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
fiftyfivenm_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = \AddSub~0_combout  $ (((\Mux12~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout )))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\AddSub~0_combout ),
	.datad(\Mux12~5_combout ),
	.cin(gnd),
	.combout(\Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'h2DF0;
defparam \Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \reg_A|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
fiftyfivenm_lcell_comb \reg_G|Q[7]~33 (
// Equation(s):
// \reg_G|Q[7]~33_combout  = ((\Add0~7_combout  $ (\reg_A|Q [7] $ (!\reg_G|Q[6]~32 )))) # (GND)
// \reg_G|Q[7]~34  = CARRY((\Add0~7_combout  & ((\reg_A|Q [7]) # (!\reg_G|Q[6]~32 ))) # (!\Add0~7_combout  & (\reg_A|Q [7] & !\reg_G|Q[6]~32 )))

	.dataa(\Add0~7_combout ),
	.datab(\reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[6]~32 ),
	.combout(\reg_G|Q[7]~33_combout ),
	.cout(\reg_G|Q[7]~34 ));
// synopsys translate_off
defparam \reg_G|Q[7]~33 .lut_mask = 16'h698E;
defparam \reg_G|Q[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N1
dffeas \reg_G|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
fiftyfivenm_lcell_comb \reg_3|Q[7]~feeder (
// Equation(s):
// \reg_3|Q[7]~feeder_combout  = \reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~9_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \reg_3|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N15
dffeas \reg_1|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N21
dffeas \reg_2|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N20
fiftyfivenm_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Selector7~1_combout  & ((\reg_0|Q [7]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [7] & !\Selector8~2_combout ))))

	.dataa(\reg_0|Q [7]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_2|Q [7]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hCCB8;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N14
fiftyfivenm_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\Selector8~2_combout  & ((\Mux12~2_combout  & ((\reg_1|Q [7]))) # (!\Mux12~2_combout  & (\reg_3|Q [7])))) # (!\Selector8~2_combout  & (((\Mux12~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [7]),
	.datac(\reg_1|Q [7]),
	.datad(\Mux12~2_combout ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hF588;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
fiftyfivenm_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\Selector5~1_combout  & ((\reg_G|Q [7]) # ((\Mux13~1_combout )))) # (!\Selector5~1_combout  & (((!\Mux13~1_combout  & \Mux12~3_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\reg_G|Q [7]),
	.datac(\Mux13~1_combout ),
	.datad(\Mux12~3_combout ),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hADA8;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
fiftyfivenm_lcell_comb \reg_5|Q[7]~feeder (
// Equation(s):
// \reg_5|Q[7]~feeder_combout  = \reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~9_combout ),
	.cin(gnd),
	.combout(\reg_5|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_5|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N27
dffeas \reg_5|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N31
dffeas \reg_4|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
fiftyfivenm_lcell_comb \reg_7|Q[7]~feeder (
// Equation(s):
// \reg_7|Q[7]~feeder_combout  = \reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~9_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N13
dffeas \reg_7|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N23
dffeas \reg_6|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
fiftyfivenm_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [7])) # (!\Selector8~2_combout  & ((\reg_6|Q [7])))))

	.dataa(\reg_7|Q [7]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_6|Q [7]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hEE30;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
fiftyfivenm_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Selector7~1_combout  & ((\Mux12~0_combout  & (\reg_5|Q [7])) # (!\Mux12~0_combout  & ((\reg_4|Q [7]))))) # (!\Selector7~1_combout  & (((\Mux12~0_combout ))))

	.dataa(\reg_5|Q [7]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_4|Q [7]),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hBBC0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
fiftyfivenm_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\Mux13~1_combout  & ((\Mux12~4_combout  & (\reg_IR|Q [7])) # (!\Mux12~4_combout  & ((\Mux12~1_combout ))))) # (!\Mux13~1_combout  & (((\Mux12~4_combout ))))

	.dataa(\Mux13~1_combout ),
	.datab(\reg_IR|Q [7]),
	.datac(\Mux12~4_combout ),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'hDAD0;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
fiftyfivenm_lcell_comb \reg_0|Q~9 (
// Equation(s):
// \reg_0|Q~9_combout  = (\Resetn~input_o  & (\Mux12~5_combout  & ((\Selector7~1_combout ) # (!\Selector5~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Resetn~input_o ),
	.datad(\Mux12~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~9 .lut_mask = 16'hD000;
defparam \reg_0|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N12
fiftyfivenm_lcell_comb \reg_0|Q[7]~feeder (
// Equation(s):
// \reg_0|Q[7]~feeder_combout  = \reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~9_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N13
dffeas \reg_0|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
fiftyfivenm_lcell_comb \Mux13~8 (
// Equation(s):
// \Mux13~8_combout  = (!\Selector5~1_combout  & (\Mux13~0_combout  & \Selector6~2_combout ))

	.dataa(\Selector5~1_combout ),
	.datab(\Mux13~0_combout ),
	.datac(gnd),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~8 .lut_mask = 16'h4400;
defparam \Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .listen_to_nsleep_signal = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
fiftyfivenm_lcell_comb \reg_IR|Q~16 (
// Equation(s):
// \reg_IR|Q~16_combout  = (\Resetn~input_o  & \DIN[8]~input_o )

	.dataa(\Resetn~input_o ),
	.datab(gnd),
	.datac(\DIN[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q~16 .lut_mask = 16'hA0A0;
defparam \reg_IR|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \reg_IR|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_IR|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_IR|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
fiftyfivenm_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\Selector5~1_combout  & ((\Selector8~2_combout ) # (!\Selector7~1_combout )))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(gnd),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hDD00;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N27
dffeas \reg_A|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
fiftyfivenm_lcell_comb \reg_7|Q[8]~feeder (
// Equation(s):
// \reg_7|Q[8]~feeder_combout  = \reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~10_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N9
dffeas \reg_7|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N17
dffeas \reg_6|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
fiftyfivenm_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [8])) # (!\Selector8~2_combout  & ((\reg_6|Q [8])))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_7|Q [8]),
	.datac(\reg_6|Q [8]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hEE50;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N13
dffeas \reg_5|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
fiftyfivenm_lcell_comb \reg_4|Q[8]~feeder (
// Equation(s):
// \reg_4|Q[8]~feeder_combout  = \reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_4|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_4|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N21
dffeas \reg_4|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
fiftyfivenm_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux11~0_combout  & (((\reg_5|Q [8])) # (!\Selector7~1_combout ))) # (!\Mux11~0_combout  & (\Selector7~1_combout  & ((\reg_4|Q [8]))))

	.dataa(\Mux11~0_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\reg_5|Q [8]),
	.datad(\reg_4|Q [8]),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hE6A2;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & (\Mux11~1_combout )) # (!\Mux13~8_combout  & ((\Mux11~7_combout )))))

	.dataa(\AddSub~0_combout ),
	.datab(\Mux13~8_combout ),
	.datac(\Mux11~1_combout ),
	.datad(\Mux11~7_combout ),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h596A;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
fiftyfivenm_lcell_comb \reg_G|Q[8]~35 (
// Equation(s):
// \reg_G|Q[8]~35_combout  = (\reg_A|Q [8] & ((\Add0~8_combout  & (\reg_G|Q[7]~34  & VCC)) # (!\Add0~8_combout  & (!\reg_G|Q[7]~34 )))) # (!\reg_A|Q [8] & ((\Add0~8_combout  & (!\reg_G|Q[7]~34 )) # (!\Add0~8_combout  & ((\reg_G|Q[7]~34 ) # (GND)))))
// \reg_G|Q[8]~36  = CARRY((\reg_A|Q [8] & (!\Add0~8_combout  & !\reg_G|Q[7]~34 )) # (!\reg_A|Q [8] & ((!\reg_G|Q[7]~34 ) # (!\Add0~8_combout ))))

	.dataa(\reg_A|Q [8]),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[7]~34 ),
	.combout(\reg_G|Q[8]~35_combout ),
	.cout(\reg_G|Q[8]~36 ));
// synopsys translate_off
defparam \reg_G|Q[8]~35 .lut_mask = 16'h9617;
defparam \reg_G|Q[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N3
dffeas \reg_G|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
fiftyfivenm_lcell_comb \reg_3|Q[8]~feeder (
// Equation(s):
// \reg_3|Q[8]~feeder_combout  = \reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \reg_3|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N25
dffeas \reg_1|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N23
dffeas \reg_2|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N22
fiftyfivenm_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\Selector7~1_combout  & ((\reg_0|Q [8]) # ((\Selector8~2_combout )))) # (!\Selector7~1_combout  & (((\reg_2|Q [8] & !\Selector8~2_combout ))))

	.dataa(\reg_0|Q [8]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_2|Q [8]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'hCCB8;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N24
fiftyfivenm_lcell_comb \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = (\Selector8~2_combout  & ((\Mux11~4_combout  & ((\reg_1|Q [8]))) # (!\Mux11~4_combout  & (\reg_3|Q [8])))) # (!\Selector8~2_combout  & (((\Mux11~4_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [8]),
	.datac(\reg_1|Q [8]),
	.datad(\Mux11~4_combout ),
	.cin(gnd),
	.combout(\Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~5 .lut_mask = 16'hF588;
defparam \Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
fiftyfivenm_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\Selector7~1_combout  & \Selector5~1_combout )

	.dataa(gnd),
	.datab(\Selector7~1_combout ),
	.datac(gnd),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hCC00;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
fiftyfivenm_lcell_comb \Mux11~6 (
// Equation(s):
// \Mux11~6_combout  = (\Mux11~2_combout  & (((\Mux11~3_combout )))) # (!\Mux11~2_combout  & ((\Mux11~3_combout  & (\reg_G|Q [8])) # (!\Mux11~3_combout  & ((\Mux11~5_combout )))))

	.dataa(\Mux11~2_combout ),
	.datab(\reg_G|Q [8]),
	.datac(\Mux11~5_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~6 .lut_mask = 16'hEE50;
defparam \Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
fiftyfivenm_lcell_comb \Mux11~7 (
// Equation(s):
// \Mux11~7_combout  = (\Mux11~2_combout  & ((\Mux11~6_combout  & (\reg_IR|Q [8])) # (!\Mux11~6_combout  & ((\reg_IR|Q [0]))))) # (!\Mux11~2_combout  & (((\Mux11~6_combout ))))

	.dataa(\reg_IR|Q [8]),
	.datab(\reg_IR|Q [0]),
	.datac(\Mux11~2_combout ),
	.datad(\Mux11~6_combout ),
	.cin(gnd),
	.combout(\Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~7 .lut_mask = 16'hAFC0;
defparam \Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
fiftyfivenm_lcell_comb \reg_0|Q~10 (
// Equation(s):
// \reg_0|Q~10_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & ((\Mux11~1_combout ))) # (!\Mux13~8_combout  & (\Mux11~7_combout ))))

	.dataa(\Resetn~input_o ),
	.datab(\Mux13~8_combout ),
	.datac(\Mux11~7_combout ),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~10 .lut_mask = 16'hA820;
defparam \reg_0|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
fiftyfivenm_lcell_comb \reg_0|Q[8]~feeder (
// Equation(s):
// \reg_0|Q[8]~feeder_combout  = \reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N29
dffeas \reg_0|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
fiftyfivenm_lcell_comb \reg_5|Q[9]~feeder (
// Equation(s):
// \reg_5|Q[9]~feeder_combout  = \reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~11_combout ),
	.cin(gnd),
	.combout(\reg_5|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_5|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N23
dffeas \reg_5|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[9] .is_wysiwyg = "true";
defparam \reg_5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N7
dffeas \reg_6|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[9] .is_wysiwyg = "true";
defparam \reg_6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
fiftyfivenm_lcell_comb \reg_7|Q[9]~feeder (
// Equation(s):
// \reg_7|Q[9]~feeder_combout  = \reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~11_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N3
dffeas \reg_7|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[9] .is_wysiwyg = "true";
defparam \reg_7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
fiftyfivenm_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\Selector7~1_combout  & (\Selector8~2_combout )) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & ((\reg_7|Q [9]))) # (!\Selector8~2_combout  & (\reg_6|Q [9]))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\reg_6|Q [9]),
	.datad(\reg_7|Q [9]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hDC98;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N7
dffeas \reg_4|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[9] .is_wysiwyg = "true";
defparam \reg_4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
fiftyfivenm_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux10~0_combout  & ((\reg_5|Q [9]) # ((!\Selector7~1_combout )))) # (!\Mux10~0_combout  & (((\reg_4|Q [9] & \Selector7~1_combout ))))

	.dataa(\reg_5|Q [9]),
	.datab(\Mux10~0_combout ),
	.datac(\reg_4|Q [9]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hB8CC;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
fiftyfivenm_lcell_comb \reg_3|Q[9]~feeder (
// Equation(s):
// \reg_3|Q[9]~feeder_combout  = \reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~11_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N31
dffeas \reg_3|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[9] .is_wysiwyg = "true";
defparam \reg_3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \reg_1|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[9] .is_wysiwyg = "true";
defparam \reg_1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N29
dffeas \reg_2|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[9] .is_wysiwyg = "true";
defparam \reg_2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
fiftyfivenm_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\Selector8~2_combout  & (((\Selector7~1_combout )))) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & (\reg_0|Q [9])) # (!\Selector7~1_combout  & ((\reg_2|Q [9])))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_0|Q [9]),
	.datac(\reg_2|Q [9]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hEE50;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
fiftyfivenm_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\Selector8~2_combout  & ((\Mux10~2_combout  & ((\reg_1|Q [9]))) # (!\Mux10~2_combout  & (\reg_3|Q [9])))) # (!\Selector8~2_combout  & (((\Mux10~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [9]),
	.datac(\reg_1|Q [9]),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hF588;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
fiftyfivenm_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\Mux11~2_combout  & ((\reg_IR|Q [1]) # ((\Mux11~3_combout )))) # (!\Mux11~2_combout  & (((!\Mux11~3_combout  & \Mux10~3_combout ))))

	.dataa(\reg_IR|Q [1]),
	.datab(\Mux11~2_combout ),
	.datac(\Mux11~3_combout ),
	.datad(\Mux10~3_combout ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hCBC8;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
fiftyfivenm_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & ((\Mux10~1_combout ))) # (!\Mux13~8_combout  & (\Mux10~5_combout ))))

	.dataa(\AddSub~0_combout ),
	.datab(\Mux13~8_combout ),
	.datac(\Mux10~5_combout ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h569A;
defparam \Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N13
dffeas \reg_A|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[9] .is_wysiwyg = "true";
defparam \reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
fiftyfivenm_lcell_comb \reg_G|Q[9]~37 (
// Equation(s):
// \reg_G|Q[9]~37_combout  = ((\Add0~9_combout  $ (\reg_A|Q [9] $ (!\reg_G|Q[8]~36 )))) # (GND)
// \reg_G|Q[9]~38  = CARRY((\Add0~9_combout  & ((\reg_A|Q [9]) # (!\reg_G|Q[8]~36 ))) # (!\Add0~9_combout  & (\reg_A|Q [9] & !\reg_G|Q[8]~36 )))

	.dataa(\Add0~9_combout ),
	.datab(\reg_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[8]~36 ),
	.combout(\reg_G|Q[9]~37_combout ),
	.cout(\reg_G|Q[9]~38 ));
// synopsys translate_off
defparam \reg_G|Q[9]~37 .lut_mask = 16'h698E;
defparam \reg_G|Q[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N5
dffeas \reg_G|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[9] .is_wysiwyg = "true";
defparam \reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
fiftyfivenm_lcell_comb \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = (\Mux11~3_combout  & ((\Mux10~4_combout  & (\reg_IR|Q [8])) # (!\Mux10~4_combout  & ((\reg_G|Q [9]))))) # (!\Mux11~3_combout  & (((\Mux10~4_combout ))))

	.dataa(\Mux11~3_combout ),
	.datab(\reg_IR|Q [8]),
	.datac(\Mux10~4_combout ),
	.datad(\reg_G|Q [9]),
	.cin(gnd),
	.combout(\Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~5 .lut_mask = 16'hDAD0;
defparam \Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
fiftyfivenm_lcell_comb \reg_0|Q~11 (
// Equation(s):
// \reg_0|Q~11_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & (\Mux10~1_combout )) # (!\Mux13~8_combout  & ((\Mux10~5_combout )))))

	.dataa(\Mux10~1_combout ),
	.datab(\Resetn~input_o ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux10~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~11 .lut_mask = 16'h8C80;
defparam \reg_0|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
fiftyfivenm_lcell_comb \reg_0|Q[9]~feeder (
// Equation(s):
// \reg_0|Q[9]~feeder_combout  = \reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~11_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N15
dffeas \reg_0|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[9] .is_wysiwyg = "true";
defparam \reg_0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y30_N11
dffeas \reg_A|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[10] .is_wysiwyg = "true";
defparam \reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N12
fiftyfivenm_lcell_comb \reg_4|Q[10]~feeder (
// Equation(s):
// \reg_4|Q[10]~feeder_combout  = \reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~12_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N13
dffeas \reg_4|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[10] .is_wysiwyg = "true";
defparam \reg_4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \reg_5|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[10] .is_wysiwyg = "true";
defparam \reg_5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N13
dffeas \reg_6|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[10] .is_wysiwyg = "true";
defparam \reg_6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
fiftyfivenm_lcell_comb \reg_7|Q[10]~feeder (
// Equation(s):
// \reg_7|Q[10]~feeder_combout  = \reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~12_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N21
dffeas \reg_7|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[10] .is_wysiwyg = "true";
defparam \reg_7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
fiftyfivenm_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Selector7~1_combout  & (\Selector8~2_combout )) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & ((\reg_7|Q [10]))) # (!\Selector8~2_combout  & (\reg_6|Q [10]))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\reg_6|Q [10]),
	.datad(\reg_7|Q [10]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hDC98;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
fiftyfivenm_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Selector7~1_combout  & ((\Mux9~0_combout  & ((\reg_5|Q [10]))) # (!\Mux9~0_combout  & (\reg_4|Q [10])))) # (!\Selector7~1_combout  & (((\Mux9~0_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_4|Q [10]),
	.datac(\reg_5|Q [10]),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hF588;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N30
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & (\Mux9~1_combout )) # (!\Mux13~8_combout  & ((\Mux9~5_combout )))))

	.dataa(\Mux9~1_combout ),
	.datab(\AddSub~0_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux9~5_combout ),
	.cin(gnd),
	.combout(\Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h636C;
defparam \Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
fiftyfivenm_lcell_comb \reg_G|Q[10]~39 (
// Equation(s):
// \reg_G|Q[10]~39_combout  = (\reg_A|Q [10] & ((\Add0~10_combout  & (\reg_G|Q[9]~38  & VCC)) # (!\Add0~10_combout  & (!\reg_G|Q[9]~38 )))) # (!\reg_A|Q [10] & ((\Add0~10_combout  & (!\reg_G|Q[9]~38 )) # (!\Add0~10_combout  & ((\reg_G|Q[9]~38 ) # (GND)))))
// \reg_G|Q[10]~40  = CARRY((\reg_A|Q [10] & (!\Add0~10_combout  & !\reg_G|Q[9]~38 )) # (!\reg_A|Q [10] & ((!\reg_G|Q[9]~38 ) # (!\Add0~10_combout ))))

	.dataa(\reg_A|Q [10]),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[9]~38 ),
	.combout(\reg_G|Q[10]~39_combout ),
	.cout(\reg_G|Q[10]~40 ));
// synopsys translate_off
defparam \reg_G|Q[10]~39 .lut_mask = 16'h9617;
defparam \reg_G|Q[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N7
dffeas \reg_G|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[10] .is_wysiwyg = "true";
defparam \reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
fiftyfivenm_lcell_comb \reg_3|Q[10]~feeder (
// Equation(s):
// \reg_3|Q[10]~feeder_combout  = \reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N1
dffeas \reg_3|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[10] .is_wysiwyg = "true";
defparam \reg_3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N7
dffeas \reg_1|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[10] .is_wysiwyg = "true";
defparam \reg_1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N3
dffeas \reg_2|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[10] .is_wysiwyg = "true";
defparam \reg_2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
fiftyfivenm_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Selector8~2_combout  & (\Selector7~1_combout )) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & ((\reg_0|Q [10]))) # (!\Selector7~1_combout  & (\reg_2|Q [10]))))

	.dataa(\Selector8~2_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\reg_2|Q [10]),
	.datad(\reg_0|Q [10]),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hDC98;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
fiftyfivenm_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\Selector8~2_combout  & ((\Mux9~2_combout  & ((\reg_1|Q [10]))) # (!\Mux9~2_combout  & (\reg_3|Q [10])))) # (!\Selector8~2_combout  & (((\Mux9~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [10]),
	.datac(\reg_1|Q [10]),
	.datad(\Mux9~2_combout ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hF588;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
fiftyfivenm_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\Mux11~2_combout  & (((\Mux11~3_combout )))) # (!\Mux11~2_combout  & ((\Mux11~3_combout  & (\reg_G|Q [10])) # (!\Mux11~3_combout  & ((\Mux9~3_combout )))))

	.dataa(\reg_G|Q [10]),
	.datab(\Mux11~2_combout ),
	.datac(\Mux11~3_combout ),
	.datad(\Mux9~3_combout ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hE3E0;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
fiftyfivenm_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\Mux9~4_combout  & ((\reg_IR|Q [8]) # ((!\Mux11~2_combout )))) # (!\Mux9~4_combout  & (((\reg_IR|Q [2] & \Mux11~2_combout ))))

	.dataa(\reg_IR|Q [8]),
	.datab(\reg_IR|Q [2]),
	.datac(\Mux9~4_combout ),
	.datad(\Mux11~2_combout ),
	.cin(gnd),
	.combout(\Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = 16'hACF0;
defparam \Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N10
fiftyfivenm_lcell_comb \reg_0|Q~12 (
// Equation(s):
// \reg_0|Q~12_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & ((\Mux9~1_combout ))) # (!\Mux13~8_combout  & (\Mux9~5_combout ))))

	.dataa(\Mux9~5_combout ),
	.datab(\Resetn~input_o ),
	.datac(\Mux9~1_combout ),
	.datad(\Mux13~8_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~12 .lut_mask = 16'hC088;
defparam \reg_0|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N0
fiftyfivenm_lcell_comb \reg_0|Q[10]~feeder (
// Equation(s):
// \reg_0|Q[10]~feeder_combout  = \reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~12_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N1
dffeas \reg_0|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[10] .is_wysiwyg = "true";
defparam \reg_0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
fiftyfivenm_lcell_comb \reg_5|Q[11]~feeder (
// Equation(s):
// \reg_5|Q[11]~feeder_combout  = \reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~13_combout ),
	.cin(gnd),
	.combout(\reg_5|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_5|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N11
dffeas \reg_5|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[11] .is_wysiwyg = "true";
defparam \reg_5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N9
dffeas \reg_4|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[11] .is_wysiwyg = "true";
defparam \reg_4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
fiftyfivenm_lcell_comb \reg_7|Q[11]~feeder (
// Equation(s):
// \reg_7|Q[11]~feeder_combout  = \reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N11
dffeas \reg_7|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[11] .is_wysiwyg = "true";
defparam \reg_7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N15
dffeas \reg_6|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[11] .is_wysiwyg = "true";
defparam \reg_6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
fiftyfivenm_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [11])) # (!\Selector8~2_combout  & ((\reg_6|Q [11])))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_7|Q [11]),
	.datac(\reg_6|Q [11]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hEE50;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
fiftyfivenm_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Selector7~1_combout  & ((\Mux8~0_combout  & (\reg_5|Q [11])) # (!\Mux8~0_combout  & ((\reg_4|Q [11]))))) # (!\Selector7~1_combout  & (((\Mux8~0_combout ))))

	.dataa(\reg_5|Q [11]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_4|Q [11]),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hBBC0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
fiftyfivenm_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & (\Mux8~1_combout )) # (!\Mux13~8_combout  & ((\Mux8~5_combout )))))

	.dataa(\AddSub~0_combout ),
	.datab(\Mux8~1_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux8~5_combout ),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'h656A;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N19
dffeas \reg_A|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[11] .is_wysiwyg = "true";
defparam \reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
fiftyfivenm_lcell_comb \reg_G|Q[11]~41 (
// Equation(s):
// \reg_G|Q[11]~41_combout  = ((\Add0~11_combout  $ (\reg_A|Q [11] $ (!\reg_G|Q[10]~40 )))) # (GND)
// \reg_G|Q[11]~42  = CARRY((\Add0~11_combout  & ((\reg_A|Q [11]) # (!\reg_G|Q[10]~40 ))) # (!\Add0~11_combout  & (\reg_A|Q [11] & !\reg_G|Q[10]~40 )))

	.dataa(\Add0~11_combout ),
	.datab(\reg_A|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[10]~40 ),
	.combout(\reg_G|Q[11]~41_combout ),
	.cout(\reg_G|Q[11]~42 ));
// synopsys translate_off
defparam \reg_G|Q[11]~41 .lut_mask = 16'h698E;
defparam \reg_G|Q[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N9
dffeas \reg_G|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[11] .is_wysiwyg = "true";
defparam \reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
fiftyfivenm_lcell_comb \reg_3|Q[11]~feeder (
// Equation(s):
// \reg_3|Q[11]~feeder_combout  = \reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~13_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N7
dffeas \reg_3|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[11] .is_wysiwyg = "true";
defparam \reg_3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \reg_1|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[11] .is_wysiwyg = "true";
defparam \reg_1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N1
dffeas \reg_2|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[11] .is_wysiwyg = "true";
defparam \reg_2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
fiftyfivenm_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\Selector8~2_combout  & (((\Selector7~1_combout )))) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & (\reg_0|Q [11])) # (!\Selector7~1_combout  & ((\reg_2|Q [11])))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_0|Q [11]),
	.datac(\reg_2|Q [11]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hEE50;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
fiftyfivenm_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\Selector8~2_combout  & ((\Mux8~2_combout  & ((\reg_1|Q [11]))) # (!\Mux8~2_combout  & (\reg_3|Q [11])))) # (!\Selector8~2_combout  & (((\Mux8~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [11]),
	.datac(\reg_1|Q [11]),
	.datad(\Mux8~2_combout ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hF588;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
fiftyfivenm_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (\Mux11~2_combout  & ((\reg_IR|Q [3]) # ((\Mux11~3_combout )))) # (!\Mux11~2_combout  & (((!\Mux11~3_combout  & \Mux8~3_combout ))))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux11~2_combout ),
	.datac(\Mux11~3_combout ),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'hCBC8;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
fiftyfivenm_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = (\Mux11~3_combout  & ((\Mux8~4_combout  & (\reg_IR|Q [8])) # (!\Mux8~4_combout  & ((\reg_G|Q [11]))))) # (!\Mux11~3_combout  & (((\Mux8~4_combout ))))

	.dataa(\reg_IR|Q [8]),
	.datab(\reg_G|Q [11]),
	.datac(\Mux11~3_combout ),
	.datad(\Mux8~4_combout ),
	.cin(gnd),
	.combout(\Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~5 .lut_mask = 16'hAFC0;
defparam \Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
fiftyfivenm_lcell_comb \reg_0|Q~13 (
// Equation(s):
// \reg_0|Q~13_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & (\Mux8~1_combout )) # (!\Mux13~8_combout  & ((\Mux8~5_combout )))))

	.dataa(\Resetn~input_o ),
	.datab(\Mux8~1_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux8~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~13 .lut_mask = 16'h8A80;
defparam \reg_0|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
fiftyfivenm_lcell_comb \reg_0|Q[11]~feeder (
// Equation(s):
// \reg_0|Q[11]~feeder_combout  = \reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N1
dffeas \reg_0|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[11] .is_wysiwyg = "true";
defparam \reg_0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
fiftyfivenm_lcell_comb \reg_4|Q[12]~feeder (
// Equation(s):
// \reg_4|Q[12]~feeder_combout  = \reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~14_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \reg_4|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[12] .is_wysiwyg = "true";
defparam \reg_4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \reg_5|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[12] .is_wysiwyg = "true";
defparam \reg_5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N29
dffeas \reg_6|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[12] .is_wysiwyg = "true";
defparam \reg_6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
fiftyfivenm_lcell_comb \reg_7|Q[12]~feeder (
// Equation(s):
// \reg_7|Q[12]~feeder_combout  = \reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N5
dffeas \reg_7|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[12] .is_wysiwyg = "true";
defparam \reg_7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
fiftyfivenm_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Selector7~1_combout  & (\Selector8~2_combout )) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & ((\reg_7|Q [12]))) # (!\Selector8~2_combout  & (\reg_6|Q [12]))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\reg_6|Q [12]),
	.datad(\reg_7|Q [12]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hDC98;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
fiftyfivenm_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Selector7~1_combout  & ((\Mux7~0_combout  & ((\reg_5|Q [12]))) # (!\Mux7~0_combout  & (\reg_4|Q [12])))) # (!\Selector7~1_combout  & (((\Mux7~0_combout ))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_4|Q [12]),
	.datac(\reg_5|Q [12]),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF588;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N17
dffeas \reg_A|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[12] .is_wysiwyg = "true";
defparam \reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N28
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & (\Mux7~1_combout )) # (!\Mux13~8_combout  & ((\Mux7~5_combout )))))

	.dataa(\Mux13~8_combout ),
	.datab(\AddSub~0_combout ),
	.datac(\Mux7~1_combout ),
	.datad(\Mux7~5_combout ),
	.cin(gnd),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h396C;
defparam \Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
fiftyfivenm_lcell_comb \reg_G|Q[12]~43 (
// Equation(s):
// \reg_G|Q[12]~43_combout  = (\reg_A|Q [12] & ((\Add0~12_combout  & (\reg_G|Q[11]~42  & VCC)) # (!\Add0~12_combout  & (!\reg_G|Q[11]~42 )))) # (!\reg_A|Q [12] & ((\Add0~12_combout  & (!\reg_G|Q[11]~42 )) # (!\Add0~12_combout  & ((\reg_G|Q[11]~42 ) # 
// (GND)))))
// \reg_G|Q[12]~44  = CARRY((\reg_A|Q [12] & (!\Add0~12_combout  & !\reg_G|Q[11]~42 )) # (!\reg_A|Q [12] & ((!\reg_G|Q[11]~42 ) # (!\Add0~12_combout ))))

	.dataa(\reg_A|Q [12]),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[11]~42 ),
	.combout(\reg_G|Q[12]~43_combout ),
	.cout(\reg_G|Q[12]~44 ));
// synopsys translate_off
defparam \reg_G|Q[12]~43 .lut_mask = 16'h9617;
defparam \reg_G|Q[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N11
dffeas \reg_G|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[12] .is_wysiwyg = "true";
defparam \reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
fiftyfivenm_lcell_comb \reg_3|Q[12]~feeder (
// Equation(s):
// \reg_3|Q[12]~feeder_combout  = \reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \reg_3|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[12] .is_wysiwyg = "true";
defparam \reg_3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N19
dffeas \reg_1|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[12] .is_wysiwyg = "true";
defparam \reg_1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
fiftyfivenm_lcell_comb \reg_2|Q[12]~feeder (
// Equation(s):
// \reg_2|Q[12]~feeder_combout  = \reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~14_combout ),
	.cin(gnd),
	.combout(\reg_2|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_2|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \reg_2|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_2|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[12] .is_wysiwyg = "true";
defparam \reg_2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
fiftyfivenm_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\Selector7~1_combout  & (((\reg_0|Q [12]) # (\Selector8~2_combout )))) # (!\Selector7~1_combout  & (\reg_2|Q [12] & ((!\Selector8~2_combout ))))

	.dataa(\reg_2|Q [12]),
	.datab(\reg_0|Q [12]),
	.datac(\Selector7~1_combout ),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hF0CA;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
fiftyfivenm_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Selector8~2_combout  & ((\Mux7~2_combout  & ((\reg_1|Q [12]))) # (!\Mux7~2_combout  & (\reg_3|Q [12])))) # (!\Selector8~2_combout  & (((\Mux7~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [12]),
	.datac(\reg_1|Q [12]),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hF588;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
fiftyfivenm_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\Mux11~3_combout  & ((\Mux11~2_combout ) # ((\reg_G|Q [12])))) # (!\Mux11~3_combout  & (!\Mux11~2_combout  & ((\Mux7~3_combout ))))

	.dataa(\Mux11~3_combout ),
	.datab(\Mux11~2_combout ),
	.datac(\reg_G|Q [12]),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hB9A8;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
fiftyfivenm_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\Mux11~2_combout  & ((\Mux7~4_combout  & ((\reg_IR|Q [8]))) # (!\Mux7~4_combout  & (\reg_IR|Q [4])))) # (!\Mux11~2_combout  & (((\Mux7~4_combout ))))

	.dataa(\reg_IR|Q [4]),
	.datab(\Mux11~2_combout ),
	.datac(\reg_IR|Q [8]),
	.datad(\Mux7~4_combout ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hF388;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
fiftyfivenm_lcell_comb \reg_0|Q~14 (
// Equation(s):
// \reg_0|Q~14_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & (\Mux7~1_combout )) # (!\Mux13~8_combout  & ((\Mux7~5_combout )))))

	.dataa(\Resetn~input_o ),
	.datab(\Mux7~1_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux7~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~14 .lut_mask = 16'h8A80;
defparam \reg_0|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
fiftyfivenm_lcell_comb \reg_0|Q[12]~feeder (
// Equation(s):
// \reg_0|Q[12]~feeder_combout  = \reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~14_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N19
dffeas \reg_0|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[12] .is_wysiwyg = "true";
defparam \reg_0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
fiftyfivenm_lcell_comb \reg_5|Q[13]~feeder (
// Equation(s):
// \reg_5|Q[13]~feeder_combout  = \reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \reg_5|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_5|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[13] .is_wysiwyg = "true";
defparam \reg_5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N29
dffeas \reg_4|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[13] .is_wysiwyg = "true";
defparam \reg_4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
fiftyfivenm_lcell_comb \reg_7|Q[13]~feeder (
// Equation(s):
// \reg_7|Q[13]~feeder_combout  = \reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N19
dffeas \reg_7|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[13] .is_wysiwyg = "true";
defparam \reg_7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N27
dffeas \reg_6|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[13] .is_wysiwyg = "true";
defparam \reg_6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
fiftyfivenm_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Selector7~1_combout  & (((\Selector8~2_combout )))) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & (\reg_7|Q [13])) # (!\Selector8~2_combout  & ((\reg_6|Q [13])))))

	.dataa(\Selector7~1_combout ),
	.datab(\reg_7|Q [13]),
	.datac(\reg_6|Q [13]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hEE50;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
fiftyfivenm_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Selector7~1_combout  & ((\Mux6~0_combout  & (\reg_5|Q [13])) # (!\Mux6~0_combout  & ((\reg_4|Q [13]))))) # (!\Selector7~1_combout  & (((\Mux6~0_combout ))))

	.dataa(\reg_5|Q [13]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_4|Q [13]),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hBBC0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N14
fiftyfivenm_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & ((\Mux6~1_combout ))) # (!\Mux13~8_combout  & (\Mux6~5_combout ))))

	.dataa(\Mux13~8_combout ),
	.datab(\AddSub~0_combout ),
	.datac(\Mux6~5_combout ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'h369C;
defparam \Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N3
dffeas \reg_A|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[13] .is_wysiwyg = "true";
defparam \reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
fiftyfivenm_lcell_comb \reg_G|Q[13]~45 (
// Equation(s):
// \reg_G|Q[13]~45_combout  = ((\Add0~13_combout  $ (\reg_A|Q [13] $ (!\reg_G|Q[12]~44 )))) # (GND)
// \reg_G|Q[13]~46  = CARRY((\Add0~13_combout  & ((\reg_A|Q [13]) # (!\reg_G|Q[12]~44 ))) # (!\Add0~13_combout  & (\reg_A|Q [13] & !\reg_G|Q[12]~44 )))

	.dataa(\Add0~13_combout ),
	.datab(\reg_A|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[12]~44 ),
	.combout(\reg_G|Q[13]~45_combout ),
	.cout(\reg_G|Q[13]~46 ));
// synopsys translate_off
defparam \reg_G|Q[13]~45 .lut_mask = 16'h698E;
defparam \reg_G|Q[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N13
dffeas \reg_G|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[13] .is_wysiwyg = "true";
defparam \reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
fiftyfivenm_lcell_comb \reg_3|Q[13]~feeder (
// Equation(s):
// \reg_3|Q[13]~feeder_combout  = \reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N3
dffeas \reg_3|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[13] .is_wysiwyg = "true";
defparam \reg_3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y31_N17
dffeas \reg_1|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[13] .is_wysiwyg = "true";
defparam \reg_1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y31_N19
dffeas \reg_2|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[13] .is_wysiwyg = "true";
defparam \reg_2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N18
fiftyfivenm_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Selector8~2_combout  & (((\Selector7~1_combout )))) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & (\reg_0|Q [13])) # (!\Selector7~1_combout  & ((\reg_2|Q [13])))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_0|Q [13]),
	.datac(\reg_2|Q [13]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hEE50;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N16
fiftyfivenm_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Selector8~2_combout  & ((\Mux6~2_combout  & ((\reg_1|Q [13]))) # (!\Mux6~2_combout  & (\reg_3|Q [13])))) # (!\Selector8~2_combout  & (((\Mux6~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [13]),
	.datac(\reg_1|Q [13]),
	.datad(\Mux6~2_combout ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hF588;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N2
fiftyfivenm_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\Mux11~3_combout  & (((\Mux11~2_combout )))) # (!\Mux11~3_combout  & ((\Mux11~2_combout  & (\reg_IR|Q [5])) # (!\Mux11~2_combout  & ((\Mux6~3_combout )))))

	.dataa(\reg_IR|Q [5]),
	.datab(\Mux11~3_combout ),
	.datac(\Mux11~2_combout ),
	.datad(\Mux6~3_combout ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hE3E0;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N8
fiftyfivenm_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\Mux11~3_combout  & ((\Mux6~4_combout  & (\reg_IR|Q [8])) # (!\Mux6~4_combout  & ((\reg_G|Q [13]))))) # (!\Mux11~3_combout  & (((\Mux6~4_combout ))))

	.dataa(\reg_IR|Q [8]),
	.datab(\Mux11~3_combout ),
	.datac(\reg_G|Q [13]),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hBBC0;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
fiftyfivenm_lcell_comb \reg_0|Q~15 (
// Equation(s):
// \reg_0|Q~15_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & (\Mux6~1_combout )) # (!\Mux13~8_combout  & ((\Mux6~5_combout )))))

	.dataa(\Resetn~input_o ),
	.datab(\Mux6~1_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~15 .lut_mask = 16'h8A80;
defparam \reg_0|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N4
fiftyfivenm_lcell_comb \reg_0|Q[13]~feeder (
// Equation(s):
// \reg_0|Q[13]~feeder_combout  = \reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~15_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N5
dffeas \reg_0|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[13] .is_wysiwyg = "true";
defparam \reg_0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N2
fiftyfivenm_lcell_comb \reg_4|Q[14]~feeder (
// Equation(s):
// \reg_4|Q[14]~feeder_combout  = \reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_0|Q~16_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N3
dffeas \reg_4|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[14] .is_wysiwyg = "true";
defparam \reg_4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N25
dffeas \reg_5|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[14] .is_wysiwyg = "true";
defparam \reg_5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N25
dffeas \reg_6|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[14] .is_wysiwyg = "true";
defparam \reg_6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
fiftyfivenm_lcell_comb \reg_7|Q[14]~feeder (
// Equation(s):
// \reg_7|Q[14]~feeder_combout  = \reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N1
dffeas \reg_7|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[14] .is_wysiwyg = "true";
defparam \reg_7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
fiftyfivenm_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Selector7~1_combout  & (\Selector8~2_combout )) # (!\Selector7~1_combout  & ((\Selector8~2_combout  & ((\reg_7|Q [14]))) # (!\Selector8~2_combout  & (\reg_6|Q [14]))))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\reg_6|Q [14]),
	.datad(\reg_7|Q [14]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hDC98;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
fiftyfivenm_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Selector7~1_combout  & ((\Mux5~0_combout  & ((\reg_5|Q [14]))) # (!\Mux5~0_combout  & (\reg_4|Q [14])))) # (!\Selector7~1_combout  & (((\Mux5~0_combout ))))

	.dataa(\reg_4|Q [14]),
	.datab(\Selector7~1_combout ),
	.datac(\reg_5|Q [14]),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hF388;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N21
dffeas \reg_A|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[14] .is_wysiwyg = "true";
defparam \reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N20
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & (\Mux5~1_combout )) # (!\Mux13~8_combout  & ((\Mux5~5_combout )))))

	.dataa(\Mux13~8_combout ),
	.datab(\AddSub~0_combout ),
	.datac(\Mux5~1_combout ),
	.datad(\Mux5~5_combout ),
	.cin(gnd),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h396C;
defparam \Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
fiftyfivenm_lcell_comb \reg_G|Q[14]~47 (
// Equation(s):
// \reg_G|Q[14]~47_combout  = (\reg_A|Q [14] & ((\Add0~14_combout  & (\reg_G|Q[13]~46  & VCC)) # (!\Add0~14_combout  & (!\reg_G|Q[13]~46 )))) # (!\reg_A|Q [14] & ((\Add0~14_combout  & (!\reg_G|Q[13]~46 )) # (!\Add0~14_combout  & ((\reg_G|Q[13]~46 ) # 
// (GND)))))
// \reg_G|Q[14]~48  = CARRY((\reg_A|Q [14] & (!\Add0~14_combout  & !\reg_G|Q[13]~46 )) # (!\reg_A|Q [14] & ((!\reg_G|Q[13]~46 ) # (!\Add0~14_combout ))))

	.dataa(\reg_A|Q [14]),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[13]~46 ),
	.combout(\reg_G|Q[14]~47_combout ),
	.cout(\reg_G|Q[14]~48 ));
// synopsys translate_off
defparam \reg_G|Q[14]~47 .lut_mask = 16'h9617;
defparam \reg_G|Q[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N15
dffeas \reg_G|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[14] .is_wysiwyg = "true";
defparam \reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
fiftyfivenm_lcell_comb \reg_3|Q[14]~feeder (
// Equation(s):
// \reg_3|Q[14]~feeder_combout  = \reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N29
dffeas \reg_3|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[14] .is_wysiwyg = "true";
defparam \reg_3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y31_N11
dffeas \reg_1|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[14] .is_wysiwyg = "true";
defparam \reg_1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
fiftyfivenm_lcell_comb \reg_2|Q[14]~feeder (
// Equation(s):
// \reg_2|Q[14]~feeder_combout  = \reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_2|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_2|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \reg_2|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_2|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[14] .is_wysiwyg = "true";
defparam \reg_2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
fiftyfivenm_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\Selector7~1_combout  & (((\reg_0|Q [14]) # (\Selector8~2_combout )))) # (!\Selector7~1_combout  & (\reg_2|Q [14] & ((!\Selector8~2_combout ))))

	.dataa(\reg_2|Q [14]),
	.datab(\reg_0|Q [14]),
	.datac(\Selector7~1_combout ),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hF0CA;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N10
fiftyfivenm_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Selector8~2_combout  & ((\Mux5~2_combout  & ((\reg_1|Q [14]))) # (!\Mux5~2_combout  & (\reg_3|Q [14])))) # (!\Selector8~2_combout  & (((\Mux5~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [14]),
	.datac(\reg_1|Q [14]),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hF588;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N22
fiftyfivenm_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\Mux11~3_combout  & ((\reg_G|Q [14]) # ((\Mux11~2_combout )))) # (!\Mux11~3_combout  & (((!\Mux11~2_combout  & \Mux5~3_combout ))))

	.dataa(\reg_G|Q [14]),
	.datab(\Mux11~3_combout ),
	.datac(\Mux11~2_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hCBC8;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N12
fiftyfivenm_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\Mux5~4_combout  & (((\reg_IR|Q [8]) # (!\Mux11~2_combout )))) # (!\Mux5~4_combout  & (\reg_IR|Q [6] & ((\Mux11~2_combout ))))

	.dataa(\reg_IR|Q [6]),
	.datab(\reg_IR|Q [8]),
	.datac(\Mux5~4_combout ),
	.datad(\Mux11~2_combout ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hCAF0;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N20
fiftyfivenm_lcell_comb \reg_0|Q~16 (
// Equation(s):
// \reg_0|Q~16_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & (\Mux5~1_combout )) # (!\Mux13~8_combout  & ((\Mux5~5_combout )))))

	.dataa(\Resetn~input_o ),
	.datab(\Mux5~1_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux5~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~16 .lut_mask = 16'h8A80;
defparam \reg_0|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
fiftyfivenm_lcell_comb \reg_0|Q[14]~feeder (
// Equation(s):
// \reg_0|Q[14]~feeder_combout  = \reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N9
dffeas \reg_0|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[14] .is_wysiwyg = "true";
defparam \reg_0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
fiftyfivenm_lcell_comb \reg_7|Q[15]~feeder (
// Equation(s):
// \reg_7|Q[15]~feeder_combout  = \reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N31
dffeas \reg_7|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_7|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[15] .is_wysiwyg = "true";
defparam \reg_7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N23
dffeas \reg_6|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_6|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[15] .is_wysiwyg = "true";
defparam \reg_6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
fiftyfivenm_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Selector8~2_combout  & ((\reg_7|Q [15]) # ((\Selector7~1_combout )))) # (!\Selector8~2_combout  & (((\reg_6|Q [15] & !\Selector7~1_combout ))))

	.dataa(\reg_7|Q [15]),
	.datab(\Selector8~2_combout ),
	.datac(\reg_6|Q [15]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hCCB8;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \reg_5|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_5|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[15] .is_wysiwyg = "true";
defparam \reg_5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N16
fiftyfivenm_lcell_comb \reg_4|Q[15]~feeder (
// Equation(s):
// \reg_4|Q[15]~feeder_combout  = \reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_4|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_4|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N17
dffeas \reg_4|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_4|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_4|Q[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[15] .is_wysiwyg = "true";
defparam \reg_4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
fiftyfivenm_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Selector7~1_combout  & ((\Mux4~0_combout  & (\reg_5|Q [15])) # (!\Mux4~0_combout  & ((\reg_4|Q [15]))))) # (!\Selector7~1_combout  & (\Mux4~0_combout ))

	.dataa(\Selector7~1_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\reg_5|Q [15]),
	.datad(\reg_4|Q [15]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hE6C4;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N6
fiftyfivenm_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \AddSub~0_combout  $ (((\Mux13~8_combout  & (\Mux4~1_combout )) # (!\Mux13~8_combout  & ((\Mux4~5_combout )))))

	.dataa(\Mux4~1_combout ),
	.datab(\AddSub~0_combout ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux4~5_combout ),
	.cin(gnd),
	.combout(\Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'h636C;
defparam \Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N23
dffeas \reg_A|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_A|Q[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[15] .is_wysiwyg = "true";
defparam \reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
fiftyfivenm_lcell_comb \reg_G|Q[15]~49 (
// Equation(s):
// \reg_G|Q[15]~49_combout  = \Add0~15_combout  $ (\reg_G|Q[14]~48  $ (!\reg_A|Q [15]))

	.dataa(gnd),
	.datab(\Add0~15_combout ),
	.datac(gnd),
	.datad(\reg_A|Q [15]),
	.cin(\reg_G|Q[14]~48 ),
	.combout(\reg_G|Q[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_G|Q[15]~49 .lut_mask = 16'h3CC3;
defparam \reg_G|Q[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y31_N17
dffeas \reg_G|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_G|Q[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Resetn~input_o ),
	.sload(gnd),
	.ena(\reg_G|Q[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[15] .is_wysiwyg = "true";
defparam \reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
fiftyfivenm_lcell_comb \reg_3|Q[15]~feeder (
// Equation(s):
// \reg_3|Q[15]~feeder_combout  = \reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \reg_3|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_3|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[15] .is_wysiwyg = "true";
defparam \reg_3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y31_N5
dffeas \reg_1|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_1|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[15] .is_wysiwyg = "true";
defparam \reg_1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y31_N25
dffeas \reg_2|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[15] .is_wysiwyg = "true";
defparam \reg_2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N24
fiftyfivenm_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Selector8~2_combout  & (((\Selector7~1_combout )))) # (!\Selector8~2_combout  & ((\Selector7~1_combout  & (\reg_0|Q [15])) # (!\Selector7~1_combout  & ((\reg_2|Q [15])))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_0|Q [15]),
	.datac(\reg_2|Q [15]),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hEE50;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N4
fiftyfivenm_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Selector8~2_combout  & ((\Mux4~2_combout  & ((\reg_1|Q [15]))) # (!\Mux4~2_combout  & (\reg_3|Q [15])))) # (!\Selector8~2_combout  & (((\Mux4~2_combout ))))

	.dataa(\Selector8~2_combout ),
	.datab(\reg_3|Q [15]),
	.datac(\reg_1|Q [15]),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hF588;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N26
fiftyfivenm_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\Mux11~2_combout  & ((\reg_IR|Q [7]) # ((\Mux11~3_combout )))) # (!\Mux11~2_combout  & (((\Mux4~3_combout  & !\Mux11~3_combout ))))

	.dataa(\reg_IR|Q [7]),
	.datab(\Mux11~2_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hCCB8;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N0
fiftyfivenm_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\Mux4~4_combout  & (((\reg_IR|Q [8]) # (!\Mux11~3_combout )))) # (!\Mux4~4_combout  & (\reg_G|Q [15] & ((\Mux11~3_combout ))))

	.dataa(\reg_G|Q [15]),
	.datab(\reg_IR|Q [8]),
	.datac(\Mux4~4_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hCAF0;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N22
fiftyfivenm_lcell_comb \reg_0|Q~17 (
// Equation(s):
// \reg_0|Q~17_combout  = (\Resetn~input_o  & ((\Mux13~8_combout  & (\Mux4~1_combout )) # (!\Mux13~8_combout  & ((\Mux4~5_combout )))))

	.dataa(\Mux4~1_combout ),
	.datab(\Resetn~input_o ),
	.datac(\Mux13~8_combout ),
	.datad(\Mux4~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q~17 .lut_mask = 16'h8C80;
defparam \reg_0|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
fiftyfivenm_lcell_comb \reg_0|Q[15]~feeder (
// Equation(s):
// \reg_0|Q[15]~feeder_combout  = \reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_0|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_0|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N21
dffeas \reg_0|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_0|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_0|Q[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[15] .is_wysiwyg = "true";
defparam \reg_0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Done = \Done~output_o ;

assign OR0[0] = \OR0[0]~output_o ;

assign OR0[1] = \OR0[1]~output_o ;

assign OR0[2] = \OR0[2]~output_o ;

assign OR0[3] = \OR0[3]~output_o ;

assign OR0[4] = \OR0[4]~output_o ;

assign OR0[5] = \OR0[5]~output_o ;

assign OR0[6] = \OR0[6]~output_o ;

assign OR0[7] = \OR0[7]~output_o ;

assign OR0[8] = \OR0[8]~output_o ;

assign OR0[9] = \OR0[9]~output_o ;

assign OR0[10] = \OR0[10]~output_o ;

assign OR0[11] = \OR0[11]~output_o ;

assign OR0[12] = \OR0[12]~output_o ;

assign OR0[13] = \OR0[13]~output_o ;

assign OR0[14] = \OR0[14]~output_o ;

assign OR0[15] = \OR0[15]~output_o ;

assign OR1[0] = \OR1[0]~output_o ;

assign OR1[1] = \OR1[1]~output_o ;

assign OR1[2] = \OR1[2]~output_o ;

assign OR1[3] = \OR1[3]~output_o ;

assign OR1[4] = \OR1[4]~output_o ;

assign OR1[5] = \OR1[5]~output_o ;

assign OR1[6] = \OR1[6]~output_o ;

assign OR1[7] = \OR1[7]~output_o ;

assign OR1[8] = \OR1[8]~output_o ;

assign OR1[9] = \OR1[9]~output_o ;

assign OR1[10] = \OR1[10]~output_o ;

assign OR1[11] = \OR1[11]~output_o ;

assign OR1[12] = \OR1[12]~output_o ;

assign OR1[13] = \OR1[13]~output_o ;

assign OR1[14] = \OR1[14]~output_o ;

assign OR1[15] = \OR1[15]~output_o ;

assign OR2[0] = \OR2[0]~output_o ;

assign OR2[1] = \OR2[1]~output_o ;

assign OR2[2] = \OR2[2]~output_o ;

assign OR2[3] = \OR2[3]~output_o ;

assign OR2[4] = \OR2[4]~output_o ;

assign OR2[5] = \OR2[5]~output_o ;

assign OR2[6] = \OR2[6]~output_o ;

assign OR2[7] = \OR2[7]~output_o ;

assign OR2[8] = \OR2[8]~output_o ;

assign OR2[9] = \OR2[9]~output_o ;

assign OR2[10] = \OR2[10]~output_o ;

assign OR2[11] = \OR2[11]~output_o ;

assign OR2[12] = \OR2[12]~output_o ;

assign OR2[13] = \OR2[13]~output_o ;

assign OR2[14] = \OR2[14]~output_o ;

assign OR2[15] = \OR2[15]~output_o ;

assign OR3[0] = \OR3[0]~output_o ;

assign OR3[1] = \OR3[1]~output_o ;

assign OR3[2] = \OR3[2]~output_o ;

assign OR3[3] = \OR3[3]~output_o ;

assign OR3[4] = \OR3[4]~output_o ;

assign OR3[5] = \OR3[5]~output_o ;

assign OR3[6] = \OR3[6]~output_o ;

assign OR3[7] = \OR3[7]~output_o ;

assign OR3[8] = \OR3[8]~output_o ;

assign OR3[9] = \OR3[9]~output_o ;

assign OR3[10] = \OR3[10]~output_o ;

assign OR3[11] = \OR3[11]~output_o ;

assign OR3[12] = \OR3[12]~output_o ;

assign OR3[13] = \OR3[13]~output_o ;

assign OR3[14] = \OR3[14]~output_o ;

assign OR3[15] = \OR3[15]~output_o ;

assign OR4[0] = \OR4[0]~output_o ;

assign OR4[1] = \OR4[1]~output_o ;

assign OR4[2] = \OR4[2]~output_o ;

assign OR4[3] = \OR4[3]~output_o ;

assign OR4[4] = \OR4[4]~output_o ;

assign OR4[5] = \OR4[5]~output_o ;

assign OR4[6] = \OR4[6]~output_o ;

assign OR4[7] = \OR4[7]~output_o ;

assign OR4[8] = \OR4[8]~output_o ;

assign OR4[9] = \OR4[9]~output_o ;

assign OR4[10] = \OR4[10]~output_o ;

assign OR4[11] = \OR4[11]~output_o ;

assign OR4[12] = \OR4[12]~output_o ;

assign OR4[13] = \OR4[13]~output_o ;

assign OR4[14] = \OR4[14]~output_o ;

assign OR4[15] = \OR4[15]~output_o ;

assign OR5[0] = \OR5[0]~output_o ;

assign OR5[1] = \OR5[1]~output_o ;

assign OR5[2] = \OR5[2]~output_o ;

assign OR5[3] = \OR5[3]~output_o ;

assign OR5[4] = \OR5[4]~output_o ;

assign OR5[5] = \OR5[5]~output_o ;

assign OR5[6] = \OR5[6]~output_o ;

assign OR5[7] = \OR5[7]~output_o ;

assign OR5[8] = \OR5[8]~output_o ;

assign OR5[9] = \OR5[9]~output_o ;

assign OR5[10] = \OR5[10]~output_o ;

assign OR5[11] = \OR5[11]~output_o ;

assign OR5[12] = \OR5[12]~output_o ;

assign OR5[13] = \OR5[13]~output_o ;

assign OR5[14] = \OR5[14]~output_o ;

assign OR5[15] = \OR5[15]~output_o ;

assign OR6[0] = \OR6[0]~output_o ;

assign OR6[1] = \OR6[1]~output_o ;

assign OR6[2] = \OR6[2]~output_o ;

assign OR6[3] = \OR6[3]~output_o ;

assign OR6[4] = \OR6[4]~output_o ;

assign OR6[5] = \OR6[5]~output_o ;

assign OR6[6] = \OR6[6]~output_o ;

assign OR6[7] = \OR6[7]~output_o ;

assign OR6[8] = \OR6[8]~output_o ;

assign OR6[9] = \OR6[9]~output_o ;

assign OR6[10] = \OR6[10]~output_o ;

assign OR6[11] = \OR6[11]~output_o ;

assign OR6[12] = \OR6[12]~output_o ;

assign OR6[13] = \OR6[13]~output_o ;

assign OR6[14] = \OR6[14]~output_o ;

assign OR6[15] = \OR6[15]~output_o ;

assign OR7[0] = \OR7[0]~output_o ;

assign OR7[1] = \OR7[1]~output_o ;

assign OR7[2] = \OR7[2]~output_o ;

assign OR7[3] = \OR7[3]~output_o ;

assign OR7[4] = \OR7[4]~output_o ;

assign OR7[5] = \OR7[5]~output_o ;

assign OR7[6] = \OR7[6]~output_o ;

assign OR7[7] = \OR7[7]~output_o ;

assign OR7[8] = \OR7[8]~output_o ;

assign OR7[9] = \OR7[9]~output_o ;

assign OR7[10] = \OR7[10]~output_o ;

assign OR7[11] = \OR7[11]~output_o ;

assign OR7[12] = \OR7[12]~output_o ;

assign OR7[13] = \OR7[13]~output_o ;

assign OR7[14] = \OR7[14]~output_o ;

assign OR7[15] = \OR7[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
