#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 11 11:19:52 2023
# Process ID: 19332
# Current directory: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20032 C:\Users\DELL\Documents\Vivado projects\lab12_Shiftadd_mul\lab12_Shiftadd_mul.xpr
# Log file: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/vivado.log
# Journal file: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul\vivado.jou
#-----------------------------------------------------------
start_guiopen_project {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_module [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source tb_mul.tcl
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v}}]
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}]
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v}}]
relaunch_sim
relaunch_sim
relaunch_sim
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v}}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/Top_Module.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/Top_Module.v}}
close_sim
launch_simulation
source tb_mul.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/SignedMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/SignedMultiplier.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_mul.tcl
relaunch_sim
close_sim
close_project
create_project lab12_16BitMultiplier {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier} -part xc7a50ticsg324-1L
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v} {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_16mu [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_16mu.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_project
create_project lab14_SequenceDetector {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector} -part xc7a50ticsg324-1L
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/constrs_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_mealy.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MooreMachine.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MooreMachine.v}}
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
