m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Verilog-Projects/4bitparallel-in1/simulation/modelsim
vshiftregister
Z1 !s110 1714673669
!i10b 1
!s100 ;fMd69gMfl<oMXLknf2TD0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IAfZ^715Nh1MgJa7GhzLJC0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1714672855
8C:/Verilog-Projects/4bitparallel-in1/shiftregister.v
FC:/Verilog-Projects/4bitparallel-in1/shiftregister.v
!i122 0
L0 1 16
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1714673669.000000
!s107 C:/Verilog-Projects/4bitparallel-in1/shiftregister.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/4bitparallel-in1|C:/Verilog-Projects/4bitparallel-in1/shiftregister.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Verilog-Projects/4bitparallel-in1
Z8 tCvgOpt 0
vtb
R1
!i10b 1
!s100 a:CYd276_CZ=8aBVFQc9?2
R2
IS2^?G3kne0=UHcTB0fTml0
R3
R0
w1714673651
8C:/Verilog-Projects/4bitparallel-in1/tb.v
FC:/Verilog-Projects/4bitparallel-in1/tb.v
!i122 1
L0 1 39
R4
r1
!s85 0
31
R5
!s107 C:/Verilog-Projects/4bitparallel-in1/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/4bitparallel-in1|C:/Verilog-Projects/4bitparallel-in1/tb.v|
!i113 1
R6
R7
R8
