Classic Timing Analyzer report for jk_latch
Mon Oct 05 19:49:18 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'k'
  6. Clock Setup: 'j'
  7. Clock Setup: 'enable'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.865 ns                                       ; k       ; q$latch ; --         ; k        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.440 ns                                       ; q$latch ; q       ; j          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.651 ns                                      ; j       ; q$latch ; --         ; j        ; 0            ;
; Clock Setup: 'enable'        ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; q$latch ; enable     ; enable   ; 0            ;
; Clock Setup: 'j'             ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; q$latch ; j          ; j        ; 0            ;
; Clock Setup: 'k'             ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; q$latch ; k          ; k        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; k               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; j               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; enable          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'k'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; q$latch    ; k          ; k        ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; qbar$latch ; k          ; k        ; None                        ; None                      ; 0.537 ns                ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'j'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; q$latch    ; j          ; j        ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; qbar$latch ; j          ; j        ; None                        ; None                      ; 0.537 ns                ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'enable'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; q$latch    ; enable     ; enable   ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q$latch ; qbar$latch ; enable     ; enable   ; None                        ; None                      ; 0.537 ns                ;
+-------+------------------------------------------------+---------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 1.865 ns   ; k    ; q$latch    ; k        ;
; N/A   ; None         ; 1.858 ns   ; k    ; qbar$latch ; k        ;
; N/A   ; None         ; 1.809 ns   ; k    ; q$latch    ; enable   ;
; N/A   ; None         ; 1.802 ns   ; k    ; qbar$latch ; enable   ;
; N/A   ; None         ; 1.730 ns   ; k    ; q$latch    ; j        ;
; N/A   ; None         ; 1.723 ns   ; k    ; qbar$latch ; j        ;
; N/A   ; None         ; 1.473 ns   ; j    ; q$latch    ; k        ;
; N/A   ; None         ; 1.467 ns   ; j    ; qbar$latch ; k        ;
; N/A   ; None         ; 1.417 ns   ; j    ; q$latch    ; enable   ;
; N/A   ; None         ; 1.411 ns   ; j    ; qbar$latch ; enable   ;
; N/A   ; None         ; 1.338 ns   ; j    ; q$latch    ; j        ;
; N/A   ; None         ; 1.332 ns   ; j    ; qbar$latch ; j        ;
+-------+--------------+------------+------+------------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+------------+------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To   ; From Clock ;
+-------+--------------+------------+------------+------+------------+
; N/A   ; None         ; 9.440 ns   ; q$latch    ; q    ; j          ;
; N/A   ; None         ; 9.361 ns   ; q$latch    ; q    ; enable     ;
; N/A   ; None         ; 9.305 ns   ; q$latch    ; q    ; k          ;
; N/A   ; None         ; 8.240 ns   ; qbar$latch ; qbar ; j          ;
; N/A   ; None         ; 8.161 ns   ; qbar$latch ; qbar ; enable     ;
; N/A   ; None         ; 8.105 ns   ; qbar$latch ; qbar ; k          ;
+-------+--------------+------------+------------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -0.651 ns ; j    ; q$latch    ; j        ;
; N/A           ; None        ; -0.659 ns ; j    ; qbar$latch ; j        ;
; N/A           ; None        ; -0.730 ns ; j    ; q$latch    ; enable   ;
; N/A           ; None        ; -0.738 ns ; j    ; qbar$latch ; enable   ;
; N/A           ; None        ; -0.786 ns ; j    ; q$latch    ; k        ;
; N/A           ; None        ; -0.794 ns ; j    ; qbar$latch ; k        ;
; N/A           ; None        ; -1.043 ns ; k    ; q$latch    ; j        ;
; N/A           ; None        ; -1.050 ns ; k    ; qbar$latch ; j        ;
; N/A           ; None        ; -1.122 ns ; k    ; q$latch    ; enable   ;
; N/A           ; None        ; -1.129 ns ; k    ; qbar$latch ; enable   ;
; N/A           ; None        ; -1.178 ns ; k    ; q$latch    ; k        ;
; N/A           ; None        ; -1.185 ns ; k    ; qbar$latch ; k        ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Oct 05 19:49:18 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jk_latch -c jk_latch --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "q$latch" is a latch
    Warning: Node "qbar$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "k" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "j" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "enable" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "q~98" as buffer
Info: Clock "k" Internal fmax is restricted to 500.0 MHz between source register "q$latch" and destination register "q$latch"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
            Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.539 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
            Info: Total cell delay = 0.106 ns ( 19.67 % )
            Info: Total interconnect delay = 0.433 ns ( 80.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "k" to destination register is 5.102 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'
                Info: 2: + IC(1.710 ns) + CELL(0.053 ns) = 2.572 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
                Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
                Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.102 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
                Info: Total cell delay = 1.016 ns ( 19.91 % )
                Info: Total interconnect delay = 4.086 ns ( 80.09 % )
            Info: - Longest clock path from clock "k" to source register is 5.102 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'
                Info: 2: + IC(1.710 ns) + CELL(0.053 ns) = 2.572 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
                Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
                Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.102 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
                Info: Total cell delay = 1.016 ns ( 19.91 % )
                Info: Total interconnect delay = 4.086 ns ( 80.09 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.687 ns
Info: Clock "j" Internal fmax is restricted to 500.0 MHz between source register "q$latch" and destination register "q$latch"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
            Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.539 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
            Info: Total cell delay = 0.106 ns ( 19.67 % )
            Info: Total interconnect delay = 0.433 ns ( 80.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "j" to destination register is 5.237 ns
                Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'
                Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
                Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
                Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
                Info: Total cell delay = 1.273 ns ( 24.31 % )
                Info: Total interconnect delay = 3.964 ns ( 75.69 % )
            Info: - Longest clock path from clock "j" to source register is 5.237 ns
                Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'
                Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
                Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
                Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
                Info: Total cell delay = 1.273 ns ( 24.31 % )
                Info: Total interconnect delay = 3.964 ns ( 75.69 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.687 ns
Info: Clock "enable" Internal fmax is restricted to 500.0 MHz between source register "q$latch" and destination register "q$latch"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
            Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.539 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
            Info: Total cell delay = 0.106 ns ( 19.67 % )
            Info: Total interconnect delay = 0.433 ns ( 80.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "enable" to destination register is 5.158 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'enable'
                Info: 2: + IC(1.537 ns) + CELL(0.272 ns) = 2.628 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
                Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
                Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.158 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
                Info: Total cell delay = 1.245 ns ( 24.14 % )
                Info: Total interconnect delay = 3.913 ns ( 75.86 % )
            Info: - Longest clock path from clock "enable" to source register is 5.158 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'enable'
                Info: 2: + IC(1.537 ns) + CELL(0.272 ns) = 2.628 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
                Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
                Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.158 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
                Info: Total cell delay = 1.245 ns ( 24.14 % )
                Info: Total interconnect delay = 3.913 ns ( 75.86 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.687 ns
Info: tsu for register "q$latch" (data pin = "k", clock pin = "k") is 1.865 ns
    Info: + Longest pin to register delay is 6.280 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'
        Info: 2: + IC(4.858 ns) + CELL(0.357 ns) = 6.024 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'
        Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 6.280 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
        Info: Total cell delay = 1.219 ns ( 19.41 % )
        Info: Total interconnect delay = 5.061 ns ( 80.59 % )
    Info: + Micro setup delay of destination is 0.687 ns
    Info: - Shortest clock path from clock "k" to destination register is 5.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'
        Info: 2: + IC(1.710 ns) + CELL(0.053 ns) = 2.572 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
        Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
        Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.102 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
        Info: Total cell delay = 1.016 ns ( 19.91 % )
        Info: Total interconnect delay = 4.086 ns ( 80.09 % )
Info: tco from clock "j" to destination pin "q" through register "q$latch" is 9.440 ns
    Info: + Longest clock path from clock "j" to source register is 5.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'
        Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
        Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
        Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
        Info: Total cell delay = 1.273 ns ( 24.31 % )
        Info: Total interconnect delay = 3.964 ns ( 75.69 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
        Info: 2: + IC(2.231 ns) + CELL(1.972 ns) = 4.203 ns; Loc. = PIN_Y15; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 1.972 ns ( 46.92 % )
        Info: Total interconnect delay = 2.231 ns ( 53.08 % )
Info: th for register "q$latch" (data pin = "j", clock pin = "j") is -0.651 ns
    Info: + Longest clock path from clock "j" to destination register is 5.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'
        Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'
        Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'
        Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
        Info: Total cell delay = 1.273 ns ( 24.31 % )
        Info: Total interconnect delay = 3.964 ns ( 75.69 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'
        Info: 2: + IC(4.631 ns) + CELL(0.154 ns) = 5.632 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'
        Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 5.888 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q$latch'
        Info: Total cell delay = 1.054 ns ( 17.90 % )
        Info: Total interconnect delay = 4.834 ns ( 82.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Mon Oct 05 19:49:19 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


