Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Fri Apr 14 20:34:50 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_synth.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 r  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 r  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 r  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 f  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 r  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 r  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 r  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 r  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 r  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 f  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 r  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 r_counter_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.047ns (30.272%)  route 4.715ns (69.728%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 11.795 - 10.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.281    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.584     1.985    clk_IBUF_BUFG
                                                                      r  r_counter_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.296     2.281 f  r_counter_reg[65]/Q
                         net (fo=2, unplaced)         0.552     2.833    row/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.153     2.986 f  row/r_counter[100]_i_14/O
                         net (fo=2, unplaced)         0.532     3.518    row/O44
                         LUT4 (Prop_lut4_I1_O)        0.053     3.571 f  row/r_min[29]_i_7/O
                         net (fo=3, unplaced)         0.358     3.929    row/n_0_r_min[29]_i_7
                         LUT5 (Prop_lut5_I2_O)        0.053     3.982 f  row/r_min[9]_i_11/O
                         net (fo=12, unplaced)        0.388     4.370    n_63_row
                         LUT6 (Prop_lut6_I5_O)        0.053     4.423 r  r_min[3]_i_11/O
                         net (fo=1, unplaced)         0.340     4.763    n_0_r_min[3]_i_11
                         LUT4 (Prop_lut4_I3_O)        0.053     4.816 f  r_min[3]_i_4/O
                         net (fo=1, unplaced)         0.363     5.179    n_0_r_min[3]_i_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.481 r  r_min_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.481    n_0_r_min_reg[3]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.539 f  r_min_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    n_0_r_min_reg[7]_i_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.597 f  r_min_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.597    n_0_r_min_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.655 f  r_min_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.655    n_0_r_min_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.713 f  r_min_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.713    n_0_r_min_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     5.900 f  r_min_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.575     6.475    row/funcabs_return0[23]
                         LUT3 (Prop_lut3_I0_O)        0.156     6.631 f  row/r_min[23]_i_1/O
                         net (fo=3, unplaced)         0.260     6.891    row/funcabs_return[23]
                         LUT6 (Prop_lut6_I4_O)        0.168     7.059 r  row/r_min[31]_i_24/O
                         net (fo=1, unplaced)         0.348     7.407    row/n_0_r_min[31]_i_24
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.637 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.637    row/n_0_r_min_reg[31]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.695 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.583     8.278    row/n_0_r_min_reg[31]_i_4
                         LUT3 (Prop_lut3_I0_O)        0.053     8.331 r  row/r_min[31]_i_2/O
                         net (fo=32, unplaced)        0.416     8.747    row/n_0_r_min[31]_i_2
                         FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.573    10.573 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    11.127    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    11.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, unplaced)       0.554    11.795    row/CLK
                                                                      r  row/r_min_reg[0]/C
                         clock pessimism              0.161    11.956    
                         clock uncertainty           -0.035    11.920    
                         FDSE (Setup_fdse_C_CE)      -0.220    11.700    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  2.953    




