-------- Solution 1 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 5]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]
[Column 6]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 7]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]

-------- Solution 2 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 3 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM2(1) [VDD A1 net13]
[Column 4]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(1) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 4 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 5 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(1) [net13 A2 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(1) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 6 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net18 B2 net13]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net13 B1 net18]

-------- Solution 7 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net18 B1 net13]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net13 B2 net18]

-------- Solution 8 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 5]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]
[Column 6]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 7]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]

-------- Solution 9 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 5]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]
[Column 6]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 7]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]

-------- Solution 10 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 5]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]

-------- Solution 11 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 12 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(1) [VDD A2 net13]
[Column 4]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(1) [net13 A2 VDD]
[Column 5]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 13 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 14 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(1) [net13 A2 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(1) [VDD A2 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 15 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 16 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 17 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM2(1) [VDD A1 net13]
[Column 4]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(1) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 18 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 5]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]
[Column 6]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 7]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]

-------- Solution 19 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 5]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 6]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 7]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]

-------- Solution 20 --------
[Column 1]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net18 B2 net13]
[Column 2]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net13 B1 net18]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 5]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]

-------- Solution 21 --------
[Column 1]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [VDD A2 net13]
[Column 2]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [net13 A1 VDD]
[Column 3]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 4]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net18 B2 net13]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net13 B1 net18]

-------- Solution 22 --------
[Column 1]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [VDD A2 net13]
[Column 2]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [net13 A1 VDD]
[Column 3]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 4]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net18 B1 net13]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net13 B2 net18]

-------- Solution 23 --------
[Column 1]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net18 B1 net13]
[Column 2]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net13 B2 net18]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 5]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]

-------- Solution 24 --------
[Column 1]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [VDD A2 net13]
[Column 2]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [net13 A1 VDD]
[Column 3]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 4]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 25 --------
[Column 1]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 2]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 5]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]

-------- Solution 26 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 27 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 28 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(1) [VDD A1 net13]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM2(1) [net13 A1 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 29 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(1) [net13 A2 VDD]
[Column 5]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(1) [VDD A2 net13]
[Column 6]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 7]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]

-------- Solution 30 --------
[Column 1]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 2]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 5]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [VDD A1 net13]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [net13 A2 VDD]

-------- Solution 31 --------
[Column 1]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [VDD A2 net13]
[Column 2]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [net13 A1 VDD]
[Column 3]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 4]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 32 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 5]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]

-------- Solution 33 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 5]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]

-------- Solution 34 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 35 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 36 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM3(1) [VDD A2 net13]
[Column 4]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(1) [net13 A2 VDD]
[Column 5]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 37 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 5]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 6]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 7]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]

-------- Solution 38 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 5]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 6]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]
[Column 7]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]

-------- Solution 39 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 5]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 6]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 7]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]

-------- Solution 40 --------
[Column 1]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 5]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]
[Column 6]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 7]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]

-------- Solution 41 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM7(2) [net29 B2 net18], PMOS : MM5(2) [net18 B2 net13]
[Column 5]
NMOS : MM6(2) [net18 A2 net30], PMOS : MM3(2) [net13 A2 VDD]
[Column 6]
NMOS : MM8(2) [net30 A1 VSS], PMOS : MM2(2) [VDD A1 net13]
[Column 7]
NMOS : MM9(2) [VSS B1 net29], PMOS : MM4(2) [net13 B1 net18]

-------- Solution 42 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM9(2) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 5]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 6]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 7]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]

-------- Solution 43 --------
[Column 1]
NMOS : MM0(2) [VSS net18 Y], PMOS : MM1(2) [VDD net18 Y]
[Column 2]
NMOS : MM0(2) [Y net18 VSS], PMOS : MM1(2) [Y net18 VDD]
[Column 3]
NMOS : MM9(1) [VSS B1 net29], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM9(1) [net29 B1 VSS], PMOS : MM4(2) [net18 B1 net13]
[Column 5]
NMOS : MM8(2) [VSS A1 net30], PMOS : MM2(2) [net13 A1 VDD]
[Column 6]
NMOS : MM6(2) [net30 A2 net18], PMOS : MM3(2) [VDD A2 net13]
[Column 7]
NMOS : MM7(2) [net18 B2 net29], PMOS : MM5(2) [net13 B2 net18]

