DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "atlys"
unitName "pkg_atlys_itsdaq"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
(DmPackageRef
library "unisim"
unitName "VCOMPONENTS"
)
]
instances [
(Instance
name "Uticksgen"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
mwi 0
uid 6337,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 7738,0
)
(Instance
name "U_31"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7994,0
)
(Instance
name "U_32"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8022,0
)
(Instance
name "U_33"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8050,0
)
(Instance
name "U_34"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8078,0
)
(Instance
name "U_19"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8106,0
)
(Instance
name "U_20"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8134,0
)
(Instance
name "U_22"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8190,0
)
(Instance
name "U_23"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 12563,0
)
(Instance
name "Uticksgen1"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
mwi 0
uid 13640,0
)
(Instance
name "U_36"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 19677,0
)
(Instance
name "Uddrcgtx"
duLibraryName "unisim"
duName "ODDR2"
elements [
(GiElement
name "DDR_ALIGNMENT"
type "string"
value "\"NONE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 29444,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 29453,0
)
(Instance
name "Ubufg100"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 31257,0
)
(Instance
name "Ueth"
duLibraryName "atlys"
duName "net_top"
elements [
]
mwi 0
uid 31974,0
)
(Instance
name "Umain"
duLibraryName "hsio"
duName "main_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0B0B#"
)
(GiElement
name "ISHSIO"
type "integer"
value "0"
)
(GiElement
name "TRIG_TLU_EN"
type "integer"
value "C_TLU_EN"
)
(GiElement
name "TRIG_TDC_EN"
type "integer"
value "C_TDC_EN"
)
(GiElement
name "BUILD_NO"
type "integer"
value "C_FW_BUILD_NO"
)
(GiElement
name "RO_MOD_PRES"
type "std_logic_vector(35 downto 0)"
value "C_MOD_PRES"
)
(GiElement
name "RO_MOD_RAW"
type "std_logic_vector(35 downto 0)"
value "C_MOD_RAW"
)
(GiElement
name "RO_MOD_HST"
type "std_logic_vector(35 downto 0)"
value "C_MOD_HST"
)
(GiElement
name "RO_MOD_TYPE"
type "std_logic_vector(35 downto 0)"
value "C_MOD_TYPE"
)
(GiElement
name "RO_MOD_IDBG"
type "std_logic_vector(35 downto 0)"
value "C_MOD_IDBG"
)
]
mwi 0
uid 33426,0
)
(Instance
name "Uclkrstblk"
duLibraryName "atlys"
duName "itsdaq_clk_rst"
elements [
]
mwi 0
uid 34101,0
)
(Instance
name "Udio"
duLibraryName "atlys"
duName "dio_itsdaq_drv"
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
mwi 0
uid 34178,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb7"
number "7"
)
(EmbeddedInstance
name "eb6"
number "6"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "4"
insts [
(Instance
name "U_47"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 6252,0
)
]
)
(FrameInstance
name "g1"
style 1
insts [
(Instance
name "U_15"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 6552,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 6580,0
)
(Instance
name "U_27"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7782,0
)
(Instance
name "U_28"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7810,0
)
(Instance
name "U_29"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7838,0
)
(Instance
name "U_30"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7866,0
)
(Instance
name "U_17"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14256,0
)
(Instance
name "U_18"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14284,0
)
]
)
]
libraryRefs [
"IEEE"
"utils"
"atlys"
"hsio"
"unisim"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/itsdaq_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/itsdaq_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/itsdaq_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/itsdaq_top"
)
(vvPair
variable "date"
value "08/15/14"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "itsdaq_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "08/15/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "12:17:54"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "atlys"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../atlys/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../atlys/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../atlys/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../atlys/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "itsdaq_top"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/itsdaq_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/itsdaq_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:31:26"
)
(vvPair
variable "unit"
value "itsdaq_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1367,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-215000,-61375,-213500,-60625"
)
(Line
uid 12,0
sl 0
ro 270
xt "-213500,-61000,-213000,-61000"
pts [
"-213500,-61000"
"-213000,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "-219200,-61500,-216000,-60500"
st "clk100_i"
ju 2
blo "-216000,-60700"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "1000,6625,2500,7375"
)
(Line
uid 26,0
sl 0
ro 270
xt "2500,7000,3000,7000"
pts [
"2500,7000"
"3000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "-4600,6500,0,7500"
st "usb_ast_ni"
ju 2
blo "0,7300"
tm "WireNameMgr"
)
)
)
*3 (Net
uid 29,0
decl (Decl
n "usb_ast_ni"
t "std_logic"
prec "--#onBoardUSBcontroller"
eolc "--#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,58775,58500,61175"
st "--#onBoardUSBcontroller
usb_ast_ni     : std_logic --#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
)
)
*4 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "1000,7625,2500,8375"
)
(Line
uid 40,0
sl 0
ro 270
xt "2500,8000,3000,8000"
pts [
"2500,8000"
"3000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
)
xt "-4700,7500,0,8500"
st "usb_dst_ni"
ju 2
blo "0,8300"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 43,0
decl (Decl
n "usb_dst_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
preAdd 0
posAdd 0
o 3
suid 3,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,61175,58700,62375"
st "usb_dst_ni     : std_logic --#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
)
)
*6 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "1000,8625,2500,9375"
)
(Line
uid 54,0
sl 0
ro 270
xt "2500,9000,3000,9000"
pts [
"2500,9000"
"3000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
)
xt "-4400,8500,0,9500"
st "usb_flag_i"
ju 2
blo "0,9300"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 57,0
decl (Decl
n "usb_flag_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
preAdd 0
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,62375,57000,63575"
st "usb_flag_i     : std_logic --#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
)
)
*8 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "1000,9625,2500,10375"
)
(Line
uid 68,0
sl 0
ro 270
xt "2500,10000,3000,10000"
pts [
"2500,10000"
"3000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
)
xt "-4500,9500,0,10500"
st "usb_wait_i"
ju 2
blo "0,10300"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 71,0
decl (Decl
n "usb_wait_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
preAdd 0
posAdd 0
o 5
suid 5,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,63575,56600,64775"
st "usb_wait_i     : std_logic --#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
)
)
*10 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "16500,17625,18000,18375"
)
(Line
uid 82,0
sl 0
ro 270
xt "16000,18000,16500,18000"
pts [
"16000,18000"
"16500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
)
xt "19000,17500,23000,18500"
st "usb_db_io"
blo "19000,18300"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 85,0
decl (Decl
n "usb_db_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
preAdd 0
posAdd 0
o 6
suid 6,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,64775,62300,65975"
st "usb_db_io      : std_logic_vector(7 downto 0) --#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
)
)
*12 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "1000,10625,2500,11375"
)
(Line
uid 96,0
sl 0
ro 270
xt "2500,11000,3000,11000"
pts [
"2500,11000"
"3000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
)
xt "-3500,10500,0,11500"
st "usb_clk_i"
ju 2
blo "0,11300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 99,0
decl (Decl
n "usb_clk_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
preAdd 0
posAdd 0
o 7
suid 7,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,65975,58000,67175"
st "usb_clk_i      : std_logic --#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
)
)
*14 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "16500,16625,18000,17375"
)
(Line
uid 110,0
sl 0
ro 270
xt "16000,17000,16500,17000"
pts [
"16000,17000"
"16500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "19000,16500,22700,17500"
st "usb_oe_o"
blo "19000,17300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 113,0
decl (Decl
n "usb_oe_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
preAdd 0
posAdd 0
o 8
suid 8,0
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,67175,56800,68375"
st "usb_oe_o       : std_logic --#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
)
)
*16 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "16500,15625,18000,16375"
)
(Line
uid 124,0
sl 0
ro 270
xt "16000,16000,16500,16000"
pts [
"16000,16000"
"16500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "19000,15500,22700,16500"
st "usb_wr_o"
blo "19000,16300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 127,0
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
preAdd 0
posAdd 0
o 9
suid 9,0
)
declText (MLText
uid 128,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,68375,57200,69575"
st "usb_wr_o       : std_logic --#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
)
)
*18 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "16500,14625,18000,15375"
)
(Line
uid 138,0
sl 0
ro 270
xt "16000,15000,16500,15000"
pts [
"16000,15000"
"16500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
)
xt "19000,14500,24900,15500"
st "usb_pktend_o"
blo "19000,15300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 141,0
decl (Decl
n "usb_pktend_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
preAdd 0
posAdd 0
o 10
suid 10,0
)
declText (MLText
uid 142,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,69575,58600,70775"
st "usb_pktend_o   : std_logic --#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
)
)
*20 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "16500,13625,18000,14375"
)
(Line
uid 152,0
sl 0
ro 270
xt "16000,14000,16500,14000"
pts [
"16000,14000"
"16500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
)
xt "19000,13500,22800,14500"
st "usb_dir_o"
blo "19000,14300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 155,0
decl (Decl
n "usb_dir_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
preAdd 0
posAdd 0
o 11
suid 11,0
)
declText (MLText
uid 156,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,70775,53000,71975"
st "usb_dir_o      : std_logic --#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
)
)
*22 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "16500,12625,18000,13375"
)
(Line
uid 166,0
sl 0
ro 270
xt "16000,13000,16500,13000"
pts [
"16000,13000"
"16500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
)
xt "19000,12500,24300,13500"
st "usb_mode_o"
blo "19000,13300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 169,0
decl (Decl
n "usb_mode_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
preAdd 0
posAdd 0
o 12
suid 12,0
)
declText (MLText
uid 170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,71975,54800,73175"
st "usb_mode_o     : std_logic --#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
)
)
*24 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "16500,11625,18000,12375"
)
(Line
uid 180,0
sl 0
ro 270
xt "16000,12000,16500,12000"
pts [
"16000,12000"
"16500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
)
xt "19000,11500,23000,12500"
st "usb_adr_o"
blo "19000,12300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 183,0
decl (Decl
n "usb_adr_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
preAdd 0
posAdd 0
o 13
suid 13,0
)
declText (MLText
uid 184,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,73175,68500,74375"
st "usb_adr_o      : std_logic_vector(1 downto 0) --#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
)
)
*26 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "15500,625,17000,1375"
)
(Line
uid 194,0
sl 0
ro 270
xt "15000,1000,15500,1000"
pts [
"15000,1000"
"15500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
)
xt "18000,500,22800,1500"
st "flash_clk_o"
blo "18000,1300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 197,0
decl (Decl
n "flash_clk_o"
t "std_logic"
prec "--#onBoardQuad-SPIFlash"
eolc "--#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
preAdd 0
posAdd 0
o 14
suid 14,0
)
declText (MLText
uid 198,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,74375,54900,76775"
st "--#onBoardQuad-SPIFlash
flash_clk_o    : std_logic --#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
)
)
*28 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "15500,-375,17000,375"
)
(Line
uid 208,0
sl 0
ro 270
xt "15000,0,15500,0"
pts [
"15000,0"
"15500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "18000,-500,22600,500"
st "flash_cs_o"
blo "18000,300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 211,0
decl (Decl
n "flash_cs_o"
t "std_logic"
eolc "--#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
preAdd 0
posAdd 0
o 15
suid 15,0
)
declText (MLText
uid 212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,76775,55400,77975"
st "flash_cs_o     : std_logic --#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
)
)
*30 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "0,-1375,1500,-625"
)
(Line
uid 222,0
sl 0
ro 270
xt "1500,-1000,2000,-1000"
pts [
"1500,-1000"
"2000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
isHidden 1
)
xt "-5500,-1500,-1000,-500"
st "flash_dq_i"
ju 2
blo "-1000,-700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 225,0
decl (Decl
n "flash_dq_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
preAdd 0
posAdd 0
o 16
suid 16,0
)
declText (MLText
uid 226,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,77975,71400,79175"
st "flash_dq_i     : std_logic_vector(3 downto 0) --#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
)
)
*32 (PortIoOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "8500,-36375,10000,-35625"
)
(Line
uid 236,0
sl 0
ro 270
xt "8000,-36000,8500,-36000"
pts [
"8000,-36000"
"8500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
isHidden 1
)
xt "11000,-36500,13100,-35500"
st "led_o"
blo "11000,-35700"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 239,0
decl (Decl
n "led_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 17,0
)
declText (MLText
uid 240,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,79175,64700,81575"
st "--#onBoardLeds
led_o          : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
)
)
*34 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-215000,-52375,-213500,-51625"
)
(Line
uid 250,0
sl 0
ro 270
xt "-213500,-52000,-213000,-52000"
pts [
"-213500,-52000"
"-213000,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "-218000,-52500,-216000,-51500"
st "btn_i"
ju 2
blo "-216000,-51700"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 253,0
decl (Decl
n "btn_i"
t "std_logic_vector"
b "(5 downto 0)"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 18,0
)
declText (MLText
uid 254,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,81575,70900,83975"
st "--#onBoardPUSHBUTTONS
btn_i          : std_logic_vector(5 downto 0) --#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
)
)
*36 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "-215000,-51375,-213500,-50625"
)
(Line
uid 264,0
sl 0
ro 270
xt "-213500,-51000,-213000,-51000"
pts [
"-213500,-51000"
"-213000,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
)
xt "-217700,-51500,-216000,-50500"
st "sw_i"
ju 2
blo "-216000,-50700"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 267,0
decl (Decl
n "sw_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardSWITCHES"
eolc "--#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
preAdd 0
posAdd 0
o 19
suid 19,0
)
declText (MLText
uid 268,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,83975,64400,86375"
st "--#onBoardSWITCHES
sw_i           : std_logic_vector(7 downto 0) --#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
)
)
*38 (PortIoOut
uid 457,0
shape (CompositeShape
uid 458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 459,0
sl 0
ro 270
xt "16500,-12375,18000,-11625"
)
(Line
uid 460,0
sl 0
ro 270
xt "16000,-12000,16500,-12000"
pts [
"16000,-12000"
"16500,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 461,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
isHidden 1
)
xt "19000,-12500,24300,-11500"
st "ddr2_clk0_o"
blo "19000,-11700"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 463,0
decl (Decl
n "ddr2_clk0_o"
t "std_logic"
prec "--#DDR2"
eolc "--#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
preAdd 0
posAdd 0
o 20
suid 33,0
)
declText (MLText
uid 464,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,103175,58900,105575"
st "--#DDR2
ddr2_clk0_o    : std_logic --#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
)
)
*40 (PortIoOut
uid 471,0
shape (CompositeShape
uid 472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 473,0
sl 0
ro 270
xt "16500,-13375,18000,-12625"
)
(Line
uid 474,0
sl 0
ro 270
xt "16000,-13000,16500,-13000"
pts [
"16000,-13000"
"16500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
isHidden 1
)
xt "19000,-13500,24300,-12500"
st "ddr2_clk1_o"
blo "19000,-12700"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 477,0
decl (Decl
n "ddr2_clk1_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
preAdd 0
posAdd 0
o 21
suid 34,0
)
declText (MLText
uid 478,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,105575,59800,106775"
st "ddr2_clk1_o    : std_logic --#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
)
)
*42 (PortIoOut
uid 485,0
shape (CompositeShape
uid 486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 487,0
sl 0
ro 270
xt "16500,-14375,18000,-13625"
)
(Line
uid 488,0
sl 0
ro 270
xt "16000,-14000,16500,-14000"
pts [
"16000,-14000"
"16500,-14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 489,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
)
xt "19000,-14500,24000,-13500"
st "ddr2_cke_o"
blo "19000,-13700"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 491,0
decl (Decl
n "ddr2_cke_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
preAdd 0
posAdd 0
o 22
suid 35,0
)
declText (MLText
uid 492,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,106775,58400,107975"
st "ddr2_cke_o     : std_logic --#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
)
)
*44 (PortIoOut
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 270
xt "16500,-15375,18000,-14625"
)
(Line
uid 502,0
sl 0
ro 270
xt "16000,-15000,16500,-15000"
pts [
"16000,-15000"
"16500,-15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
)
xt "19000,-15500,24400,-14500"
st "ddr2_ras_no"
blo "19000,-14700"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 505,0
decl (Decl
n "ddr2_ras_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
preAdd 0
posAdd 0
o 23
suid 36,0
)
declText (MLText
uid 506,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,107975,63500,109175"
st "ddr2_ras_no    : std_logic --#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
)
)
*46 (PortIoOut
uid 513,0
shape (CompositeShape
uid 514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 515,0
sl 0
ro 270
xt "16500,-16375,18000,-15625"
)
(Line
uid 516,0
sl 0
ro 270
xt "16000,-16000,16500,-16000"
pts [
"16000,-16000"
"16500,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 517,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
isHidden 1
)
xt "19000,-16500,24500,-15500"
st "ddr2_cas_no"
blo "19000,-15700"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 519,0
decl (Decl
n "ddr2_cas_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
preAdd 0
posAdd 0
o 24
suid 37,0
)
declText (MLText
uid 520,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,109175,67300,110375"
st "ddr2_cas_no    : std_logic --#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
)
)
*48 (PortIoOut
uid 527,0
shape (CompositeShape
uid 528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 529,0
sl 0
ro 270
xt "16500,-17375,18000,-16625"
)
(Line
uid 530,0
sl 0
ro 270
xt "16000,-17000,16500,-17000"
pts [
"16000,-17000"
"16500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 531,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
isHidden 1
)
xt "19000,-17500,24300,-16500"
st "ddr2_wen_o"
blo "19000,-16700"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 533,0
decl (Decl
n "ddr2_wen_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
preAdd 0
posAdd 0
o 25
suid 38,0
)
declText (MLText
uid 534,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,110375,58000,111575"
st "ddr2_wen_o     : std_logic --#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
)
)
*50 (PortIoOut
uid 541,0
shape (CompositeShape
uid 542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 543,0
sl 0
ro 270
xt "16500,-18375,18000,-17625"
)
(Line
uid 544,0
sl 0
ro 270
xt "16000,-18000,16500,-18000"
pts [
"16000,-18000"
"16500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 545,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "19000,-18500,24000,-17500"
st "ddr2_rzq_o"
blo "19000,-17700"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 547,0
decl (Decl
n "ddr2_rzq_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L31P, Schname=RZQ"
preAdd 0
posAdd 0
o 26
suid 39,0
)
declText (MLText
uid 548,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,111575,52100,112775"
st "ddr2_rzq_o     : std_logic --#Bank=3, Pinname=IO_L31P, Schname=RZQ"
)
)
*52 (PortIoOut
uid 555,0
shape (CompositeShape
uid 556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 557,0
sl 0
ro 270
xt "16500,-19375,18000,-18625"
)
(Line
uid 558,0
sl 0
ro 270
xt "16000,-19000,16500,-19000"
pts [
"16000,-19000"
"16500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 559,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 560,0
va (VaSet
isHidden 1
)
xt "19000,-19500,23900,-18500"
st "ddr2_zio_o"
blo "19000,-18700"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 561,0
decl (Decl
n "ddr2_zio_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L83P, Schname=ZIO"
preAdd 0
posAdd 0
o 27
suid 40,0
)
declText (MLText
uid 562,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,112775,51700,113975"
st "ddr2_zio_o     : std_logic --#Bank=3, Pinname=IO_L83P, Schname=ZIO"
)
)
*54 (PortIoOut
uid 569,0
shape (CompositeShape
uid 570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 571,0
sl 0
ro 270
xt "16500,-20375,18000,-19625"
)
(Line
uid 572,0
sl 0
ro 270
xt "16000,-20000,16500,-20000"
pts [
"16000,-20000"
"16500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 573,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
)
xt "19000,-20500,23200,-19500"
st "ddr2_ba_o"
blo "19000,-19700"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 575,0
decl (Decl
n "ddr2_ba_o"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
preAdd 0
posAdd 0
o 28
suid 41,0
)
declText (MLText
uid 576,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,113975,67600,115175"
st "ddr2_ba_o      : std_logic_vector(2 downto 0) --#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
)
)
*56 (PortIoOut
uid 583,0
shape (CompositeShape
uid 584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 585,0
sl 0
ro 270
xt "16500,-21375,18000,-20625"
)
(Line
uid 586,0
sl 0
ro 270
xt "16000,-21000,16500,-21000"
pts [
"16000,-21000"
"16500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 587,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
isHidden 1
)
xt "19000,-21500,22700,-20500"
st "ddr2_a_o"
blo "19000,-20700"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 589,0
decl (Decl
n "ddr2_a_o"
t "std_logic_vector"
b "(12 downto 0)"
eolc "--#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
preAdd 0
posAdd 0
o 29
suid 42,0
)
declText (MLText
uid 590,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,115175,66700,116375"
st "ddr2_a_o       : std_logic_vector(12 downto 0) --#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
)
)
*58 (Net
uid 603,0
decl (Decl
n "ddr2_dq_io"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
preAdd 0
posAdd 0
o 30
suid 43,0
)
declText (MLText
uid 604,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,116375,68800,117575"
st "ddr2_dq_io     : std_logic_vector(15 downto 0) --#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
)
)
*59 (PortIoOut
uid 611,0
shape (CompositeShape
uid 612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 613,0
sl 0
ro 270
xt "16500,-23375,18000,-22625"
)
(Line
uid 614,0
sl 0
ro 270
xt "16000,-23000,16500,-23000"
pts [
"16000,-23000"
"16500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 615,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "19000,-23500,25100,-22500"
st "ddr2_udqs_po"
blo "19000,-22700"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 617,0
decl (Decl
n "ddr2_udqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
preAdd 0
posAdd 0
o 31
suid 44,0
)
declText (MLText
uid 618,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,117575,62200,118775"
st "ddr2_udqs_po   : std_logic --#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
)
)
*61 (PortIoOut
uid 625,0
shape (CompositeShape
uid 626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 627,0
sl 0
ro 270
xt "16500,-24375,18000,-23625"
)
(Line
uid 628,0
sl 0
ro 270
xt "16000,-24000,16500,-24000"
pts [
"16000,-24000"
"16500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "19000,-24500,25100,-23500"
st "ddr2_udqs_no"
blo "19000,-23700"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 631,0
decl (Decl
n "ddr2_udqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
preAdd 0
posAdd 0
o 32
suid 45,0
)
declText (MLText
uid 632,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,118775,63100,119975"
st "ddr2_udqs_no   : std_logic --#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
)
)
*63 (PortIoOut
uid 639,0
shape (CompositeShape
uid 640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 641,0
sl 0
ro 270
xt "16500,-6375,18000,-5625"
)
(Line
uid 642,0
sl 0
ro 270
xt "16000,-6000,16500,-6000"
pts [
"16000,-6000"
"16500,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "19000,-6500,24900,-5500"
st "ddr2_ldqs_po"
blo "19000,-5700"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 645,0
decl (Decl
n "ddr2_ldqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
preAdd 0
posAdd 0
o 33
suid 46,0
)
declText (MLText
uid 646,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,119975,61200,121175"
st "ddr2_ldqs_po   : std_logic --#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
)
)
*65 (PortIoOut
uid 653,0
shape (CompositeShape
uid 654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 655,0
sl 0
ro 270
xt "16500,-7375,18000,-6625"
)
(Line
uid 656,0
sl 0
ro 270
xt "16000,-7000,16500,-7000"
pts [
"16000,-7000"
"16500,-7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 657,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
isHidden 1
)
xt "19000,-7500,24900,-6500"
st "ddr2_ldqs_no"
blo "19000,-6700"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 659,0
decl (Decl
n "ddr2_ldqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
preAdd 0
posAdd 0
o 34
suid 47,0
)
declText (MLText
uid 660,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,121175,62100,122375"
st "ddr2_ldqs_no   : std_logic --#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
)
)
*67 (PortIoOut
uid 667,0
shape (CompositeShape
uid 668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 669,0
sl 0
ro 270
xt "16500,-8375,18000,-7625"
)
(Line
uid 670,0
sl 0
ro 270
xt "16000,-8000,16500,-8000"
pts [
"16000,-8000"
"16500,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 671,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
)
xt "19000,-8500,24100,-7500"
st "ddr2_ldm_o"
blo "19000,-7700"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 673,0
decl (Decl
n "ddr2_ldm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
preAdd 0
posAdd 0
o 35
suid 48,0
)
declText (MLText
uid 674,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,122375,63400,123575"
st "ddr2_ldm_o     : std_logic --#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
)
)
*69 (PortIoOut
uid 681,0
shape (CompositeShape
uid 682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 683,0
sl 0
ro 270
xt "16500,-9375,18000,-8625"
)
(Line
uid 684,0
sl 0
ro 270
xt "16000,-9000,16500,-9000"
pts [
"16000,-9000"
"16500,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "19000,-9500,24300,-8500"
st "ddr2_udm_o"
blo "19000,-8700"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 687,0
decl (Decl
n "ddr2_udm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
preAdd 0
posAdd 0
o 36
suid 49,0
)
declText (MLText
uid 688,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,123575,68100,124775"
st "ddr2_udm_o     : std_logic --#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
)
)
*71 (PortIoOut
uid 695,0
shape (CompositeShape
uid 696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 697,0
sl 0
ro 270
xt "16500,-10375,18000,-9625"
)
(Line
uid 698,0
sl 0
ro 270
xt "16000,-10000,16500,-10000"
pts [
"16000,-10000"
"16500,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
)
xt "19000,-10500,24100,-9500"
st "ddr2_odt_o"
blo "19000,-9700"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 701,0
decl (Decl
n "ddr2_odt_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
preAdd 0
posAdd 0
o 37
suid 50,0
)
declText (MLText
uid 702,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,124775,58800,125975"
st "ddr2_odt_o     : std_logic --#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
)
)
*73 (PortIoOut
uid 709,0
shape (CompositeShape
uid 710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 711,0
sl 0
ro 270
xt "16500,37625,18000,38375"
)
(Line
uid 712,0
sl 0
ro 270
xt "16000,38000,16500,38000"
pts [
"16000,38000"
"16500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 713,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "19000,37500,25300,38500"
st "hdmi_o_clk_po"
blo "19000,38300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 715,0
decl (Decl
n "hdmi_o_clk_po"
t "std_logic"
prec "--#onboardHDMIOUT"
eolc "--#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
preAdd 0
posAdd 0
o 38
suid 51,0
)
declText (MLText
uid 716,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,125975,57800,128375"
st "--#onboardHDMIOUT
hdmi_o_clk_po  : std_logic --#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
)
)
*75 (PortIoOut
uid 723,0
shape (CompositeShape
uid 724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 725,0
sl 0
ro 270
xt "16500,38625,18000,39375"
)
(Line
uid 726,0
sl 0
ro 270
xt "16000,39000,16500,39000"
pts [
"16000,39000"
"16500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "19000,38500,25300,39500"
st "hdmi_o_clk_no"
blo "19000,39300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 729,0
decl (Decl
n "hdmi_o_clk_no"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
preAdd 0
posAdd 0
o 39
suid 52,0
)
declText (MLText
uid 730,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,128375,61100,129575"
st "hdmi_o_clk_no  : std_logic --#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
)
)
*77 (PortIoOut
uid 737,0
shape (CompositeShape
uid 738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 739,0
sl 0
ro 270
xt "16500,39625,18000,40375"
)
(Line
uid 740,0
sl 0
ro 270
xt "16000,40000,16500,40000"
pts [
"16000,40000"
"16500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 741,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
isHidden 1
)
xt "19000,39500,24800,40500"
st "hdmi_o_d_po"
blo "19000,40300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 743,0
decl (Decl
n "hdmi_o_d_po"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
preAdd 0
posAdd 0
o 40
suid 53,0
)
declText (MLText
uid 744,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,129575,66600,130775"
st "hdmi_o_d_po    : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
)
)
*79 (PortIoOut
uid 751,0
shape (CompositeShape
uid 752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 753,0
sl 0
ro 270
xt "16500,40625,18000,41375"
)
(Line
uid 754,0
sl 0
ro 270
xt "16000,41000,16500,41000"
pts [
"16000,41000"
"16500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "19000,40500,24800,41500"
st "hdmi_o_d_no"
blo "19000,41300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 757,0
decl (Decl
n "hdmi_o_d_no"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
preAdd 0
posAdd 0
o 41
suid 54,0
)
declText (MLText
uid 758,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,130775,66800,131975"
st "hdmi_o_d_no    : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
)
)
*81 (Net
uid 771,0
decl (Decl
n "hdmi_o_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
preAdd 0
posAdd 0
o 42
suid 55,0
)
declText (MLText
uid 772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,131975,61100,133175"
st "hdmi_o_scl_io  : std_logic --#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
)
)
*82 (Net
uid 785,0
decl (Decl
n "hdmi_o_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
preAdd 0
posAdd 0
o 43
suid 56,0
)
declText (MLText
uid 786,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,133175,61800,134375"
st "hdmi_o_sda_io  : std_logic --#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
)
)
*83 (PortIoIn
uid 793,0
shape (CompositeShape
uid 794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 795,0
sl 0
ro 270
xt "1000,52625,2500,53375"
)
(Line
uid 796,0
sl 0
ro 270
xt "2500,53000,3000,53000"
pts [
"2500,53000"
"3000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 797,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
isHidden 1
)
xt "-6200,52500,0,53500"
st "hdmi_i1_clk_pi"
ju 2
blo "0,53300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 799,0
decl (Decl
n "hdmi_i1_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN1(PMODA)"
eolc "--#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
preAdd 0
posAdd 0
o 44
suid 57,0
)
declText (MLText
uid 800,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,134375,63100,136775"
st "--#onboardHDMIIN1(PMODA)
hdmi_i1_clk_pi : std_logic --#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
)
)
*85 (PortIoIn
uid 807,0
shape (CompositeShape
uid 808,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 809,0
sl 0
ro 270
xt "1000,53625,2500,54375"
)
(Line
uid 810,0
sl 0
ro 270
xt "2500,54000,3000,54000"
pts [
"2500,54000"
"3000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 811,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 812,0
va (VaSet
isHidden 1
)
xt "-6200,53500,0,54500"
st "hdmi_i1_clk_ni"
ju 2
blo "0,54300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 813,0
decl (Decl
n "hdmi_i1_clk_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
preAdd 0
posAdd 0
o 45
suid 58,0
)
declText (MLText
uid 814,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,136775,63300,137975"
st "hdmi_i1_clk_ni : std_logic --#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
)
)
*87 (PortIoIn
uid 821,0
shape (CompositeShape
uid 822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 823,0
sl 0
ro 270
xt "1000,54625,2500,55375"
)
(Line
uid 824,0
sl 0
ro 270
xt "2500,55000,3000,55000"
pts [
"2500,55000"
"3000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 825,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
isHidden 1
)
xt "-5700,54500,0,55500"
st "hdmi_i1_d_pi"
ju 2
blo "0,55300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 827,0
decl (Decl
n "hdmi_i1_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
preAdd 0
posAdd 0
o 46
suid 59,0
)
declText (MLText
uid 828,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,137975,67000,139175"
st "hdmi_i1_d_pi   : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
)
)
*89 (PortIoIn
uid 835,0
shape (CompositeShape
uid 836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 837,0
sl 0
ro 270
xt "1000,55625,2500,56375"
)
(Line
uid 838,0
sl 0
ro 270
xt "2500,56000,3000,56000"
pts [
"2500,56000"
"3000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 839,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "-5700,55500,0,56500"
st "hdmi_i1_d_ni"
ju 2
blo "0,56300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 841,0
decl (Decl
n "hdmi_i1_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
preAdd 0
posAdd 0
o 47
suid 60,0
)
declText (MLText
uid 842,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,139175,70300,140375"
st "hdmi_i1_d_ni   : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
)
)
*91 (Net
uid 855,0
decl (Decl
n "hdmi_i1_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
preAdd 0
posAdd 0
o 48
suid 61,0
)
declText (MLText
uid 856,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,140375,55500,141575"
st "hdmi_i1_scl_io : std_logic --#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
)
)
*92 (Net
uid 869,0
decl (Decl
n "hdmi_i1_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
preAdd 0
posAdd 0
o 49
suid 62,0
)
declText (MLText
uid 870,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,141575,56200,142775"
st "hdmi_i1_sda_io : std_logic --#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
)
)
*93 (PortIoIn
uid 877,0
shape (CompositeShape
uid 878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 879,0
sl 0
ro 270
xt "1000,44625,2500,45375"
)
(Line
uid 880,0
sl 0
ro 270
xt "2500,45000,3000,45000"
pts [
"2500,45000"
"3000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 881,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
isHidden 1
)
xt "-6200,44500,0,45500"
st "hdmi_i2_clk_pi"
ju 2
blo "0,45300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 883,0
decl (Decl
n "hdmi_i2_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN2"
eolc "--#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
preAdd 0
posAdd 0
o 50
suid 63,0
)
declText (MLText
uid 884,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,142775,66000,145175"
st "--#onboardHDMIIN2
hdmi_i2_clk_pi : std_logic --#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
)
)
*95 (PortIoIn
uid 891,0
shape (CompositeShape
uid 892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 893,0
sl 0
ro 270
xt "1000,45625,2500,46375"
)
(Line
uid 894,0
sl 0
ro 270
xt "2500,46000,3000,46000"
pts [
"2500,46000"
"3000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "-6200,45500,0,46500"
st "hdmi_i2_clk_ni"
ju 2
blo "0,46300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 897,0
decl (Decl
n "hdmi_i2_clk_ni"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
preAdd 0
posAdd 0
o 51
suid 64,0
)
declText (MLText
uid 898,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,145175,66200,146375"
st "hdmi_i2_clk_ni : std_logic --#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
)
)
*97 (PortIoIn
uid 905,0
shape (CompositeShape
uid 906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 907,0
sl 0
ro 270
xt "1000,46625,2500,47375"
)
(Line
uid 908,0
sl 0
ro 270
xt "2500,47000,3000,47000"
pts [
"2500,47000"
"3000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 909,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
isHidden 1
)
xt "-5700,46500,0,47500"
st "hdmi_i2_d_pi"
ju 2
blo "0,47300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 911,0
decl (Decl
n "hdmi_i2_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
preAdd 0
posAdd 0
o 52
suid 65,0
)
declText (MLText
uid 912,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,146375,72800,147575"
st "hdmi_i2_d_pi   : std_logic_vector(2 downto 0) --#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
)
)
*99 (PortIoIn
uid 919,0
shape (CompositeShape
uid 920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 921,0
sl 0
ro 270
xt "1000,47625,2500,48375"
)
(Line
uid 922,0
sl 0
ro 270
xt "2500,48000,3000,48000"
pts [
"2500,48000"
"3000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 923,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
isHidden 1
)
xt "-5700,47500,0,48500"
st "hdmi_i2_d_ni"
ju 2
blo "0,48300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 925,0
decl (Decl
n "hdmi_i2_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
preAdd 0
posAdd 0
o 53
suid 66,0
)
declText (MLText
uid 926,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,147575,73700,148775"
st "hdmi_i2_d_ni   : std_logic_vector(2 downto 0) --#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
)
)
*101 (Net
uid 939,0
decl (Decl
n "hdmi_i2_scl_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
preAdd 0
posAdd 0
o 54
suid 67,0
)
declText (MLText
uid 940,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,148775,64800,149975"
st "hdmi_i2_scl_io : std_logic --#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
)
)
*102 (Net
uid 953,0
decl (Decl
n "hdmi_i2_sda_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
preAdd 0
posAdd 0
o 55
suid 68,0
)
declText (MLText
uid 954,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,149975,64100,151175"
st "hdmi_i2_sda_io : std_logic --#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
)
)
*103 (PortIoOut
uid 961,0
shape (CompositeShape
uid 962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 963,0
sl 0
ro 270
xt "16500,26625,18000,27375"
)
(Line
uid 964,0
sl 0
ro 270
xt "16000,27000,16500,27000"
pts [
"16000,27000"
"16500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 965,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
isHidden 1
)
xt "19000,26500,25000,27500"
st "usbhost_clk_o"
blo "19000,27300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 967,0
decl (Decl
n "usbhost_clk_o"
t "std_logic"
prec "--#onboardUSBHostController"
eolc "--#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
preAdd 0
posAdd 0
o 56
suid 69,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,151175,60700,153575"
st "--#onboardUSBHostController
usbhost_clk_o  : std_logic --#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
)
)
*105 (PortIoOut
uid 975,0
shape (CompositeShape
uid 976,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 977,0
sl 0
ro 270
xt "16500,25625,18000,26375"
)
(Line
uid 978,0
sl 0
ro 270
xt "16000,26000,16500,26000"
pts [
"16000,26000"
"16500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 979,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 980,0
va (VaSet
isHidden 1
)
xt "19000,25500,24800,26500"
st "usbhost_ss_o"
blo "19000,26300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 981,0
decl (Decl
n "usbhost_ss_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
preAdd 0
posAdd 0
o 57
suid 70,0
)
declText (MLText
uid 982,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,153575,59800,154775"
st "usbhost_ss_o   : std_logic --#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
)
)
*107 (PortIoIn
uid 989,0
shape (CompositeShape
uid 990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 991,0
sl 0
ro 270
xt "1000,23625,2500,24375"
)
(Line
uid 992,0
sl 0
ro 270
xt "2500,24000,3000,24000"
pts [
"2500,24000"
"3000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "-5800,23500,0,24500"
st "usbhost_sdi_i"
ju 2
blo "0,24300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 995,0
decl (Decl
n "usbhost_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
preAdd 0
posAdd 0
o 58
suid 71,0
)
declText (MLText
uid 996,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,154775,60400,155975"
st "usbhost_sdi_i  : std_logic --#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
)
)
*109 (PortIoOut
uid 1003,0
shape (CompositeShape
uid 1004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1005,0
sl 0
ro 270
xt "16500,24625,18000,25375"
)
(Line
uid 1006,0
sl 0
ro 270
xt "16000,25000,16500,25000"
pts [
"16000,25000"
"16500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
isHidden 1
)
xt "19000,24500,25400,25500"
st "usbhost_sdo_o"
blo "19000,25300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 1009,0
decl (Decl
n "usbhost_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
preAdd 0
posAdd 0
o 59
suid 72,0
)
declText (MLText
uid 1010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,155975,60700,157175"
st "usbhost_sdo_o  : std_logic --#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
)
)
*111 (PortIoIn
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 270
xt "1000,29625,2500,30375"
)
(Line
uid 1020,0
sl 0
ro 270
xt "2500,30000,3000,30000"
pts [
"2500,30000"
"3000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
isHidden 1
)
xt "-5000,29500,0,30500"
st "aud_bitclk_i"
ju 2
blo "0,30300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 1023,0
decl (Decl
n "aud_bitclk_i"
t "std_logic"
prec "--#Audio"
eolc "--#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
preAdd 0
posAdd 0
o 60
suid 73,0
)
declText (MLText
uid 1024,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,157175,63600,159575"
st "--#Audio
aud_bitclk_i   : std_logic --#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
)
)
*113 (PortIoIn
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "1000,30625,2500,31375"
)
(Line
uid 1034,0
sl 0
ro 270
xt "2500,31000,3000,31000"
pts [
"2500,31000"
"3000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
isHidden 1
)
xt "-3600,30500,0,31500"
st "aud_sdi_i"
ju 2
blo "0,31300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 1037,0
decl (Decl
n "aud_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
preAdd 0
posAdd 0
o 61
suid 74,0
)
declText (MLText
uid 1038,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,159575,58400,160775"
st "aud_sdi_i      : std_logic --#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
)
)
*115 (PortIoOut
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 270
xt "16500,33625,18000,34375"
)
(Line
uid 1048,0
sl 0
ro 270
xt "16000,34000,16500,34000"
pts [
"16000,34000"
"16500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "19000,33500,23200,34500"
st "aud_sdo_o"
blo "19000,34300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 1051,0
decl (Decl
n "aud_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
preAdd 0
posAdd 0
o 62
suid 75,0
)
declText (MLText
uid 1052,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,160775,60300,161975"
st "aud_sdo_o      : std_logic --#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
)
)
*117 (PortIoOut
uid 1059,0
shape (CompositeShape
uid 1060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1061,0
sl 0
ro 270
xt "16500,32625,18000,33375"
)
(Line
uid 1062,0
sl 0
ro 270
xt "16000,33000,16500,33000"
pts [
"16000,33000"
"16500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
isHidden 1
)
xt "19000,32500,24000,33500"
st "aud_sync_o"
blo "19000,33300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 1065,0
decl (Decl
n "aud_sync_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
preAdd 0
posAdd 0
o 63
suid 76,0
)
declText (MLText
uid 1066,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,161975,59900,163175"
st "aud_sync_o     : std_logic --#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
)
)
*119 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 270
xt "16500,31625,18000,32375"
)
(Line
uid 1076,0
sl 0
ro 270
xt "16000,32000,16500,32000"
pts [
"16000,32000"
"16500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "19000,31500,22800,32500"
st "aud_rst_o"
blo "19000,32300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 1079,0
decl (Decl
n "aud_rst_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
preAdd 0
posAdd 0
o 64
suid 77,0
)
declText (MLText
uid 1080,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,163175,59700,164375"
st "aud_rst_o      : std_logic --#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
)
)
*121 (Net
uid 1093,0
decl (Decl
n "pmod_ja_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
suid 78,0
)
declText (MLText
uid 1094,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,164375,65400,166775"
st "--#PMODConnector
pmod_ja_io     : std_logic_vector(7 downto 0) --#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
)
)
*122 (Net
uid 1107,0
decl (Decl
n "vmod_exp_pio"
t "std_logic_vector"
b "(20 downto 1)"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 65
suid 79,0
)
declText (MLText
uid 1108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,166775,69800,170375"
st "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals
vmod_exp_pio   : std_logic_vector(20 downto 1) --#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
)
)
*123 (Net
uid 1121,0
decl (Decl
n "vmod_exp_nio"
t "std_logic_vector"
b "(20 downto 1)"
eolc "--#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
preAdd 0
posAdd 0
o 66
suid 80,0
)
declText (MLText
uid 1122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,170375,70800,171575"
st "vmod_exp_nio   : std_logic_vector(20 downto 1) --#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
)
)
*124 (PortIoIn
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1131,0
sl 0
ro 270
xt "-6000,62625,-4500,63375"
)
(Line
uid 1132,0
sl 0
ro 270
xt "-4500,63000,-4000,63000"
pts [
"-4500,63000"
"-4000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
isHidden 1
)
xt "-12200,62500,-7000,63500"
st "usbuart_rx_i"
ju 2
blo "-7000,63300"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 1135,0
decl (Decl
n "usbuart_rx_i"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 67
suid 81,0
)
declText (MLText
uid 1136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,171575,57700,173975"
st "--#USBUARTConnector
usbuart_rx_i   : std_logic --#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
)
)
*126 (PortIoOut
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 270
xt "13500,62625,15000,63375"
)
(Line
uid 1146,0
sl 0
ro 270
xt "13000,63000,13500,63000"
pts [
"13000,63000"
"13500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "16000,62500,21500,63500"
st "usbuart_tx_o"
blo "16000,63300"
tm "WireNameMgr"
)
)
)
*127 (CommentText
uid 1157,0
shape (Rectangle
uid 1158,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-9000,29000,-3000"
)
text (MLText
uid 1159,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-3800,-8800,28400,-4000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:52:16 05/24/13
from - /home/warren/slhc/trunk/hds_project/../atlys/src/atlys_top.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*128 (Grouping
uid 1160,0
optionalChildren [
*129 (CommentText
uid 1162,0
shape (Rectangle
uid 1163,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-34000,86000,-17000,87000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1164,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-33800,86000,-23400,87000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*130 (CommentText
uid 1165,0
shape (Rectangle
uid 1166,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-17000,82000,-13000,83000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1167,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-16800,82000,-13900,83000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*131 (CommentText
uid 1168,0
shape (Rectangle
uid 1169,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-34000,84000,-17000,85000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1170,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-33800,84000,-23900,85000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*132 (CommentText
uid 1171,0
shape (Rectangle
uid 1172,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-38000,84000,-34000,85000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1173,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-37800,84000,-36100,85000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*133 (CommentText
uid 1174,0
shape (Rectangle
uid 1175,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-17000,83000,3000,87000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1176,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-16800,83200,-7700,84200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*134 (CommentText
uid 1177,0
shape (Rectangle
uid 1178,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-13000,82000,3000,83000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1179,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-12800,82000,-11200,83000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*135 (CommentText
uid 1180,0
shape (Rectangle
uid 1181,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-38000,82000,-17000,84000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1182,0
va (VaSet
fg "32768,0,0"
)
xt "-30950,82500,-24050,83500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*136 (CommentText
uid 1183,0
shape (Rectangle
uid 1184,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-38000,85000,-34000,86000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1185,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-37800,85000,-35800,86000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*137 (CommentText
uid 1186,0
shape (Rectangle
uid 1187,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-38000,86000,-34000,87000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1188,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-37800,86000,-35100,87000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*138 (CommentText
uid 1189,0
shape (Rectangle
uid 1190,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-34000,85000,-17000,86000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1191,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-33800,85000,-25000,86000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1161,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,82000,3000,87000"
)
oxt "14000,66000,55000,71000"
)
*139 (PortIoInOut
uid 1597,0
shape (CompositeShape
uid 1598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1599,0
sl 0
xt "16500,42625,18000,43375"
)
(Line
uid 1600,0
sl 0
xt "16000,43000,16500,43000"
pts [
"16000,43000"
"16500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1601,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1602,0
va (VaSet
isHidden 1
)
xt "19000,42500,25300,43500"
st "hdmi_o_sda_io"
blo "19000,43300"
tm "WireNameMgr"
)
)
)
*140 (PortIoInOut
uid 1603,0
shape (CompositeShape
uid 1604,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1605,0
sl 0
xt "16500,41625,18000,42375"
)
(Line
uid 1606,0
sl 0
xt "16000,42000,16500,42000"
pts [
"16000,42000"
"16500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1607,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1608,0
va (VaSet
isHidden 1
)
xt "19000,41500,25000,42500"
st "hdmi_o_scl_io"
blo "19000,42300"
tm "WireNameMgr"
)
)
)
*141 (PortIoInOut
uid 1609,0
shape (CompositeShape
uid 1610,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1611,0
sl 0
xt "16500,48625,18000,49375"
)
(Line
uid 1612,0
sl 0
xt "16000,49000,16500,49000"
pts [
"16000,49000"
"16500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1613,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1614,0
va (VaSet
isHidden 1
)
xt "19000,48500,25500,49500"
st "hdmi_i2_sda_io"
blo "19000,49300"
tm "WireNameMgr"
)
)
)
*142 (PortIoInOut
uid 1615,0
shape (CompositeShape
uid 1616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1617,0
sl 0
xt "16500,49625,18000,50375"
)
(Line
uid 1618,0
sl 0
xt "16000,50000,16500,50000"
pts [
"16000,50000"
"16500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1619,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1620,0
va (VaSet
isHidden 1
)
xt "19000,49500,25200,50500"
st "hdmi_i2_scl_io"
blo "19000,50300"
tm "WireNameMgr"
)
)
)
*143 (PortIoInOut
uid 1621,0
shape (CompositeShape
uid 1622,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1623,0
sl 0
xt "16500,56625,18000,57375"
)
(Line
uid 1624,0
sl 0
xt "16000,57000,16500,57000"
pts [
"16000,57000"
"16500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1625,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1626,0
va (VaSet
isHidden 1
)
xt "19000,56500,25500,57500"
st "hdmi_i1_sda_io"
blo "19000,57300"
tm "WireNameMgr"
)
)
)
*144 (PortIoInOut
uid 1627,0
shape (CompositeShape
uid 1628,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1629,0
sl 0
xt "16500,57625,18000,58375"
)
(Line
uid 1630,0
sl 0
xt "16000,58000,16500,58000"
pts [
"16000,58000"
"16500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1631,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
isHidden 1
)
xt "19000,57500,25200,58500"
st "hdmi_i1_scl_io"
blo "19000,58300"
tm "WireNameMgr"
)
)
)
*145 (PortIoInOut
uid 1645,0
shape (CompositeShape
uid 1646,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1647,0
sl 0
xt "16500,-22375,18000,-21625"
)
(Line
uid 1648,0
sl 0
xt "16000,-22000,16500,-22000"
pts [
"16000,-22000"
"16500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1649,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1650,0
va (VaSet
isHidden 1
)
xt "19000,-22500,24000,-21500"
st "ddr2_dq_io"
blo "19000,-21700"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 2338,0
decl (Decl
n "HI"
t "std_logic"
o 88
suid 92,0
)
declText (MLText
uid 2339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*147 (Net
uid 2340,0
decl (Decl
n "LO"
t "std_logic"
o 89
suid 93,0
)
declText (MLText
uid 2341,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*148 (Net
uid 2621,0
decl (Decl
n "rst"
t "std_logic"
o 90
suid 106,0
)
declText (MLText
uid 2622,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*149 (Net
uid 3143,0
decl (Decl
n "clk40"
t "std_logic"
o 91
suid 133,0
)
declText (MLText
uid 3144,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*150 (Net
uid 3490,0
decl (Decl
n "vmod_d"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 151,0
)
declText (MLText
uid 3491,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*151 (Net
uid 4299,0
decl (Decl
n "clk160"
t "std_logic"
o 94
suid 159,0
)
declText (MLText
uid 4300,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*152 (Net
uid 4726,0
decl (Decl
n "l0"
t "std_logic"
o 96
suid 186,0
)
declText (MLText
uid 4727,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*153 (Net
uid 4728,0
decl (Decl
n "com"
t "std_logic"
o 95
suid 187,0
)
declText (MLText
uid 4729,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*154 (Net
uid 4730,0
decl (Decl
n "l1"
t "std_logic"
o 97
suid 188,0
)
declText (MLText
uid 4731,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*155 (Net
uid 4732,0
decl (Decl
n "r3s"
t "std_logic"
o 98
suid 189,0
)
declText (MLText
uid 4733,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*156 (SaComponent
uid 6252,0
optionalChildren [
*157 (CptPort
uid 6261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-54375,-3000,-53625"
)
tg (CPTG
uid 6263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6264,0
va (VaSet
)
xt "-2000,-54500,-1000,-53500"
st "clk"
blo "-2000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*158 (CptPort
uid 6265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-53375,-3000,-52625"
)
tg (CPTG
uid 6267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6268,0
va (VaSet
)
xt "-2000,-53500,-1800,-52500"
st "i"
blo "-2000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*159 (CptPort
uid 6269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-52375,-3000,-51625"
)
tg (CPTG
uid 6271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6272,0
va (VaSet
)
xt "-2000,-52500,-1000,-51500"
st "rst"
blo "-2000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*160 (CptPort
uid 6273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-54375,4750,-53625"
)
tg (CPTG
uid 6275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6276,0
va (VaSet
)
xt "2500,-54500,3000,-53500"
st "o"
ju 2
blo "3000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*161 (CptPort
uid 6277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-51375,-3000,-50625"
)
tg (CPTG
uid 6279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6280,0
va (VaSet
)
xt "-2000,-51500,0,-50500"
st "tick_i"
blo "-2000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 6253,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-3000,-55000,4000,-50000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 6254,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 6255,0
va (VaSet
font "helvetica,8,1"
)
xt "-550,-54700,1150,-53700"
st "utils"
blo "-550,-53900"
tm "BdLibraryNameMgr"
)
*163 (Text
uid 6256,0
va (VaSet
font "helvetica,8,1"
)
xt "-550,-53700,3350,-52700"
st "led_pulse"
blo "-550,-52900"
tm "CptNameMgr"
)
*164 (Text
uid 6257,0
va (VaSet
font "helvetica,8,1"
)
xt "-550,-52700,1550,-51700"
st "U_47"
blo "-550,-51900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6258,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6259,0
text (MLText
uid 6260,0
va (VaSet
font "clean,8,0"
)
xt "-3500,-62000,-3500,-62000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*165 (Net
uid 6319,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 100
suid 198,0
)
declText (MLText
uid 6320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "285000,-35800,314400,-34600"
st "signal tick              : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*166 (SaComponent
uid 6337,0
optionalChildren [
*167 (CptPort
uid 6321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-44375,-25250,-43625"
)
tg (CPTG
uid 6323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6324,0
va (VaSet
)
xt "-36900,-44500,-27000,-43500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "-27000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*168 (CptPort
uid 6325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-43375,-25250,-42625"
)
tg (CPTG
uid 6327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6328,0
va (VaSet
)
xt "-38000,-43500,-27000,-42500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "-27000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*169 (CptPort
uid 6329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,-44375,-41000,-43625"
)
tg (CPTG
uid 6331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6332,0
va (VaSet
)
xt "-40000,-44500,-39000,-43500"
st "clk"
blo "-40000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*170 (CptPort
uid 6333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,-43375,-41000,-42625"
)
tg (CPTG
uid 6335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6336,0
va (VaSet
)
xt "-40000,-43500,-39000,-42500"
st "rst"
blo "-40000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 6338,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-41000,-45000,-26000,-39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6339,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 6340,0
va (VaSet
font "helvetica,8,1"
)
xt "-35450,-42000,-33750,-41000"
st "utils"
blo "-35450,-41200"
tm "BdLibraryNameMgr"
)
*172 (Text
uid 6341,0
va (VaSet
font "helvetica,8,1"
)
xt "-35450,-41000,-31550,-40000"
st "ticks_gen"
blo "-35450,-40200"
tm "CptNameMgr"
)
*173 (Text
uid 6342,0
va (VaSet
font "helvetica,8,1"
)
xt "-35450,-40000,-31450,-39000"
st "Uticksgen"
blo "-35450,-39200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6343,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6344,0
text (MLText
uid 6345,0
va (VaSet
font "clean,8,0"
)
xt "-41000,-46600,-25500,-45000"
st "SIM_MODE = 0     ( integer )  
CLK_MHZ  = 80    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*174 (MWC
uid 6552,0
optionalChildren [
*175 (CptPort
uid 6561,0
optionalChildren [
*176 (Line
uid 6566,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-66000,-10999,-66000"
pts [
"-12000,-66000"
"-10999,-66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6562,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-66375,-12000,-65625"
)
tg (CPTG
uid 6563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6564,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-66500,-13500,-65600"
st "din"
blo "-15000,-65800"
)
s (Text
uid 6565,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-65600,-15000,-65600"
blo "-15000,-65600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*177 (CptPort
uid 6567,0
optionalChildren [
*178 (Line
uid 6572,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-66000,-7000,-66000"
pts [
"-7000,-66000"
"-7999,-66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6568,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-66375,-6250,-65625"
)
tg (CPTG
uid 6569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6570,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-66500,-4000,-65600"
st "dout"
ju 2
blo "-4000,-65800"
)
s (Text
uid 6571,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-65600,-4000,-65600"
ju 2
blo "-4000,-65600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*179 (Grouping
uid 6573,0
optionalChildren [
*180 (CommentGraphic
uid 6575,0
shape (CustomPolygon
pts [
"-11000,-68000"
"-8000,-66000"
"-11000,-64000"
"-11000,-68000"
]
uid 6576,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-68000,-8000,-64000"
)
oxt "7000,6000,10000,10000"
)
*181 (CommentText
uid 6577,0
shape (Rectangle
uid 6578,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-67000,-8750,-65000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 6579,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-66450,-8875,-65550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 6574,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-68000,-8000,-64000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6553,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-68000,-7000,-64000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6554,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 6555,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-65800,-4350,-64800"
st "moduleware"
blo "-9650,-65000"
)
*183 (Text
uid 6556,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-64900,-8050,-63900"
st "buff"
blo "-9650,-64100"
)
*184 (Text
uid 6557,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-64800,-7550,-63800"
st "U_15"
blo "-9650,-64000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6558,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6559,0
text (MLText
uid 6560,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-86700,-15000,-86700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*185 (MWC
uid 6580,0
optionalChildren [
*186 (CptPort
uid 6589,0
optionalChildren [
*187 (Line
uid 6594,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-65000,-10999,-65000"
pts [
"-12000,-65000"
"-10999,-65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6590,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-65375,-12000,-64625"
)
tg (CPTG
uid 6591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6592,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-65500,-13500,-64600"
st "din"
blo "-15000,-64800"
)
s (Text
uid 6593,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-64600,-15000,-64600"
blo "-15000,-64600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*188 (CptPort
uid 6595,0
optionalChildren [
*189 (Line
uid 6600,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-65000,-7000,-65000"
pts [
"-7000,-65000"
"-7999,-65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6596,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-65375,-6250,-64625"
)
tg (CPTG
uid 6597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6598,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-65500,-4000,-64600"
st "dout"
ju 2
blo "-4000,-64800"
)
s (Text
uid 6599,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-64600,-4000,-64600"
ju 2
blo "-4000,-64600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*190 (Grouping
uid 6601,0
optionalChildren [
*191 (CommentGraphic
uid 6603,0
shape (CustomPolygon
pts [
"-11000,-67000"
"-8000,-65000"
"-11000,-63000"
"-11000,-67000"
]
uid 6604,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-67000,-8000,-63000"
)
oxt "7000,6000,10000,10000"
)
*192 (CommentText
uid 6605,0
shape (Rectangle
uid 6606,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-66000,-8750,-64000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 6607,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-65450,-8875,-64550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 6602,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-67000,-8000,-63000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6581,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-67000,-7000,-63000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6582,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
uid 6583,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-64800,-4350,-63800"
st "moduleware"
blo "-9650,-64000"
)
*194 (Text
uid 6584,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-63900,-8050,-62900"
st "buff"
blo "-9650,-63100"
)
*195 (Text
uid 6585,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-63800,-7550,-62800"
st "U_16"
blo "-9650,-63000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6586,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6587,0
text (MLText
uid 6588,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-85700,-15000,-85700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*196 (Net
uid 6762,0
decl (Decl
n "led"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 87
suid 202,0
)
declText (MLText
uid 6763,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*197 (Net
uid 6764,0
decl (Decl
n "led0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
suid 203,0
)
declText (MLText
uid 6765,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*198 (Frame
uid 6774,0
shape (RectFrame
uid 6775,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-13000,-56000,12000,-49000"
)
title (TextAssociate
uid 6776,0
ps "TopLeftStrategy"
text (MLText
uid 6777,0
va (VaSet
font "charter,10,0"
)
xt "-12700,-57600,2700,-56400"
st "g0: FOR i IN 0 TO 4 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 6778,0
ps "TopLeftStrategy"
shape (Rectangle
uid 6779,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-12500,-55800,-11500,-54200"
)
num (Text
uid 6780,0
va (VaSet
font "charter,10,0"
)
xt "-12300,-55600,-11700,-54400"
st "1"
blo "-12300,-54600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 6781,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
uid 6782,0
va (VaSet
font "charter,10,1"
)
xt "3000,-49000,14200,-47700"
st "Frame Declarations"
blo "3000,-48000"
)
*200 (MLText
uid 6783,0
va (VaSet
font "charter,10,0"
)
xt "3000,-47700,3000,-47700"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "4"
)
*201 (MWC
uid 7738,0
optionalChildren [
*202 (CptPort
uid 7700,0
optionalChildren [
*203 (Line
uid 7704,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-37000,2001,-37000"
pts [
"1000,-37000"
"2001,-37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7701,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "250,-37375,1000,-36625"
)
tg (CPTG
uid 7702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7703,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1721,-37449,279,-36549"
st "din0"
blo "-1721,-36749"
)
s (Text
uid 7747,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1721,-36549,-1721,-36549"
blo "-1721,-36549"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 87
suid 1,0
)
)
)
*204 (CptPort
uid 7705,0
optionalChildren [
*205 (Line
uid 7709,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4001,-36000,5000,-36000"
pts [
"5000,-36000"
"4001,-36000"
]
)
*206 (Property
uid 7710,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7706,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "5000,-36375,5750,-35625"
)
tg (CPTG
uid 7707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7708,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5551,-36473,7551,-35573"
st "dout"
ju 2
blo "7551,-35773"
)
s (Text
uid 7748,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "7551,-35573,7551,-35573"
ju 2
blo "7551,-35573"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 2,0
)
)
)
*207 (CptPort
uid 7711,0
optionalChildren [
*208 (Line
uid 7715,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-35000,2001,-35000"
pts [
"1000,-35000"
"2001,-35000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7712,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "250,-35375,1000,-34625"
)
tg (CPTG
uid 7713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7714,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1721,-35497,279,-34597"
st "din1"
blo "-1721,-34797"
)
s (Text
uid 7749,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1721,-34597,-1721,-34597"
blo "-1721,-34597"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 86
suid 3,0
)
)
)
*209 (CptPort
uid 7716,0
optionalChildren [
*210 (Line
uid 7720,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,-39000,3000,-37332"
pts [
"3000,-39000"
"3000,-37332"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7717,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "2625,-39750,3375,-39000"
)
tg (CPTG
uid 7718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7719,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2527,-41567,3427,-40067"
st "sel"
ju 2
blo "3227,-41567"
)
s (Text
uid 7750,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "3427,-41567,3427,-41567"
ju 2
blo "3427,-41567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 4,0
)
)
)
*211 (CommentGraphic
uid 7721,0
shape (CustomPolygon
pts [
"2000,-38000"
"4000,-36666"
"4000,-35334"
"2000,-34000"
"2000,-38000"
]
uid 7722,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "2000,-38000,4000,-34000"
)
oxt "7000,7000,9000,11000"
)
*212 (CommentGraphic
uid 7723,0
optionalChildren [
*213 (Property
uid 7725,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"2000,-34000"
"2000,-34000"
]
uid 7724,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "2000,-34000,2000,-34000"
)
oxt "7000,11000,7000,11000"
)
*214 (CommentGraphic
uid 7726,0
optionalChildren [
*215 (Property
uid 7728,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"2000,-38000"
"2000,-38000"
]
uid 7727,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "2000,-38000,2000,-38000"
)
oxt "7000,7000,7000,7000"
)
*216 (CommentText
uid 7729,0
shape (Rectangle
uid 7730,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "2000,-37506,4000,-36000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 7731,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "2200,-37306,3200,-36406"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*217 (CommentText
uid 7732,0
shape (Rectangle
uid 7733,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "2002,-35556,4000,-34000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 7734,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "2202,-35356,3202,-34456"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*218 (CommentText
uid 7735,0
shape (Rectangle
uid 7736,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "2111,-36517,4111,-35517"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 7737,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "2311,-36317,3811,-35417"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 7739,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "1000,-39000,5000,-33000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 7740,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
uid 7741,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "3350,-35800,8650,-34800"
st "moduleware"
blo "3350,-35000"
)
*220 (Text
uid 7742,0
va (VaSet
font "helvetica,8,1"
)
xt "3350,-34800,5150,-33800"
st "mux"
blo "3350,-34000"
)
*221 (Text
uid 7743,0
va (VaSet
font "helvetica,8,1"
)
xt "3350,-33800,4950,-32800"
st "U_1"
blo "3350,-33000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7744,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7745,0
text (MLText
uid 7746,0
va (VaSet
font "clean,8,0"
)
xt "-2000,-56700,-2000,-56700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*222 (Net
uid 7759,0
decl (Decl
n "fw_version"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 86
suid 210,0
)
declText (MLText
uid 7760,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*223 (HdlText
uid 7771,0
optionalChildren [
*224 (EmbeddedText
uid 7776,0
commentText (CommentText
uid 7777,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7778,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-100000,76000,-55000,87000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7779,0
va (VaSet
font "clean,8,0"
)
xt "-99800,76200,-74800,80200"
st "
-- CHANGELOG
-------------------------------------------------
-- 21/07/2014 v00 birthday!

fw_version <= x\"00\";

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 11000
visibleWidth 45000
)
)
)
]
shape (Rectangle
uid 7772,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-101000,75000,-54000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7773,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
uid 7774,0
va (VaSet
font "charter,8,0"
)
xt "-100700,75000,-99300,76000"
st "eb3"
blo "-100700,75800"
tm "HdlTextNameMgr"
)
*226 (Text
uid 7775,0
va (VaSet
font "charter,8,0"
)
xt "-100700,76000,-100200,77000"
st "3"
blo "-100700,76800"
tm "HdlTextNumberMgr"
)
]
)
)
*227 (Net
uid 7780,0
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 101
suid 211,0
)
declText (MLText
uid 7781,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*228 (MWC
uid 7782,0
optionalChildren [
*229 (CptPort
uid 7791,0
optionalChildren [
*230 (Line
uid 7796,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-76000,-10999,-76000"
pts [
"-12000,-76000"
"-10999,-76000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7792,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-76375,-12000,-75625"
)
tg (CPTG
uid 7793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7794,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-76500,-13500,-75600"
st "din"
blo "-15000,-75800"
)
s (Text
uid 7795,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-75600,-15000,-75600"
blo "-15000,-75600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 95
)
)
)
*231 (CptPort
uid 7797,0
optionalChildren [
*232 (Line
uid 7802,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-76000,-7000,-76000"
pts [
"-7000,-76000"
"-7999,-76000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7798,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-76375,-6250,-75625"
)
tg (CPTG
uid 7799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7800,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-76500,-4000,-75600"
st "dout"
ju 2
blo "-4000,-75800"
)
s (Text
uid 7801,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-75600,-4000,-75600"
ju 2
blo "-4000,-75600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*233 (Grouping
uid 7803,0
optionalChildren [
*234 (CommentGraphic
uid 7805,0
shape (CustomPolygon
pts [
"-11000,-78000"
"-8000,-76000"
"-11000,-74000"
"-11000,-78000"
]
uid 7806,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-78000,-8000,-74000"
)
oxt "7000,6000,10000,10000"
)
*235 (CommentText
uid 7807,0
shape (Rectangle
uid 7808,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-77000,-8750,-75000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7809,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-76450,-8875,-75550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7804,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-78000,-8000,-74000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7783,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-78000,-7000,-74000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7784,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
uid 7785,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-75800,-4350,-74800"
st "moduleware"
blo "-9650,-75000"
)
*237 (Text
uid 7786,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-74900,-8050,-73900"
st "buff"
blo "-9650,-74100"
)
*238 (Text
uid 7787,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-74800,-7550,-73800"
st "U_27"
blo "-9650,-74000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7788,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7789,0
text (MLText
uid 7790,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-96700,-15000,-96700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*239 (MWC
uid 7810,0
optionalChildren [
*240 (CptPort
uid 7819,0
optionalChildren [
*241 (Line
uid 7824,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-75000,-10999,-75000"
pts [
"-12000,-75000"
"-10999,-75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7820,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-75375,-12000,-74625"
)
tg (CPTG
uid 7821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7822,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-75500,-13500,-74600"
st "din"
blo "-15000,-74800"
)
s (Text
uid 7823,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-74600,-15000,-74600"
blo "-15000,-74600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 96
)
)
)
*242 (CptPort
uid 7825,0
optionalChildren [
*243 (Line
uid 7830,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-75000,-7000,-75000"
pts [
"-7000,-75000"
"-7999,-75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7826,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-75375,-6250,-74625"
)
tg (CPTG
uid 7827,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7828,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-75500,-4000,-74600"
st "dout"
ju 2
blo "-4000,-74800"
)
s (Text
uid 7829,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-74600,-4000,-74600"
ju 2
blo "-4000,-74600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*244 (Grouping
uid 7831,0
optionalChildren [
*245 (CommentGraphic
uid 7833,0
shape (CustomPolygon
pts [
"-11000,-77000"
"-8000,-75000"
"-11000,-73000"
"-11000,-77000"
]
uid 7834,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-77000,-8000,-73000"
)
oxt "7000,6000,10000,10000"
)
*246 (CommentText
uid 7835,0
shape (Rectangle
uid 7836,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-76000,-8750,-74000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7837,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-75450,-8875,-74550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7832,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-77000,-8000,-73000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7811,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-77000,-7000,-73000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7812,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
uid 7813,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-74800,-4350,-73800"
st "moduleware"
blo "-9650,-74000"
)
*248 (Text
uid 7814,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-73900,-8050,-72900"
st "buff"
blo "-9650,-73100"
)
*249 (Text
uid 7815,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-73800,-7550,-72800"
st "U_28"
blo "-9650,-73000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7816,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7817,0
text (MLText
uid 7818,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-95700,-15000,-95700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*250 (MWC
uid 7838,0
optionalChildren [
*251 (CptPort
uid 7847,0
optionalChildren [
*252 (Line
uid 7852,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-73000,-10999,-73000"
pts [
"-12000,-73000"
"-10999,-73000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7848,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-73375,-12000,-72625"
)
tg (CPTG
uid 7849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7850,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-73500,-13500,-72600"
st "din"
blo "-15000,-72800"
)
s (Text
uid 7851,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-72600,-15000,-72600"
blo "-15000,-72600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 97
)
)
)
*253 (CptPort
uid 7853,0
optionalChildren [
*254 (Line
uid 7858,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-73000,-7000,-73000"
pts [
"-7000,-73000"
"-7999,-73000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7854,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-73375,-6250,-72625"
)
tg (CPTG
uid 7855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7856,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-73500,-4000,-72600"
st "dout"
ju 2
blo "-4000,-72800"
)
s (Text
uid 7857,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-72600,-4000,-72600"
ju 2
blo "-4000,-72600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*255 (Grouping
uid 7859,0
optionalChildren [
*256 (CommentGraphic
uid 7861,0
shape (CustomPolygon
pts [
"-11000,-75000"
"-8000,-73000"
"-11000,-71000"
"-11000,-75000"
]
uid 7862,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-75000,-8000,-71000"
)
oxt "7000,6000,10000,10000"
)
*257 (CommentText
uid 7863,0
shape (Rectangle
uid 7864,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-74000,-8750,-72000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7865,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-73450,-8875,-72550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7860,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-75000,-8000,-71000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7839,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-75000,-7000,-71000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7840,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 7841,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-72800,-4350,-71800"
st "moduleware"
blo "-9650,-72000"
)
*259 (Text
uid 7842,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-71900,-8050,-70900"
st "buff"
blo "-9650,-71100"
)
*260 (Text
uid 7843,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-71800,-7550,-70800"
st "U_29"
blo "-9650,-71000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7844,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7845,0
text (MLText
uid 7846,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-93700,-15000,-93700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*261 (MWC
uid 7866,0
optionalChildren [
*262 (CptPort
uid 7875,0
optionalChildren [
*263 (Line
uid 7880,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-72000,-10999,-72000"
pts [
"-12000,-72000"
"-10999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7876,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-72375,-12000,-71625"
)
tg (CPTG
uid 7877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7878,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-72500,-13500,-71600"
st "din"
blo "-15000,-71800"
)
s (Text
uid 7879,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-71600,-15000,-71600"
blo "-15000,-71600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 98
)
)
)
*264 (CptPort
uid 7881,0
optionalChildren [
*265 (Line
uid 7886,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-72000,-7000,-72000"
pts [
"-7000,-72000"
"-7999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7882,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-72375,-6250,-71625"
)
tg (CPTG
uid 7883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7884,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-72500,-4000,-71600"
st "dout"
ju 2
blo "-4000,-71800"
)
s (Text
uid 7885,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-71600,-4000,-71600"
ju 2
blo "-4000,-71600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*266 (Grouping
uid 7887,0
optionalChildren [
*267 (CommentGraphic
uid 7889,0
shape (CustomPolygon
pts [
"-11000,-74000"
"-8000,-72000"
"-11000,-70000"
"-11000,-74000"
]
uid 7890,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-74000,-8000,-70000"
)
oxt "7000,6000,10000,10000"
)
*268 (CommentText
uid 7891,0
shape (Rectangle
uid 7892,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-73000,-8750,-71000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7893,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-72450,-8875,-71550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7888,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-74000,-8000,-70000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7867,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-74000,-7000,-70000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7868,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 7869,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-71800,-4350,-70800"
st "moduleware"
blo "-9650,-71000"
)
*270 (Text
uid 7870,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-70900,-8050,-69900"
st "buff"
blo "-9650,-70100"
)
*271 (Text
uid 7871,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-70800,-7550,-69800"
st "U_30"
blo "-9650,-70000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7872,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7873,0
text (MLText
uid 7874,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-92700,-15000,-92700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*272 (MWC
uid 7994,0
optionalChildren [
*273 (CptPort
uid 8003,0
optionalChildren [
*274 (Line
uid 8008,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,-76000,-37999,-76000"
pts [
"-39000,-76000"
"-37999,-76000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8004,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-76375,-39000,-75625"
)
tg (CPTG
uid 8005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8006,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-76500,-40500,-75600"
st "din"
blo "-42000,-75800"
)
s (Text
uid 8007,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-75600,-42000,-75600"
blo "-42000,-75600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 150
)
)
)
*275 (CptPort
uid 8009,0
optionalChildren [
*276 (Line
uid 8014,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-76000,-34000,-76000"
pts [
"-34000,-76000"
"-34999,-76000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8010,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-76375,-33250,-75625"
)
tg (CPTG
uid 8011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8012,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-76500,-31000,-75600"
st "dout"
ju 2
blo "-31000,-75800"
)
s (Text
uid 8013,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-75600,-31000,-75600"
ju 2
blo "-31000,-75600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*277 (Grouping
uid 8015,0
optionalChildren [
*278 (CommentGraphic
uid 8017,0
shape (CustomPolygon
pts [
"-38000,-78000"
"-35000,-76000"
"-38000,-74000"
"-38000,-78000"
]
uid 8018,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-78000,-35000,-74000"
)
oxt "7000,6000,10000,10000"
)
*279 (CommentText
uid 8019,0
shape (Rectangle
uid 8020,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-77000,-35750,-75000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8021,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-76450,-35875,-75550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8016,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-78000,-35000,-74000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7995,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-78000,-34000,-74000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7996,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*280 (Text
uid 7997,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-75800,-31350,-74800"
st "moduleware"
blo "-36650,-75000"
)
*281 (Text
uid 7998,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-74900,-35050,-73900"
st "buff"
blo "-36650,-74100"
)
*282 (Text
uid 7999,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-74800,-34550,-73800"
st "U_31"
blo "-36650,-74000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8000,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8001,0
text (MLText
uid 8002,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-96700,-42000,-96700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*283 (MWC
uid 8022,0
optionalChildren [
*284 (CptPort
uid 8031,0
optionalChildren [
*285 (Line
uid 8036,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,-75000,-37999,-75000"
pts [
"-39000,-75000"
"-37999,-75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8032,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-75375,-39000,-74625"
)
tg (CPTG
uid 8033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8034,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-75500,-40500,-74600"
st "din"
blo "-42000,-74800"
)
s (Text
uid 8035,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-74600,-42000,-74600"
blo "-42000,-74600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 150
)
)
)
*286 (CptPort
uid 8037,0
optionalChildren [
*287 (Line
uid 8042,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-75000,-34000,-75000"
pts [
"-34000,-75000"
"-34999,-75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8038,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-75375,-33250,-74625"
)
tg (CPTG
uid 8039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8040,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-75500,-31000,-74600"
st "dout"
ju 2
blo "-31000,-74800"
)
s (Text
uid 8041,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-74600,-31000,-74600"
ju 2
blo "-31000,-74600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*288 (Grouping
uid 8043,0
optionalChildren [
*289 (CommentGraphic
uid 8045,0
shape (CustomPolygon
pts [
"-38000,-77000"
"-35000,-75000"
"-38000,-73000"
"-38000,-77000"
]
uid 8046,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-77000,-35000,-73000"
)
oxt "7000,6000,10000,10000"
)
*290 (CommentText
uid 8047,0
shape (Rectangle
uid 8048,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-76000,-35750,-74000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8049,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-75450,-35875,-74550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8044,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-77000,-35000,-73000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8023,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-77000,-34000,-73000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8024,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 8025,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-74800,-31350,-73800"
st "moduleware"
blo "-36650,-74000"
)
*292 (Text
uid 8026,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-73900,-35050,-72900"
st "buff"
blo "-36650,-73100"
)
*293 (Text
uid 8027,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-73800,-34550,-72800"
st "U_32"
blo "-36650,-73000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8028,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8029,0
text (MLText
uid 8030,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-95700,-42000,-95700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*294 (MWC
uid 8050,0
optionalChildren [
*295 (CptPort
uid 8059,0
optionalChildren [
*296 (Line
uid 8064,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,-73000,-37999,-73000"
pts [
"-39000,-73000"
"-37999,-73000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8060,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-73375,-39000,-72625"
)
tg (CPTG
uid 8061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8062,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-73500,-40500,-72600"
st "din"
blo "-42000,-72800"
)
s (Text
uid 8063,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-72600,-42000,-72600"
blo "-42000,-72600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 150
)
)
)
*297 (CptPort
uid 8065,0
optionalChildren [
*298 (Line
uid 8070,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-73000,-34000,-73000"
pts [
"-34000,-73000"
"-34999,-73000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8066,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-73375,-33250,-72625"
)
tg (CPTG
uid 8067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8068,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-73500,-31000,-72600"
st "dout"
ju 2
blo "-31000,-72800"
)
s (Text
uid 8069,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-72600,-31000,-72600"
ju 2
blo "-31000,-72600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*299 (Grouping
uid 8071,0
optionalChildren [
*300 (CommentGraphic
uid 8073,0
shape (CustomPolygon
pts [
"-38000,-75000"
"-35000,-73000"
"-38000,-71000"
"-38000,-75000"
]
uid 8074,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-75000,-35000,-71000"
)
oxt "7000,6000,10000,10000"
)
*301 (CommentText
uid 8075,0
shape (Rectangle
uid 8076,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-74000,-35750,-72000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8077,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-73450,-35875,-72550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8072,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-75000,-35000,-71000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8051,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-75000,-34000,-71000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8052,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 8053,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-72800,-31350,-71800"
st "moduleware"
blo "-36650,-72000"
)
*303 (Text
uid 8054,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-71900,-35050,-70900"
st "buff"
blo "-36650,-71100"
)
*304 (Text
uid 8055,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-71800,-34550,-70800"
st "U_33"
blo "-36650,-71000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8056,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8057,0
text (MLText
uid 8058,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-93700,-42000,-93700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*305 (MWC
uid 8078,0
optionalChildren [
*306 (CptPort
uid 8087,0
optionalChildren [
*307 (Line
uid 8092,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,-72000,-37999,-72000"
pts [
"-39000,-72000"
"-37999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8088,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-72375,-39000,-71625"
)
tg (CPTG
uid 8089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8090,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-72500,-40500,-71600"
st "din"
blo "-42000,-71800"
)
s (Text
uid 8091,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-71600,-42000,-71600"
blo "-42000,-71600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 150
)
)
)
*308 (CptPort
uid 8093,0
optionalChildren [
*309 (Line
uid 8098,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-72000,-34000,-72000"
pts [
"-34000,-72000"
"-34999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8094,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-72375,-33250,-71625"
)
tg (CPTG
uid 8095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8096,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-72500,-31000,-71600"
st "dout"
ju 2
blo "-31000,-71800"
)
s (Text
uid 8097,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-71600,-31000,-71600"
ju 2
blo "-31000,-71600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*310 (Grouping
uid 8099,0
optionalChildren [
*311 (CommentGraphic
uid 8101,0
shape (CustomPolygon
pts [
"-38000,-74000"
"-35000,-72000"
"-38000,-70000"
"-38000,-74000"
]
uid 8102,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-74000,-35000,-70000"
)
oxt "7000,6000,10000,10000"
)
*312 (CommentText
uid 8103,0
shape (Rectangle
uid 8104,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-73000,-35750,-71000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8105,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-72450,-35875,-71550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8100,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-74000,-35000,-70000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8079,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-74000,-34000,-70000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8080,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
uid 8081,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-71800,-31350,-70800"
st "moduleware"
blo "-36650,-71000"
)
*314 (Text
uid 8082,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-70900,-35050,-69900"
st "buff"
blo "-36650,-70100"
)
*315 (Text
uid 8083,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-70800,-34550,-69800"
st "U_34"
blo "-36650,-70000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8084,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8085,0
text (MLText
uid 8086,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-92700,-42000,-92700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*316 (MWC
uid 8106,0
optionalChildren [
*317 (CptPort
uid 8115,0
optionalChildren [
*318 (Line
uid 8120,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-66000,-37999,-66000"
pts [
"-39000,-66000"
"-37999,-66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8116,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-66375,-39000,-65625"
)
tg (CPTG
uid 8117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8118,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-66500,-40500,-65600"
st "din"
blo "-42000,-65800"
)
s (Text
uid 8119,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-65600,-42000,-65600"
blo "-42000,-65600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 89
)
)
)
*319 (CptPort
uid 8121,0
optionalChildren [
*320 (Line
uid 8126,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-66000,-34000,-66000"
pts [
"-34000,-66000"
"-34999,-66000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8122,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-66375,-33250,-65625"
)
tg (CPTG
uid 8123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8124,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-66500,-31000,-65600"
st "dout"
ju 2
blo "-31000,-65800"
)
s (Text
uid 8125,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-65600,-31000,-65600"
ju 2
blo "-31000,-65600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*321 (Grouping
uid 8127,0
optionalChildren [
*322 (CommentGraphic
uid 8129,0
shape (CustomPolygon
pts [
"-38000,-68000"
"-35000,-66000"
"-38000,-64000"
"-38000,-68000"
]
uid 8130,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-68000,-35000,-64000"
)
oxt "7000,6000,10000,10000"
)
*323 (CommentText
uid 8131,0
shape (Rectangle
uid 8132,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-67000,-35750,-65000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8133,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-66450,-35875,-65550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8128,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-68000,-35000,-64000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8107,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-68000,-34000,-64000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
uid 8109,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-65800,-31350,-64800"
st "moduleware"
blo "-36650,-65000"
)
*325 (Text
uid 8110,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-64900,-35050,-63900"
st "buff"
blo "-36650,-64100"
)
*326 (Text
uid 8111,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-64800,-34550,-63800"
st "U_19"
blo "-36650,-64000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8113,0
text (MLText
uid 8114,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-86700,-42000,-86700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*327 (MWC
uid 8134,0
optionalChildren [
*328 (CptPort
uid 8143,0
optionalChildren [
*329 (Line
uid 8148,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-65000,-37999,-65000"
pts [
"-39000,-65000"
"-37999,-65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8144,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-65375,-39000,-64625"
)
tg (CPTG
uid 8145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8146,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-65500,-40500,-64600"
st "din"
blo "-42000,-64800"
)
s (Text
uid 8147,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-64600,-42000,-64600"
blo "-42000,-64600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 89
)
)
)
*330 (CptPort
uid 8149,0
optionalChildren [
*331 (Line
uid 8154,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-65000,-34000,-65000"
pts [
"-34000,-65000"
"-34999,-65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8150,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-65375,-33250,-64625"
)
tg (CPTG
uid 8151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8152,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-65500,-31000,-64600"
st "dout"
ju 2
blo "-31000,-64800"
)
s (Text
uid 8153,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-64600,-31000,-64600"
ju 2
blo "-31000,-64600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*332 (Grouping
uid 8155,0
optionalChildren [
*333 (CommentGraphic
uid 8157,0
shape (CustomPolygon
pts [
"-38000,-67000"
"-35000,-65000"
"-38000,-63000"
"-38000,-67000"
]
uid 8158,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-67000,-35000,-63000"
)
oxt "7000,6000,10000,10000"
)
*334 (CommentText
uid 8159,0
shape (Rectangle
uid 8160,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-66000,-35750,-64000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8161,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-65450,-35875,-64550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8156,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-67000,-35000,-63000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8135,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-67000,-34000,-63000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8136,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*335 (Text
uid 8137,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-64800,-31350,-63800"
st "moduleware"
blo "-36650,-64000"
)
*336 (Text
uid 8138,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-63900,-35050,-62900"
st "buff"
blo "-36650,-63100"
)
*337 (Text
uid 8139,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-63800,-34550,-62800"
st "U_20"
blo "-36650,-63000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8140,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8141,0
text (MLText
uid 8142,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-85700,-42000,-85700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*338 (MWC
uid 8190,0
optionalChildren [
*339 (CptPort
uid 8199,0
optionalChildren [
*340 (Line
uid 8204,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "0,-43000,1001,-43000"
pts [
"0,-43000"
"1001,-43000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8200,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-750,-43375,0,-42625"
)
tg (CPTG
uid 8201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8202,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-3000,-43500,-1500,-42600"
st "din"
blo "-3000,-42800"
)
s (Text
uid 8203,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-3000,-42600,-3000,-42600"
blo "-3000,-42600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 101
)
)
)
*341 (CptPort
uid 8205,0
optionalChildren [
*342 (Line
uid 8210,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4001,-43000,5000,-43000"
pts [
"5000,-43000"
"4001,-43000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8206,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "5000,-43375,5750,-42625"
)
tg (CPTG
uid 8207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8208,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "6000,-43500,8000,-42600"
st "dout"
ju 2
blo "8000,-42800"
)
s (Text
uid 8209,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "8000,-42600,8000,-42600"
ju 2
blo "8000,-42600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 87
)
)
)
*343 (Grouping
uid 8211,0
optionalChildren [
*344 (CommentGraphic
uid 8213,0
shape (CustomPolygon
pts [
"1000,-45000"
"4000,-43000"
"1000,-41000"
"1000,-45000"
]
uid 8214,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "1000,-45000,4000,-41000"
)
oxt "7000,6000,10000,10000"
)
*345 (CommentText
uid 8215,0
shape (Rectangle
uid 8216,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "1000,-44000,3250,-42000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8217,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "1125,-43450,3125,-42550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8212,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "1000,-45000,4000,-41000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8191,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "0,-45000,5000,-41000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8192,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*346 (Text
uid 8193,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2350,-42800,7650,-41800"
st "moduleware"
blo "2350,-42000"
)
*347 (Text
uid 8194,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2350,-41900,3950,-40900"
st "buff"
blo "2350,-41100"
)
*348 (Text
uid 8195,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2350,-41800,4450,-40800"
st "U_22"
blo "2350,-41000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8196,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8197,0
text (MLText
uid 8198,0
va (VaSet
font "clean,8,0"
)
xt "-3000,-63700,-3000,-63700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*349 (Net
uid 10046,0
decl (Decl
n "clk80"
t "std_logic"
o 92
suid 265,0
)
declText (MLText
uid 10047,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*350 (Net
uid 10403,0
decl (Decl
n "rst_n"
t "std_logic"
o 103
suid 275,0
)
declText (MLText
uid 10404,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*351 (MWC
uid 12563,0
optionalChildren [
*352 (CptPort
uid 12572,0
optionalChildren [
*353 (Line
uid 12577,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "2000,63000,3000,63000"
pts [
"2000,63000"
"3000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12573,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "1250,62625,2000,63375"
)
tg (CPTG
uid 12574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12575,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,62500,500,63400"
st "din"
blo "-1000,63200"
)
s (Text
uid 12576,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1000,63400,-1000,63400"
blo "-1000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 67
)
)
)
*354 (CptPort
uid 12578,0
optionalChildren [
*355 (Line
uid 12583,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "6000,63000,7000,63000"
pts [
"7000,63000"
"6000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12579,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7000,62625,7750,63375"
)
tg (CPTG
uid 12580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12581,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,62500,10000,63400"
st "dout"
ju 2
blo "10000,63200"
)
s (Text
uid 12582,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "10000,63400,10000,63400"
ju 2
blo "10000,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 68
)
)
)
*356 (Grouping
uid 12584,0
optionalChildren [
*357 (CommentGraphic
uid 12586,0
shape (CustomPolygon
pts [
"3000,61000"
"6000,63000"
"3000,65000"
"3000,61000"
]
uid 12587,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "3000,61000,6000,65000"
)
oxt "7000,6000,10000,10000"
)
*358 (CommentText
uid 12588,0
shape (Rectangle
uid 12589,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "3000,62000,5250,64000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 12590,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "3125,62550,5125,63450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 12585,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "3000,61000,6000,65000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 12564,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "2000,61000,7000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 12565,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*359 (Text
uid 12566,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "4350,63200,9650,64200"
st "moduleware"
blo "4350,64000"
)
*360 (Text
uid 12567,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "4350,64100,5950,65100"
st "buff"
blo "4350,64900"
)
*361 (Text
uid 12568,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "4350,64200,6450,65200"
st "U_23"
blo "4350,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12569,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12570,0
text (MLText
uid 12571,0
va (VaSet
font "clean,8,0"
)
xt "-1000,42300,-1000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*362 (HdlText
uid 13018,0
optionalChildren [
*363 (EmbeddedText
uid 13023,0
commentText (CommentText
uid 13024,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13025,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-26000,68000,-8000,79000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13026,0
va (VaSet
font "clean,8,0"
)
xt "-25800,68200,-10300,75400"
st "
-- eb3 3
HI <= '1';
LO <= '0';
ZERO2 <=  \"00\";
ZERO4 <=  \"0000\";
ZERO8 <=  \"00000000\";
ZERO13 <= \"0000000000000\";
ZERO16 <= \"0000000000000000\";
ZERO64 <= x\"0000000000000000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 11000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 13019,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-27000,67000,-7000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13020,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*364 (Text
uid 13021,0
va (VaSet
font "charter,8,0"
)
xt "-26700,67000,-25300,68000"
st "eb4"
blo "-26700,67800"
tm "HdlTextNameMgr"
)
*365 (Text
uid 13022,0
va (VaSet
font "charter,8,0"
)
xt "-26700,68000,-26200,69000"
st "4"
blo "-26700,68800"
tm "HdlTextNumberMgr"
)
]
)
)
*366 (Net
uid 13083,0
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 104
suid 284,0
)
declText (MLText
uid 13084,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO2              : std_logic_vector(1 downto 0)"
)
)
*367 (Net
uid 13085,0
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 105
suid 285,0
)
declText (MLText
uid 13086,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO4              : std_logic_vector(3 downto 0)"
)
)
*368 (Net
uid 13087,0
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 106
suid 286,0
)
declText (MLText
uid 13088,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO8              : std_logic_vector(7 downto 0)"
)
)
*369 (Net
uid 13089,0
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 107
suid 287,0
)
declText (MLText
uid 13090,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-14800"
st "signal ZERO13             : std_logic_vector(12 downto 0)"
)
)
*370 (Net
uid 13091,0
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 108
suid 288,0
)
declText (MLText
uid 13092,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-14800"
st "signal ZERO16             : std_logic_vector(15 downto 0)"
)
)
*371 (SaComponent
uid 13640,0
optionalChildren [
*372 (CptPort
uid 13649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-52375,-25250,-51625"
)
tg (CPTG
uid 13651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13652,0
va (VaSet
)
xt "-36900,-52500,-27000,-51500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "-27000,-51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*373 (CptPort
uid 13653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-51375,-25250,-50625"
)
tg (CPTG
uid 13655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13656,0
va (VaSet
)
xt "-38000,-51500,-27000,-50500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "-27000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*374 (CptPort
uid 13657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,-52375,-41000,-51625"
)
tg (CPTG
uid 13659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13660,0
va (VaSet
)
xt "-40000,-52500,-39000,-51500"
st "clk"
blo "-40000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*375 (CptPort
uid 13661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41750,-51375,-41000,-50625"
)
tg (CPTG
uid 13663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13664,0
va (VaSet
)
xt "-40000,-51500,-39000,-50500"
st "rst"
blo "-40000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 13641,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-41000,-53000,-26000,-47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13642,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 13643,0
va (VaSet
font "helvetica,8,1"
)
xt "-35450,-50000,-33750,-49000"
st "utils"
blo "-35450,-49200"
tm "BdLibraryNameMgr"
)
*377 (Text
uid 13644,0
va (VaSet
font "helvetica,8,1"
)
xt "-35450,-49000,-31550,-48000"
st "ticks_gen"
blo "-35450,-48200"
tm "CptNameMgr"
)
*378 (Text
uid 13645,0
va (VaSet
font "helvetica,8,1"
)
xt "-35450,-48000,-30450,-47000"
st "Uticksgen1"
blo "-35450,-47200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13646,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13647,0
text (MLText
uid 13648,0
va (VaSet
font "clean,8,0"
)
xt "-41000,-54600,-25500,-53000"
st "SIM_MODE = 0     ( integer )  
CLK_MHZ  = 40    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*379 (Net
uid 14246,0
decl (Decl
n "ext_por_n"
t "std_logic"
o 109
suid 304,0
)
declText (MLText
uid 14247,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*380 (MWC
uid 14256,0
optionalChildren [
*381 (CptPort
uid 14265,0
optionalChildren [
*382 (Line
uid 14270,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-63000,-10999,-63000"
pts [
"-12000,-63000"
"-10999,-63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14266,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-63375,-12000,-62625"
)
tg (CPTG
uid 14267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14268,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-63500,-13500,-62600"
st "din"
blo "-15000,-62800"
)
s (Text
uid 14269,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-62600,-15000,-62600"
blo "-15000,-62600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*383 (CptPort
uid 14271,0
optionalChildren [
*384 (Line
uid 14276,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-63000,-7000,-63000"
pts [
"-7000,-63000"
"-7999,-63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14272,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-63375,-6250,-62625"
)
tg (CPTG
uid 14273,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14274,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-63500,-4000,-62600"
st "dout"
ju 2
blo "-4000,-62800"
)
s (Text
uid 14275,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-62600,-4000,-62600"
ju 2
blo "-4000,-62600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*385 (Grouping
uid 14277,0
optionalChildren [
*386 (CommentGraphic
uid 14279,0
shape (CustomPolygon
pts [
"-11000,-65000"
"-8000,-63000"
"-11000,-61000"
"-11000,-65000"
]
uid 14280,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-65000,-8000,-61000"
)
oxt "7000,6000,10000,10000"
)
*387 (CommentText
uid 14281,0
shape (Rectangle
uid 14282,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-64000,-8750,-62000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14283,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-63450,-8875,-62550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14278,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-65000,-8000,-61000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14257,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-65000,-7000,-61000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14258,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*388 (Text
uid 14259,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-62800,-4350,-61800"
st "moduleware"
blo "-9650,-62000"
)
*389 (Text
uid 14260,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-61900,-8050,-60900"
st "buff"
blo "-9650,-61100"
)
*390 (Text
uid 14261,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-61800,-7550,-60800"
st "U_17"
blo "-9650,-61000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14262,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14263,0
text (MLText
uid 14264,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-83700,-15000,-83700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*391 (MWC
uid 14284,0
optionalChildren [
*392 (CptPort
uid 14293,0
optionalChildren [
*393 (Line
uid 14298,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,-62000,-10999,-62000"
pts [
"-12000,-62000"
"-10999,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14294,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-12750,-62375,-12000,-61625"
)
tg (CPTG
uid 14295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14296,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-15000,-62500,-13500,-61600"
st "din"
blo "-15000,-61800"
)
s (Text
uid 14297,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15000,-61600,-15000,-61600"
blo "-15000,-61600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*394 (CptPort
uid 14299,0
optionalChildren [
*395 (Line
uid 14304,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7999,-62000,-7000,-62000"
pts [
"-7000,-62000"
"-7999,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14300,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-7000,-62375,-6250,-61625"
)
tg (CPTG
uid 14301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14302,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6000,-62500,-4000,-61600"
st "dout"
ju 2
blo "-4000,-61800"
)
s (Text
uid 14303,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4000,-61600,-4000,-61600"
ju 2
blo "-4000,-61600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
)
)
)
*396 (Grouping
uid 14305,0
optionalChildren [
*397 (CommentGraphic
uid 14307,0
shape (CustomPolygon
pts [
"-11000,-64000"
"-8000,-62000"
"-11000,-60000"
"-11000,-64000"
]
uid 14308,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-11000,-64000,-8000,-60000"
)
oxt "7000,6000,10000,10000"
)
*398 (CommentText
uid 14309,0
shape (Rectangle
uid 14310,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-11000,-63000,-8750,-61000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14311,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-10875,-62450,-8875,-61550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14306,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-11000,-64000,-8000,-60000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14285,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-12000,-64000,-7000,-60000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14286,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*399 (Text
uid 14287,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-61800,-4350,-60800"
st "moduleware"
blo "-9650,-61000"
)
*400 (Text
uid 14288,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-60900,-8050,-59900"
st "buff"
blo "-9650,-60100"
)
*401 (Text
uid 14289,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-9650,-60800,-7550,-59800"
st "U_18"
blo "-9650,-60000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14290,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14291,0
text (MLText
uid 14292,0
va (VaSet
font "clean,8,0"
)
xt "-15000,-82700,-15000,-82700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*402 (Net
uid 15265,0
decl (Decl
n "usbuart_tx_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 68
suid 305,0
)
declText (MLText
uid 15266,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*403 (PortIoInOut
uid 16718,0
shape (CompositeShape
uid 16719,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 16720,0
sl 0
xt "-42500,6625,-41000,7375"
)
(Line
uid 16721,0
sl 0
xt "-43000,7000,-42500,7000"
pts [
"-43000,7000"
"-42500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16722,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16723,0
va (VaSet
isHidden 1
)
xt "-40000,6500,-33800,7500"
st "vmod_exp_pio"
blo "-40000,7300"
tm "WireNameMgr"
)
)
)
*404 (PortIoInOut
uid 16724,0
shape (CompositeShape
uid 16725,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 16726,0
sl 0
xt "-42500,5625,-41000,6375"
)
(Line
uid 16727,0
sl 0
xt "-43000,6000,-42500,6000"
pts [
"-43000,6000"
"-42500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16728,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16729,0
va (VaSet
isHidden 1
)
xt "-40000,5500,-33800,6500"
st "vmod_exp_nio"
blo "-40000,6300"
tm "WireNameMgr"
)
)
)
*405 (MWC
uid 19677,0
optionalChildren [
*406 (CptPort
uid 19686,0
optionalChildren [
*407 (Line
uid 19691,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-63000,-37999,-63000"
pts [
"-39000,-63000"
"-37999,-63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19687,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-63375,-39000,-62625"
)
tg (CPTG
uid 19688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19689,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-63500,-40500,-62600"
st "din"
blo "-42000,-62800"
)
s (Text
uid 19690,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-62600,-42000,-62600"
blo "-42000,-62600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 89
)
)
)
*408 (CptPort
uid 19692,0
optionalChildren [
*409 (Line
uid 19697,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-63000,-34000,-63000"
pts [
"-34000,-63000"
"-34999,-63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19693,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-63375,-33250,-62625"
)
tg (CPTG
uid 19694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19695,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-63500,-31000,-62600"
st "dout"
ju 2
blo "-31000,-62800"
)
s (Text
uid 19696,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-62600,-31000,-62600"
ju 2
blo "-31000,-62600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
)
)
)
*410 (Grouping
uid 19698,0
optionalChildren [
*411 (CommentGraphic
uid 19700,0
shape (CustomPolygon
pts [
"-38000,-65000"
"-35000,-63000"
"-38000,-61000"
"-38000,-65000"
]
uid 19701,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-65000,-35000,-61000"
)
oxt "7000,6000,10000,10000"
)
*412 (CommentText
uid 19702,0
shape (Rectangle
uid 19703,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-64000,-35750,-62000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 19704,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-63450,-35875,-62550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 19699,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-65000,-35000,-61000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 19678,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-65000,-34000,-61000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 19679,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*413 (Text
uid 19680,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-62800,-31350,-61800"
st "moduleware"
blo "-36650,-62000"
)
*414 (Text
uid 19681,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-61900,-35050,-60900"
st "buff"
blo "-36650,-61100"
)
*415 (Text
uid 19682,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-61800,-34550,-60800"
st "U_36"
blo "-36650,-61000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19683,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19684,0
text (MLText
uid 19685,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-83700,-42000,-83700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*416 (PortIoIn
uid 25045,0
shape (CompositeShape
uid 25046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25047,0
sl 0
ro 270
xt "-265000,35625,-263500,36375"
)
(Line
uid 25048,0
sl 0
ro 270
xt "-263500,36000,-263000,36000"
pts [
"-263500,36000"
"-263000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25050,0
va (VaSet
isHidden 1
)
xt "-270700,35500,-266000,36500"
st "eth_rxclk_i"
ju 2
blo "-266000,36300"
tm "WireNameMgr"
)
)
)
*417 (PortIoIn
uid 25051,0
shape (CompositeShape
uid 25052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25053,0
sl 0
ro 270
xt "-293000,32625,-291500,33375"
)
(Line
uid 25054,0
sl 0
ro 270
xt "-291500,33000,-291000,33000"
pts [
"-291500,33000"
"-291000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25055,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25056,0
va (VaSet
isHidden 1
)
xt "-297900,32500,-294000,33500"
st "eth_mdc_i"
ju 2
blo "-294000,33300"
tm "WireNameMgr"
)
)
)
*418 (PortIoIn
uid 25057,0
shape (CompositeShape
uid 25058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25059,0
sl 0
ro 270
xt "-293000,33625,-291500,34375"
)
(Line
uid 25060,0
sl 0
ro 270
xt "-291500,34000,-291000,34000"
pts [
"-291500,34000"
"-291000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25061,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25062,0
va (VaSet
isHidden 1
)
xt "-297700,33500,-294000,34500"
st "eth_mdi_i"
ju 2
blo "-294000,34300"
tm "WireNameMgr"
)
)
)
*419 (PortIoIn
uid 25063,0
shape (CompositeShape
uid 25064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25065,0
sl 0
ro 270
xt "-293000,34625,-291500,35375"
)
(Line
uid 25066,0
sl 0
ro 270
xt "-291500,35000,-291000,35000"
pts [
"-291500,35000"
"-291000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25067,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25068,0
va (VaSet
isHidden 1
)
xt "-297400,34500,-294000,35500"
st "eth_int_i"
ju 2
blo "-294000,35300"
tm "WireNameMgr"
)
)
)
*420 (PortIoIn
uid 25075,0
shape (CompositeShape
uid 25076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25077,0
sl 0
ro 270
xt "-265000,32625,-263500,33375"
)
(Line
uid 25078,0
sl 0
ro 270
xt "-263500,33000,-263000,33000"
pts [
"-263500,33000"
"-263000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25079,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25080,0
va (VaSet
isHidden 1
)
xt "-269700,32500,-266000,33500"
st "eth_rxd_i"
ju 2
blo "-266000,33300"
tm "WireNameMgr"
)
)
)
*421 (PortIoIn
uid 25081,0
shape (CompositeShape
uid 25082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25083,0
sl 0
ro 270
xt "-265000,33625,-263500,34375"
)
(Line
uid 25084,0
sl 0
ro 270
xt "-263500,34000,-263000,34000"
pts [
"-263500,34000"
"-263000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25085,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25086,0
va (VaSet
isHidden 1
)
xt "-270700,33500,-266000,34500"
st "eth_rxdv_i"
ju 2
blo "-266000,34300"
tm "WireNameMgr"
)
)
)
*422 (PortIoIn
uid 25087,0
shape (CompositeShape
uid 25088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25089,0
sl 0
ro 270
xt "-265000,34625,-263500,35375"
)
(Line
uid 25090,0
sl 0
ro 270
xt "-263500,35000,-263000,35000"
pts [
"-263500,35000"
"-263000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25092,0
va (VaSet
isHidden 1
)
xt "-270400,34500,-266000,35500"
st "eth_rxer_i"
ju 2
blo "-266000,35300"
tm "WireNameMgr"
)
)
)
*423 (Net
uid 25189,0
decl (Decl
n "eth_txclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
preAdd 0
posAdd 0
o 69
suid 399,0
)
declText (MLText
uid 25190,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,88775,61900,89975"
st "eth_txclk_o    : std_logic --#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
)
)
*424 (Net
uid 25191,0
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
preAdd 0
posAdd 0
o 70
suid 400,0
)
declText (MLText
uid 25192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,89975,67500,91175"
st "eth_txd_o      : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
)
)
*425 (Net
uid 25199,0
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
preAdd 0
posAdd 0
o 74
suid 404,0
)
declText (MLText
uid 25200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,94775,67900,95975"
st "eth_rxd_i      : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
)
)
*426 (Net
uid 25201,0
decl (Decl
n "eth_rxdv_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
preAdd 0
posAdd 0
o 75
suid 405,0
)
declText (MLText
uid 25202,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,95975,58700,97175"
st "eth_rxdv_i     : std_logic --#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
)
)
*427 (Net
uid 25203,0
decl (Decl
n "eth_rxer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
preAdd 0
posAdd 0
o 76
suid 406,0
)
declText (MLText
uid 25204,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,97175,58400,98375"
st "eth_rxer_i     : std_logic --#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
)
)
*428 (Net
uid 25205,0
decl (Decl
n "eth_rxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
preAdd 0
posAdd 0
o 77
suid 407,0
)
declText (MLText
uid 25206,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,98375,65300,99575"
st "eth_rxclk_i    : std_logic --#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
)
)
*429 (Net
uid 25207,0
decl (Decl
n "eth_mdc_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
preAdd 0
posAdd 0
o 78
suid 408,0
)
declText (MLText
uid 25208,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,99575,57900,100775"
st "eth_mdc_i      : std_logic --#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
)
)
*430 (Net
uid 25209,0
decl (Decl
n "eth_mdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
preAdd 0
posAdd 0
o 79
suid 409,0
)
declText (MLText
uid 25210,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,100775,60000,101975"
st "eth_mdi_i      : std_logic --#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
)
)
*431 (Net
uid 25211,0
decl (Decl
n "eth_int_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 80
suid 410,0
)
declText (MLText
uid 25212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,101975,63100,103175"
st "eth_int_i      : std_logic --#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
)
)
*432 (PortIoOut
uid 25638,0
shape (CompositeShape
uid 25639,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25640,0
sl 0
ro 270
xt "-153500,-5375,-152000,-4625"
)
(Line
uid 25641,0
sl 0
ro 270
xt "-154000,-5000,-153500,-5000"
pts [
"-154000,-5000"
"-153500,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25642,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25643,0
va (VaSet
isHidden 1
)
xt "-151000,-5500,-145700,-4500"
st "led_status_o"
blo "-151000,-4700"
tm "WireNameMgr"
)
)
)
*433 (HdlText
uid 25767,0
optionalChildren [
*434 (EmbeddedText
uid 25772,0
commentText (CommentText
uid 25773,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 25774,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-137000,-16000,-105000,4000"
)
oxt "0,0,18000,5000"
text (MLText
uid 25775,0
va (VaSet
font "clean,8,0"
)
xt "-136800,-15800,-108300,1800"
st "
-- eb6 6 -- set non-build streams to zero
gen_strms_filter  : for m in 0 to 33 generate

  gen_if_present : if (C_MOD_PRES(m) = '1') generate
    strm(m*4+0) <= rx_strm(m*4+0);
    strm(m*4+1) <= rx_strm(m*4+1);
    strm(m*4+2) <= rx_strm(m*4+2);
    strm(m*4+3) <= rx_strm(m*4+3);
    link_idly(m*2+0) <= rx_link_idly(m*2+0);
    link_idly(m*2+1) <= rx_link_idly(m*2+1);
  end generate;

  gen_if_not_present : if (C_MOD_PRES(m) = '0') generate
    strm(m*4+0) <= '0';
    strm(m*4+1) <= '0';
    strm(m*4+2) <= '0';
    strm(m*4+3) <= '0';
    link_idly(m*2+0) <= '0';
    link_idly(m*2+1) <= '0';
   end generate;

end generate;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 20000
visibleWidth 32000
)
)
)
]
shape (Rectangle
uid 25768,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-138000,-17000,-104000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 25769,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
uid 25770,0
va (VaSet
)
xt "-137700,-17000,-136300,-16000"
st "eb7"
blo "-137700,-16200"
tm "HdlTextNameMgr"
)
*436 (Text
uid 25771,0
va (VaSet
)
xt "-137700,-16000,-137200,-15000"
st "7"
blo "-137700,-15200"
tm "HdlTextNumberMgr"
)
]
)
)
*437 (Net
uid 26818,0
decl (Decl
n "tx_fifo_rst"
t "std_logic"
o 111
suid 415,0
)
declText (MLText
uid 26819,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140200,-89775"
st "signal tx_fifo_rst        : std_logic"
)
)
*438 (Net
uid 26820,0
decl (Decl
n "rx_fifo_rst"
t "std_logic"
o 112
suid 416,0
)
declText (MLText
uid 26821,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-140200,-89775"
st "signal rx_fifo_rst        : std_logic"
)
)
*439 (Net
uid 26836,0
lang 2
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 84
suid 424,0
)
declText (MLText
uid 26837,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-139000,152600,-114500,153800"
st "led_status_o       : std_logic --LED_FPGA_STATUS"
)
)
*440 (Net
uid 26876,0
decl (Decl
n "rx_lls"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
posAdd 0
o 113
suid 444,0
)
declText (MLText
uid 26877,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "6000,-64200,19300,-61800"
st "-- rx ll fifo interface
signal rx_lls             : t_llsrc"
)
)
*441 (Net
uid 26878,0
decl (Decl
n "tx_lld"
t "std_logic"
o 114
suid 445,0
)
declText (MLText
uid 26879,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-71200,-25000"
st "signal tx_lld             : std_logic"
)
)
*442 (Net
uid 26880,0
decl (Decl
n "tx_lls"
t "t_llsrc"
o 115
suid 446,0
)
declText (MLText
uid 26881,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-72700,-25000"
st "signal tx_lls             : t_llsrc"
)
)
*443 (Net
uid 26882,0
decl (Decl
n "rx_lld"
t "std_logic"
o 116
suid 447,0
)
declText (MLText
uid 26883,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "6000,-64200,20800,-63000"
st "signal rx_lld             : std_logic"
)
)
*444 (Net
uid 26884,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 117
suid 448,0
)
declText (MLText
uid 26885,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-17200,23800,-16000"
st "signal rawsigs            : std_logic_vector(15 downto 0)"
)
)
*445 (Net
uid 26890,0
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 118
suid 451,0
)
declText (MLText
uid 26891,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,23600,-14800"
st "signal outsigs            : std_logic_vector(15 downto 0)"
)
)
*446 (Net
uid 26892,0
decl (Decl
n "dbg_outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 119
suid 452,0
)
declText (MLText
uid 26893,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24800,-14800"
st "signal dbg_outsigs        : std_logic_vector(15 downto 0)"
)
)
*447 (Net
uid 26894,0
decl (Decl
n "clk_ext_on"
t "std_logic"
o 120
suid 453,0
)
declText (MLText
uid 26895,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,14100,-14800"
st "signal clk_ext_on         : std_logic"
)
)
*448 (Net
uid 26938,0
decl (Decl
n "rx_strm"
t "std_logic_vector"
b "(135 downto 0)"
o 121
suid 475,0
)
declText (MLText
uid 26939,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24600,-14800"
st "signal rx_strm            : std_logic_vector(135 downto 0)"
)
)
*449 (Net
uid 26940,0
decl (Decl
n "idelay_ctl"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 122
suid 476,0
)
declText (MLText
uid 26941,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24500,-11200"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
signal idelay_ctl         : t_idelay_ctl"
)
)
*450 (Net
uid 26942,0
decl (Decl
n "rx_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 123
suid 477,0
)
declText (MLText
uid 26943,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-16000,24000,-14800"
st "signal rx_link_idly       : std_logic_vector(67 downto 0)"
)
)
*451 (Net
uid 26944,0
decl (Decl
n "strm"
t "std_logic_vector"
b "(135 downto 0)"
o 124
suid 478,0
)
declText (MLText
uid 26945,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25900,1200"
st "signal strm               : std_logic_vector(135 downto 0)"
)
)
*452 (Net
uid 26946,0
decl (Decl
n "link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 125
suid 479,0
)
declText (MLText
uid 26947,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25300,1200"
st "signal link_idly          : std_logic_vector(67 downto 0)"
)
)
*453 (Net
uid 26950,0
decl (Decl
n "rst_drv"
t "std_logic"
o 126
suid 481,0
)
declText (MLText
uid 26951,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,15400,1200"
st "signal rst_drv            : std_logic"
)
)
*454 (Net
uid 26952,0
decl (Decl
n "sda_tx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 127
suid 482,0
)
declText (MLText
uid 26953,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,24800,-28800"
st "signal sda_tx             : std_logic_vector(15 DOWNTO 0)"
)
)
*455 (Net
uid 26954,0
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 128
suid 483,0
)
declText (MLText
uid 26955,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-59600,-25000"
st "signal sck_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*456 (Net
uid 26956,0
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 129
suid 484,0
)
declText (MLText
uid 26957,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-60000,-25000"
st "signal sck                : std_logic_vector(15 DOWNTO 0)"
)
)
*457 (Net
uid 26958,0
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 130
suid 485,0
)
declText (MLText
uid 26959,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-86000,-26200,-59500,-25000"
st "signal sda_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*458 (Net
uid 26960,0
decl (Decl
n "sda_rx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 131
suid 486,0
)
declText (MLText
uid 26961,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-2000,-30000,24800,-28800"
st "signal sda_rx             : std_logic_vector(15 DOWNTO 0)"
)
)
*459 (Net
uid 26962,0
decl (Decl
n "dbg_count"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 132
suid 487,0
)
declText (MLText
uid 26963,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,26100,1200"
st "signal dbg_count          : std_logic_vector(7 downto 0)"
)
)
*460 (Net
uid 26964,0
decl (Decl
n "clocky_leds"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 133
suid 488,0
)
declText (MLText
uid 26965,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,25700,1200"
st "signal clocky_leds        : std_logic_vector(7 downto 0)"
)
)
*461 (Net
uid 26970,0
decl (Decl
n "stat_clks_top"
t "std_logic_vector"
b "(7 downto 0)"
o 134
suid 491,0
)
declText (MLText
uid 26971,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,0,26200,1200"
st "signal stat_clks_top      : std_logic_vector(7 downto 0)"
)
)
*462 (Frame
uid 28224,0
shape (RectFrame
uid 28225,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-25000,-80000,16000,-60000"
)
title (TextAssociate
uid 28226,0
ps "TopLeftStrategy"
text (MLText
uid 28227,0
va (VaSet
font "charter,10,0"
)
xt "-24600,-81600,-13400,-80400"
st "g1: IF 1=2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 28228,0
ps "TopLeftStrategy"
shape (Rectangle
uid 28229,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-24500,-79800,-23500,-78200"
)
num (Text
uid 28230,0
va (VaSet
font "charter,10,0"
)
xt "-24300,-79600,-23700,-78400"
st "2"
blo "-24300,-78600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 28231,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
uid 28232,0
va (VaSet
font "charter,10,1"
)
xt "7000,-60000,18200,-58700"
st "Frame Declarations"
blo "7000,-59000"
)
*464 (MLText
uid 28233,0
va (VaSet
font "charter,10,0"
)
xt "7000,-58700,7000,-58700"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*465 (Net
uid 28739,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 135
suid 500,0
)
declText (MLText
uid 28740,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-19200,-53400,-16800"
st "-- registers
reg            : t_reg_bus"
)
)
*466 (Net
uid 28775,0
decl (Decl
n "clk160ps"
t "std_logic"
o 136
suid 501,0
)
declText (MLText
uid 28776,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*467 (Net
uid 28783,0
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 137
suid 502,0
)
declText (MLText
uid 28784,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*468 (Net
uid 28805,0
decl (Decl
n "stat_clks_main"
t "std_logic_vector"
b "(3 downto 0)"
o 138
suid 504,0
)
declText (MLText
uid 28806,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*469 (Net
uid 29060,0
decl (Decl
n "ZERO64"
t "std_logic_vector"
b "(63 downto 0)"
o 110
suid 507,0
)
declText (MLText
uid 29061,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*470 (Net
uid 29166,0
decl (Decl
n "s40"
t "std_logic"
o 139
suid 512,0
)
declText (MLText
uid 29167,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*471 (Net
uid 29223,0
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 140
suid 517,0
)
declText (MLText
uid 29224,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*472 (Net
uid 29225,0
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 141
suid 518,0
)
declText (MLText
uid 29226,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*473 (Net
uid 29227,0
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 142
suid 519,0
)
declText (MLText
uid 29228,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*474 (Net
uid 29235,0
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 143
suid 520,0
)
declText (MLText
uid 29236,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*475 (Net
uid 29267,0
decl (Decl
n "clk125"
t "std_logic"
o 144
suid 522,0
)
declText (MLText
uid 29268,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*476 (Net
uid 29404,0
decl (Decl
n "eth_gtxclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
preAdd 0
posAdd 0
o 73
suid 525,0
)
declText (MLText
uid 29405,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*477 (PortIoOut
uid 29406,0
shape (CompositeShape
uid 29407,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29408,0
sl 0
ro 90
xt "-294000,14625,-292500,15375"
)
(Line
uid 29409,0
sl 0
ro 90
xt "-292500,15000,-292000,15000"
pts [
"-292000,15000"
"-292500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29410,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29411,0
va (VaSet
isHidden 1
)
xt "-300500,14500,-295000,15500"
st "eth_gtxclk_o"
ju 2
blo "-295000,15300"
tm "WireNameMgr"
)
)
)
*478 (SaComponent
uid 29444,0
optionalChildren [
*479 (CptPort
uid 29412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29413,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-282750,14625,-282000,15375"
)
tg (CPTG
uid 29414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29415,0
va (VaSet
)
xt "-281000,14500,-280400,15500"
st "Q"
blo "-281000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*480 (CptPort
uid 29416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29417,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,14625,-273250,15375"
)
tg (CPTG
uid 29418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29419,0
va (VaSet
)
xt "-276100,14500,-275000,15500"
st "C0"
ju 2
blo "-275000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "C0"
t "std_ulogic"
o 2
)
)
)
*481 (CptPort
uid 29420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29421,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,15625,-273250,16375"
)
tg (CPTG
uid 29422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29423,0
va (VaSet
)
xt "-276100,15500,-275000,16500"
st "C1"
ju 2
blo "-275000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "C1"
t "std_ulogic"
o 3
)
)
)
*482 (CptPort
uid 29424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,20625,-273250,21375"
)
tg (CPTG
uid 29426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29427,0
va (VaSet
)
xt "-276200,20500,-275000,21500"
st "CE"
ju 2
blo "-275000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 4
i "'H'"
)
)
)
*483 (CptPort
uid 29428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29429,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,16625,-273250,17375"
)
tg (CPTG
uid 29430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29431,0
va (VaSet
)
xt "-276100,16500,-275000,17500"
st "D0"
ju 2
blo "-275000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "D0"
t "std_ulogic"
o 5
)
)
)
*484 (CptPort
uid 29432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,17625,-273250,18375"
)
tg (CPTG
uid 29434,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29435,0
va (VaSet
)
xt "-276100,17500,-275000,18500"
st "D1"
ju 2
blo "-275000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 6
)
)
)
*485 (CptPort
uid 29436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29437,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,21625,-273250,22375"
)
tg (CPTG
uid 29438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29439,0
va (VaSet
)
xt "-275600,21500,-275000,22500"
st "R"
ju 2
blo "-275000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 7
i "'L'"
)
)
)
*486 (CptPort
uid 29440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29441,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-274000,22625,-273250,23375"
)
tg (CPTG
uid 29442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29443,0
va (VaSet
)
xt "-275600,22500,-275000,23500"
st "S"
ju 2
blo "-275000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 8
i "'L'"
)
)
)
]
shape (Rectangle
uid 29445,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-282000,14000,-274000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*487 (Text
uid 29447,0
va (VaSet
font "helvetica,8,1"
)
xt "-281450,16000,-278850,17000"
st "unisim"
blo "-281450,16800"
tm "BdLibraryNameMgr"
)
*488 (Text
uid 29448,0
va (VaSet
font "helvetica,8,1"
)
xt "-281450,17000,-278550,18000"
st "ODDR2"
blo "-281450,17800"
tm "CptNameMgr"
)
*489 (Text
uid 29449,0
va (VaSet
font "helvetica,8,1"
)
xt "-281450,18000,-277750,19000"
st "Uddrcgtx"
blo "-281450,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29451,0
text (MLText
uid 29452,0
va (VaSet
font "clean,8,0"
)
xt "-282000,11600,-262500,14000"
st "DDR_ALIGNMENT = \"NONE\"    ( string )  
INIT          = '0'       ( bit    )  
SRTYPE        = \"SYNC\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_ALIGNMENT"
type "string"
value "\"NONE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*490 (MWC
uid 29453,0
optionalChildren [
*491 (CptPort
uid 29462,0
optionalChildren [
*492 (Line
uid 29467,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-262999,16000,-262000,16000"
pts [
"-262000,16000"
"-262999,16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29463,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-262000,15625,-261250,16375"
)
tg (CPTG
uid 29464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29465,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-785250,15500,-783750,16400"
st "din"
ju 2
blo "-783750,16200"
)
s (Text
uid 29466,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-783750,16400,-783750,16400"
ju 2
blo "-783750,16400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 144
)
)
)
*493 (CptPort
uid 29468,0
optionalChildren [
*494 (Line
uid 29473,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-267000,16000,-266749,16000"
pts [
"-267000,16000"
"-266749,16000"
]
)
*495 (Circle
uid 29474,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-266749,15625,-265999,16375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29469,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-267750,15625,-267000,16375"
)
tg (CPTG
uid 29470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29471,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-787000,15500,-785000,16400"
st "dout"
blo "-787000,16200"
)
s (Text
uid 29472,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-787000,16400,-787000,16400"
blo "-787000,16400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 145
)
)
)
*496 (CommentGraphic
uid 29475,0
shape (CustomPolygon
pts [
"-263000,14000"
"-263000,18000"
"-266000,16000"
"-263000,14000"
]
uid 29476,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-266000,14000,-263000,18000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 29454,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-267000,14000,-262000,18000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 29455,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
uid 29456,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-264650,16200,-259350,17200"
st "moduleware"
blo "-264650,17000"
)
*498 (Text
uid 29457,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-264650,17100,-263450,18100"
st "inv"
blo "-264650,17900"
)
*499 (Text
uid 29458,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-264650,17200,-262550,18200"
st "U_13"
blo "-264650,18000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29459,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29460,0
text (MLText
uid 29461,0
va (VaSet
font "clean,8,0"
)
xt "-270000,-4700,-270000,-4700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*500 (Net
uid 29557,0
decl (Decl
n "clkn125"
t "std_logic"
o 145
suid 533,0
)
declText (MLText
uid 29558,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*501 (PortIoOut
uid 29567,0
shape (CompositeShape
uid 29568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29569,0
sl 0
ro 90
xt "-265000,25625,-263500,26375"
)
(Line
uid 29570,0
sl 0
ro 90
xt "-263500,26000,-263000,26000"
pts [
"-263000,26000"
"-263500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29571,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29572,0
va (VaSet
isHidden 1
)
xt "-270700,25500,-266000,26500"
st "eth_rst_no"
ju 2
blo "-266000,26300"
tm "WireNameMgr"
)
)
)
*502 (PortIoOut
uid 29573,0
shape (CompositeShape
uid 29574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29575,0
sl 0
ro 90
xt "-265000,30625,-263500,31375"
)
(Line
uid 29576,0
sl 0
ro 90
xt "-263500,31000,-263000,31000"
pts [
"-263000,31000"
"-263500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29577,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29578,0
va (VaSet
isHidden 1
)
xt "-271000,30500,-266000,31500"
st "eth_txclk_o"
ju 2
blo "-266000,31300"
tm "WireNameMgr"
)
)
)
*503 (PortIoOut
uid 29579,0
shape (CompositeShape
uid 29580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29581,0
sl 0
ro 90
xt "-265000,27625,-263500,28375"
)
(Line
uid 29582,0
sl 0
ro 90
xt "-263500,28000,-263000,28000"
pts [
"-263000,28000"
"-263500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29583,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29584,0
va (VaSet
isHidden 1
)
xt "-270000,27500,-266000,28500"
st "eth_txd_o"
ju 2
blo "-266000,28300"
tm "WireNameMgr"
)
)
)
*504 (Net
uid 29625,0
decl (Decl
n "eth_col_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 81
suid 538,0
)
declText (MLText
uid 29626,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*505 (Net
uid 29635,0
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 82
suid 539,0
)
declText (MLText
uid 29636,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*506 (PortIoIn
uid 29637,0
shape (CompositeShape
uid 29638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29639,0
sl 0
ro 270
xt "-265000,36625,-263500,37375"
)
(Line
uid 29640,0
sl 0
ro 270
xt "-263500,37000,-263000,37000"
pts [
"-263500,37000"
"-263000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29641,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29642,0
va (VaSet
isHidden 1
)
xt "-269500,36500,-266000,37500"
st "eth_col_i"
ju 2
blo "-266000,37300"
tm "WireNameMgr"
)
)
)
*507 (PortIoIn
uid 29643,0
shape (CompositeShape
uid 29644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29645,0
sl 0
ro 270
xt "-265000,37625,-263500,38375"
)
(Line
uid 29646,0
sl 0
ro 270
xt "-263500,38000,-263000,38000"
pts [
"-263500,38000"
"-263000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29647,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29648,0
va (VaSet
isHidden 1
)
xt "-269500,37500,-266000,38500"
st "eth_crs_i"
ju 2
blo "-266000,38300"
tm "WireNameMgr"
)
)
)
*508 (Net
uid 29653,0
decl (Decl
n "eth_rst_no"
t "std_logic"
prec "--#TEMACEthernetMAC"
eolc "--#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
preAdd 0
posAdd 0
o 83
suid 540,0
)
declText (MLText
uid 29654,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*509 (Net
uid 29681,0
decl (Decl
n "tog40"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 102
suid 545,0
)
declText (MLText
uid 29682,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*510 (Net
uid 30206,0
decl (Decl
n "eth_txer_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
preAdd 0
posAdd 0
o 72
suid 549,0
)
declText (MLText
uid 30207,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*511 (Net
uid 30208,0
decl (Decl
n "eth_txen_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
preAdd 0
posAdd 0
o 71
suid 550,0
)
declText (MLText
uid 30209,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*512 (PortIoOut
uid 30210,0
shape (CompositeShape
uid 30211,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30212,0
sl 0
ro 90
xt "-265000,28625,-263500,29375"
)
(Line
uid 30213,0
sl 0
ro 90
xt "-263500,29000,-263000,29000"
pts [
"-263000,29000"
"-263500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30214,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30215,0
va (VaSet
isHidden 1
)
xt "-270900,28500,-266000,29500"
st "eth_txen_o"
ju 2
blo "-266000,29300"
tm "WireNameMgr"
)
)
)
*513 (PortIoOut
uid 30216,0
shape (CompositeShape
uid 30217,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30218,0
sl 0
ro 90
xt "-265000,29625,-263500,30375"
)
(Line
uid 30219,0
sl 0
ro 90
xt "-263500,30000,-263000,30000"
pts [
"-263000,30000"
"-263500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30220,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30221,0
va (VaSet
isHidden 1
)
xt "-270700,29500,-266000,30500"
st "eth_txer_o"
ju 2
blo "-266000,30300"
tm "WireNameMgr"
)
)
)
*514 (Net
uid 30762,0
decl (Decl
n "clk125_locked"
t "std_logic"
o 147
suid 555,0
)
declText (MLText
uid 30763,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*515 (SaComponent
uid 31257,0
optionalChildren [
*516 (CptPort
uid 31249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-198000,-61375,-197250,-60625"
)
tg (CPTG
uid 31251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31252,0
va (VaSet
)
xt "-199600,-61500,-199000,-60500"
st "O"
ju 2
blo "-199000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*517 (CptPort
uid 31253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-206750,-61375,-206000,-60625"
)
tg (CPTG
uid 31255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31256,0
va (VaSet
)
xt "-205000,-61500,-204800,-60500"
st "I"
blo "-205000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 31258,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-206000,-62000,-198000,-59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 31259,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
uid 31260,0
va (VaSet
font "helvetica,8,1"
)
xt "-204300,-62000,-201700,-61000"
st "unisim"
blo "-204300,-61200"
tm "BdLibraryNameMgr"
)
*519 (Text
uid 31261,0
va (VaSet
font "helvetica,8,1"
)
xt "-204300,-61000,-202000,-60000"
st "BUFG"
blo "-204300,-60200"
tm "CptNameMgr"
)
*520 (Text
uid 31262,0
va (VaSet
font "helvetica,8,1"
)
xt "-204300,-60000,-200400,-59000"
st "Ubufg100"
blo "-204300,-59200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31263,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31264,0
text (MLText
uid 31265,0
va (VaSet
font "clean,8,0"
)
xt "-202000,-62000,-202000,-62000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*521 (Net
uid 31266,0
decl (Decl
n "clk100_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 556,0
)
declText (MLText
uid 31267,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*522 (Net
uid 31268,0
decl (Decl
n "clk100_bufg"
t "std_ulogic"
o 146
suid 557,0
)
declText (MLText
uid 31269,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*523 (SaComponent
uid 31974,0
optionalChildren [
*524 (CptPort
uid 31883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,22625,-249000,23375"
)
tg (CPTG
uid 31885,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31886,0
va (VaSet
)
xt "-248000,22500,-244800,23500"
st "clk125_i"
blo "-248000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk125_i"
t "std_logic"
prec "-- 200MHz clock input from board
--***clk_in_p                      : in  std_logic;
--***clk_in_n                      : in  std_logic;"
eolc "--***"
preAdd 0
posAdd 0
o 2
suid 4,0
)
)
)
*525 (CptPort
uid 31887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,23625,-249000,24375"
)
tg (CPTG
uid 31889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31890,0
va (VaSet
)
xt "-248000,23500,-242400,24500"
st "dcm_locked_i"
blo "-248000,24300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dcm_locked_i"
t "std_logic"
eolc "--***"
preAdd 0
posAdd 0
o 3
suid 5,0
)
)
)
*526 (CptPort
uid 31903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,20625,-249000,21375"
)
tg (CPTG
uid 31905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31906,0
va (VaSet
)
xt "-248000,20500,-245100,21500"
st "glbl_rst"
blo "-248000,21300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "glbl_rst"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
posAdd 0
o 1
suid 9,0
)
)
)
*527 (CptPort
uid 31907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,36625,-249000,37375"
)
tg (CPTG
uid 31909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31910,0
va (VaSet
)
xt "-248000,36500,-244900,37500"
st "gmii_col"
blo "-248000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
o 13
suid 10,0
)
)
)
*528 (CptPort
uid 31911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,37625,-249000,38375"
)
tg (CPTG
uid 31913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31914,0
va (VaSet
)
xt "-248000,37500,-244900,38500"
st "gmii_crs"
blo "-248000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
posAdd 0
o 14
suid 11,0
)
)
)
*529 (CptPort
uid 31915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,35625,-249000,36375"
)
tg (CPTG
uid 31917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31918,0
va (VaSet
)
xt "-248000,35500,-243200,36500"
st "gmii_rx_clk"
blo "-248000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
o 12
suid 12,0
)
)
)
*530 (CptPort
uid 31919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,33625,-249000,34375"
)
tg (CPTG
uid 31921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31922,0
va (VaSet
)
xt "-248000,33500,-243200,34500"
st "gmii_rx_dv"
blo "-248000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
o 10
suid 13,0
)
)
)
*531 (CptPort
uid 31923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,34625,-249000,35375"
)
tg (CPTG
uid 31925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31926,0
va (VaSet
)
xt "-248000,34500,-243500,35500"
st "gmii_rx_er"
blo "-248000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
o 11
suid 14,0
)
)
)
*532 (CptPort
uid 31927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,32625,-249000,33375"
)
tg (CPTG
uid 31929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31930,0
va (VaSet
)
xt "-248000,32500,-241800,33500"
st "gmii_rxd : (7:0)"
blo "-248000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
o 9
suid 15,0
)
)
)
*533 (CptPort
uid 31931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31932,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,30625,-249000,31375"
)
tg (CPTG
uid 31933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31934,0
va (VaSet
)
xt "-248000,30500,-243200,31500"
st "gmii_tx_clk"
blo "-248000,31300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_clk"
t "std_logic"
o 8
suid 16,0
)
)
)
*534 (CptPort
uid 31935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31936,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,28625,-249000,29375"
)
tg (CPTG
uid 31937,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31938,0
va (VaSet
)
xt "-248000,28500,-243300,29500"
st "gmii_tx_en"
blo "-248000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_en"
t "std_logic"
o 6
suid 17,0
)
)
)
*535 (CptPort
uid 31939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31940,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,29625,-249000,30375"
)
tg (CPTG
uid 31941,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31942,0
va (VaSet
)
xt "-248000,29500,-243500,30500"
st "gmii_tx_er"
blo "-248000,30300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_er"
t "std_logic"
o 7
suid 18,0
)
)
)
*536 (CptPort
uid 31943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31944,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,27625,-249000,28375"
)
tg (CPTG
uid 31945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31946,0
va (VaSet
)
xt "-248000,27500,-241800,28500"
st "gmii_txd : (7:0)"
blo "-248000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-----------------"
preAdd 0
o 5
suid 19,0
)
)
)
*537 (CptPort
uid 31947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31948,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,19625,-226250,20375"
)
tg (CPTG
uid 31949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31950,0
va (VaSet
)
xt "-233200,19500,-228000,20500"
st "pause_req_s"
ju 2
blo "-228000,20300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pause_req_s"
t "std_logic"
prec "-- Serialised Pause interface controls
--------------------------------------"
preAdd 0
posAdd 0
o 17
suid 20,0
)
)
)
*538 (CptPort
uid 31951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31952,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,25625,-249000,26375"
)
tg (CPTG
uid 31953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31954,0
va (VaSet
)
xt "-248000,25500,-243300,26500"
st "phy_resetn"
blo "-248000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "phy_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 21,0
)
)
)
*539 (CptPort
uid 31959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,38625,-226250,39375"
)
tg (CPTG
uid 31961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31962,0
va (VaSet
)
xt "-234000,38500,-228000,39500"
st "rx_statistics_s"
ju 2
blo "-228000,39300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_s"
t "std_logic"
posAdd 0
o 16
suid 23,0
)
)
)
*540 (CptPort
uid 31967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,37625,-226250,38375"
)
tg (CPTG
uid 31969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31970,0
va (VaSet
)
xt "-234000,37500,-228000,38500"
st "tx_statistics_s"
ju 2
blo "-228000,38300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_s"
t "std_logic"
prec "-- Serialised statistics vectors
--------------------------------"
preAdd 0
o 15
suid 25,0
)
)
)
*541 (CommentText
uid 31971,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 31972,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "39000,75000,54000,80000"
)
oxt "42000,29000,57000,34000"
text (MLText
uid 31973,0
va (VaSet
fg "0,0,32768"
)
xt "39200,75200,53800,79200"
st "
--------------------------------------------------------------------------------
-- The entity declaration for the example_design level wrapper.
--------------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
*542 (CptPort
uid 33455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,18625,-249000,19375"
)
tg (CPTG
uid 33457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33458,0
va (VaSet
)
xt "-248000,18500,-244000,19500"
st "fifo_clk_i"
blo "-248000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_clk_i"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 19
suid 26,0
)
)
)
*543 (CptPort
uid 33459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,19625,-249000,20375"
)
tg (CPTG
uid 33461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33462,0
va (VaSet
)
xt "-248000,19500,-241100,20500"
st "fifo_clk_locked_i"
blo "-248000,20300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_clk_locked_i"
t "std_logic"
o 18
suid 27,0
)
)
)
*544 (CptPort
uid 33479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33480,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,23625,-226250,24375"
)
tg (CPTG
uid 33481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33482,0
va (VaSet
)
xt "-230900,23500,-228000,24500"
st "rx_lld_i"
ju 2
blo "-228000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lld_i"
t "std_logic"
o 21
suid 29,0
)
)
)
*545 (CptPort
uid 33483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,22625,-226250,23375"
)
tg (CPTG
uid 33485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33486,0
va (VaSet
)
xt "-231100,22500,-228000,23500"
st "rx_lls_o"
ju 2
blo "-228000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 24
suid 28,0
)
)
)
*546 (CptPort
uid 33487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,31625,-226250,32375"
)
tg (CPTG
uid 33489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33490,0
va (VaSet
)
xt "-231200,31500,-228000,32500"
st "tx_lld_o"
ju 2
blo "-228000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_lld_o"
t "std_logic"
o 23
suid 30,0
)
)
)
*547 (CptPort
uid 33491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33492,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,30625,-226250,31375"
)
tg (CPTG
uid 33493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33494,0
va (VaSet
)
xt "-230800,30500,-228000,31500"
st "tx_lls_i"
ju 2
blo "-228000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 22
suid 31,0
)
)
)
*548 (CptPort
uid 33503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-249750,39625,-249000,40375"
)
tg (CPTG
uid 33505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33506,0
va (VaSet
)
xt "-248000,39500,-239600,40500"
st "macaddress_i : (47:0)"
blo "-248000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 25
suid 33,0
)
)
)
*549 (CptPort
uid 33507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-227000,39625,-226250,40375"
)
tg (CPTG
uid 33509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33510,0
va (VaSet
)
xt "-234800,39500,-228000,40500"
st "monitor_o : (3:0)"
ju 2
blo "-228000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_o"
t "std_logic_vector"
b "(3 downto 0)"
o 20
suid 32,0
)
)
)
]
shape (Rectangle
uid 31975,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-249000,18000,-227000,41000"
)
oxt "15000,5000,37000,26000"
ttg (MlTextGroup
uid 31976,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*550 (Text
uid 31977,0
va (VaSet
font "helvetica,8,1"
)
xt "-239950,20000,-237950,21000"
st "atlys"
blo "-239950,20800"
tm "BdLibraryNameMgr"
)
*551 (Text
uid 31978,0
va (VaSet
font "helvetica,8,1"
)
xt "-239950,21000,-236850,22000"
st "net_top"
blo "-239950,21800"
tm "CptNameMgr"
)
*552 (Text
uid 31979,0
va (VaSet
font "helvetica,8,1"
)
xt "-239950,22000,-238050,23000"
st "Ueth"
blo "-239950,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31980,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31981,0
text (MLText
uid 31982,0
va (VaSet
)
xt "-3000,58000,-3000,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*553 (SaComponent
uid 33426,0
optionalChildren [
*554 (CptPort
uid 33194,0
ps "OnEdgeStrategy"
shape (Diamond
uid 33195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,47625,-163250,48375"
)
tg (CPTG
uid 33196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33197,0
va (VaSet
)
xt "-174300,47400,-167100,48400"
st "idc_p3_io : (31:0)"
ju 2
blo "-167100,48200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 1
suid 112,0
)
)
)
*555 (CptPort
uid 33198,0
ps "OnEdgeStrategy"
shape (Diamond
uid 33199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,48625,-163250,49375"
)
tg (CPTG
uid 33200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33201,0
va (VaSet
)
xt "-174300,48400,-167100,49400"
st "idc_p4_io : (31:0)"
ju 2
blo "-167100,49200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 3
suid 113,0
)
)
)
*556 (CptPort
uid 33202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,49625,-163250,50375"
)
tg (CPTG
uid 33204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33205,0
va (VaSet
)
xt "-174300,49400,-167100,50400"
st "idc_p5_io : (31:0)"
ju 2
blo "-167100,50200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 4
suid 114,0
)
)
)
*557 (CptPort
uid 33206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,-5375,-163250,-4625"
)
tg (CPTG
uid 33208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33209,0
va (VaSet
)
xt "-170300,-5500,-165000,-4500"
st "led_status_o"
ju 2
blo "-165000,-4700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 120,0
)
)
)
*558 (CptPort
uid 33210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,41625,-163250,42375"
)
tg (CPTG
uid 33212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33213,0
va (VaSet
)
xt "-170600,41400,-166000,42400"
st "disp_clk_o"
ju 2
blo "-166000,42200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 6
suid 174,0
)
)
)
*559 (CptPort
uid 33214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,42625,-163250,43375"
)
tg (CPTG
uid 33216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33217,0
va (VaSet
)
xt "-170700,42400,-165900,43400"
st "disp_dat_o"
ju 2
blo "-165900,43200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 7
suid 175,0
)
)
)
*560 (CptPort
uid 33218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,44625,-163250,45375"
)
tg (CPTG
uid 33220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33221,0
va (VaSet
)
xt "-171150,44400,-166050,45400"
st "disp_rst_no"
ju 2
blo "-166050,45200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 8
suid 177,0
)
)
)
*561 (CptPort
uid 33222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,43625,-163250,44375"
)
tg (CPTG
uid 33224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33225,0
va (VaSet
)
xt "-173100,43400,-165000,44400"
st "disp_load_no : (1:0)"
ju 2
blo "-165000,44200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 9
suid 178,0
)
)
)
*562 (CptPort
uid 33226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,44625,-188000,45375"
)
tg (CPTG
uid 33228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33229,0
va (VaSet
)
xt "-187000,44400,-178000,45400"
st "stat_word_usb : (63:0)"
blo "-187000,45200"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 24
suid 268,0
)
)
)
*563 (CptPort
uid 33230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,43625,-188000,44375"
)
tg (CPTG
uid 33232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33233,0
va (VaSet
)
xt "-187000,43400,-178500,44400"
st "stat_word_cu : (63:0)"
blo "-187000,44200"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 23
suid 269,0
)
)
)
*564 (CptPort
uid 33234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,29625,-188000,30375"
)
tg (CPTG
uid 33236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33237,0
va (VaSet
)
xt "-187000,29400,-181400,30400"
st "tx_fifo_rst_o"
blo "-187000,30200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_rst_o"
t "std_logic"
o 10
suid 312,0
)
)
)
*565 (CptPort
uid 33238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33239,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,20625,-188000,21375"
)
tg (CPTG
uid 33240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33241,0
va (VaSet
)
xt "-187000,20400,-181400,21400"
st "rx_fifo_rst_o"
blo "-187000,21200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 11
suid 319,0
)
)
)
*566 (CptPort
uid 33242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,49625,-188000,50375"
)
tg (CPTG
uid 33244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33245,0
va (VaSet
)
xt "-187000,49400,-180000,50400"
st "sw_hex_ni : (3:0)"
blo "-187000,50200"
)
)
thePort (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 13
suid 328,0
)
)
)
*567 (CptPort
uid 33246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,35625,-163250,36375"
)
tg (CPTG
uid 33248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33249,0
va (VaSet
)
xt "-173200,35400,-165000,36400"
st "ti2c_cvstt_no : (2:0)"
ju 2
blo "-165000,36200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 26
suid 353,0
)
)
)
*568 (CptPort
uid 33250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,2625,-188000,3375"
)
tg (CPTG
uid 33252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33253,0
va (VaSet
)
xt "-187000,2500,-186000,3500"
st "clk"
blo "-187000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 14
suid 379,0
)
)
)
*569 (CptPort
uid 33254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,13625,-163250,14375"
)
tg (CPTG
uid 33256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33257,0
va (VaSet
)
xt "-170200,13500,-165000,14500"
st "spiser_clk_o"
ju 2
blo "-165000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 16
suid 384,0
)
)
)
*570 (CptPort
uid 33258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,16625,-163250,17375"
)
tg (CPTG
uid 33260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33261,0
va (VaSet
)
xt "-170700,16500,-165000,17500"
st "spiser_com_o"
ju 2
blo "-165000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 17
suid 386,0
)
)
)
*571 (CptPort
uid 33262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,3625,-188000,4375"
)
tg (CPTG
uid 33264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33265,0
va (VaSet
)
xt "-187000,3500,-185000,4500"
st "clk40"
blo "-187000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 15
suid 389,0
)
)
)
*572 (CptPort
uid 33266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,41625,-188000,42375"
)
tg (CPTG
uid 33268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33269,0
va (VaSet
)
xt "-187000,41500,-178400,42500"
st "sf_stat_word_i : (1:0)"
blo "-187000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "sf_stat_word_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 18
suid 395,0
)
)
)
*573 (CptPort
uid 33270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,42625,-188000,43375"
)
tg (CPTG
uid 33272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33273,0
va (VaSet
)
xt "-187000,42500,-178900,43500"
st "sf_mac_stat_i : (1:0)"
blo "-187000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "sf_mac_stat_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 396,0
)
)
)
*574 (CptPort
uid 33274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,37625,-188000,38375"
)
tg (CPTG
uid 33276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33277,0
va (VaSet
)
xt "-187000,37500,-179200,38500"
st "sf_syncacq_i : (1:0)"
blo "-187000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "sf_syncacq_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 397,0
)
)
)
*575 (CptPort
uid 33278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,39625,-188000,40375"
)
tg (CPTG
uid 33280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33281,0
va (VaSet
)
xt "-187000,39500,-184100,40500"
st "rx_ok_i"
blo "-187000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ok_i"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 20
suid 398,0
)
)
)
*576 (CptPort
uid 33282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,38625,-188000,39375"
)
tg (CPTG
uid 33284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33285,0
va (VaSet
)
xt "-187000,38500,-184100,39500"
st "tx_ok_i"
blo "-187000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ok_i"
t "std_logic"
o 19
suid 399,0
)
)
)
*577 (CptPort
uid 33286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,36625,-163250,37375"
)
tg (CPTG
uid 33288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33289,0
va (VaSet
)
xt "-172900,36500,-165000,37500"
st "ti2c_cvst_no : (2:0)"
ju 2
blo "-165000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 413,0
)
)
)
*578 (CptPort
uid 33290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,28625,-163250,29375"
)
tg (CPTG
uid 33292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33293,0
va (VaSet
)
xt "-167200,28500,-165000,29500"
st "sck_o"
ju 2
blo "-165000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 28
suid 426,0
)
)
)
*579 (CptPort
uid 33294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,29625,-163250,30375"
)
tg (CPTG
uid 33296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33297,0
va (VaSet
)
xt "-167500,29500,-165000,30500"
st "sck_to"
ju 2
blo "-165000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 29
suid 427,0
)
)
)
*580 (CptPort
uid 33298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,31625,-163250,32375"
)
tg (CPTG
uid 33300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33301,0
va (VaSet
)
xt "-167300,31500,-165000,32500"
st "sda_o"
ju 2
blo "-165000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 30
suid 428,0
)
)
)
*581 (CptPort
uid 33302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,33625,-163250,34375"
)
tg (CPTG
uid 33304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33305,0
va (VaSet
)
xt "-167600,33500,-165000,34500"
st "sda_to"
ju 2
blo "-165000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 31
suid 429,0
)
)
)
*582 (CptPort
uid 33306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33307,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,32625,-163250,33375"
)
tg (CPTG
uid 33308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33309,0
va (VaSet
)
xt "-167000,32500,-165000,33500"
st "sda_i"
ju 2
blo "-165000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 32
suid 430,0
)
)
)
*583 (CptPort
uid 33310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33311,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,30625,-188000,31375"
)
tg (CPTG
uid 33312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33313,0
va (VaSet
)
xt "-187000,30500,-183900,31500"
st "tx_lls_o"
blo "-187000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_lls_o"
t "t_llsrc"
o 27
suid 433,0
)
)
)
*584 (CptPort
uid 33314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,31625,-188000,32375"
)
tg (CPTG
uid 33316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33317,0
va (VaSet
)
xt "-187000,31500,-184100,32500"
st "tx_lld_i"
blo "-187000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_lld_i"
t "std_logic"
o 34
suid 434,0
)
)
)
*585 (CptPort
uid 33318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33319,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,23625,-188000,24375"
)
tg (CPTG
uid 33320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33321,0
va (VaSet
)
xt "-187000,23500,-183800,24500"
st "rx_lld_o"
blo "-187000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 35
suid 437,0
)
)
)
*586 (CptPort
uid 33322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,22625,-188000,23375"
)
tg (CPTG
uid 33324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33325,0
va (VaSet
)
xt "-187000,22500,-184200,23500"
st "rx_lls_i"
blo "-187000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 36
suid 438,0
)
)
)
*587 (CptPort
uid 33326,0
ps "OnEdgeStrategy"
shape (Diamond
uid 33327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,51625,-163250,52375"
)
tg (CPTG
uid 33328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33329,0
va (VaSet
)
xt "-170500,51500,-165000,52500"
st "sma_io : (8:1)"
ju 2
blo "-165000,52300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 12
suid 444,0
)
)
)
*588 (CptPort
uid 33330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,3625,-163250,4375"
)
tg (CPTG
uid 33332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33333,0
va (VaSet
)
xt "-172200,3500,-165000,4500"
st "rawsigs_o : (15:0)"
ju 2
blo "-165000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 447,0
)
)
)
*589 (CptPort
uid 33334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,-3375,-163250,-2625"
)
tg (CPTG
uid 33336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33337,0
va (VaSet
)
xt "-166200,-3500,-165000,-2500"
st "reg"
ju 2
blo "-165000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 38
suid 453,0
)
)
)
*590 (CptPort
uid 33338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,10625,-188000,11375"
)
tg (CPTG
uid 33340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33341,0
va (VaSet
)
xt "-187000,10500,-182400,11500"
st "strobe40_i"
blo "-187000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 39
suid 458,0
)
)
)
*591 (CptPort
uid 33342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,53625,-163250,54375"
)
tg (CPTG
uid 33344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33345,0
va (VaSet
)
xt "-174400,53500,-165000,54500"
st "sim_dat_lvds_o : (31:0)"
ju 2
blo "-165000,54300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sim_dat_lvds_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 459,0
)
)
)
*592 (CptPort
uid 33346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,4625,-163250,5375"
)
tg (CPTG
uid 33348,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33349,0
va (VaSet
)
xt "-172100,4500,-165000,5500"
st "outsigs_o : (15:0)"
ju 2
blo "-165000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 461,0
)
)
)
*593 (CptPort
uid 33350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33351,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,5625,-163250,6375"
)
tg (CPTG
uid 33352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33353,0
va (VaSet
)
xt "-173800,5500,-165000,6500"
st "dbg_outsigs_i : (15:0)"
ju 2
blo "-165000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "dbg_outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 41
suid 462,0
)
)
)
*594 (CptPort
uid 33354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,12625,-188000,13375"
)
tg (CPTG
uid 33356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33357,0
va (VaSet
)
xt "-187000,12500,-181600,13500"
st "clk_ext_on_i"
blo "-187000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ext_on_i"
t "std_logic"
o 42
suid 464,0
)
)
)
*595 (CptPort
uid 33358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33359,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,9625,-163250,10375"
)
tg (CPTG
uid 33360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33361,0
va (VaSet
)
xt "-171200,9500,-165000,10500"
st "strm_i : (135:0)"
ju 2
blo "-165000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "strm_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 43
suid 469,0
)
)
)
*596 (CptPort
uid 33362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,8625,-163250,9375"
)
tg (CPTG
uid 33364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33365,0
va (VaSet
)
xt "-170000,8500,-165000,9500"
st "idelay_ctl_o"
ju 2
blo "-165000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 44
suid 471,0
)
)
)
*597 (CptPort
uid 33366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,625,-188000,1375"
)
tg (CPTG
uid 33368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33369,0
va (VaSet
)
xt "-187000,500,-184800,1500"
st "rst_in"
blo "-187000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 33
suid 475,0
)
)
)
*598 (CptPort
uid 33370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33371,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,10625,-163250,11375"
)
tg (CPTG
uid 33372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33373,0
va (VaSet
)
xt "-172200,10500,-165000,11500"
st "link_idly_i : (67:0)"
ju 2
blo "-165000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "link_idly_i"
t "std_logic_vector"
b "(67 downto 0)"
o 45
suid 476,0
)
)
)
*599 (CptPort
uid 33374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,-375,-163250,375"
)
tg (CPTG
uid 33376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33377,0
va (VaSet
)
xt "-168800,-500,-165000,500"
st "rst_drv_o"
ju 2
blo "-165000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 46
suid 477,0
)
)
)
*600 (CptPort
uid 33378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,55625,-163250,56375"
)
tg (CPTG
uid 33380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33381,0
va (VaSet
)
xt "-173000,55500,-165000,56500"
st "dbg_count_o : (7:0)"
ju 2
blo "-165000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_count_o"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 47
suid 478,0
)
)
)
*601 (CptPort
uid 33382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,57625,-163250,58375"
)
tg (CPTG
uid 33384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33385,0
va (VaSet
)
xt "-173200,57500,-165000,58500"
st "clocky_leds_o : (7:0)"
ju 2
blo "-165000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clocky_leds_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 479,0
)
)
)
*602 (CptPort
uid 33386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33387,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,-5375,-188000,-4625"
)
tg (CPTG
uid 33388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33389,0
va (VaSet
)
xt "-187000,-5500,-182300,-4500"
st "lemo_clk_o"
blo "-187000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lemo_clk_o"
t "std_logic"
o 49
suid 480,0
)
)
)
*603 (CptPort
uid 33390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,-4375,-188000,-3625"
)
tg (CPTG
uid 33392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33393,0
va (VaSet
)
xt "-187000,-4500,-181900,-3500"
st "clk_p2_pll_i"
blo "-187000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_p2_pll_i"
t "std_logic"
o 50
suid 481,0
)
)
)
*604 (CptPort
uid 33394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,14625,-188000,15375"
)
tg (CPTG
uid 33396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33397,0
va (VaSet
)
xt "-187000,14500,-178300,15500"
st "stat_clks_top_i : (7:0)"
blo "-187000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 51
suid 482,0
)
)
)
*605 (CptPort
uid 33398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33399,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,63625,-163250,64375"
)
tg (CPTG
uid 33400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33401,0
va (VaSet
)
xt "-167700,63500,-165000,64500"
st "tlu_trig"
ju 2
blo "-165000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "tlu_trig"
t "std_logic"
o 54
suid 488,0
)
)
)
*606 (CptPort
uid 33402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,64625,-163250,65375"
)
tg (CPTG
uid 33404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33405,0
va (VaSet
)
xt "-167700,64500,-165000,65500"
st "tlu_tclk"
ju 2
blo "-165000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_tclk"
t "std_logic"
o 53
suid 489,0
)
)
)
*607 (CptPort
uid 33406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,65625,-163250,66375"
)
tg (CPTG
uid 33408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33409,0
va (VaSet
)
xt "-168100,65500,-165000,66500"
st "tlu_busy"
ju 2
blo "-165000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_busy"
t "std_logic"
o 52
suid 490,0
)
)
)
*608 (CptPort
uid 33410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,-2375,-188000,-1625"
)
tg (CPTG
uid 33412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33413,0
va (VaSet
)
xt "-187000,-2500,-184500,-1500"
st "clk160"
blo "-187000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 58
suid 493,0
)
)
)
*609 (CptPort
uid 33414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,5625,-188000,6375"
)
tg (CPTG
uid 33416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33417,0
va (VaSet
)
xt "-187000,5500,-177900,6500"
st "stat_clks_main_i : (3:0)"
blo "-187000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_clks_main_i"
t "std_logic_vector"
b "(3 downto 0)"
o 56
suid 494,0
)
)
)
*610 (CptPort
uid 33418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-164000,-2375,-163250,-1625"
)
tg (CPTG
uid 33420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33421,0
va (VaSet
)
xt "-170800,-2500,-165000,-1500"
st "db_wr : (31:0)"
ju 2
blo "-165000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 55
suid 495,0
)
)
)
*611 (CptPort
uid 33422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-188750,-1375,-188000,-625"
)
tg (CPTG
uid 33424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33425,0
va (VaSet
)
xt "-187000,-1500,-183600,-500"
st "clk160ps"
blo "-187000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 57
suid 496,0
)
)
)
]
shape (Rectangle
uid 33427,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-188000,-6000,-164000,69000"
)
oxt "48000,10000,72000,85000"
ttg (MlTextGroup
uid 33428,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*612 (Text
uid 33429,0
va (VaSet
font "helvetica,8,1"
)
xt "-177650,-6000,-175950,-5000"
st "hsio"
blo "-177650,-5200"
tm "BdLibraryNameMgr"
)
*613 (Text
uid 33430,0
va (VaSet
font "helvetica,8,1"
)
xt "-177650,-5000,-173950,-4000"
st "main_top"
blo "-177650,-4200"
tm "CptNameMgr"
)
*614 (Text
uid 33431,0
va (VaSet
font "helvetica,8,1"
)
xt "-177650,-4000,-175150,-3000"
st "Umain"
blo "-177650,-3200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33432,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33433,0
text (MLText
uid 33434,0
va (VaSet
)
xt "-188000,-17000,-159700,-6000"
st "SIM_MODE    = SIM_MODE         ( integer                       )  
TOP_ID      = 16#0B0B#         ( integer                       )  
ISHSIO      = 0                ( integer                       )  
TRIG_TLU_EN = C_TLU_EN         ( integer                       )  
TRIG_TDC_EN = C_TDC_EN         ( integer                       )  
BUILD_NO    = C_FW_BUILD_NO    ( integer                       )  
RO_MOD_PRES = C_MOD_PRES       ( std_logic_vector(35 downto 0) )  
RO_MOD_RAW  = C_MOD_RAW        ( std_logic_vector(35 downto 0) )  
RO_MOD_HST  = C_MOD_HST        ( std_logic_vector(35 downto 0) )  
RO_MOD_TYPE = C_MOD_TYPE       ( std_logic_vector(35 downto 0) )  
RO_MOD_IDBG = C_MOD_IDBG       ( std_logic_vector(35 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0B0B#"
)
(GiElement
name "ISHSIO"
type "integer"
value "0"
)
(GiElement
name "TRIG_TLU_EN"
type "integer"
value "C_TLU_EN"
)
(GiElement
name "TRIG_TDC_EN"
type "integer"
value "C_TDC_EN"
)
(GiElement
name "BUILD_NO"
type "integer"
value "C_FW_BUILD_NO"
)
(GiElement
name "RO_MOD_PRES"
type "std_logic_vector(35 downto 0)"
value "C_MOD_PRES"
)
(GiElement
name "RO_MOD_RAW"
type "std_logic_vector(35 downto 0)"
value "C_MOD_RAW"
)
(GiElement
name "RO_MOD_HST"
type "std_logic_vector(35 downto 0)"
value "C_MOD_HST"
)
(GiElement
name "RO_MOD_TYPE"
type "std_logic_vector(35 downto 0)"
value "C_MOD_TYPE"
)
(GiElement
name "RO_MOD_IDBG"
type "std_logic_vector(35 downto 0)"
value "C_MOD_IDBG"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archType 1
archFileType "UNKNOWN"
)
*615 (Net
uid 33447,0
decl (Decl
n "clk_locked"
t "std_logic"
o 148
suid 559,0
)
declText (MLText
uid 33448,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*616 (HdlText
uid 33511,0
optionalChildren [
*617 (EmbeddedText
uid 33516,0
commentText (CommentText
uid 33517,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 33518,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-281000,41000,-265000,44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 33519,0
va (VaSet
font "clean,8,0"
)
xt "-280800,41200,-265300,42000"
st "
macaddress <= x\"a0ddccbbaa00\";

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 33512,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-279000,39000,-271000,42000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33513,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*618 (Text
uid 33514,0
va (VaSet
)
xt "-278700,39000,-277300,40000"
st "eb6"
blo "-278700,39800"
tm "HdlTextNameMgr"
)
*619 (Text
uid 33515,0
va (VaSet
)
xt "-278700,40000,-278200,41000"
st "6"
blo "-278700,40800"
tm "HdlTextNumberMgr"
)
]
)
)
*620 (Net
uid 33528,0
decl (Decl
n "macaddress"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 149
suid 563,0
)
declText (MLText
uid 33529,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-156000,-90975,-128200,-89775"
st "signal macaddress         : std_logic_vector(47 DOWNTO 0)"
)
)
*621 (Net
uid 33540,0
decl (Decl
n "net_leds"
t "std_logic_vector"
b "(3 downto 0)"
o 150
suid 565,0
)
declText (MLText
uid 33541,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*622 (SaComponent
uid 34101,0
optionalChildren [
*623 (CptPort
uid 34045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-179750,-56375,-179000,-55625"
)
tg (CPTG
uid 34047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34048,0
va (VaSet
)
xt "-178000,-56500,-173500,-55500"
st "rst_btn_ni"
blo "-178000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_btn_ni"
t "std_logic"
o 7
suid 94,0
)
)
)
*624 (CptPort
uid 34049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-62375,-159250,-61625"
)
tg (CPTG
uid 34051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34052,0
va (VaSet
)
xt "-166000,-62500,-161000,-61500"
st "ext_por_no"
ju 2
blo "-161000,-61700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ext_por_no"
t "std_logic"
o 10
suid 95,0
)
)
)
*625 (CptPort
uid 34053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-60375,-159250,-59625"
)
tg (CPTG
uid 34055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34056,0
va (VaSet
)
xt "-165900,-60500,-161000,-59500"
st "strobe40_o"
ju 2
blo "-161000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 11
suid 96,0
)
)
)
*626 (CptPort
uid 34057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-59375,-159250,-58625"
)
tg (CPTG
uid 34059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34060,0
va (VaSet
)
xt "-164000,-59500,-161000,-58500"
st "clk40_o"
ju 2
blo "-161000,-58700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 5
suid 97,0
)
)
)
*627 (CptPort
uid 34061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-57375,-159250,-56625"
)
tg (CPTG
uid 34063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34064,0
va (VaSet
)
xt "-164500,-57500,-161000,-56500"
st "clk160_o"
ju 2
blo "-161000,-56700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 3
suid 99,0
)
)
)
*628 (CptPort
uid 34065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-58375,-159250,-57625"
)
tg (CPTG
uid 34067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34068,0
va (VaSet
)
xt "-164000,-58500,-161000,-57500"
st "clk80_o"
ju 2
blo "-161000,-57700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 4
suid 100,0
)
)
)
*629 (CptPort
uid 34069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-54375,-159250,-53625"
)
tg (CPTG
uid 34071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34072,0
va (VaSet
)
xt "-163000,-54500,-161000,-53500"
st "rst_o"
ju 2
blo "-161000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 2
suid 101,0
)
)
)
*630 (CptPort
uid 34073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-49375,-159250,-48625"
)
tg (CPTG
uid 34075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34076,0
va (VaSet
)
xt "-163500,-49500,-161000,-48500"
st "rst_no"
ju 2
blo "-161000,-48700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_no"
t "std_logic"
o 8
suid 102,0
)
)
)
*631 (CptPort
uid 34077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-179750,-55375,-179000,-54625"
)
tg (CPTG
uid 34079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34080,0
va (VaSet
)
xt "-178000,-55500,-174200,-54500"
st "ext_bco_i"
blo "-178000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "ext_bco_i"
t "std_logic"
o 6
suid 103,0
)
)
)
*632 (CptPort
uid 34081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-179750,-54375,-179000,-53625"
)
tg (CPTG
uid 34083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34084,0
va (VaSet
)
xt "-178000,-54500,-172600,-53500"
st "clk_ext_sel_i"
blo "-178000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ext_sel_i"
t "std_logic"
o 9
suid 104,0
)
)
)
*633 (CptPort
uid 34085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-48375,-159250,-47625"
)
tg (CPTG
uid 34087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34088,0
va (VaSet
)
xt "-164500,-48500,-161000,-47500"
st "clk125_o"
ju 2
blo "-161000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk125_o"
t "std_logic"
o 13
suid 105,0
)
)
)
*634 (CptPort
uid 34089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-179750,-61375,-179000,-60625"
)
tg (CPTG
uid 34091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34092,0
va (VaSet
)
xt "-178000,-61500,-174800,-60500"
st "clk100_i"
blo "-178000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "clk100_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 107,0
)
)
)
*635 (CptPort
uid 34093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-47375,-159250,-46625"
)
tg (CPTG
uid 34095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34096,0
va (VaSet
)
xt "-167900,-47500,-161000,-46500"
st "clk125_locked_o"
ju 2
blo "-161000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk125_locked_o"
t "std_logic"
o 12
suid 108,0
)
)
)
*636 (CptPort
uid 34097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-160000,-46375,-159250,-45625"
)
tg (CPTG
uid 34099,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34100,0
va (VaSet
)
xt "-166400,-46500,-161000,-45500"
st "clk_locked_o"
ju 2
blo "-161000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_locked_o"
t "std_logic"
o 14
suid 110,0
)
)
)
]
shape (Rectangle
uid 34102,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-179000,-63000,-160000,-45000"
)
oxt "52000,2000,62000,106000"
ttg (MlTextGroup
uid 34103,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*637 (Text
uid 34104,0
va (VaSet
font "helvetica,8,1"
)
xt "-171650,-55000,-169650,-54000"
st "atlys"
blo "-171650,-54200"
tm "BdLibraryNameMgr"
)
*638 (Text
uid 34105,0
va (VaSet
font "helvetica,8,1"
)
xt "-171650,-54000,-165450,-53000"
st "itsdaq_clk_rst"
blo "-171650,-53200"
tm "CptNameMgr"
)
*639 (Text
uid 34106,0
va (VaSet
font "helvetica,8,1"
)
xt "-171650,-53000,-167150,-52000"
st "Uclkrstblk"
blo "-171650,-52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 34107,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 34108,0
text (MLText
uid 34109,0
va (VaSet
)
xt "-179100,-64000,-179100,-64000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*640 (SaComponent
uid 34178,0
optionalChildren [
*641 (CptPort
uid 34110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-11375,-81000,-10625"
)
tg (CPTG
uid 34112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34113,0
va (VaSet
)
xt "-80000,-11500,-79000,-10500"
st "clk"
blo "-80000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*642 (CptPort
uid 34114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-10375,-81000,-9625"
)
tg (CPTG
uid 34116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34117,0
va (VaSet
)
xt "-80000,-10500,-79000,-9500"
st "rst"
blo "-80000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 20,0
)
)
)
*643 (CptPort
uid 34118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-9375,-81000,-8625"
)
tg (CPTG
uid 34120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34121,0
va (VaSet
)
xt "-80000,-9500,-75400,-8500"
st "strobe40_i"
blo "-80000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
suid 118,0
)
)
)
*644 (CptPort
uid 34122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-4375,-81000,-3625"
)
tg (CPTG
uid 34124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34125,0
va (VaSet
)
xt "-80000,-4500,-73100,-3500"
st "rawsigs_i : (15:0)"
blo "-80000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 145,0
)
)
)
*645 (CptPort
uid 34126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-1375,-81000,-625"
)
tg (CPTG
uid 34128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34129,0
va (VaSet
)
xt "-80000,-1500,-77800,-500"
st "l1r3_i"
blo "-80000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
suid 147,0
)
)
)
*646 (CptPort
uid 34130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-375,-81000,375"
)
tg (CPTG
uid 34132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34133,0
va (VaSet
)
xt "-80000,-500,-77300,500"
st "noise_i"
blo "-80000,300"
)
)
thePort (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
suid 154,0
)
)
)
*647 (CptPort
uid 34134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,4625,-59250,5375"
)
tg (CPTG
uid 34136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34137,0
va (VaSet
)
xt "-66500,4500,-61000,5500"
st "dbg_spare_o"
ju 2
blo "-61000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 13
suid 155,0
)
)
)
*648 (CptPort
uid 34138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,625,-59250,1375"
)
tg (CPTG
uid 34140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34141,0
va (VaSet
)
xt "-66000,500,-61000,1500"
st "dbg_l1r3_o"
ju 2
blo "-61000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 12
suid 156,0
)
)
)
*649 (CptPort
uid 34142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,5625,-81000,6375"
)
tg (CPTG
uid 34144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34145,0
va (VaSet
)
xt "-80000,5500,-72700,6500"
st "rx_strm_o : (47:0)"
blo "-80000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 15
suid 158,0
)
)
)
*650 (CptPort
uid 34146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,3625,-81000,4375"
)
tg (CPTG
uid 34148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34149,0
va (VaSet
)
xt "-80000,3500,-75300,4500"
st "idelay_ctl_i"
blo "-80000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 159,0
)
)
)
*651 (CptPort
uid 34150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-6375,-81000,-5625"
)
tg (CPTG
uid 34152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34153,0
va (VaSet
)
xt "-80000,-6500,-78800,-5500"
st "reg"
blo "-80000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 163,0
)
)
)
*652 (CptPort
uid 34154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,-2375,-81000,-1625"
)
tg (CPTG
uid 34156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34157,0
va (VaSet
)
xt "-80000,-2500,-77100,-1500"
st "coml0_i"
blo "-80000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
suid 164,0
)
)
)
*653 (CptPort
uid 34158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,-3375,-59250,-2625"
)
tg (CPTG
uid 34160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34161,0
va (VaSet
)
xt "-66700,-3500,-61000,-2500"
st "dbg_coml0_o"
ju 2
blo "-61000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 11
suid 167,0
)
)
)
*654 (CptPort
uid 34162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34163,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,8625,-81000,9375"
)
tg (CPTG
uid 34164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34165,0
va (VaSet
)
xt "-80000,8500,-71200,9500"
st "rx_link_idly_o : (23:0)"
blo "-80000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 14
suid 168,0
)
)
)
*655 (CptPort
uid 34166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-81750,1625,-81000,2375"
)
tg (CPTG
uid 34168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34169,0
va (VaSet
)
xt "-80000,1500,-76500,2500"
st "rst_drv_i"
blo "-80000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 170,0
)
)
)
*656 (CptPort
uid 34170,0
ps "OnEdgeStrategy"
shape (Diamond
uid 34171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,5625,-59250,6375"
)
tg (CPTG
uid 34172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34173,0
va (VaSet
)
xt "-67200,5500,-61000,6500"
st "vm_pio : (20:1)"
ju 2
blo "-61000,6300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "vm_pio"
t "std_logic_vector"
b "(20 DOWNTO 1)"
o 17
suid 182,0
)
)
)
*657 (CptPort
uid 34174,0
ps "OnEdgeStrategy"
shape (Diamond
uid 34175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60000,6625,-59250,7375"
)
tg (CPTG
uid 34176,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34177,0
va (VaSet
)
xt "-67200,6500,-61000,7500"
st "vm_nio : (20:1)"
ju 2
blo "-61000,7300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "vm_nio"
t "std_logic_vector"
b "(20 DOWNTO 1)"
o 16
suid 183,0
)
)
)
]
shape (Rectangle
uid 34179,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-81000,-12000,-60000,10000"
)
oxt "16000,15000,37000,37000"
ttg (MlTextGroup
uid 34180,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*658 (Text
uid 34181,0
va (VaSet
font "helvetica,8,1"
)
xt "-74150,-11000,-72150,-10000"
st "atlys"
blo "-74150,-10200"
tm "BdLibraryNameMgr"
)
*659 (Text
uid 34182,0
va (VaSet
font "helvetica,8,1"
)
xt "-74150,-10000,-67650,-9000"
st "dio_itsdaq_drv"
blo "-74150,-9200"
tm "CptNameMgr"
)
*660 (Text
uid 34183,0
va (VaSet
font "helvetica,8,1"
)
xt "-74150,-9000,-72350,-8000"
st "Udio"
blo "-74150,-8200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 34184,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 34185,0
text (MLText
uid 34186,0
va (VaSet
)
xt "-77000,-13000,-65200,-12000"
st "LINK_ID_MIN = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*661 (Wire
uid 17,0
shape (OrthoPolyLine
uid 18,0
va (VaSet
vasetType 3
)
xt "-213000,-61000,-206750,-61000"
pts [
"-213000,-61000"
"-206750,-61000"
]
)
start &1
end &517
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22,0
va (VaSet
)
xt "-213000,-62000,-209800,-61000"
st "clk100_i"
blo "-213000,-61200"
tm "WireNameMgr"
)
)
on &521
)
*662 (Wire
uid 31,0
shape (OrthoPolyLine
uid 32,0
va (VaSet
vasetType 3
)
xt "3000,7000,17000,7000"
pts [
"3000,7000"
"17000,7000"
]
)
start &2
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "3000,6000,7600,7000"
st "usb_ast_ni"
blo "3000,6800"
tm "WireNameMgr"
)
)
on &3
)
*663 (Wire
uid 45,0
shape (OrthoPolyLine
uid 46,0
va (VaSet
vasetType 3
)
xt "3000,8000,17000,8000"
pts [
"3000,8000"
"17000,8000"
]
)
start &4
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50,0
va (VaSet
)
xt "3000,7000,7700,8000"
st "usb_dst_ni"
blo "3000,7800"
tm "WireNameMgr"
)
)
on &5
)
*664 (Wire
uid 59,0
shape (OrthoPolyLine
uid 60,0
va (VaSet
vasetType 3
)
xt "3000,9000,17000,9000"
pts [
"3000,9000"
"17000,9000"
]
)
start &6
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 63,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "3000,8000,7400,9000"
st "usb_flag_i"
blo "3000,8800"
tm "WireNameMgr"
)
)
on &7
)
*665 (Wire
uid 73,0
shape (OrthoPolyLine
uid 74,0
va (VaSet
vasetType 3
)
xt "3000,10000,17000,10000"
pts [
"3000,10000"
"17000,10000"
]
)
start &8
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 77,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78,0
va (VaSet
)
xt "3000,9000,7500,10000"
st "usb_wait_i"
blo "3000,9800"
tm "WireNameMgr"
)
)
on &9
)
*666 (Wire
uid 87,0
shape (OrthoPolyLine
uid 88,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,18000,16000,18000"
pts [
"2000,18000"
"16000,18000"
]
)
end &10
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "10000,17000,14000,18000"
st "usb_db_io"
blo "10000,17800"
tm "WireNameMgr"
)
)
on &11
)
*667 (Wire
uid 101,0
shape (OrthoPolyLine
uid 102,0
va (VaSet
vasetType 3
)
xt "3000,11000,17000,11000"
pts [
"3000,11000"
"17000,11000"
]
)
start &12
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "3000,10000,6500,11000"
st "usb_clk_i"
blo "3000,10800"
tm "WireNameMgr"
)
)
on &13
)
*668 (Wire
uid 115,0
shape (OrthoPolyLine
uid 116,0
va (VaSet
vasetType 3
)
xt "2000,17000,16000,17000"
pts [
"2000,17000"
"16000,17000"
]
)
end &14
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "10000,16000,13700,17000"
st "usb_oe_o"
blo "10000,16800"
tm "WireNameMgr"
)
)
on &15
)
*669 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
)
xt "2000,16000,16000,16000"
pts [
"2000,16000"
"16000,16000"
]
)
end &16
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "10000,15000,13700,16000"
st "usb_wr_o"
blo "10000,15800"
tm "WireNameMgr"
)
)
on &17
)
*670 (Wire
uid 143,0
shape (OrthoPolyLine
uid 144,0
va (VaSet
vasetType 3
)
xt "2000,15000,16000,15000"
pts [
"2000,15000"
"16000,15000"
]
)
end &18
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "9000,14000,14900,15000"
st "usb_pktend_o"
blo "9000,14800"
tm "WireNameMgr"
)
)
on &19
)
*671 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
)
xt "2000,14000,16000,14000"
pts [
"2000,14000"
"16000,14000"
]
)
end &20
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "10000,13000,13800,14000"
st "usb_dir_o"
blo "10000,13800"
tm "WireNameMgr"
)
)
on &21
)
*672 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
)
xt "2000,13000,16000,13000"
pts [
"2000,13000"
"16000,13000"
]
)
end &22
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "9000,12000,14300,13000"
st "usb_mode_o"
blo "9000,12800"
tm "WireNameMgr"
)
)
on &23
)
*673 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,12000,16000,12000"
pts [
"2000,12000"
"16000,12000"
]
)
end &24
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "10000,11000,14000,12000"
st "usb_adr_o"
blo "10000,11800"
tm "WireNameMgr"
)
)
on &25
)
*674 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "1000,1000,15000,1000"
pts [
"1000,1000"
"15000,1000"
]
)
end &26
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "8000,0,12800,1000"
st "flash_clk_o"
blo "8000,800"
tm "WireNameMgr"
)
)
on &27
)
*675 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "1000,0,15000,0"
pts [
"1000,0"
"15000,0"
]
)
end &28
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "8000,-1000,12600,0"
st "flash_cs_o"
blo "8000,-200"
tm "WireNameMgr"
)
)
on &29
)
*676 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-1000,16000,-1000"
pts [
"2000,-1000"
"16000,-1000"
]
)
start &30
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
)
xt "2000,-2000,6500,-1000"
st "flash_dq_i"
blo "2000,-1200"
tm "WireNameMgr"
)
)
on &31
)
*677 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,-36000,8000,-36000"
pts [
"5000,-36000"
"8000,-36000"
]
)
start &204
end &32
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "5000,-37000,7100,-36000"
st "led_o"
blo "5000,-36200"
tm "WireNameMgr"
)
)
on &33
)
*678 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-213000,-52000,-208000,-52000"
pts [
"-213000,-52000"
"-208000,-52000"
]
)
start &34
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "-213000,-53000,-211000,-52000"
st "btn_i"
blo "-213000,-52200"
tm "WireNameMgr"
)
)
on &35
)
*679 (Wire
uid 269,0
shape (OrthoPolyLine
uid 270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-213000,-51000,-208000,-51000"
pts [
"-213000,-51000"
"-208000,-51000"
]
)
start &36
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 274,0
va (VaSet
)
xt "-213000,-52000,-211300,-51000"
st "sw_i"
blo "-213000,-51200"
tm "WireNameMgr"
)
)
on &37
)
*680 (Wire
uid 465,0
shape (OrthoPolyLine
uid 466,0
va (VaSet
vasetType 3
)
xt "2000,-12000,16000,-12000"
pts [
"2000,-12000"
"16000,-12000"
]
)
end &38
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "9000,-13000,14300,-12000"
st "ddr2_clk0_o"
blo "9000,-12200"
tm "WireNameMgr"
)
)
on &39
)
*681 (Wire
uid 479,0
shape (OrthoPolyLine
uid 480,0
va (VaSet
vasetType 3
)
xt "2000,-13000,16000,-13000"
pts [
"2000,-13000"
"16000,-13000"
]
)
end &40
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "9000,-14000,14300,-13000"
st "ddr2_clk1_o"
blo "9000,-13200"
tm "WireNameMgr"
)
)
on &41
)
*682 (Wire
uid 493,0
shape (OrthoPolyLine
uid 494,0
va (VaSet
vasetType 3
)
xt "2000,-14000,16000,-14000"
pts [
"2000,-14000"
"16000,-14000"
]
)
end &42
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
)
xt "9000,-15000,14000,-14000"
st "ddr2_cke_o"
blo "9000,-14200"
tm "WireNameMgr"
)
)
on &43
)
*683 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "2000,-15000,16000,-15000"
pts [
"2000,-15000"
"16000,-15000"
]
)
end &44
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 512,0
va (VaSet
)
xt "9000,-16000,14400,-15000"
st "ddr2_ras_no"
blo "9000,-15200"
tm "WireNameMgr"
)
)
on &45
)
*684 (Wire
uid 521,0
shape (OrthoPolyLine
uid 522,0
va (VaSet
vasetType 3
)
xt "2000,-16000,16000,-16000"
pts [
"2000,-16000"
"16000,-16000"
]
)
end &46
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "9000,-17000,14500,-16000"
st "ddr2_cas_no"
blo "9000,-16200"
tm "WireNameMgr"
)
)
on &47
)
*685 (Wire
uid 535,0
shape (OrthoPolyLine
uid 536,0
va (VaSet
vasetType 3
)
xt "2000,-17000,16000,-17000"
pts [
"2000,-17000"
"16000,-17000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
)
xt "9000,-18000,14300,-17000"
st "ddr2_wen_o"
blo "9000,-17200"
tm "WireNameMgr"
)
)
on &49
)
*686 (Wire
uid 549,0
shape (OrthoPolyLine
uid 550,0
va (VaSet
vasetType 3
)
xt "2000,-18000,16000,-18000"
pts [
"2000,-18000"
"16000,-18000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "9000,-19000,14000,-18000"
st "ddr2_rzq_o"
blo "9000,-18200"
tm "WireNameMgr"
)
)
on &51
)
*687 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "2000,-19000,16000,-19000"
pts [
"2000,-19000"
"16000,-19000"
]
)
end &52
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "9000,-20000,13900,-19000"
st "ddr2_zio_o"
blo "9000,-19200"
tm "WireNameMgr"
)
)
on &53
)
*688 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-20000,16000,-20000"
pts [
"2000,-20000"
"16000,-20000"
]
)
end &54
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
)
xt "9000,-21000,13200,-20000"
st "ddr2_ba_o"
blo "9000,-20200"
tm "WireNameMgr"
)
)
on &55
)
*689 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-21000,16000,-21000"
pts [
"2000,-21000"
"16000,-21000"
]
)
end &56
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
)
xt "9000,-22000,12700,-21000"
st "ddr2_a_o"
blo "9000,-21200"
tm "WireNameMgr"
)
)
on &57
)
*690 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-22000,16000,-22000"
pts [
"2000,-22000"
"16000,-22000"
]
)
end &145
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
)
xt "9000,-23000,14000,-22000"
st "ddr2_dq_io"
blo "9000,-22200"
tm "WireNameMgr"
)
)
on &58
)
*691 (Wire
uid 619,0
shape (OrthoPolyLine
uid 620,0
va (VaSet
vasetType 3
)
xt "2000,-23000,16000,-23000"
pts [
"2000,-23000"
"16000,-23000"
]
)
end &59
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
)
xt "9000,-24000,15100,-23000"
st "ddr2_udqs_po"
blo "9000,-23200"
tm "WireNameMgr"
)
)
on &60
)
*692 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "2000,-24000,16000,-24000"
pts [
"2000,-24000"
"16000,-24000"
]
)
end &61
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "9000,-25000,15100,-24000"
st "ddr2_udqs_no"
blo "9000,-24200"
tm "WireNameMgr"
)
)
on &62
)
*693 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
)
xt "2000,-6000,16000,-6000"
pts [
"2000,-6000"
"16000,-6000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "9000,-7000,14900,-6000"
st "ddr2_ldqs_po"
blo "9000,-6200"
tm "WireNameMgr"
)
)
on &64
)
*694 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
)
xt "2000,-7000,16000,-7000"
pts [
"2000,-7000"
"16000,-7000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 666,0
va (VaSet
)
xt "9000,-8000,14900,-7000"
st "ddr2_ldqs_no"
blo "9000,-7200"
tm "WireNameMgr"
)
)
on &66
)
*695 (Wire
uid 675,0
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "2000,-8000,16000,-8000"
pts [
"2000,-8000"
"16000,-8000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "9000,-9000,14100,-8000"
st "ddr2_ldm_o"
blo "9000,-8200"
tm "WireNameMgr"
)
)
on &68
)
*696 (Wire
uid 689,0
shape (OrthoPolyLine
uid 690,0
va (VaSet
vasetType 3
)
xt "2000,-9000,16000,-9000"
pts [
"2000,-9000"
"16000,-9000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
)
xt "9000,-10000,14300,-9000"
st "ddr2_udm_o"
blo "9000,-9200"
tm "WireNameMgr"
)
)
on &70
)
*697 (Wire
uid 703,0
shape (OrthoPolyLine
uid 704,0
va (VaSet
vasetType 3
)
xt "2000,-10000,16000,-10000"
pts [
"2000,-10000"
"16000,-10000"
]
)
end &71
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
)
xt "9000,-11000,14100,-10000"
st "ddr2_odt_o"
blo "9000,-10200"
tm "WireNameMgr"
)
)
on &72
)
*698 (Wire
uid 717,0
shape (OrthoPolyLine
uid 718,0
va (VaSet
vasetType 3
)
xt "2000,38000,16000,38000"
pts [
"2000,38000"
"16000,38000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 722,0
va (VaSet
)
xt "9000,37000,15300,38000"
st "hdmi_o_clk_po"
blo "9000,37800"
tm "WireNameMgr"
)
)
on &74
)
*699 (Wire
uid 731,0
shape (OrthoPolyLine
uid 732,0
va (VaSet
vasetType 3
)
xt "2000,39000,16000,39000"
pts [
"2000,39000"
"16000,39000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
)
xt "9000,38000,15300,39000"
st "hdmi_o_clk_no"
blo "9000,38800"
tm "WireNameMgr"
)
)
on &76
)
*700 (Wire
uid 745,0
shape (OrthoPolyLine
uid 746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,40000,16000,40000"
pts [
"2000,40000"
"16000,40000"
]
)
end &77
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
)
xt "9000,39000,14800,40000"
st "hdmi_o_d_po"
blo "9000,39800"
tm "WireNameMgr"
)
)
on &78
)
*701 (Wire
uid 759,0
shape (OrthoPolyLine
uid 760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,41000,16000,41000"
pts [
"2000,41000"
"16000,41000"
]
)
end &79
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "9000,40000,14800,41000"
st "hdmi_o_d_no"
blo "9000,40800"
tm "WireNameMgr"
)
)
on &80
)
*702 (Wire
uid 773,0
shape (OrthoPolyLine
uid 774,0
va (VaSet
vasetType 3
)
xt "2000,42000,16000,42000"
pts [
"2000,42000"
"16000,42000"
]
)
end &140
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "9000,41000,15000,42000"
st "hdmi_o_scl_io"
blo "9000,41800"
tm "WireNameMgr"
)
)
on &81
)
*703 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
)
xt "2000,43000,16000,43000"
pts [
"2000,43000"
"16000,43000"
]
)
end &139
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 792,0
va (VaSet
)
xt "9000,42000,15300,43000"
st "hdmi_o_sda_io"
blo "9000,42800"
tm "WireNameMgr"
)
)
on &82
)
*704 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
)
xt "3000,53000,17000,53000"
pts [
"3000,53000"
"17000,53000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "3000,52000,9200,53000"
st "hdmi_i1_clk_pi"
blo "3000,52800"
tm "WireNameMgr"
)
)
on &84
)
*705 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "3000,54000,17000,54000"
pts [
"3000,54000"
"17000,54000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "3000,53000,9200,54000"
st "hdmi_i1_clk_ni"
blo "3000,53800"
tm "WireNameMgr"
)
)
on &86
)
*706 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,55000,17000,55000"
pts [
"3000,55000"
"17000,55000"
]
)
start &87
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "3000,54000,8700,55000"
st "hdmi_i1_d_pi"
blo "3000,54800"
tm "WireNameMgr"
)
)
on &88
)
*707 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,56000,17000,56000"
pts [
"3000,56000"
"17000,56000"
]
)
start &89
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 848,0
va (VaSet
)
xt "3000,55000,8700,56000"
st "hdmi_i1_d_ni"
blo "3000,55800"
tm "WireNameMgr"
)
)
on &90
)
*708 (Wire
uid 857,0
shape (OrthoPolyLine
uid 858,0
va (VaSet
vasetType 3
)
xt "2000,58000,16000,58000"
pts [
"2000,58000"
"16000,58000"
]
)
end &144
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
va (VaSet
)
xt "8000,57000,14200,58000"
st "hdmi_i1_scl_io"
blo "8000,57800"
tm "WireNameMgr"
)
)
on &91
)
*709 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "2000,57000,16000,57000"
pts [
"2000,57000"
"16000,57000"
]
)
end &143
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
)
xt "8000,56000,14500,57000"
st "hdmi_i1_sda_io"
blo "8000,56800"
tm "WireNameMgr"
)
)
on &92
)
*710 (Wire
uid 885,0
shape (OrthoPolyLine
uid 886,0
va (VaSet
vasetType 3
)
xt "3000,45000,17000,45000"
pts [
"3000,45000"
"17000,45000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 890,0
va (VaSet
)
xt "3000,44000,9200,45000"
st "hdmi_i2_clk_pi"
blo "3000,44800"
tm "WireNameMgr"
)
)
on &94
)
*711 (Wire
uid 899,0
shape (OrthoPolyLine
uid 900,0
va (VaSet
vasetType 3
)
xt "3000,46000,17000,46000"
pts [
"3000,46000"
"17000,46000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "3000,45000,9200,46000"
st "hdmi_i2_clk_ni"
blo "3000,45800"
tm "WireNameMgr"
)
)
on &96
)
*712 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,47000,17000,47000"
pts [
"3000,47000"
"17000,47000"
]
)
start &97
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
)
xt "3000,46000,8700,47000"
st "hdmi_i2_d_pi"
blo "3000,46800"
tm "WireNameMgr"
)
)
on &98
)
*713 (Wire
uid 927,0
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,48000,17000,48000"
pts [
"3000,48000"
"17000,48000"
]
)
start &99
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "3000,47000,8700,48000"
st "hdmi_i2_d_ni"
blo "3000,47800"
tm "WireNameMgr"
)
)
on &100
)
*714 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "2000,50000,16000,50000"
pts [
"2000,50000"
"16000,50000"
]
)
end &142
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "8000,49000,14200,50000"
st "hdmi_i2_scl_io"
blo "8000,49800"
tm "WireNameMgr"
)
)
on &101
)
*715 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
)
xt "2000,49000,16000,49000"
pts [
"2000,49000"
"16000,49000"
]
)
end &141
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
)
xt "8000,48000,14500,49000"
st "hdmi_i2_sda_io"
blo "8000,48800"
tm "WireNameMgr"
)
)
on &102
)
*716 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "2000,27000,16000,27000"
pts [
"2000,27000"
"16000,27000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "9000,26000,15000,27000"
st "usbhost_clk_o"
blo "9000,26800"
tm "WireNameMgr"
)
)
on &104
)
*717 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "2000,26000,16000,26000"
pts [
"2000,26000"
"16000,26000"
]
)
end &105
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 988,0
va (VaSet
)
xt "9000,25000,14800,26000"
st "usbhost_ss_o"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &106
)
*718 (Wire
uid 997,0
shape (OrthoPolyLine
uid 998,0
va (VaSet
vasetType 3
)
xt "3000,24000,17000,24000"
pts [
"3000,24000"
"17000,24000"
]
)
start &107
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
)
xt "3000,23000,8800,24000"
st "usbhost_sdi_i"
blo "3000,23800"
tm "WireNameMgr"
)
)
on &108
)
*719 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "2000,25000,16000,25000"
pts [
"2000,25000"
"16000,25000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
)
xt "9000,24000,15400,25000"
st "usbhost_sdo_o"
blo "9000,24800"
tm "WireNameMgr"
)
)
on &110
)
*720 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "3000,30000,17000,30000"
pts [
"3000,30000"
"17000,30000"
]
)
start &111
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "3000,29000,8000,30000"
st "aud_bitclk_i"
blo "3000,29800"
tm "WireNameMgr"
)
)
on &112
)
*721 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "3000,31000,17000,31000"
pts [
"3000,31000"
"17000,31000"
]
)
start &113
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "3000,30000,6600,31000"
st "aud_sdi_i"
blo "3000,30800"
tm "WireNameMgr"
)
)
on &114
)
*722 (Wire
uid 1053,0
shape (OrthoPolyLine
uid 1054,0
va (VaSet
vasetType 3
)
xt "2000,34000,16000,34000"
pts [
"2000,34000"
"16000,34000"
]
)
end &115
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "9000,33000,13200,34000"
st "aud_sdo_o"
blo "9000,33800"
tm "WireNameMgr"
)
)
on &116
)
*723 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "2000,33000,16000,33000"
pts [
"2000,33000"
"16000,33000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
)
xt "9000,32000,14000,33000"
st "aud_sync_o"
blo "9000,32800"
tm "WireNameMgr"
)
)
on &118
)
*724 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
)
xt "2000,32000,16000,32000"
pts [
"2000,32000"
"16000,32000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "9000,31000,12800,32000"
st "aud_rst_o"
blo "9000,31800"
tm "WireNameMgr"
)
)
on &120
)
*725 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-70000,15000,-70000"
pts [
"1000,-70000"
"15000,-70000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "8000,-71000,12900,-70000"
st "pmod_ja_io"
blo "8000,-70200"
tm "WireNameMgr"
)
)
on &121
)
*726 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
)
xt "-4000,63000,2000,63000"
pts [
"-4000,63000"
"2000,63000"
]
)
start &124
end &352
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "-4000,62000,1200,63000"
st "usbuart_rx_i"
blo "-4000,62800"
tm "WireNameMgr"
)
)
on &125
)
*727 (Wire
uid 1151,0
shape (OrthoPolyLine
uid 1152,0
va (VaSet
vasetType 3
)
xt "7000,63000,13000,63000"
pts [
"7000,63000"
"13000,63000"
]
)
start &354
end &126
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1156,0
va (VaSet
)
xt "7000,62000,12500,63000"
st "usbuart_tx_o"
blo "7000,62800"
tm "WireNameMgr"
)
)
on &402
)
*728 (Wire
uid 6281,0
shape (OrthoPolyLine
uid 6282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4750,-54000,10000,-54000"
pts [
"4750,-54000"
"10000,-54000"
]
)
start &160
es 0
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6286,0
va (VaSet
)
xt "7000,-55000,8900,-54000"
st "led(i)"
blo "7000,-54200"
tm "WireNameMgr"
)
)
on &196
)
*729 (Wire
uid 6287,0
shape (OrthoPolyLine
uid 6288,0
va (VaSet
vasetType 3
)
xt "-12000,-54000,-3750,-54000"
pts [
"-12000,-54000"
"-3750,-54000"
]
)
end &157
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6292,0
va (VaSet
)
xt "-11000,-55000,-9000,-54000"
st "clk80"
blo "-11000,-54200"
tm "WireNameMgr"
)
)
on &349
)
*730 (Wire
uid 6293,0
shape (OrthoPolyLine
uid 6294,0
va (VaSet
vasetType 3
)
xt "-12000,-52000,-3750,-52000"
pts [
"-12000,-52000"
"-3750,-52000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6298,0
va (VaSet
)
xt "-11000,-53000,-10000,-52000"
st "rst"
blo "-11000,-52200"
tm "WireNameMgr"
)
)
on &148
)
*731 (Wire
uid 6305,0
shape (OrthoPolyLine
uid 6306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-12000,-51000,-3750,-51000"
pts [
"-12000,-51000"
"-3750,-51000"
]
)
end &161
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6310,0
va (VaSet
)
xt "-11000,-52000,-5700,-51000"
st "tick(T_10Hz)"
blo "-11000,-51200"
tm "WireNameMgr"
)
)
on &165
)
*732 (Wire
uid 6346,0
shape (OrthoPolyLine
uid 6347,0
va (VaSet
vasetType 3
)
xt "-49000,-44000,-41750,-44000"
pts [
"-49000,-44000"
"-41750,-44000"
]
)
end &169
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6351,0
va (VaSet
)
xt "-48000,-45000,-46000,-44000"
st "clk80"
blo "-48000,-44200"
tm "WireNameMgr"
)
)
on &349
)
*733 (Wire
uid 6352,0
shape (OrthoPolyLine
uid 6353,0
va (VaSet
vasetType 3
)
xt "-49000,-43000,-41750,-43000"
pts [
"-49000,-43000"
"-41750,-43000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6357,0
va (VaSet
)
xt "-48000,-44000,-47000,-43000"
st "rst"
blo "-48000,-43200"
tm "WireNameMgr"
)
)
on &148
)
*734 (Wire
uid 6360,0
shape (OrthoPolyLine
uid 6361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,-44000,-18000,-44000"
pts [
"-25250,-44000"
"-18000,-44000"
]
)
start &167
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6365,0
va (VaSet
)
xt "-24000,-45000,-22700,-44000"
st "tick"
blo "-24000,-44200"
tm "WireNameMgr"
)
)
on &165
)
*735 (Wire
uid 6368,0
shape (OrthoPolyLine
uid 6369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,-43000,-18000,-43000"
pts [
"-25250,-43000"
"-18000,-43000"
]
)
start &168
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6373,0
va (VaSet
)
xt "-24000,-44000,-22700,-43000"
st "tog"
blo "-24000,-43200"
tm "WireNameMgr"
)
)
on &227
)
*736 (Wire
uid 6376,0
shape (OrthoPolyLine
uid 6377,0
va (VaSet
vasetType 3
)
xt "-18000,-75000,-12000,-75000"
pts [
"-18000,-75000"
"-12000,-75000"
]
)
end &240
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6383,0
va (VaSet
)
xt "-17000,-76000,-16300,-75000"
st "l0"
blo "-17000,-75200"
tm "WireNameMgr"
)
)
on &152
)
*737 (Wire
uid 6384,0
shape (OrthoPolyLine
uid 6385,0
va (VaSet
vasetType 3
)
xt "-18250,-72000,-12000,-72000"
pts [
"-18250,-72000"
"-12000,-72000"
]
)
end &262
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6391,0
va (VaSet
)
xt "-17000,-73000,-15800,-72000"
st "r3s"
blo "-17000,-72200"
tm "WireNameMgr"
)
)
on &155
)
*738 (Wire
uid 6392,0
shape (OrthoPolyLine
uid 6393,0
va (VaSet
vasetType 3
)
xt "-18250,-73000,-12000,-73000"
pts [
"-18250,-73000"
"-12000,-73000"
]
)
end &251
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6399,0
va (VaSet
)
xt "-17000,-74000,-16300,-73000"
st "l1"
blo "-17000,-73200"
tm "WireNameMgr"
)
)
on &154
)
*739 (Wire
uid 6400,0
shape (OrthoPolyLine
uid 6401,0
va (VaSet
vasetType 3
)
xt "-18000,-76000,-12000,-76000"
pts [
"-18000,-76000"
"-12000,-76000"
]
)
end &229
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6407,0
va (VaSet
)
xt "-17000,-77000,-15500,-76000"
st "com"
blo "-17000,-76200"
tm "WireNameMgr"
)
)
on &153
)
*740 (Wire
uid 6520,0
shape (OrthoPolyLine
uid 6521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-76000,8000,-76000"
pts [
"-7000,-76000"
"8000,-76000"
]
)
start &231
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6527,0
va (VaSet
)
xt "1000,-77000,7000,-76000"
st "pmod_ja_io(0)"
blo "1000,-76200"
tm "WireNameMgr"
)
)
on &121
)
*741 (Wire
uid 6528,0
shape (OrthoPolyLine
uid 6529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-75000,8000,-75000"
pts [
"-7000,-75000"
"8000,-75000"
]
)
start &242
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6535,0
va (VaSet
)
xt "1000,-76000,7000,-75000"
st "pmod_ja_io(1)"
blo "1000,-75200"
tm "WireNameMgr"
)
)
on &121
)
*742 (Wire
uid 6536,0
shape (OrthoPolyLine
uid 6537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-73000,8000,-73000"
pts [
"-7000,-73000"
"8000,-73000"
]
)
start &253
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6543,0
va (VaSet
)
xt "1000,-74000,7000,-73000"
st "pmod_ja_io(2)"
blo "1000,-73200"
tm "WireNameMgr"
)
)
on &121
)
*743 (Wire
uid 6544,0
shape (OrthoPolyLine
uid 6545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-72000,8000,-72000"
pts [
"-7000,-72000"
"8000,-72000"
]
)
start &264
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6551,0
va (VaSet
)
xt "1000,-73000,7000,-72000"
st "pmod_ja_io(3)"
blo "1000,-72200"
tm "WireNameMgr"
)
)
on &121
)
*744 (Wire
uid 6664,0
shape (OrthoPolyLine
uid 6665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-65000,8000,-65000"
pts [
"-7000,-65000"
"8000,-65000"
]
)
start &188
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6669,0
va (VaSet
)
xt "1000,-66000,7000,-65000"
st "pmod_ja_io(5)"
blo "1000,-65200"
tm "WireNameMgr"
)
)
on &121
)
*745 (Wire
uid 6676,0
shape (OrthoPolyLine
uid 6677,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-63000,8000,-63000"
pts [
"-7000,-63000"
"8000,-63000"
]
)
start &383
sat 32
eat 16
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6681,0
va (VaSet
)
xt "1000,-64000,7000,-63000"
st "pmod_ja_io(6)"
blo "1000,-63200"
tm "WireNameMgr"
)
)
on &121
)
*746 (Wire
uid 6682,0
shape (OrthoPolyLine
uid 6683,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-62000,8000,-62000"
pts [
"-7000,-62000"
"8000,-62000"
]
)
start &394
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6687,0
va (VaSet
)
xt "1000,-63000,7000,-62000"
st "pmod_ja_io(7)"
blo "1000,-62200"
tm "WireNameMgr"
)
)
on &121
)
*747 (Wire
uid 6706,0
shape (OrthoPolyLine
uid 6707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-66000,8000,-66000"
pts [
"-7000,-66000"
"8000,-66000"
]
)
start &177
ss 0
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6711,0
va (VaSet
)
xt "1000,-67000,7000,-66000"
st "pmod_ja_io(4)"
blo "1000,-66200"
tm "WireNameMgr"
)
)
on &121
)
*748 (Wire
uid 6736,0
shape (OrthoPolyLine
uid 6737,0
va (VaSet
vasetType 3
)
xt "-24000,-62000,-12000,-62000"
pts [
"-24000,-62000"
"-12000,-62000"
]
)
end &392
sat 16
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6743,0
va (VaSet
)
xt "-23000,-63000,-17800,-62000"
st "vmod_d(10)"
blo "-23000,-62200"
tm "WireNameMgr"
)
)
on &150
)
*749 (Wire
uid 6754,0
shape (OrthoPolyLine
uid 6755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,-37000,1000,-37000"
pts [
"-8000,-37000"
"1000,-37000"
]
)
end &202
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6761,0
va (VaSet
)
xt "-5000,-38000,-3900,-37000"
st "led"
blo "-5000,-37200"
tm "WireNameMgr"
)
)
on &196
)
*750 (Wire
uid 6766,0
shape (OrthoPolyLine
uid 6767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-12000,-53000,-3750,-53000"
pts [
"-12000,-53000"
"-3750,-53000"
]
)
end &158
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6773,0
va (VaSet
)
xt "-11000,-54000,-8600,-53000"
st "led0(i)"
blo "-11000,-53200"
tm "WireNameMgr"
)
)
on &197
)
*751 (Wire
uid 6784,0
shape (OrthoPolyLine
uid 6785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-76000,-28000,-76000"
pts [
"-34000,-76000"
"-28000,-76000"
]
)
start &275
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6791,0
va (VaSet
)
xt "-33000,-77000,-30300,-76000"
st "led0(0)"
blo "-33000,-76200"
tm "WireNameMgr"
)
)
on &197
)
*752 (Wire
uid 7016,0
shape (OrthoPolyLine
uid 7017,0
va (VaSet
vasetType 3
)
xt "-43000,-66000,-39000,-66000"
pts [
"-43000,-66000"
"-39000,-66000"
]
)
end &317
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7021,0
va (VaSet
)
xt "-42000,-67000,-40900,-66000"
st "LO"
blo "-42000,-66200"
tm "WireNameMgr"
)
)
on &147
)
*753 (Wire
uid 7058,0
shape (OrthoPolyLine
uid 7059,0
va (VaSet
vasetType 3
)
xt "-43000,-65000,-39000,-65000"
pts [
"-43000,-65000"
"-39000,-65000"
]
)
end &328
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7063,0
va (VaSet
)
xt "-42000,-66000,-40900,-65000"
st "LO"
blo "-42000,-65200"
tm "WireNameMgr"
)
)
on &147
)
*754 (Wire
uid 7064,0
shape (OrthoPolyLine
uid 7065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-75000,-28000,-75000"
pts [
"-34000,-75000"
"-28000,-75000"
]
)
start &286
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7071,0
va (VaSet
)
xt "-33000,-76000,-30300,-75000"
st "led0(1)"
blo "-33000,-75200"
tm "WireNameMgr"
)
)
on &197
)
*755 (Wire
uid 7072,0
shape (OrthoPolyLine
uid 7073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-73000,-28000,-73000"
pts [
"-34000,-73000"
"-28000,-73000"
]
)
start &297
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7079,0
va (VaSet
)
xt "-33000,-74000,-30300,-73000"
st "led0(2)"
blo "-33000,-73200"
tm "WireNameMgr"
)
)
on &197
)
*756 (Wire
uid 7080,0
shape (OrthoPolyLine
uid 7081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-72000,-28000,-72000"
pts [
"-34000,-72000"
"-28000,-72000"
]
)
start &308
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7087,0
va (VaSet
)
xt "-33000,-73000,-30300,-72000"
st "led0(3)"
blo "-33000,-72200"
tm "WireNameMgr"
)
)
on &197
)
*757 (Wire
uid 7088,0
shape (OrthoPolyLine
uid 7089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-66000,-28000,-66000"
pts [
"-34000,-66000"
"-28000,-66000"
]
)
start &319
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7095,0
va (VaSet
)
xt "-33000,-67000,-30300,-66000"
st "led0(4)"
blo "-33000,-66200"
tm "WireNameMgr"
)
)
on &197
)
*758 (Wire
uid 7096,0
shape (OrthoPolyLine
uid 7097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-65000,-28000,-65000"
pts [
"-34000,-65000"
"-28000,-65000"
]
)
start &330
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7103,0
va (VaSet
)
xt "-33000,-66000,-30300,-65000"
st "led0(5)"
blo "-33000,-65200"
tm "WireNameMgr"
)
)
on &197
)
*759 (Wire
uid 7104,0
shape (OrthoPolyLine
uid 7105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-63000,-28000,-63000"
pts [
"-34000,-63000"
"-28000,-63000"
]
)
start &408
sat 32
eat 16
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7111,0
va (VaSet
)
xt "-33000,-64000,-30300,-63000"
st "led0(6)"
blo "-33000,-63200"
tm "WireNameMgr"
)
)
on &197
)
*760 (Wire
uid 7112,0
shape (OrthoPolyLine
uid 7113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,-43000,9000,-43000"
pts [
"5000,-43000"
"9000,-43000"
]
)
start &341
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7119,0
va (VaSet
)
xt "6000,-44000,8200,-43000"
st "led(7)"
blo "6000,-43200"
tm "WireNameMgr"
)
)
on &196
)
*761 (Wire
uid 7126,0
shape (OrthoPolyLine
uid 7127,0
va (VaSet
vasetType 3
)
xt "-7000,-43000,0,-43000"
pts [
"-7000,-43000"
"0,-43000"
]
)
end &339
sat 16
eat 32
sl "(T_2Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7131,0
va (VaSet
)
xt "-6000,-44000,-1200,-43000"
st "tog(T_2Hz)"
blo "-6000,-43200"
tm "WireNameMgr"
)
)
on &227
)
*762 (Wire
uid 7751,0
shape (OrthoPolyLine
uid 7752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,-35000,1000,-35000"
pts [
"-8000,-35000"
"1000,-35000"
]
)
end &207
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7758,0
va (VaSet
)
xt "-5000,-36000,-300,-35000"
st "fw_version"
blo "-5000,-35200"
tm "WireNameMgr"
)
)
on &222
)
*763 (Wire
uid 7761,0
shape (OrthoPolyLine
uid 7762,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,-39000,3000,-39000"
pts [
"-8000,-39000"
"3000,-39000"
]
)
end &209
es 0
sat 16
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7768,0
va (VaSet
)
xt "-5000,-40000,-1900,-39000"
st "btn_i(5)"
blo "-5000,-39200"
tm "WireNameMgr"
)
)
on &35
)
*764 (Wire
uid 8226,0
shape (OrthoPolyLine
uid 8227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,76000,-44000,76000"
pts [
"-54000,76000"
"-44000,76000"
]
)
start &223
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8233,0
va (VaSet
)
xt "-53000,75000,-48300,76000"
st "fw_version"
blo "-53000,75800"
tm "WireNameMgr"
)
)
on &222
)
*765 (Wire
uid 8250,0
shape (OrthoPolyLine
uid 8251,0
va (VaSet
vasetType 3
)
xt "-24000,-65000,-12000,-65000"
pts [
"-24000,-65000"
"-12000,-65000"
]
)
end &186
sat 16
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8257,0
va (VaSet
)
xt "-23000,-66000,-18800,-65000"
st "vmod_d(7)"
blo "-23000,-65200"
tm "WireNameMgr"
)
)
on &150
)
*766 (Wire
uid 8258,0
shape (OrthoPolyLine
uid 8259,0
va (VaSet
vasetType 3
)
xt "-24000,-66000,-12000,-66000"
pts [
"-24000,-66000"
"-12000,-66000"
]
)
end &175
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8265,0
va (VaSet
)
xt "-23000,-67000,-18800,-66000"
st "vmod_d(1)"
blo "-23000,-66200"
tm "WireNameMgr"
)
)
on &150
)
*767 (Wire
uid 8266,0
shape (OrthoPolyLine
uid 8267,0
va (VaSet
vasetType 3
)
xt "-24000,-63000,-12000,-63000"
pts [
"-24000,-63000"
"-12000,-63000"
]
)
end &381
sat 16
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8273,0
va (VaSet
)
xt "-23000,-64000,-18800,-63000"
st "vmod_d(4)"
blo "-23000,-63200"
tm "WireNameMgr"
)
)
on &150
)
*768 (Wire
uid 11192,0
shape (OrthoPolyLine
uid 11193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-191000,-56000,-179750,-56000"
pts [
"-191000,-56000"
"-179750,-56000"
]
)
end &623
sat 16
eat 32
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 11196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11197,0
va (VaSet
)
xt "-190000,-57000,-184000,-56000"
st "btn_i(0) : (5:0)"
blo "-190000,-56200"
tm "WireNameMgr"
)
)
on &35
)
*769 (Wire
uid 11198,0
shape (OrthoPolyLine
uid 11199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-196000,-46000,-185000,-46000"
pts [
"-196000,-46000"
"-185000,-46000"
]
)
sat 16
eat 16
sty 1
sl "(7)"
st 0
sf 1
tg (WTG
uid 11202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11203,0
va (VaSet
)
xt "-194000,-47000,-188300,-46000"
st "sw_i(7) : (7:0)"
blo "-194000,-46200"
tm "WireNameMgr"
)
)
on &37
)
*770 (Wire
uid 11216,0
shape (OrthoPolyLine
uid 11217,0
va (VaSet
vasetType 3
)
xt "-159250,-54000,-150000,-54000"
pts [
"-159250,-54000"
"-150000,-54000"
]
)
start &629
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11221,0
va (VaSet
)
xt "-158000,-55000,-157000,-54000"
st "rst"
blo "-158000,-54200"
tm "WireNameMgr"
)
)
on &148
)
*771 (Wire
uid 11222,0
shape (OrthoPolyLine
uid 11223,0
va (VaSet
vasetType 3
)
xt "-159250,-59000,-150000,-59000"
pts [
"-159250,-59000"
"-150000,-59000"
]
)
start &626
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11227,0
va (VaSet
)
xt "-158000,-60000,-156000,-59000"
st "clk40"
blo "-158000,-59200"
tm "WireNameMgr"
)
)
on &149
)
*772 (Wire
uid 11228,0
shape (OrthoPolyLine
uid 11229,0
va (VaSet
vasetType 3
)
xt "-159250,-57000,-150000,-57000"
pts [
"-159250,-57000"
"-150000,-57000"
]
)
start &627
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11233,0
va (VaSet
)
xt "-158000,-58000,-155500,-57000"
st "clk160"
blo "-158000,-57200"
tm "WireNameMgr"
)
)
on &151
)
*773 (Wire
uid 11240,0
shape (OrthoPolyLine
uid 11241,0
va (VaSet
vasetType 3
)
xt "-159250,-58000,-150000,-58000"
pts [
"-159250,-58000"
"-150000,-58000"
]
)
start &628
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11245,0
va (VaSet
)
xt "-158000,-59000,-156000,-58000"
st "clk80"
blo "-158000,-58200"
tm "WireNameMgr"
)
)
on &349
)
*774 (Wire
uid 13027,0
shape (OrthoPolyLine
uid 13028,0
va (VaSet
vasetType 3
)
xt "-7000,70000,0,70000"
pts [
"-7000,70000"
"0,70000"
]
)
start &362
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13034,0
va (VaSet
)
xt "-5000,69000,-3900,70000"
st "LO"
blo "-5000,69800"
tm "WireNameMgr"
)
)
on &147
)
*775 (Wire
uid 13035,0
shape (OrthoPolyLine
uid 13036,0
va (VaSet
vasetType 3
)
xt "-7000,69000,0,69000"
pts [
"-7000,69000"
"0,69000"
]
)
start &362
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13042,0
va (VaSet
)
xt "-5000,68000,-4200,69000"
st "HI"
blo "-5000,68800"
tm "WireNameMgr"
)
)
on &146
)
*776 (Wire
uid 13043,0
shape (OrthoPolyLine
uid 13044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,71000,0,71000"
pts [
"-7000,71000"
"0,71000"
]
)
start &362
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13050,0
va (VaSet
)
xt "-5000,70000,-2100,71000"
st "ZERO2"
blo "-5000,70800"
tm "WireNameMgr"
)
)
on &366
)
*777 (Wire
uid 13051,0
shape (OrthoPolyLine
uid 13052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,72000,0,72000"
pts [
"-7000,72000"
"0,72000"
]
)
start &362
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13058,0
va (VaSet
)
xt "-5000,71000,-2100,72000"
st "ZERO4"
blo "-5000,71800"
tm "WireNameMgr"
)
)
on &367
)
*778 (Wire
uid 13059,0
shape (OrthoPolyLine
uid 13060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,73000,0,73000"
pts [
"-7000,73000"
"0,73000"
]
)
start &362
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13066,0
va (VaSet
)
xt "-5000,72000,-2100,73000"
st "ZERO8"
blo "-5000,72800"
tm "WireNameMgr"
)
)
on &368
)
*779 (Wire
uid 13067,0
shape (OrthoPolyLine
uid 13068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,74000,0,74000"
pts [
"-7000,74000"
"0,74000"
]
)
start &362
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13074,0
va (VaSet
)
xt "-5000,73000,-1600,74000"
st "ZERO13"
blo "-5000,73800"
tm "WireNameMgr"
)
)
on &369
)
*780 (Wire
uid 13075,0
shape (OrthoPolyLine
uid 13076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,75000,0,75000"
pts [
"-7000,75000"
"0,75000"
]
)
start &362
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13082,0
va (VaSet
)
xt "-5000,74000,-1600,75000"
st "ZERO16"
blo "-5000,74800"
tm "WireNameMgr"
)
)
on &370
)
*781 (Wire
uid 13442,0
shape (OrthoPolyLine
uid 13443,0
va (VaSet
vasetType 3
)
xt "-159250,-49000,-150000,-49000"
pts [
"-159250,-49000"
"-150000,-49000"
]
)
start &630
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13449,0
va (VaSet
)
xt "-158000,-50000,-156000,-49000"
st "rst_n"
blo "-158000,-49200"
tm "WireNameMgr"
)
)
on &350
)
*782 (Wire
uid 13665,0
shape (OrthoPolyLine
uid 13666,0
va (VaSet
vasetType 3
)
xt "-49000,-52000,-41750,-52000"
pts [
"-49000,-52000"
"-41750,-52000"
]
)
end &374
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13670,0
va (VaSet
)
xt "-48000,-53000,-46000,-52000"
st "clk40"
blo "-48000,-52200"
tm "WireNameMgr"
)
)
on &149
)
*783 (Wire
uid 13671,0
shape (OrthoPolyLine
uid 13672,0
va (VaSet
vasetType 3
)
xt "-49000,-51000,-41750,-51000"
pts [
"-49000,-51000"
"-41750,-51000"
]
)
end &375
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13676,0
va (VaSet
)
xt "-48000,-52000,-47000,-51000"
st "rst"
blo "-48000,-51200"
tm "WireNameMgr"
)
)
on &148
)
*784 (Wire
uid 13677,0
shape (OrthoPolyLine
uid 13678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,-51000,-18000,-51000"
pts [
"-25250,-51000"
"-18000,-51000"
]
)
start &373
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13684,0
va (VaSet
)
xt "-24000,-52000,-21700,-51000"
st "tog40"
blo "-24000,-51200"
tm "WireNameMgr"
)
)
on &509
)
*785 (Wire
uid 14218,0
shape (OrthoPolyLine
uid 14219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-62000,-28000,-62000"
pts [
"-34000,-62000"
"-28000,-62000"
]
)
sat 16
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14225,0
va (VaSet
)
xt "-33000,-63000,-30300,-62000"
st "led0(7)"
blo "-33000,-62200"
tm "WireNameMgr"
)
)
on &197
)
*786 (Wire
uid 14232,0
shape (OrthoPolyLine
uid 14233,0
va (VaSet
vasetType 3
)
xt "-159250,-62000,-150000,-62000"
pts [
"-159250,-62000"
"-150000,-62000"
]
)
start &624
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 14236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14237,0
va (VaSet
)
xt "-158000,-63000,-154000,-62000"
st "ext_por_n"
blo "-158000,-62200"
tm "WireNameMgr"
)
)
on &379
)
*787 (Wire
uid 16733,0
shape (OrthoPolyLine
uid 16734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59250,6000,-43000,7000"
pts [
"-59250,7000"
"-56000,7000"
"-56000,6000"
"-43000,6000"
]
)
start &657
end &404
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16738,0
va (VaSet
)
xt "-49000,5000,-42800,6000"
st "vmod_exp_nio"
blo "-49000,5800"
tm "WireNameMgr"
)
)
on &123
)
*788 (Wire
uid 16745,0
shape (OrthoPolyLine
uid 16746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59250,6000,-43000,7000"
pts [
"-59250,6000"
"-56000,6000"
"-56000,7000"
"-43000,7000"
]
)
start &656
end &403
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16750,0
va (VaSet
)
xt "-49000,6000,-42800,7000"
st "vmod_exp_pio"
blo "-49000,6800"
tm "WireNameMgr"
)
)
on &122
)
*789 (Wire
uid 19794,0
shape (OrthoPolyLine
uid 19795,0
va (VaSet
vasetType 3
)
xt "-43000,-63000,-39000,-63000"
pts [
"-43000,-63000"
"-39000,-63000"
]
)
end &406
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19799,0
va (VaSet
)
xt "-42000,-64000,-40900,-63000"
st "LO"
blo "-42000,-63200"
tm "WireNameMgr"
)
)
on &147
)
*790 (Wire
uid 22487,0
shape (OrthoPolyLine
uid 22488,0
va (VaSet
vasetType 3
)
xt "-159250,-60000,-150000,-60000"
pts [
"-159250,-60000"
"-150000,-60000"
]
)
start &625
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 22491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22492,0
va (VaSet
)
xt "-158000,-61000,-156600,-60000"
st "s40"
blo "-158000,-60200"
tm "WireNameMgr"
)
)
on &470
)
*791 (Wire
uid 25111,0
shape (OrthoPolyLine
uid 25112,0
va (VaSet
vasetType 3
)
xt "-263000,31000,-249750,31000"
pts [
"-263000,31000"
"-249750,31000"
]
)
start &502
end &533
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25116,0
va (VaSet
)
xt "-262000,30000,-257000,31000"
st "eth_txclk_o"
blo "-262000,30800"
tm "WireNameMgr"
)
)
on &423
)
*792 (Wire
uid 25117,0
shape (OrthoPolyLine
uid 25118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-263000,28000,-249750,28000"
pts [
"-263000,28000"
"-249750,28000"
]
)
start &503
end &536
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25122,0
va (VaSet
)
xt "-262000,27000,-258000,28000"
st "eth_txd_o"
blo "-262000,27800"
tm "WireNameMgr"
)
)
on &424
)
*793 (Wire
uid 25123,0
shape (OrthoPolyLine
uid 25124,0
va (VaSet
vasetType 3
)
xt "-263000,29000,-249750,29000"
pts [
"-263000,29000"
"-249750,29000"
]
)
start &512
end &534
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25128,0
va (VaSet
)
xt "-262000,28000,-257100,29000"
st "eth_txen_o"
blo "-262000,28800"
tm "WireNameMgr"
)
)
on &511
)
*794 (Wire
uid 25129,0
shape (OrthoPolyLine
uid 25130,0
va (VaSet
vasetType 3
)
xt "-263000,30000,-249750,30000"
pts [
"-263000,30000"
"-249750,30000"
]
)
start &513
end &535
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25134,0
va (VaSet
)
xt "-262000,29000,-257300,30000"
st "eth_txer_o"
blo "-262000,29800"
tm "WireNameMgr"
)
)
on &510
)
*795 (Wire
uid 25135,0
shape (OrthoPolyLine
uid 25136,0
va (VaSet
vasetType 3
)
xt "-292000,15000,-282750,15000"
pts [
"-292000,15000"
"-282750,15000"
]
)
start &477
end &479
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25140,0
va (VaSet
)
xt "-292000,14000,-286500,15000"
st "eth_gtxclk_o"
blo "-292000,14800"
tm "WireNameMgr"
)
)
on &476
)
*796 (Wire
uid 25141,0
shape (OrthoPolyLine
uid 25142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-263000,33000,-249750,33000"
pts [
"-263000,33000"
"-249750,33000"
]
)
start &420
end &532
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25146,0
va (VaSet
)
xt "-262000,32000,-258300,33000"
st "eth_rxd_i"
blo "-262000,32800"
tm "WireNameMgr"
)
)
on &425
)
*797 (Wire
uid 25147,0
shape (OrthoPolyLine
uid 25148,0
va (VaSet
vasetType 3
)
xt "-263000,34000,-249750,34000"
pts [
"-263000,34000"
"-249750,34000"
]
)
start &421
end &530
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25152,0
va (VaSet
)
xt "-262000,33000,-257300,34000"
st "eth_rxdv_i"
blo "-262000,33800"
tm "WireNameMgr"
)
)
on &426
)
*798 (Wire
uid 25153,0
shape (OrthoPolyLine
uid 25154,0
va (VaSet
vasetType 3
)
xt "-263000,35000,-249750,35000"
pts [
"-263000,35000"
"-249750,35000"
]
)
start &422
end &531
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25158,0
va (VaSet
)
xt "-262000,34000,-257600,35000"
st "eth_rxer_i"
blo "-262000,34800"
tm "WireNameMgr"
)
)
on &427
)
*799 (Wire
uid 25159,0
shape (OrthoPolyLine
uid 25160,0
va (VaSet
vasetType 3
)
xt "-263000,36000,-249750,36000"
pts [
"-263000,36000"
"-249750,36000"
]
)
start &416
end &529
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25164,0
va (VaSet
)
xt "-262000,35000,-257300,36000"
st "eth_rxclk_i"
blo "-262000,35800"
tm "WireNameMgr"
)
)
on &428
)
*800 (Wire
uid 25165,0
shape (OrthoPolyLine
uid 25166,0
va (VaSet
vasetType 3
)
xt "-291000,33000,-277000,33000"
pts [
"-291000,33000"
"-277000,33000"
]
)
start &417
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25170,0
va (VaSet
)
xt "-291000,32000,-287100,33000"
st "eth_mdc_i"
blo "-291000,32800"
tm "WireNameMgr"
)
)
on &429
)
*801 (Wire
uid 25171,0
shape (OrthoPolyLine
uid 25172,0
va (VaSet
vasetType 3
)
xt "-291000,34000,-277000,34000"
pts [
"-291000,34000"
"-277000,34000"
]
)
start &418
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25176,0
va (VaSet
)
xt "-291000,33000,-287300,34000"
st "eth_mdi_i"
blo "-291000,33800"
tm "WireNameMgr"
)
)
on &430
)
*802 (Wire
uid 25177,0
shape (OrthoPolyLine
uid 25178,0
va (VaSet
vasetType 3
)
xt "-291000,35000,-277000,35000"
pts [
"-291000,35000"
"-277000,35000"
]
)
start &419
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25182,0
va (VaSet
)
xt "-291000,34000,-287600,35000"
st "eth_int_i"
blo "-291000,34800"
tm "WireNameMgr"
)
)
on &431
)
*803 (Wire
uid 25183,0
shape (OrthoPolyLine
uid 25184,0
va (VaSet
vasetType 3
)
xt "-263000,26000,-249750,26000"
pts [
"-263000,26000"
"-249750,26000"
]
)
start &501
end &538
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25188,0
va (VaSet
)
xt "-262000,25000,-257300,26000"
st "eth_rst_no"
blo "-262000,25800"
tm "WireNameMgr"
)
)
on &508
)
*804 (Wire
uid 26150,0
shape (OrthoPolyLine
uid 26151,0
va (VaSet
vasetType 3
)
xt "-200000,1000,-188750,1000"
pts [
"-200000,1000"
"-188750,1000"
]
)
end &597
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26155,0
va (VaSet
)
xt "-199000,0,-198000,1000"
st "rst"
blo "-199000,800"
tm "WireNameMgr"
)
)
on &148
)
*805 (Wire
uid 26168,0
shape (OrthoPolyLine
uid 26169,0
va (VaSet
vasetType 3
)
xt "-209250,30000,-188750,30000"
pts [
"-188750,30000"
"-209250,30000"
]
)
start &564
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26173,0
va (VaSet
)
xt "-208000,29000,-203400,30000"
st "tx_fifo_rst"
blo "-208000,29800"
tm "WireNameMgr"
)
)
on &437
)
*806 (Wire
uid 26174,0
shape (OrthoPolyLine
uid 26175,0
va (VaSet
vasetType 3
)
xt "-209250,21000,-188750,21000"
pts [
"-188750,21000"
"-209250,21000"
]
)
start &565
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26179,0
va (VaSet
)
xt "-208000,20000,-203400,21000"
st "rx_fifo_rst"
blo "-208000,20800"
tm "WireNameMgr"
)
)
on &438
)
*807 (Wire
uid 26180,0
shape (OrthoPolyLine
uid 26181,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-202000,50000,-188750,50000"
pts [
"-202000,50000"
"-188750,50000"
]
)
end &566
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26185,0
va (VaSet
)
xt "-201000,49000,-198100,50000"
st "ZERO4"
blo "-201000,49800"
tm "WireNameMgr"
)
)
on &367
)
*808 (Wire
uid 26212,0
shape (OrthoPolyLine
uid 26213,0
va (VaSet
vasetType 3
)
xt "-163250,-5000,-154000,-5000"
pts [
"-163250,-5000"
"-154000,-5000"
]
)
start &557
end &432
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26215,0
va (VaSet
)
xt "-162000,-6000,-156700,-5000"
st "led_status_o"
blo "-162000,-5200"
tm "WireNameMgr"
)
)
on &439
)
*809 (Wire
uid 26272,0
shape (OrthoPolyLine
uid 26273,0
va (VaSet
vasetType 3
)
xt "-209250,40000,-188750,40000"
pts [
"-209250,40000"
"-188750,40000"
]
)
end &575
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26277,0
va (VaSet
)
xt "-208000,39000,-206900,40000"
st "LO"
blo "-208000,39800"
tm "WireNameMgr"
)
)
on &147
)
*810 (Wire
uid 26290,0
shape (OrthoPolyLine
uid 26291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-209250,38000,-188750,38000"
pts [
"-209250,38000"
"-188750,38000"
]
)
end &574
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26295,0
va (VaSet
)
xt "-208000,37000,-205100,38000"
st "ZERO2"
blo "-208000,37800"
tm "WireNameMgr"
)
)
on &366
)
*811 (Wire
uid 26296,0
shape (OrthoPolyLine
uid 26297,0
va (VaSet
vasetType 3
)
xt "-209250,39000,-188750,39000"
pts [
"-209250,39000"
"-188750,39000"
]
)
end &576
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26301,0
va (VaSet
)
xt "-208000,38000,-206900,39000"
st "LO"
blo "-208000,38800"
tm "WireNameMgr"
)
)
on &147
)
*812 (Wire
uid 26306,0
shape (OrthoPolyLine
uid 26307,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-226250,23000,-188750,23000"
pts [
"-188750,23000"
"-226250,23000"
]
)
start &586
end &545
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26311,0
va (VaSet
)
xt "-225000,22000,-222900,23000"
st "rx_lls"
blo "-225000,22800"
tm "WireNameMgr"
)
)
on &440
)
*813 (Wire
uid 26312,0
shape (OrthoPolyLine
uid 26313,0
va (VaSet
vasetType 3
)
xt "-226250,32000,-188750,32000"
pts [
"-226250,32000"
"-188750,32000"
]
)
start &546
end &584
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26317,0
va (VaSet
)
xt "-225000,31000,-222800,32000"
st "tx_lld"
blo "-225000,31800"
tm "WireNameMgr"
)
)
on &441
)
*814 (Wire
uid 26318,0
shape (OrthoPolyLine
uid 26319,0
va (VaSet
vasetType 3
)
xt "-226250,31000,-188750,31000"
pts [
"-188750,31000"
"-226250,31000"
]
)
start &583
end &547
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26323,0
va (VaSet
)
xt "-225000,30000,-222900,31000"
st "tx_lls"
blo "-225000,30800"
tm "WireNameMgr"
)
)
on &442
)
*815 (Wire
uid 26324,0
shape (OrthoPolyLine
uid 26325,0
va (VaSet
vasetType 3
)
xt "-226250,24000,-188750,24000"
pts [
"-188750,24000"
"-226250,24000"
]
)
start &585
end &544
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26329,0
va (VaSet
)
xt "-225000,23000,-222800,24000"
st "rx_lld"
blo "-225000,23800"
tm "WireNameMgr"
)
)
on &443
)
*816 (Wire
uid 26330,0
shape (OrthoPolyLine
uid 26331,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,4000,-154000,4000"
pts [
"-163250,4000"
"-154000,4000"
]
)
start &588
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26335,0
va (VaSet
)
xt "-162000,3000,-159200,4000"
st "rawsigs"
blo "-162000,3800"
tm "WireNameMgr"
)
)
on &444
)
*817 (Wire
uid 26342,0
shape (OrthoPolyLine
uid 26343,0
va (VaSet
vasetType 3
)
xt "-200000,3000,-188750,3000"
pts [
"-200000,3000"
"-188750,3000"
]
)
end &568
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26347,0
va (VaSet
)
xt "-199000,2000,-197000,3000"
st "clk80"
blo "-199000,2800"
tm "WireNameMgr"
)
)
on &349
)
*818 (Wire
uid 26354,0
shape (OrthoPolyLine
uid 26355,0
va (VaSet
vasetType 3
)
xt "-200000,4000,-188750,4000"
pts [
"-200000,4000"
"-188750,4000"
]
)
end &571
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26359,0
va (VaSet
)
xt "-199000,3000,-197000,4000"
st "clk40"
blo "-199000,3800"
tm "WireNameMgr"
)
)
on &149
)
*819 (Wire
uid 26360,0
shape (OrthoPolyLine
uid 26361,0
va (VaSet
vasetType 3
)
xt "-200000,11000,-188750,11000"
pts [
"-200000,11000"
"-188750,11000"
]
)
end &590
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26365,0
va (VaSet
)
xt "-199000,10000,-197600,11000"
st "s40"
blo "-199000,10800"
tm "WireNameMgr"
)
)
on &470
)
*820 (Wire
uid 26372,0
shape (OrthoPolyLine
uid 26373,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,5000,-154000,5000"
pts [
"-163250,5000"
"-154000,5000"
]
)
start &592
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26377,0
va (VaSet
)
xt "-162000,4000,-159300,5000"
st "outsigs"
blo "-162000,4800"
tm "WireNameMgr"
)
)
on &445
)
*821 (Wire
uid 26378,0
shape (OrthoPolyLine
uid 26379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,6000,-154000,6000"
pts [
"-154000,6000"
"-163250,6000"
]
)
end &593
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26383,0
va (VaSet
)
xt "-162000,5000,-156800,6000"
st "dbg_outsigs"
blo "-162000,5800"
tm "WireNameMgr"
)
)
on &446
)
*822 (Wire
uid 26384,0
shape (OrthoPolyLine
uid 26385,0
va (VaSet
vasetType 3
)
xt "-200000,13000,-188750,13000"
pts [
"-200000,13000"
"-188750,13000"
]
)
end &594
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26389,0
va (VaSet
)
xt "-199000,12000,-194300,13000"
st "clk_ext_on"
blo "-199000,12800"
tm "WireNameMgr"
)
)
on &447
)
*823 (Wire
uid 26414,0
shape (OrthoPolyLine
uid 26415,0
va (VaSet
vasetType 3
)
xt "-87000,-10000,-81750,-10000"
pts [
"-87000,-10000"
"-81750,-10000"
]
)
end &642
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26419,0
va (VaSet
)
xt "-86000,-11000,-85000,-10000"
st "rst"
blo "-86000,-10200"
tm "WireNameMgr"
)
)
on &148
)
*824 (Wire
uid 26420,0
shape (OrthoPolyLine
uid 26421,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,0,-81750,0"
pts [
"-98000,0"
"-81750,0"
]
)
end &646
sat 16
eat 32
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26425,0
va (VaSet
)
xt "-97000,-1000,-87800,0"
st "outsigs(OS_STT_NOS)"
blo "-97000,-200"
tm "WireNameMgr"
)
)
on &445
)
*825 (Wire
uid 26438,0
shape (OrthoPolyLine
uid 26439,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59250,1000,-42000,1000"
pts [
"-59250,1000"
"-42000,1000"
]
)
start &648
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26443,0
va (VaSet
)
xt "-58000,0,-47000,1000"
st "dbg_outsigs(OS_STT_L1R)"
blo "-58000,800"
tm "WireNameMgr"
)
)
on &446
)
*826 (Wire
uid 26450,0
shape (OrthoPolyLine
uid 26451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,-2000,-81750,-2000"
pts [
"-98000,-2000"
"-81750,-2000"
]
)
end &652
sat 16
eat 32
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26455,0
va (VaSet
)
xt "-97000,-3000,-87700,-2000"
st "outsigs(OS_STT_COM)"
blo "-97000,-2200"
tm "WireNameMgr"
)
)
on &445
)
*827 (Wire
uid 26472,0
shape (OrthoPolyLine
uid 26473,0
va (VaSet
vasetType 3
)
xt "-87000,-11000,-81750,-11000"
pts [
"-87000,-11000"
"-81750,-11000"
]
)
end &641
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26477,0
va (VaSet
)
xt "-86000,-12000,-84000,-11000"
st "clk80"
blo "-86000,-11200"
tm "WireNameMgr"
)
)
on &349
)
*828 (Wire
uid 26490,0
shape (OrthoPolyLine
uid 26491,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59250,5000,-42000,5000"
pts [
"-59250,5000"
"-42000,5000"
]
)
start &647
sat 32
eat 16
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26495,0
va (VaSet
)
xt "-58000,4000,-46800,5000"
st "dbg_outsigs(OS_STT_NOS)"
blo "-58000,4800"
tm "WireNameMgr"
)
)
on &446
)
*829 (Wire
uid 26504,0
shape (OrthoPolyLine
uid 26505,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59250,-3000,-42000,-3000"
pts [
"-59250,-3000"
"-42000,-3000"
]
)
start &653
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26509,0
va (VaSet
)
xt "-58000,-4000,-46700,-3000"
st "dbg_outsigs(OS_STT_COM)"
blo "-58000,-3200"
tm "WireNameMgr"
)
)
on &446
)
*830 (Wire
uid 26538,0
shape (OrthoPolyLine
uid 26539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,-1000,-81750,-1000"
pts [
"-98000,-1000"
"-81750,-1000"
]
)
end &645
sat 16
eat 32
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26543,0
va (VaSet
)
xt "-97000,-2000,-88000,-1000"
st "outsigs(OS_STT_L1R)"
blo "-97000,-1200"
tm "WireNameMgr"
)
)
on &445
)
*831 (Wire
uid 26574,0
shape (OrthoPolyLine
uid 26575,0
va (VaSet
vasetType 3
)
xt "-87000,-9000,-81750,-9000"
pts [
"-87000,-9000"
"-81750,-9000"
]
)
end &643
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26579,0
va (VaSet
)
xt "-86000,-10000,-84600,-9000"
st "s40"
blo "-86000,-9200"
tm "WireNameMgr"
)
)
on &470
)
*832 (Wire
uid 26586,0
shape (OrthoPolyLine
uid 26587,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,-4000,-81750,-4000"
pts [
"-98000,-4000"
"-81750,-4000"
]
)
end &644
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26591,0
va (VaSet
)
xt "-97000,-5000,-94200,-4000"
st "rawsigs"
blo "-97000,-4200"
tm "WireNameMgr"
)
)
on &444
)
*833 (Wire
uid 26592,0
shape (OrthoPolyLine
uid 26593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,6000,-81750,6000"
pts [
"-81750,6000"
"-98000,6000"
]
)
start &649
sat 32
eat 16
sty 1
sl "(47 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26597,0
va (VaSet
)
xt "-97000,5000,-91300,6000"
st "rx_strm(47:0)"
blo "-97000,5800"
tm "WireNameMgr"
)
)
on &448
)
*834 (Wire
uid 26598,0
shape (OrthoPolyLine
uid 26599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,4000,-81750,4000"
pts [
"-98000,4000"
"-81750,4000"
]
)
end &650
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26603,0
va (VaSet
)
xt "-97000,3000,-93000,4000"
st "idelay_ctl"
blo "-97000,3800"
tm "WireNameMgr"
)
)
on &449
)
*835 (Wire
uid 26622,0
shape (OrthoPolyLine
uid 26623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,9000,-81750,9000"
pts [
"-81750,9000"
"-98000,9000"
]
)
start &654
sat 32
eat 16
sty 1
sl "(23 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26627,0
va (VaSet
)
xt "-97000,8000,-89800,9000"
st "rx_link_idly(23:0)"
blo "-97000,8800"
tm "WireNameMgr"
)
)
on &450
)
*836 (Wire
uid 26628,0
shape (OrthoPolyLine
uid 26629,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,10000,-154000,10000"
pts [
"-154000,10000"
"-163250,10000"
]
)
end &595
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26633,0
va (VaSet
)
xt "-162000,9000,-160400,10000"
st "strm"
blo "-162000,9800"
tm "WireNameMgr"
)
)
on &451
)
*837 (Wire
uid 26634,0
shape (OrthoPolyLine
uid 26635,0
va (VaSet
vasetType 3
)
xt "-163250,9000,-154000,9000"
pts [
"-163250,9000"
"-154000,9000"
]
)
start &596
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26639,0
va (VaSet
)
xt "-162000,8000,-158000,9000"
st "idelay_ctl"
blo "-162000,8800"
tm "WireNameMgr"
)
)
on &449
)
*838 (Wire
uid 26640,0
shape (OrthoPolyLine
uid 26641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,11000,-154000,11000"
pts [
"-154000,11000"
"-163250,11000"
]
)
end &598
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26645,0
va (VaSet
)
xt "-162000,10000,-158900,11000"
st "link_idly"
blo "-162000,10800"
tm "WireNameMgr"
)
)
on &452
)
*839 (Wire
uid 26658,0
shape (OrthoPolyLine
uid 26659,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-104000,-15000,-97000,-15000"
pts [
"-97000,-15000"
"-104000,-15000"
]
)
end &433
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26665,0
va (VaSet
)
xt "-102000,-16000,-99100,-15000"
st "rx_strm"
blo "-102000,-15200"
tm "WireNameMgr"
)
)
on &448
)
*840 (Wire
uid 26666,0
shape (OrthoPolyLine
uid 26667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-104000,-14000,-97000,-14000"
pts [
"-97000,-14000"
"-104000,-14000"
]
)
end &433
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26673,0
va (VaSet
)
xt "-102000,-15000,-97100,-14000"
st "rx_link_idly"
blo "-102000,-14200"
tm "WireNameMgr"
)
)
on &450
)
*841 (Wire
uid 26674,0
shape (OrthoPolyLine
uid 26675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151000,-14000,-138000,-14000"
pts [
"-138000,-14000"
"-151000,-14000"
]
)
start &433
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26681,0
va (VaSet
)
xt "-150000,-15000,-148400,-14000"
st "strm"
blo "-150000,-14200"
tm "WireNameMgr"
)
)
on &451
)
*842 (Wire
uid 26682,0
shape (OrthoPolyLine
uid 26683,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151000,-13000,-138000,-13000"
pts [
"-138000,-13000"
"-151000,-13000"
]
)
start &433
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26689,0
va (VaSet
)
xt "-150000,-14000,-146900,-13000"
st "link_idly"
blo "-150000,-13200"
tm "WireNameMgr"
)
)
on &452
)
*843 (Wire
uid 26690,0
shape (OrthoPolyLine
uid 26691,0
va (VaSet
vasetType 3
)
xt "-163250,0,-157000,0"
pts [
"-163250,0"
"-157000,0"
]
)
start &599
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26695,0
va (VaSet
)
xt "-162000,-1000,-159200,0"
st "rst_drv"
blo "-162000,-200"
tm "WireNameMgr"
)
)
on &453
)
*844 (Wire
uid 26696,0
shape (OrthoPolyLine
uid 26697,0
va (VaSet
vasetType 3
)
xt "-87000,2000,-81750,2000"
pts [
"-87000,2000"
"-81750,2000"
]
)
end &655
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26701,0
va (VaSet
)
xt "-86000,1000,-83200,2000"
st "rst_drv"
blo "-86000,1800"
tm "WireNameMgr"
)
)
on &453
)
*845 (Wire
uid 26702,0
shape (OrthoPolyLine
uid 26703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,32000,-141750,32000"
pts [
"-163250,32000"
"-141750,32000"
]
)
start &580
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26707,0
va (VaSet
)
xt "-162000,31000,-159400,32000"
st "sda_tx"
blo "-162000,31800"
tm "WireNameMgr"
)
)
on &454
)
*846 (Wire
uid 26708,0
shape (OrthoPolyLine
uid 26709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,30000,-141750,30000"
pts [
"-163250,30000"
"-141750,30000"
]
)
start &579
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26713,0
va (VaSet
)
xt "-162000,29000,-160000,30000"
st "sck_t"
blo "-162000,29800"
tm "WireNameMgr"
)
)
on &455
)
*847 (Wire
uid 26714,0
shape (OrthoPolyLine
uid 26715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,29000,-141750,29000"
pts [
"-163250,29000"
"-141750,29000"
]
)
start &578
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26719,0
va (VaSet
)
xt "-162000,28000,-160800,29000"
st "sck"
blo "-162000,28800"
tm "WireNameMgr"
)
)
on &456
)
*848 (Wire
uid 26720,0
shape (OrthoPolyLine
uid 26721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,34000,-141750,34000"
pts [
"-163250,34000"
"-141750,34000"
]
)
start &581
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26725,0
va (VaSet
)
xt "-162000,33000,-159900,34000"
st "sda_t"
blo "-162000,33800"
tm "WireNameMgr"
)
)
on &457
)
*849 (Wire
uid 26726,0
shape (OrthoPolyLine
uid 26727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,33000,-141750,33000"
pts [
"-141750,33000"
"-163250,33000"
]
)
end &582
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26731,0
va (VaSet
)
xt "-162000,32000,-159400,33000"
st "sda_rx"
blo "-162000,32800"
tm "WireNameMgr"
)
)
on &458
)
*850 (Wire
uid 26732,0
shape (OrthoPolyLine
uid 26733,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,56000,-152000,56000"
pts [
"-163250,56000"
"-152000,56000"
]
)
start &600
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26737,0
va (VaSet
)
xt "-162000,55000,-157900,56000"
st "dbg_count"
blo "-162000,55800"
tm "WireNameMgr"
)
)
on &459
)
*851 (Wire
uid 26756,0
shape (OrthoPolyLine
uid 26757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,58000,-152000,58000"
pts [
"-163250,58000"
"-152000,58000"
]
)
start &601
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26761,0
va (VaSet
)
xt "-162000,57000,-157200,58000"
st "clocky_leds"
blo "-162000,57800"
tm "WireNameMgr"
)
)
on &460
)
*852 (Wire
uid 26768,0
shape (OrthoPolyLine
uid 26769,0
va (VaSet
vasetType 3
)
xt "-200000,-4000,-188750,-4000"
pts [
"-200000,-4000"
"-188750,-4000"
]
)
end &603
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26773,0
va (VaSet
)
xt "-199000,-5000,-197900,-4000"
st "LO"
blo "-199000,-4200"
tm "WireNameMgr"
)
)
on &147
)
*853 (Wire
uid 26774,0
shape (OrthoPolyLine
uid 26775,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-200250,15000,-188750,15000"
pts [
"-200250,15000"
"-188750,15000"
]
)
end &604
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26779,0
va (VaSet
)
xt "-199000,14000,-193400,15000"
st "stat_clks_top"
blo "-199000,14800"
tm "WireNameMgr"
)
)
on &461
)
*854 (Wire
uid 27593,0
shape (OrthoPolyLine
uid 27594,0
va (VaSet
vasetType 3
)
xt "-183000,-55000,-179750,-55000"
pts [
"-183000,-55000"
"-179750,-55000"
]
)
end &631
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 27597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27598,0
va (VaSet
)
xt "-182000,-56000,-180900,-55000"
st "LO"
blo "-182000,-55200"
tm "WireNameMgr"
)
)
on &147
)
*855 (Wire
uid 27601,0
shape (OrthoPolyLine
uid 27602,0
va (VaSet
vasetType 3
)
xt "-183000,-54000,-179750,-54000"
pts [
"-183000,-54000"
"-179750,-54000"
]
)
end &632
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 27605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27606,0
va (VaSet
)
xt "-182000,-55000,-180900,-54000"
st "LO"
blo "-182000,-54200"
tm "WireNameMgr"
)
)
on &147
)
*856 (Wire
uid 28731,0
shape (OrthoPolyLine
uid 28732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98000,-6000,-81750,-6000"
pts [
"-98000,-6000"
"-81750,-6000"
]
)
end &651
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28738,0
va (VaSet
)
xt "-98000,-7000,-96800,-6000"
st "reg"
blo "-98000,-6200"
tm "WireNameMgr"
)
)
on &465
)
*857 (Wire
uid 28741,0
shape (OrthoPolyLine
uid 28742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,-3000,-153000,-3000"
pts [
"-163250,-3000"
"-153000,-3000"
]
)
start &589
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28748,0
va (VaSet
)
xt "-162000,-4000,-160800,-3000"
st "reg"
blo "-162000,-3200"
tm "WireNameMgr"
)
)
on &465
)
*858 (Wire
uid 28769,0
shape (OrthoPolyLine
uid 28770,0
va (VaSet
vasetType 3
)
xt "-200000,-2000,-188750,-2000"
pts [
"-200000,-2000"
"-188750,-2000"
]
)
end &608
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 28773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28774,0
va (VaSet
)
xt "-199000,-3000,-196500,-2000"
st "clk160"
blo "-199000,-2200"
tm "WireNameMgr"
)
)
on &151
)
*859 (Wire
uid 28777,0
shape (OrthoPolyLine
uid 28778,0
va (VaSet
vasetType 3
)
xt "-200000,-1000,-188750,-1000"
pts [
"-200000,-1000"
"-188750,-1000"
]
)
end &611
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 28781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28782,0
va (VaSet
)
xt "-199000,-2000,-195600,-1000"
st "clk160ps"
blo "-199000,-1200"
tm "WireNameMgr"
)
)
on &466
)
*860 (Wire
uid 28785,0
shape (OrthoPolyLine
uid 28786,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-163250,-2000,-154000,-2000"
pts [
"-163250,-2000"
"-154000,-2000"
]
)
start &610
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 28789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28790,0
va (VaSet
)
xt "-162000,-3000,-156200,-2000"
st "db_wr : (31:0)"
blo "-162000,-2200"
tm "WireNameMgr"
)
)
on &467
)
*861 (Wire
uid 28793,0
shape (OrthoPolyLine
uid 28794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-200000,6000,-188750,6000"
pts [
"-200000,6000"
"-188750,6000"
]
)
end &609
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 28797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28798,0
va (VaSet
)
xt "-199000,5000,-190600,6000"
st "stat_clks_main : (3:0)"
blo "-199000,5800"
tm "WireNameMgr"
)
)
on &468
)
*862 (Wire
uid 29052,0
shape (OrthoPolyLine
uid 29053,0
va (VaSet
vasetType 3
)
xt "-163250,64000,-158000,64000"
pts [
"-158000,64000"
"-163250,64000"
]
)
end &605
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29057,0
va (VaSet
)
xt "-162000,63000,-160900,64000"
st "LO"
blo "-162000,63800"
tm "WireNameMgr"
)
)
on &147
)
*863 (Wire
uid 29062,0
shape (OrthoPolyLine
uid 29063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,76000,0,76000"
pts [
"-7000,76000"
"0,76000"
]
)
start &362
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29069,0
va (VaSet
)
xt "-5000,75000,-1600,76000"
st "ZERO64"
blo "-5000,75800"
tm "WireNameMgr"
)
)
on &469
)
*864 (Wire
uid 29209,0
shape (OrthoPolyLine
uid 29210,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-200000,42000,-188750,42000"
pts [
"-200000,42000"
"-188750,42000"
]
)
end &572
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29214,0
va (VaSet
)
xt "-199000,41000,-191100,42000"
st "sf_stat_word : (1:0)"
blo "-199000,41800"
tm "WireNameMgr"
)
)
on &471
)
*865 (Wire
uid 29217,0
shape (OrthoPolyLine
uid 29218,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-200000,43000,-188750,43000"
pts [
"-200000,43000"
"-188750,43000"
]
)
end &573
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29222,0
va (VaSet
)
xt "-199000,42000,-191600,43000"
st "sf_mac_stat : (1:0)"
blo "-199000,42800"
tm "WireNameMgr"
)
)
on &472
)
*866 (Wire
uid 29229,0
shape (OrthoPolyLine
uid 29230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-200000,45000,-188750,45000"
pts [
"-200000,45000"
"-188750,45000"
]
)
end &562
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29234,0
va (VaSet
)
xt "-199000,44000,-190000,45000"
st "stat_word_usb : (63:0)"
blo "-199000,44800"
tm "WireNameMgr"
)
)
on &473
)
*867 (Wire
uid 29237,0
shape (OrthoPolyLine
uid 29238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-200000,44000,-188750,44000"
pts [
"-200000,44000"
"-188750,44000"
]
)
end &563
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29242,0
va (VaSet
)
xt "-199000,43000,-190500,44000"
st "stat_word_cu : (63:0)"
blo "-199000,43800"
tm "WireNameMgr"
)
)
on &474
)
*868 (Wire
uid 29261,0
shape (OrthoPolyLine
uid 29262,0
va (VaSet
vasetType 3
)
xt "-159250,-48000,-150000,-48000"
pts [
"-159250,-48000"
"-150000,-48000"
]
)
start &633
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 29265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29266,0
va (VaSet
)
xt "-158000,-49000,-155500,-48000"
st "clk125"
blo "-158000,-48200"
tm "WireNameMgr"
)
)
on &475
)
*869 (Wire
uid 29479,0
shape (OrthoPolyLine
uid 29480,0
va (VaSet
vasetType 3
)
xt "-273250,17000,-270000,17000"
pts [
"-270000,17000"
"-273250,17000"
]
)
end &483
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29484,0
va (VaSet
)
xt "-272000,16000,-271200,17000"
st "HI"
blo "-272000,16800"
tm "WireNameMgr"
)
)
on &146
)
*870 (Wire
uid 29503,0
shape (OrthoPolyLine
uid 29504,0
va (VaSet
vasetType 3
)
xt "-273250,21000,-270000,21000"
pts [
"-270000,21000"
"-273250,21000"
]
)
end &482
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29508,0
va (VaSet
)
xt "-272000,20000,-271200,21000"
st "HI"
blo "-272000,20800"
tm "WireNameMgr"
)
)
on &146
)
*871 (Wire
uid 29511,0
shape (OrthoPolyLine
uid 29512,0
va (VaSet
vasetType 3
)
xt "-273250,18000,-270000,18000"
pts [
"-270000,18000"
"-273250,18000"
]
)
end &484
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29516,0
va (VaSet
)
xt "-272000,17000,-270900,18000"
st "LO"
blo "-272000,17800"
tm "WireNameMgr"
)
)
on &147
)
*872 (Wire
uid 29519,0
shape (OrthoPolyLine
uid 29520,0
va (VaSet
vasetType 3
)
xt "-273250,22000,-270000,22000"
pts [
"-270000,22000"
"-273250,22000"
]
)
end &485
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29524,0
va (VaSet
)
xt "-272000,21000,-271000,22000"
st "rst"
blo "-272000,21800"
tm "WireNameMgr"
)
)
on &148
)
*873 (Wire
uid 29527,0
shape (OrthoPolyLine
uid 29528,0
va (VaSet
vasetType 3
)
xt "-273250,23000,-270000,23000"
pts [
"-270000,23000"
"-273250,23000"
]
)
end &486
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29532,0
va (VaSet
)
xt "-272000,22000,-270900,23000"
st "LO"
blo "-272000,22800"
tm "WireNameMgr"
)
)
on &147
)
*874 (Wire
uid 29541,0
optionalChildren [
*875 (BdJunction
uid 29563,0
ps "OnConnectorStrategy"
shape (Circle
uid 29564,0
va (VaSet
vasetType 1
)
xt "-262398,14601,-261598,15401"
radius 400
)
)
]
shape (OrthoPolyLine
uid 29542,0
va (VaSet
vasetType 3
)
xt "-273250,15000,-257000,15000"
pts [
"-273250,15000"
"-257000,15000"
]
)
start &480
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 29547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29548,0
va (VaSet
)
xt "-272000,14000,-269500,15000"
st "clk125"
blo "-272000,14800"
tm "WireNameMgr"
)
)
on &475
)
*876 (Wire
uid 29549,0
shape (OrthoPolyLine
uid 29550,0
va (VaSet
vasetType 3
)
xt "-273250,16000,-267000,16000"
pts [
"-273250,16000"
"-267000,16000"
]
)
start &481
end &493
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 29555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29556,0
va (VaSet
)
xt "-272000,15000,-269000,16000"
st "clkn125"
blo "-272000,15800"
tm "WireNameMgr"
)
)
on &500
)
*877 (Wire
uid 29559,0
shape (OrthoPolyLine
uid 29560,0
va (VaSet
vasetType 3
)
xt "-262000,15001,-261998,16000"
pts [
"-261998,15001"
"-261998,16000"
"-262000,16000"
]
)
start &875
end &491
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29562,0
va (VaSet
)
xt "-260000,14000,-257500,15000"
st "clk125"
blo "-260000,14800"
tm "WireNameMgr"
)
)
on &475
)
*878 (Wire
uid 29587,0
shape (OrthoPolyLine
uid 29588,0
va (VaSet
vasetType 3
)
xt "-259000,21000,-249750,21000"
pts [
"-259000,21000"
"-249750,21000"
]
)
end &526
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29592,0
va (VaSet
)
xt "-258000,20000,-257000,21000"
st "rst"
blo "-258000,20800"
tm "WireNameMgr"
)
)
on &148
)
*879 (Wire
uid 29595,0
shape (OrthoPolyLine
uid 29596,0
va (VaSet
vasetType 3
)
xt "-258000,23000,-249750,23000"
pts [
"-258000,23000"
"-249750,23000"
]
)
end &524
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29600,0
va (VaSet
)
xt "-257000,22000,-254500,23000"
st "clk125"
blo "-257000,22800"
tm "WireNameMgr"
)
)
on &475
)
*880 (Wire
uid 29603,0
shape (OrthoPolyLine
uid 29604,0
va (VaSet
vasetType 3
)
xt "-258000,24000,-249750,24000"
pts [
"-258000,24000"
"-249750,24000"
]
)
end &525
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29608,0
va (VaSet
)
xt "-257000,23000,-251100,24000"
st "clk125_locked"
blo "-257000,23800"
tm "WireNameMgr"
)
)
on &514
)
*881 (Wire
uid 29617,0
shape (OrthoPolyLine
uid 29618,0
va (VaSet
vasetType 3
)
xt "-263000,37000,-249750,37000"
pts [
"-263000,37000"
"-249750,37000"
]
)
start &506
end &527
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29624,0
va (VaSet
)
xt "-262000,36000,-258500,37000"
st "eth_col_i"
blo "-262000,36800"
tm "WireNameMgr"
)
)
on &504
)
*882 (Wire
uid 29627,0
shape (OrthoPolyLine
uid 29628,0
va (VaSet
vasetType 3
)
xt "-263000,38000,-249750,38000"
pts [
"-263000,38000"
"-249750,38000"
]
)
start &507
end &528
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29634,0
va (VaSet
)
xt "-262000,37000,-258500,38000"
st "eth_crs_i"
blo "-262000,37800"
tm "WireNameMgr"
)
)
on &505
)
*883 (Wire
uid 30734,0
shape (OrthoPolyLine
uid 30735,0
va (VaSet
vasetType 3
)
xt "-197250,-61000,-179750,-61000"
pts [
"-197250,-61000"
"-179750,-61000"
]
)
start &516
end &634
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30739,0
va (VaSet
)
xt "-196000,-62000,-190800,-61000"
st "clk100_bufg"
blo "-196000,-61200"
tm "WireNameMgr"
)
)
on &522
)
*884 (Wire
uid 30756,0
shape (OrthoPolyLine
uid 30757,0
va (VaSet
vasetType 3
)
xt "-159250,-47000,-150000,-47000"
pts [
"-159250,-47000"
"-150000,-47000"
]
)
start &635
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 30760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30761,0
va (VaSet
)
xt "-158000,-48000,-152100,-47000"
st "clk125_locked"
blo "-158000,-47200"
tm "WireNameMgr"
)
)
on &514
)
*885 (Wire
uid 33441,0
shape (OrthoPolyLine
uid 33442,0
va (VaSet
vasetType 3
)
xt "-159250,-46000,-150000,-46000"
pts [
"-159250,-46000"
"-150000,-46000"
]
)
start &636
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 33445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33446,0
va (VaSet
)
xt "-158000,-47000,-153600,-46000"
st "clk_locked"
blo "-158000,-46200"
tm "WireNameMgr"
)
)
on &615
)
*886 (Wire
uid 33465,0
shape (OrthoPolyLine
uid 33466,0
va (VaSet
vasetType 3
)
xt "-259000,19000,-249750,19000"
pts [
"-259000,19000"
"-249750,19000"
]
)
end &542
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33470,0
va (VaSet
)
xt "-258000,18000,-256000,19000"
st "clk80"
blo "-258000,18800"
tm "WireNameMgr"
)
)
on &349
)
*887 (Wire
uid 33473,0
shape (OrthoPolyLine
uid 33474,0
va (VaSet
vasetType 3
)
xt "-259000,20000,-249750,20000"
pts [
"-259000,20000"
"-249750,20000"
]
)
end &543
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33478,0
va (VaSet
)
xt "-258000,19000,-253600,20000"
st "clk_locked"
blo "-258000,19800"
tm "WireNameMgr"
)
)
on &615
)
*888 (Wire
uid 33497,0
shape (OrthoPolyLine
uid 33498,0
va (VaSet
vasetType 3
)
xt "-226250,20000,-219000,20000"
pts [
"-219000,20000"
"-226250,20000"
]
)
end &537
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33502,0
va (VaSet
)
xt "-225000,19000,-223900,20000"
st "LO"
blo "-225000,19800"
tm "WireNameMgr"
)
)
on &147
)
*889 (Wire
uid 33520,0
shape (OrthoPolyLine
uid 33521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-271000,40000,-249750,40000"
pts [
"-271000,40000"
"-249750,40000"
]
)
start &616
end &548
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33527,0
va (VaSet
)
xt "-259000,39000,-254200,40000"
st "macaddress"
blo "-259000,39800"
tm "WireNameMgr"
)
)
on &620
)
*890 (Wire
uid 33534,0
shape (OrthoPolyLine
uid 33535,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-226250,40000,-217000,40000"
pts [
"-226250,40000"
"-217000,40000"
]
)
start &549
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33539,0
va (VaSet
)
xt "-225000,39000,-218900,40000"
st "net_leds : (3:0)"
blo "-225000,39800"
tm "WireNameMgr"
)
)
on &621
)
*891 (Wire
uid 33542,0
shape (OrthoPolyLine
uid 33543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,-76000,-39000,-76000"
pts [
"-48000,-76000"
"-39000,-76000"
]
)
end &273
sat 16
eat 32
sty 1
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 33548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33549,0
va (VaSet
)
xt "-47000,-77000,-39800,-76000"
st "net_leds(0) : (3:0)"
blo "-47000,-76200"
tm "WireNameMgr"
)
)
on &621
)
*892 (Wire
uid 33550,0
shape (OrthoPolyLine
uid 33551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,-75000,-39000,-75000"
pts [
"-48000,-75000"
"-39000,-75000"
]
)
end &284
es 0
sat 16
eat 32
sty 1
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 33556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33557,0
va (VaSet
)
xt "-47000,-76000,-39800,-75000"
st "net_leds(1) : (3:0)"
blo "-47000,-75200"
tm "WireNameMgr"
)
)
on &621
)
*893 (Wire
uid 33558,0
shape (OrthoPolyLine
uid 33559,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,-73000,-39000,-73000"
pts [
"-48000,-73000"
"-39000,-73000"
]
)
end &295
sat 16
eat 32
sty 1
sl "(2)"
st 0
sf 1
si 0
tg (WTG
uid 33564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33565,0
va (VaSet
)
xt "-47000,-74000,-39800,-73000"
st "net_leds(2) : (3:0)"
blo "-47000,-73200"
tm "WireNameMgr"
)
)
on &621
)
*894 (Wire
uid 33566,0
shape (OrthoPolyLine
uid 33567,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,-72000,-39000,-72000"
pts [
"-48000,-72000"
"-39000,-72000"
]
)
end &306
sat 16
eat 32
sty 1
sl "(3)"
st 0
sf 1
si 0
tg (WTG
uid 33572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33573,0
va (VaSet
)
xt "-47000,-73000,-39800,-72000"
st "net_leds(3) : (3:0)"
blo "-47000,-72200"
tm "WireNameMgr"
)
)
on &621
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *895 (PackageList
uid 1356,0
stg "VerticalLayoutStrategy"
textVec [
*896 (Text
uid 1357,0
va (VaSet
font "courier,8,1"
)
xt "6000,70100,12500,71000"
st "Package List"
blo "6000,70800"
)
*897 (MLText
uid 1358,0
va (VaSet
)
xt "6000,71000,18400,88000"
st "library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

library utils;
use utils.pkg_types.all;

library atlys;
use atlys.pkg_atlys_itsdaq.all;

library hsio;
use hsio.pkg_core_globals.all;

library unisim;
use unisim.VCOMPONENTS.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1359,0
stg "VerticalLayoutStrategy"
textVec [
*898 (Text
uid 1360,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,54375,29200,55375"
st "Compiler Directives"
blo "21000,55175"
)
*899 (Text
uid 1361,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,55375,30500,56375"
st "Pre-module directives:"
blo "21000,56175"
)
*900 (MLText
uid 1362,0
va (VaSet
isHidden 1
)
xt "21000,56375,28800,58375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*901 (Text
uid 1363,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,58375,31000,59375"
st "Post-module directives:"
blo "21000,59175"
)
*902 (MLText
uid 1364,0
va (VaSet
isHidden 1
)
xt "21000,54375,21000,54375"
tm "BdCompilerDirectivesTextMgr"
)
*903 (Text
uid 1365,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,59375,30600,60375"
st "End-module directives:"
blo "21000,60175"
)
*904 (MLText
uid 1366,0
va (VaSet
isHidden 1
)
xt "21000,60375,21000,60375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-299244,-86650,60412,180820"
cachedDiagramExtent "-787000,-90975,314400,178175"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-74000,-53000"
lastUid 34186,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*905 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*906 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*907 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*908 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*909 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*910 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*911 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*912 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*913 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*914 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*915 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*916 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*917 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*918 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*919 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*920 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*921 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*922 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*923 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*924 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*925 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,54375,20500,55375"
st "Declarations"
blo "15000,55175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,55375,17400,56375"
st "Ports:"
blo "15000,56175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,175175,18700,176175"
st "Pre User:"
blo "15000,175975"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,54375,15000,54375"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,176175,22200,177175"
st "Diagram Signals:"
blo "15000,176975"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,177175,19700,178175"
st "Post User:"
blo "15000,177975"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,54375,15000,54375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 565,0
usingSuid 1
emptyRow *926 (LEmptyRow
)
uid 1369,0
optionalChildren [
*927 (RefLabelRowHdr
)
*928 (TitleRowHdr
)
*929 (FilterRowHdr
)
*930 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*931 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*932 (GroupColHdr
tm "GroupColHdrMgr"
)
*933 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*934 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*935 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*936 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*937 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*938 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*939 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_ast_ni"
t "std_logic"
prec "--#onBoardUSBcontroller"
eolc "--#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 1194,0
)
*940 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_dst_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 1196,0
)
*941 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_flag_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 1198,0
)
*942 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_wait_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 1200,0
)
*943 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_db_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 1202,0
)
*944 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_clk_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 1204,0
)
*945 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_oe_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 1206,0
)
*946 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 1208,0
)
*947 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_pktend_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 1210,0
)
*948 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_dir_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 1212,0
)
*949 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_mode_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 1214,0
)
*950 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_adr_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 1216,0
)
*951 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "flash_clk_o"
t "std_logic"
prec "--#onBoardQuad-SPIFlash"
eolc "--#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 1218,0
)
*952 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "flash_cs_o"
t "std_logic"
eolc "--#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 1220,0
)
*953 (LeafLogPort
port (LogicalPort
decl (Decl
n "flash_dq_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 1222,0
)
*954 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 1224,0
)
*955 (LeafLogPort
port (LogicalPort
decl (Decl
n "btn_i"
t "std_logic_vector"
b "(5 downto 0)"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 1226,0
)
*956 (LeafLogPort
port (LogicalPort
decl (Decl
n "sw_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardSWITCHES"
eolc "--#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 1228,0
)
*957 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_clk0_o"
t "std_logic"
prec "--#DDR2"
eolc "--#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
preAdd 0
posAdd 0
o 20
suid 33,0
)
)
uid 1256,0
)
*958 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_clk1_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
preAdd 0
posAdd 0
o 21
suid 34,0
)
)
uid 1258,0
)
*959 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_cke_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
preAdd 0
posAdd 0
o 22
suid 35,0
)
)
uid 1260,0
)
*960 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ras_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
preAdd 0
posAdd 0
o 23
suid 36,0
)
)
uid 1262,0
)
*961 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_cas_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
preAdd 0
posAdd 0
o 24
suid 37,0
)
)
uid 1264,0
)
*962 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_wen_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
preAdd 0
posAdd 0
o 25
suid 38,0
)
)
uid 1266,0
)
*963 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_rzq_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L31P, Schname=RZQ"
preAdd 0
posAdd 0
o 26
suid 39,0
)
)
uid 1268,0
)
*964 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_zio_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L83P, Schname=ZIO"
preAdd 0
posAdd 0
o 27
suid 40,0
)
)
uid 1270,0
)
*965 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ba_o"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
preAdd 0
posAdd 0
o 28
suid 41,0
)
)
uid 1272,0
)
*966 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_a_o"
t "std_logic_vector"
b "(12 downto 0)"
eolc "--#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
preAdd 0
posAdd 0
o 29
suid 42,0
)
)
uid 1274,0
)
*967 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ddr2_dq_io"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
preAdd 0
posAdd 0
o 30
suid 43,0
)
)
uid 1276,0
)
*968 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
preAdd 0
posAdd 0
o 31
suid 44,0
)
)
uid 1278,0
)
*969 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
preAdd 0
posAdd 0
o 32
suid 45,0
)
)
uid 1280,0
)
*970 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
preAdd 0
posAdd 0
o 33
suid 46,0
)
)
uid 1282,0
)
*971 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
preAdd 0
posAdd 0
o 34
suid 47,0
)
)
uid 1284,0
)
*972 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
preAdd 0
posAdd 0
o 35
suid 48,0
)
)
uid 1286,0
)
*973 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
preAdd 0
posAdd 0
o 36
suid 49,0
)
)
uid 1288,0
)
*974 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_odt_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
preAdd 0
posAdd 0
o 37
suid 50,0
)
)
uid 1290,0
)
*975 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_clk_po"
t "std_logic"
prec "--#onboardHDMIOUT"
eolc "--#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
preAdd 0
posAdd 0
o 38
suid 51,0
)
)
uid 1292,0
)
*976 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_clk_no"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
preAdd 0
posAdd 0
o 39
suid 52,0
)
)
uid 1294,0
)
*977 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_d_po"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
preAdd 0
posAdd 0
o 40
suid 53,0
)
)
uid 1296,0
)
*978 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_d_no"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
preAdd 0
posAdd 0
o 41
suid 54,0
)
)
uid 1298,0
)
*979 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_o_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
preAdd 0
posAdd 0
o 42
suid 55,0
)
)
uid 1300,0
)
*980 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_o_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
preAdd 0
posAdd 0
o 43
suid 56,0
)
)
uid 1302,0
)
*981 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN1(PMODA)"
eolc "--#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
preAdd 0
posAdd 0
o 44
suid 57,0
)
)
uid 1304,0
)
*982 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_clk_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
preAdd 0
posAdd 0
o 45
suid 58,0
)
)
uid 1306,0
)
*983 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
preAdd 0
posAdd 0
o 46
suid 59,0
)
)
uid 1308,0
)
*984 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
preAdd 0
posAdd 0
o 47
suid 60,0
)
)
uid 1310,0
)
*985 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i1_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
preAdd 0
posAdd 0
o 48
suid 61,0
)
)
uid 1312,0
)
*986 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i1_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
preAdd 0
posAdd 0
o 49
suid 62,0
)
)
uid 1314,0
)
*987 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN2"
eolc "--#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
preAdd 0
posAdd 0
o 50
suid 63,0
)
)
uid 1316,0
)
*988 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_clk_ni"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
preAdd 0
posAdd 0
o 51
suid 64,0
)
)
uid 1318,0
)
*989 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
preAdd 0
posAdd 0
o 52
suid 65,0
)
)
uid 1320,0
)
*990 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
preAdd 0
posAdd 0
o 53
suid 66,0
)
)
uid 1322,0
)
*991 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i2_scl_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
preAdd 0
posAdd 0
o 54
suid 67,0
)
)
uid 1324,0
)
*992 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i2_sda_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
preAdd 0
posAdd 0
o 55
suid 68,0
)
)
uid 1326,0
)
*993 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_clk_o"
t "std_logic"
prec "--#onboardUSBHostController"
eolc "--#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
preAdd 0
posAdd 0
o 56
suid 69,0
)
)
uid 1328,0
)
*994 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_ss_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
preAdd 0
posAdd 0
o 57
suid 70,0
)
)
uid 1330,0
)
*995 (LeafLogPort
port (LogicalPort
decl (Decl
n "usbhost_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
preAdd 0
posAdd 0
o 58
suid 71,0
)
)
uid 1332,0
)
*996 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
preAdd 0
posAdd 0
o 59
suid 72,0
)
)
uid 1334,0
)
*997 (LeafLogPort
port (LogicalPort
decl (Decl
n "aud_bitclk_i"
t "std_logic"
prec "--#Audio"
eolc "--#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
preAdd 0
posAdd 0
o 60
suid 73,0
)
)
uid 1336,0
)
*998 (LeafLogPort
port (LogicalPort
decl (Decl
n "aud_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
preAdd 0
posAdd 0
o 61
suid 74,0
)
)
uid 1338,0
)
*999 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
preAdd 0
posAdd 0
o 62
suid 75,0
)
)
uid 1340,0
)
*1000 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_sync_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
preAdd 0
posAdd 0
o 63
suid 76,0
)
)
uid 1342,0
)
*1001 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_rst_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
preAdd 0
posAdd 0
o 64
suid 77,0
)
)
uid 1344,0
)
*1002 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pmod_ja_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 85
suid 78,0
)
)
uid 1346,0
)
*1003 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "vmod_exp_pio"
t "std_logic_vector"
b "(20 downto 1)"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 65
suid 79,0
)
)
uid 1348,0
)
*1004 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "vmod_exp_nio"
t "std_logic_vector"
b "(20 downto 1)"
eolc "--#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
preAdd 0
posAdd 0
o 66
suid 80,0
)
)
uid 1350,0
)
*1005 (LeafLogPort
port (LogicalPort
decl (Decl
n "usbuart_rx_i"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 67
suid 81,0
)
)
uid 1352,0
)
*1006 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 88
suid 92,0
)
)
uid 2342,0
)
*1007 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 89
suid 93,0
)
)
uid 2344,0
)
*1008 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 90
suid 106,0
)
)
uid 2629,0
)
*1009 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 91
suid 133,0
)
)
uid 3167,0
)
*1010 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 94
suid 159,0
)
)
uid 4363,0
)
*1011 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0"
t "std_logic"
o 96
suid 186,0
)
)
uid 4736,0
)
*1012 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com"
t "std_logic"
o 95
suid 187,0
)
)
uid 4738,0
)
*1013 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1"
t "std_logic"
o 97
suid 188,0
)
)
uid 4740,0
)
*1014 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r3s"
t "std_logic"
o 98
suid 189,0
)
)
uid 4742,0
)
*1015 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 100
suid 198,0
)
)
uid 6750,0
)
*1016 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 87
suid 202,0
)
)
uid 7120,0
)
*1017 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 99
suid 203,0
)
)
uid 7122,0
)
*1018 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fw_version"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 86
suid 210,0
)
)
uid 7769,0
)
*1019 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 101
suid 211,0
)
)
uid 7894,0
)
*1020 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_logic"
o 92
suid 265,0
)
)
uid 10058,0
)
*1021 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_n"
t "std_logic"
o 103
suid 275,0
)
)
uid 10463,0
)
*1022 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 104
suid 284,0
)
)
uid 13093,0
)
*1023 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 105
suid 285,0
)
)
uid 13095,0
)
*1024 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 106
suid 286,0
)
)
uid 13097,0
)
*1025 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 107
suid 287,0
)
)
uid 13099,0
)
*1026 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 108
suid 288,0
)
)
uid 13101,0
)
*1027 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmod_d"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 151,0
)
)
uid 3524,0
)
*1028 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ext_por_n"
t "std_logic"
o 109
suid 304,0
)
)
uid 14254,0
)
*1029 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbuart_tx_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 68
suid 305,0
)
)
uid 15267,0
)
*1030 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
preAdd 0
posAdd 0
o 69
suid 399,0
)
)
uid 25367,0
)
*1031 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
preAdd 0
posAdd 0
o 70
suid 400,0
)
)
uid 25369,0
)
*1032 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
preAdd 0
posAdd 0
o 74
suid 404,0
)
)
uid 25377,0
)
*1033 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxdv_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
preAdd 0
posAdd 0
o 75
suid 405,0
)
)
uid 25379,0
)
*1034 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
preAdd 0
posAdd 0
o 76
suid 406,0
)
)
uid 25381,0
)
*1035 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
preAdd 0
posAdd 0
o 77
suid 407,0
)
)
uid 25383,0
)
*1036 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_mdc_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
preAdd 0
posAdd 0
o 78
suid 408,0
)
)
uid 25385,0
)
*1037 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_mdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
preAdd 0
posAdd 0
o 79
suid 409,0
)
)
uid 25387,0
)
*1038 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_int_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 80
suid 410,0
)
)
uid 25389,0
)
*1039 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifo_rst"
t "std_logic"
o 111
suid 415,0
)
)
uid 27004,0
)
*1040 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifo_rst"
t "std_logic"
o 112
suid 416,0
)
)
uid 27006,0
)
*1041 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 84
suid 424,0
)
)
uid 27022,0
)
*1042 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lls"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
posAdd 0
o 113
suid 444,0
)
)
uid 27062,0
)
*1043 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lld"
t "std_logic"
o 114
suid 445,0
)
)
uid 27064,0
)
*1044 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lls"
t "t_llsrc"
o 115
suid 446,0
)
)
uid 27066,0
)
*1045 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lld"
t "std_logic"
o 116
suid 447,0
)
)
uid 27068,0
)
*1046 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 117
suid 448,0
)
)
uid 27070,0
)
*1047 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 118
suid 451,0
)
)
uid 27076,0
)
*1048 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 119
suid 452,0
)
)
uid 27078,0
)
*1049 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_ext_on"
t "std_logic"
o 120
suid 453,0
)
)
uid 27080,0
)
*1050 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_strm"
t "std_logic_vector"
b "(135 downto 0)"
o 121
suid 475,0
)
)
uid 27112,0
)
*1051 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_ctl"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 122
suid 476,0
)
)
uid 27114,0
)
*1052 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 123
suid 477,0
)
)
uid 27116,0
)
*1053 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm"
t "std_logic_vector"
b "(135 downto 0)"
o 124
suid 478,0
)
)
uid 27118,0
)
*1054 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 125
suid 479,0
)
)
uid 27120,0
)
*1055 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_drv"
t "std_logic"
o 126
suid 481,0
)
)
uid 27124,0
)
*1056 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_tx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 127
suid 482,0
)
)
uid 27126,0
)
*1057 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 128
suid 483,0
)
)
uid 27128,0
)
*1058 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 129
suid 484,0
)
)
uid 27130,0
)
*1059 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 130
suid 485,0
)
)
uid 27132,0
)
*1060 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_rx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 131
suid 486,0
)
)
uid 27134,0
)
*1061 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_count"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 132
suid 487,0
)
)
uid 27136,0
)
*1062 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clocky_leds"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 133
suid 488,0
)
)
uid 27138,0
)
*1063 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_clks_top"
t "std_logic_vector"
b "(7 downto 0)"
o 134
suid 491,0
)
)
uid 27144,0
)
*1064 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 135
suid 500,0
)
)
uid 28749,0
)
*1065 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160ps"
t "std_logic"
o 136
suid 501,0
)
)
uid 28799,0
)
*1066 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "db_wr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 137
suid 502,0
)
)
uid 28801,0
)
*1067 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_clks_main"
t "std_logic_vector"
b "(3 downto 0)"
o 138
suid 504,0
)
)
uid 28807,0
)
*1068 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO64"
t "std_logic_vector"
b "(63 downto 0)"
o 110
suid 507,0
)
)
uid 29070,0
)
*1069 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s40"
t "std_logic"
o 139
suid 512,0
)
)
uid 29168,0
)
*1070 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 140
suid 517,0
)
)
uid 29243,0
)
*1071 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 141
suid 518,0
)
)
uid 29245,0
)
*1072 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 142
suid 519,0
)
)
uid 29247,0
)
*1073 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 143
suid 520,0
)
)
uid 29249,0
)
*1074 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 144
suid 522,0
)
)
uid 29279,0
)
*1075 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_gtxclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
preAdd 0
posAdd 0
o 73
suid 525,0
)
)
uid 29533,0
)
*1076 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn125"
t "std_logic"
o 145
suid 533,0
)
)
uid 29565,0
)
*1077 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_col_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 81
suid 538,0
)
)
uid 29649,0
)
*1078 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 82
suid 539,0
)
)
uid 29651,0
)
*1079 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_rst_no"
t "std_logic"
prec "--#TEMACEthernetMAC"
eolc "--#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
preAdd 0
posAdd 0
o 83
suid 540,0
)
)
uid 29655,0
)
*1080 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog40"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 102
suid 545,0
)
)
uid 29715,0
)
*1081 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txer_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
preAdd 0
posAdd 0
o 72
suid 549,0
)
)
uid 30222,0
)
*1082 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txen_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
preAdd 0
posAdd 0
o 71
suid 550,0
)
)
uid 30224,0
)
*1083 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125_locked"
t "std_logic"
o 147
suid 555,0
)
)
uid 30764,0
)
*1084 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk100_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 556,0
)
)
uid 31270,0
)
*1085 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk100_bufg"
t "std_ulogic"
o 146
suid 557,0
)
)
uid 31272,0
)
*1086 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_locked"
t "std_logic"
o 148
suid 559,0
)
)
uid 33449,0
)
*1087 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "macaddress"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 149
suid 563,0
)
)
uid 33530,0
)
*1088 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_leds"
t "std_logic_vector"
b "(3 downto 0)"
o 150
suid 565,0
)
)
uid 33574,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1382,0
optionalChildren [
*1089 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1090 (MRCItem
litem &926
pos 150
dimension 20
)
uid 1384,0
optionalChildren [
*1091 (MRCItem
litem &927
pos 0
dimension 20
uid 1385,0
)
*1092 (MRCItem
litem &928
pos 1
dimension 23
uid 1386,0
)
*1093 (MRCItem
litem &929
pos 2
hidden 1
dimension 20
uid 1387,0
)
*1094 (MRCItem
litem &939
pos 0
dimension 20
uid 1195,0
)
*1095 (MRCItem
litem &940
pos 1
dimension 20
uid 1197,0
)
*1096 (MRCItem
litem &941
pos 2
dimension 20
uid 1199,0
)
*1097 (MRCItem
litem &942
pos 3
dimension 20
uid 1201,0
)
*1098 (MRCItem
litem &943
pos 4
dimension 20
uid 1203,0
)
*1099 (MRCItem
litem &944
pos 5
dimension 20
uid 1205,0
)
*1100 (MRCItem
litem &945
pos 6
dimension 20
uid 1207,0
)
*1101 (MRCItem
litem &946
pos 7
dimension 20
uid 1209,0
)
*1102 (MRCItem
litem &947
pos 8
dimension 20
uid 1211,0
)
*1103 (MRCItem
litem &948
pos 9
dimension 20
uid 1213,0
)
*1104 (MRCItem
litem &949
pos 10
dimension 20
uid 1215,0
)
*1105 (MRCItem
litem &950
pos 11
dimension 20
uid 1217,0
)
*1106 (MRCItem
litem &951
pos 12
dimension 20
uid 1219,0
)
*1107 (MRCItem
litem &952
pos 13
dimension 20
uid 1221,0
)
*1108 (MRCItem
litem &953
pos 14
dimension 20
uid 1223,0
)
*1109 (MRCItem
litem &954
pos 15
dimension 20
uid 1225,0
)
*1110 (MRCItem
litem &955
pos 16
dimension 20
uid 1227,0
)
*1111 (MRCItem
litem &956
pos 17
dimension 20
uid 1229,0
)
*1112 (MRCItem
litem &957
pos 18
dimension 20
uid 1257,0
)
*1113 (MRCItem
litem &958
pos 19
dimension 20
uid 1259,0
)
*1114 (MRCItem
litem &959
pos 20
dimension 20
uid 1261,0
)
*1115 (MRCItem
litem &960
pos 21
dimension 20
uid 1263,0
)
*1116 (MRCItem
litem &961
pos 22
dimension 20
uid 1265,0
)
*1117 (MRCItem
litem &962
pos 23
dimension 20
uid 1267,0
)
*1118 (MRCItem
litem &963
pos 24
dimension 20
uid 1269,0
)
*1119 (MRCItem
litem &964
pos 25
dimension 20
uid 1271,0
)
*1120 (MRCItem
litem &965
pos 26
dimension 20
uid 1273,0
)
*1121 (MRCItem
litem &966
pos 27
dimension 20
uid 1275,0
)
*1122 (MRCItem
litem &967
pos 28
dimension 20
uid 1277,0
)
*1123 (MRCItem
litem &968
pos 29
dimension 20
uid 1279,0
)
*1124 (MRCItem
litem &969
pos 30
dimension 20
uid 1281,0
)
*1125 (MRCItem
litem &970
pos 31
dimension 20
uid 1283,0
)
*1126 (MRCItem
litem &971
pos 32
dimension 20
uid 1285,0
)
*1127 (MRCItem
litem &972
pos 33
dimension 20
uid 1287,0
)
*1128 (MRCItem
litem &973
pos 34
dimension 20
uid 1289,0
)
*1129 (MRCItem
litem &974
pos 35
dimension 20
uid 1291,0
)
*1130 (MRCItem
litem &975
pos 36
dimension 20
uid 1293,0
)
*1131 (MRCItem
litem &976
pos 37
dimension 20
uid 1295,0
)
*1132 (MRCItem
litem &977
pos 38
dimension 20
uid 1297,0
)
*1133 (MRCItem
litem &978
pos 39
dimension 20
uid 1299,0
)
*1134 (MRCItem
litem &979
pos 40
dimension 20
uid 1301,0
)
*1135 (MRCItem
litem &980
pos 41
dimension 20
uid 1303,0
)
*1136 (MRCItem
litem &981
pos 42
dimension 20
uid 1305,0
)
*1137 (MRCItem
litem &982
pos 43
dimension 20
uid 1307,0
)
*1138 (MRCItem
litem &983
pos 44
dimension 20
uid 1309,0
)
*1139 (MRCItem
litem &984
pos 45
dimension 20
uid 1311,0
)
*1140 (MRCItem
litem &985
pos 46
dimension 20
uid 1313,0
)
*1141 (MRCItem
litem &986
pos 47
dimension 20
uid 1315,0
)
*1142 (MRCItem
litem &987
pos 48
dimension 20
uid 1317,0
)
*1143 (MRCItem
litem &988
pos 49
dimension 20
uid 1319,0
)
*1144 (MRCItem
litem &989
pos 50
dimension 20
uid 1321,0
)
*1145 (MRCItem
litem &990
pos 51
dimension 20
uid 1323,0
)
*1146 (MRCItem
litem &991
pos 52
dimension 20
uid 1325,0
)
*1147 (MRCItem
litem &992
pos 53
dimension 20
uid 1327,0
)
*1148 (MRCItem
litem &993
pos 54
dimension 20
uid 1329,0
)
*1149 (MRCItem
litem &994
pos 55
dimension 20
uid 1331,0
)
*1150 (MRCItem
litem &995
pos 56
dimension 20
uid 1333,0
)
*1151 (MRCItem
litem &996
pos 57
dimension 20
uid 1335,0
)
*1152 (MRCItem
litem &997
pos 58
dimension 20
uid 1337,0
)
*1153 (MRCItem
litem &998
pos 59
dimension 20
uid 1339,0
)
*1154 (MRCItem
litem &999
pos 60
dimension 20
uid 1341,0
)
*1155 (MRCItem
litem &1000
pos 61
dimension 20
uid 1343,0
)
*1156 (MRCItem
litem &1001
pos 62
dimension 20
uid 1345,0
)
*1157 (MRCItem
litem &1002
pos 84
dimension 20
uid 1347,0
)
*1158 (MRCItem
litem &1003
pos 63
dimension 20
uid 1349,0
)
*1159 (MRCItem
litem &1004
pos 64
dimension 20
uid 1351,0
)
*1160 (MRCItem
litem &1005
pos 65
dimension 20
uid 1353,0
)
*1161 (MRCItem
litem &1006
pos 85
dimension 20
uid 2343,0
)
*1162 (MRCItem
litem &1007
pos 86
dimension 20
uid 2345,0
)
*1163 (MRCItem
litem &1008
pos 87
dimension 20
uid 2630,0
)
*1164 (MRCItem
litem &1009
pos 88
dimension 20
uid 3168,0
)
*1165 (MRCItem
litem &1010
pos 90
dimension 20
uid 4364,0
)
*1166 (MRCItem
litem &1011
pos 91
dimension 20
uid 4737,0
)
*1167 (MRCItem
litem &1012
pos 92
dimension 20
uid 4739,0
)
*1168 (MRCItem
litem &1013
pos 93
dimension 20
uid 4741,0
)
*1169 (MRCItem
litem &1014
pos 94
dimension 20
uid 4743,0
)
*1170 (MRCItem
litem &1015
pos 95
dimension 20
uid 6751,0
)
*1171 (MRCItem
litem &1016
pos 96
dimension 20
uid 7121,0
)
*1172 (MRCItem
litem &1017
pos 97
dimension 20
uid 7123,0
)
*1173 (MRCItem
litem &1018
pos 98
dimension 20
uid 7770,0
)
*1174 (MRCItem
litem &1019
pos 99
dimension 20
uid 7895,0
)
*1175 (MRCItem
litem &1020
pos 100
dimension 20
uid 10059,0
)
*1176 (MRCItem
litem &1021
pos 101
dimension 20
uid 10464,0
)
*1177 (MRCItem
litem &1022
pos 102
dimension 20
uid 13094,0
)
*1178 (MRCItem
litem &1023
pos 103
dimension 20
uid 13096,0
)
*1179 (MRCItem
litem &1024
pos 104
dimension 20
uid 13098,0
)
*1180 (MRCItem
litem &1025
pos 105
dimension 20
uid 13100,0
)
*1181 (MRCItem
litem &1026
pos 106
dimension 20
uid 13102,0
)
*1182 (MRCItem
litem &1027
pos 89
dimension 20
uid 3525,0
)
*1183 (MRCItem
litem &1028
pos 107
dimension 20
uid 14255,0
)
*1184 (MRCItem
litem &1029
pos 66
dimension 20
uid 15268,0
)
*1185 (MRCItem
litem &1030
pos 67
dimension 20
uid 25368,0
)
*1186 (MRCItem
litem &1031
pos 68
dimension 20
uid 25370,0
)
*1187 (MRCItem
litem &1032
pos 69
dimension 20
uid 25378,0
)
*1188 (MRCItem
litem &1033
pos 70
dimension 20
uid 25380,0
)
*1189 (MRCItem
litem &1034
pos 71
dimension 20
uid 25382,0
)
*1190 (MRCItem
litem &1035
pos 72
dimension 20
uid 25384,0
)
*1191 (MRCItem
litem &1036
pos 73
dimension 20
uid 25386,0
)
*1192 (MRCItem
litem &1037
pos 74
dimension 20
uid 25388,0
)
*1193 (MRCItem
litem &1038
pos 75
dimension 20
uid 25390,0
)
*1194 (MRCItem
litem &1039
pos 108
dimension 20
uid 27005,0
)
*1195 (MRCItem
litem &1040
pos 109
dimension 20
uid 27007,0
)
*1196 (MRCItem
litem &1041
pos 76
dimension 20
uid 27023,0
)
*1197 (MRCItem
litem &1042
pos 110
dimension 20
uid 27063,0
)
*1198 (MRCItem
litem &1043
pos 111
dimension 20
uid 27065,0
)
*1199 (MRCItem
litem &1044
pos 112
dimension 20
uid 27067,0
)
*1200 (MRCItem
litem &1045
pos 113
dimension 20
uid 27069,0
)
*1201 (MRCItem
litem &1046
pos 114
dimension 20
uid 27071,0
)
*1202 (MRCItem
litem &1047
pos 115
dimension 20
uid 27077,0
)
*1203 (MRCItem
litem &1048
pos 116
dimension 20
uid 27079,0
)
*1204 (MRCItem
litem &1049
pos 117
dimension 20
uid 27081,0
)
*1205 (MRCItem
litem &1050
pos 118
dimension 20
uid 27113,0
)
*1206 (MRCItem
litem &1051
pos 119
dimension 20
uid 27115,0
)
*1207 (MRCItem
litem &1052
pos 120
dimension 20
uid 27117,0
)
*1208 (MRCItem
litem &1053
pos 121
dimension 20
uid 27119,0
)
*1209 (MRCItem
litem &1054
pos 122
dimension 20
uid 27121,0
)
*1210 (MRCItem
litem &1055
pos 123
dimension 20
uid 27125,0
)
*1211 (MRCItem
litem &1056
pos 124
dimension 20
uid 27127,0
)
*1212 (MRCItem
litem &1057
pos 125
dimension 20
uid 27129,0
)
*1213 (MRCItem
litem &1058
pos 126
dimension 20
uid 27131,0
)
*1214 (MRCItem
litem &1059
pos 127
dimension 20
uid 27133,0
)
*1215 (MRCItem
litem &1060
pos 128
dimension 20
uid 27135,0
)
*1216 (MRCItem
litem &1061
pos 129
dimension 20
uid 27137,0
)
*1217 (MRCItem
litem &1062
pos 130
dimension 20
uid 27139,0
)
*1218 (MRCItem
litem &1063
pos 131
dimension 20
uid 27145,0
)
*1219 (MRCItem
litem &1064
pos 132
dimension 20
uid 28750,0
)
*1220 (MRCItem
litem &1065
pos 133
dimension 20
uid 28800,0
)
*1221 (MRCItem
litem &1066
pos 134
dimension 20
uid 28802,0
)
*1222 (MRCItem
litem &1067
pos 135
dimension 20
uid 28808,0
)
*1223 (MRCItem
litem &1068
pos 136
dimension 20
uid 29071,0
)
*1224 (MRCItem
litem &1069
pos 137
dimension 20
uid 29169,0
)
*1225 (MRCItem
litem &1070
pos 138
dimension 20
uid 29244,0
)
*1226 (MRCItem
litem &1071
pos 139
dimension 20
uid 29246,0
)
*1227 (MRCItem
litem &1072
pos 140
dimension 20
uid 29248,0
)
*1228 (MRCItem
litem &1073
pos 141
dimension 20
uid 29250,0
)
*1229 (MRCItem
litem &1074
pos 142
dimension 20
uid 29280,0
)
*1230 (MRCItem
litem &1075
pos 77
dimension 20
uid 29534,0
)
*1231 (MRCItem
litem &1076
pos 143
dimension 20
uid 29566,0
)
*1232 (MRCItem
litem &1077
pos 78
dimension 20
uid 29650,0
)
*1233 (MRCItem
litem &1078
pos 79
dimension 20
uid 29652,0
)
*1234 (MRCItem
litem &1079
pos 80
dimension 20
uid 29656,0
)
*1235 (MRCItem
litem &1080
pos 144
dimension 20
uid 29716,0
)
*1236 (MRCItem
litem &1081
pos 81
dimension 20
uid 30223,0
)
*1237 (MRCItem
litem &1082
pos 82
dimension 20
uid 30225,0
)
*1238 (MRCItem
litem &1083
pos 145
dimension 20
uid 30765,0
)
*1239 (MRCItem
litem &1084
pos 83
dimension 20
uid 31271,0
)
*1240 (MRCItem
litem &1085
pos 146
dimension 20
uid 31273,0
)
*1241 (MRCItem
litem &1086
pos 147
dimension 20
uid 33450,0
)
*1242 (MRCItem
litem &1087
pos 148
dimension 20
uid 33531,0
)
*1243 (MRCItem
litem &1088
pos 149
dimension 20
uid 33575,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1388,0
optionalChildren [
*1244 (MRCItem
litem &930
pos 0
dimension 20
uid 1389,0
)
*1245 (MRCItem
litem &932
pos 1
dimension 50
uid 1390,0
)
*1246 (MRCItem
litem &933
pos 2
dimension 100
uid 1391,0
)
*1247 (MRCItem
litem &934
pos 3
dimension 50
uid 1392,0
)
*1248 (MRCItem
litem &935
pos 4
dimension 100
uid 1393,0
)
*1249 (MRCItem
litem &936
pos 5
dimension 100
uid 1394,0
)
*1250 (MRCItem
litem &937
pos 6
dimension 50
uid 1395,0
)
*1251 (MRCItem
litem &938
pos 7
dimension 80
uid 1396,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1383,0
vaOverrides [
]
)
]
)
uid 1368,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1252 (LEmptyRow
)
uid 1398,0
optionalChildren [
*1253 (RefLabelRowHdr
)
*1254 (TitleRowHdr
)
*1255 (FilterRowHdr
)
*1256 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1257 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1258 (GroupColHdr
tm "GroupColHdrMgr"
)
*1259 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1260 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1261 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1262 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1263 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1264 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 28752,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1410,0
optionalChildren [
*1265 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1266 (MRCItem
litem &1252
pos 1
dimension 20
)
uid 1412,0
optionalChildren [
*1267 (MRCItem
litem &1253
pos 0
dimension 20
uid 1413,0
)
*1268 (MRCItem
litem &1254
pos 1
dimension 23
uid 1414,0
)
*1269 (MRCItem
litem &1255
pos 2
hidden 1
dimension 20
uid 1415,0
)
*1270 (MRCItem
litem &1264
pos 0
dimension 20
uid 28751,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1416,0
optionalChildren [
*1271 (MRCItem
litem &1256
pos 0
dimension 20
uid 1417,0
)
*1272 (MRCItem
litem &1258
pos 1
dimension 50
uid 1418,0
)
*1273 (MRCItem
litem &1259
pos 2
dimension 100
uid 1419,0
)
*1274 (MRCItem
litem &1260
pos 3
dimension 100
uid 1420,0
)
*1275 (MRCItem
litem &1261
pos 4
dimension 50
uid 1421,0
)
*1276 (MRCItem
litem &1262
pos 5
dimension 50
uid 1422,0
)
*1277 (MRCItem
litem &1263
pos 6
dimension 80
uid 1423,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1411,0
vaOverrides [
]
)
]
)
uid 1397,0
type 1
)
activeModelName "BlockDiag"
frameCount 2
)
