
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125938                       # Number of seconds simulated
sim_ticks                                125937625500                       # Number of ticks simulated
final_tick                               125937625500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1193223                       # Simulator instruction rate (inst/s)
host_op_rate                                  1268522                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3440149567                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                    36.61                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         154624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5727904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5882528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       154624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       430592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          430592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            4832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13456                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1227782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45482071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46709853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1227782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1227782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3419089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3419089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3419089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1227782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45482071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50128943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    175102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009437760500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              396390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      183829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13456                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183829                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11515776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  249280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  682368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5882528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               430592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3895                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2768                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              203                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  125937547500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                183829                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                13456                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    414.185276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.230738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.667245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8500     28.86%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4917     16.70%     45.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2463      8.36%     53.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1866      6.34%     60.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2368      8.04%     68.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1842      6.26%     74.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2875      9.76%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1270      4.31%     88.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3347     11.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     295.218750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    157.977543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.746970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           254     41.78%     41.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           65     10.69%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          105     17.27%     69.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           62     10.20%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           44      7.24%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           28      4.61%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           22      3.62%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           13      2.14%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      1.15%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.66%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.536184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.514720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              141     23.19%     23.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.49%     23.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              461     75.82%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           608                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       154624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5603264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1227782.399311633781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44492374.520750351250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2709150.650136721786                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    170337000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7914816000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2984461128500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35251.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44217.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 221794079.11                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   4711390500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8085153000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  899670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26183.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44933.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   151523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9620                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     638353.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                127641780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 67831830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               695071860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               51907680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7811459760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3113720190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            406071840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     27595163190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11988396000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7659517620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            59521097550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            472.623629                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         118041599750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    737261500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3304340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  26306677000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  31219773250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3853668500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  60515905250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 82652640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43923330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               589656900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3747960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6526862160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2335760250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            373797600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22663495260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10572055200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11541805080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            54740192010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.661141                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         119827533250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    713061000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2760940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  42595551500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  27531245750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2636049500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  49700777750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        251875251                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  251875251                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.998964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14101898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2975160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.739879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.998964                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31178956                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31178956                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6257851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6257851                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4678427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4678427                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     10936278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10936278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10936278                       # number of overall hits
system.cpu.dcache.overall_hits::total        10936278                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2791188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2791188                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       183972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       183972                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2975160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975160                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975160                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  50612799500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50612799500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3181390000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3181390000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  53794189500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53794189500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53794189500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53794189500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.308451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.308451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037836                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.213864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.213864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.213864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.213864                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18133.067174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18133.067174                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17292.794556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17292.794556                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18081.108075                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18081.108075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18081.108075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18081.108075                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2127274                       # number of writebacks
system.cpu.dcache.writebacks::total           2127274                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2791188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2791188                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       183972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       183972                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2975160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2975160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2975160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2975160                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47821611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47821611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2997418000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2997418000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50819029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50819029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50819029500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50819029500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.308451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.308451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.213864                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.213864                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.213864                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.213864                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17133.067174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17133.067174                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16292.794556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16292.794556                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17081.108075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17081.108075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17081.108075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17081.108075                       # average overall mshr miss latency
system.cpu.dcache.replacements                2975128                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.994604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.195765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.994604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218501                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1404486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404486                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1404486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1404486                       # number of overall misses
system.cpu.icache.overall_misses::total       1404486                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18638398500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18638398500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  18638398500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18638398500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18638398500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18638398500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13270.618931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13270.618931                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13270.618931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13270.618931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13270.618931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13270.618931                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1404422                       # number of writebacks
system.cpu.icache.writebacks::total           1404422                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1404486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17233912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17233912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17233912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17233912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17233912500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17233912500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12270.618931                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12270.618931                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12270.618931                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12270.618931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12270.618931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12270.618931                       # average overall mshr miss latency
system.cpu.icache.replacements                1404422                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.895430                       # Cycle average of tags in use
system.l2.tags.total_refs                     8723790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    185236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.095543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.717376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        57.088308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       439.089746                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.111501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.857597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 139765908                       # Number of tag accesses
system.l2.tags.data_accesses                139765908                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      2127274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2127274                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1391176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1391176                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            180924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                180924                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1399654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399654                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       2615239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2615239                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1399654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2796163                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4195817                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1399654                       # number of overall hits
system.l2.overall_hits::.cpu.data             2796163                       # number of overall hits
system.l2.overall_hits::total                 4195817                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            3048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3048                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         4832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       175949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          175949                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               4832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178997                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183829                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4832                       # number of overall misses
system.l2.overall_misses::.cpu.data            178997                       # number of overall misses
system.l2.overall_misses::total                183829                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    821758000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     821758000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    415963500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    415963500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  16154258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16154258500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    415963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16976016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17391980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    415963500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16976016500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17391980000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      2127274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2127274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1391176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1391176                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        183972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            183972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2791188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2791188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1404486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2975160                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4379646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1404486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2975160                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4379646                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.016568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016568                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003440                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.063037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063037                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041973                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041973                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 269605.643045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 269605.643045                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86085.161424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86085.161424                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91812.164320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91812.164320                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86085.161424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94839.670497                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94609.555620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86085.161424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94839.670497                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94609.555620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13456                       # number of writebacks
system.l2.writebacks::total                     13456                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         3048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3048                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       175949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       175949                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          4832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183829                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    791278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    791278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    367643500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    367643500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14394768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14394768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    367643500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15186046500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15553690000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    367643500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15186046500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15553690000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.016568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063037                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041973                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 259605.643045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 259605.643045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76085.161424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76085.161424                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81812.164320                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81812.164320                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76085.161424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84839.670497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84609.555620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76085.161424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84839.670497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84609.555620                       # average overall mshr miss latency
system.l2.replacements                         184724                       # number of replacements
system.membus.snoop_filter.tot_requests        367142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       183313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13456                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169857                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3048                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       550971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 550971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6313120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6313120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183829                       # Request fanout histogram
system.membus.reqLayer0.occupancy           406029500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          601893000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8759196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4379550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35404                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1413                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 125937625500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4195674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2140730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1019122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           183972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          183972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2791188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8925448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13138842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    163277888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              253162944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          184724                       # Total snoops (count)
system.tol2bus.snoopTraffic                    430592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4564370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008066                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089449                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4527553     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36817      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4564370                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6145446000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404486000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2975160000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
