

================================================================
== Vivado HLS Report for 'mul_bytes'
================================================================
* Date:           Fri Nov 26 17:32:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dec_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.572|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b_V)" [kern_dec.cpp:19]   --->   Operation 2 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_V_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %a_V)" [kern_dec.cpp:19]   --->   Operation 3 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%trunc_ln19 = trunc i8 %b_V_read to i1" [kern_dec.cpp:19]   --->   Operation 4 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i5 %a_V_read to i4" [kern_dec.cpp:19]   --->   Operation 5 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%select_ln19 = select i1 %trunc_ln19, i4 %trunc_ln19_1, i4 0" [kern_dec.cpp:19]   --->   Operation 6 'select' 'select_ln19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%zext_ln19 = zext i4 %select_ln19 to i5" [kern_dec.cpp:19]   --->   Operation 7 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%shl_ln841 = shl i5 %a_V_read, 1" [kern_dec.cpp:24]   --->   Operation 8 'shl' 'shl_ln841' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 1)" [kern_dec.cpp:19]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%select_ln19_1 = select i1 %tmp, i5 %shl_ln841, i5 0" [kern_dec.cpp:19]   --->   Operation 10 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%shl_ln841_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln19_1, i2 0)" [kern_dec.cpp:24]   --->   Operation 11 'bitconcatenate' 'shl_ln841_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 2)" [kern_dec.cpp:19]   --->   Operation 12 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%select_ln19_2 = select i1 %tmp_1, i6 %shl_ln841_1, i6 0" [kern_dec.cpp:19]   --->   Operation 13 'select' 'select_ln19_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%zext_ln19_1 = zext i6 %select_ln19_2 to i7" [kern_dec.cpp:19]   --->   Operation 14 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%shl_ln841_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln19_1, i3 0)" [kern_dec.cpp:24]   --->   Operation 15 'bitconcatenate' 'shl_ln841_2' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 3)" [kern_dec.cpp:19]   --->   Operation 16 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%select_ln19_3 = select i1 %tmp_2, i7 %shl_ln841_2, i7 0" [kern_dec.cpp:19]   --->   Operation 17 'select' 'select_ln19_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%shl_ln841_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln19_1, i4 0)" [kern_dec.cpp:24]   --->   Operation 18 'bitconcatenate' 'shl_ln841_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 4)" [kern_dec.cpp:19]   --->   Operation 19 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%select_ln19_4 = select i1 %tmp_3, i8 %shl_ln841_3, i8 0" [kern_dec.cpp:19]   --->   Operation 20 'select' 'select_ln19_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln841 = trunc i5 %a_V_read to i3" [kern_dec.cpp:24]   --->   Operation 21 'trunc' 'trunc_ln841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln841_4 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln841, i5 0)" [kern_dec.cpp:24]   --->   Operation 22 'bitconcatenate' 'shl_ln841_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %a_V_read, i32 3)" [kern_dec.cpp:25]   --->   Operation 23 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln719 = or i8 %shl_ln841_4, 27" [kern_dec.cpp:26]   --->   Operation 24 'or' 'or_ln719' <Predicate = (tmp_4)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %tmp_4, i8 %or_ln719, i8 %shl_ln841_4" [kern_dec.cpp:25]   --->   Operation 25 'select' 'select_ln25' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 5)" [kern_dec.cpp:19]   --->   Operation 26 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%select_ln19_5 = select i1 %tmp_5, i8 %select_ln25, i8 0" [kern_dec.cpp:19]   --->   Operation 27 'select' 'select_ln19_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln841_5 = shl i8 %select_ln25, 1" [kern_dec.cpp:24]   --->   Operation 28 'shl' 'shl_ln841_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln25, i32 7)" [kern_dec.cpp:25]   --->   Operation 29 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%xor_ln719 = xor i8 %shl_ln841_5, 27" [kern_dec.cpp:26]   --->   Operation 30 'xor' 'xor_ln719' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %tmp_6, i8 %xor_ln719, i8 %shl_ln841_5" [kern_dec.cpp:25]   --->   Operation 31 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 6)" [kern_dec.cpp:19]   --->   Operation 32 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%select_ln19_6 = select i1 %tmp_7, i8 %select_ln25_1, i8 0" [kern_dec.cpp:19]   --->   Operation 33 'select' 'select_ln19_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln841_6 = shl i8 %select_ln25_1, 1" [kern_dec.cpp:24]   --->   Operation 34 'shl' 'shl_ln841_6' <Predicate = (tmp_9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln25_1, i32 7)" [kern_dec.cpp:25]   --->   Operation 35 'bitselect' 'tmp_8' <Predicate = (tmp_9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%xor_ln719_1 = xor i8 %shl_ln841_6, 27" [kern_dec.cpp:26]   --->   Operation 36 'xor' 'xor_ln719_1' <Predicate = (tmp_8 & tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%select_ln25_2 = select i1 %tmp_8, i8 %xor_ln719_1, i8 %shl_ln841_6" [kern_dec.cpp:25]   --->   Operation 37 'select' 'select_ln25_2' <Predicate = (tmp_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %b_V_read, i32 7)" [kern_dec.cpp:19]   --->   Operation 38 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_4)   --->   "%select_ln19_7 = select i1 %tmp_9, i8 %select_ln25_2, i8 0" [kern_dec.cpp:19]   --->   Operation 39 'select' 'select_ln19_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.41ns) (out node of the LUT)   --->   "%xor_ln19 = xor i5 %zext_ln19, %select_ln19_1" [kern_dec.cpp:19]   --->   Operation 40 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%zext_ln19_2 = zext i5 %xor_ln19 to i7" [kern_dec.cpp:19]   --->   Operation 41 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_2)   --->   "%xor_ln19_1 = xor i7 %zext_ln19_1, %select_ln19_3" [kern_dec.cpp:19]   --->   Operation 42 'xor' 'xor_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns) (out node of the LUT)   --->   "%xor_ln19_2 = xor i7 %xor_ln19_1, %zext_ln19_2" [kern_dec.cpp:19]   --->   Operation 43 'xor' 'xor_ln19_2' <Predicate = true> <Delay = 0.38> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%zext_ln19_3 = zext i7 %xor_ln19_2 to i8" [kern_dec.cpp:19]   --->   Operation 44 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%xor_ln19_3 = xor i8 %select_ln19_4, %select_ln19_5" [kern_dec.cpp:19]   --->   Operation 45 'xor' 'xor_ln19_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.39ns) (out node of the LUT)   --->   "%xor_ln19_4 = xor i8 %select_ln19_6, %select_ln19_7" [kern_dec.cpp:19]   --->   Operation 46 'xor' 'xor_ln19_4' <Predicate = true> <Delay = 0.39> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19_6)   --->   "%xor_ln19_5 = xor i8 %xor_ln19_4, %xor_ln19_3" [kern_dec.cpp:19]   --->   Operation 47 'xor' 'xor_ln19_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.39ns) (out node of the LUT)   --->   "%xor_ln19_6 = xor i8 %xor_ln19_5, %zext_ln19_3" [kern_dec.cpp:19]   --->   Operation 48 'xor' 'xor_ln19_6' <Predicate = true> <Delay = 0.39> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "ret i8 %xor_ln19_6" [kern_dec.cpp:31]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read      (read          ) [ 00]
a_V_read      (read          ) [ 00]
trunc_ln19    (trunc         ) [ 00]
trunc_ln19_1  (trunc         ) [ 00]
select_ln19   (select        ) [ 00]
zext_ln19     (zext          ) [ 00]
shl_ln841     (shl           ) [ 00]
tmp           (bitselect     ) [ 01]
select_ln19_1 (select        ) [ 00]
shl_ln841_1   (bitconcatenate) [ 00]
tmp_1         (bitselect     ) [ 01]
select_ln19_2 (select        ) [ 00]
zext_ln19_1   (zext          ) [ 00]
shl_ln841_2   (bitconcatenate) [ 00]
tmp_2         (bitselect     ) [ 01]
select_ln19_3 (select        ) [ 00]
shl_ln841_3   (bitconcatenate) [ 00]
tmp_3         (bitselect     ) [ 01]
select_ln19_4 (select        ) [ 00]
trunc_ln841   (trunc         ) [ 00]
shl_ln841_4   (bitconcatenate) [ 00]
tmp_4         (bitselect     ) [ 01]
or_ln719      (or            ) [ 00]
select_ln25   (select        ) [ 00]
tmp_5         (bitselect     ) [ 00]
select_ln19_5 (select        ) [ 00]
shl_ln841_5   (shl           ) [ 00]
tmp_6         (bitselect     ) [ 01]
xor_ln719     (xor           ) [ 00]
select_ln25_1 (select        ) [ 00]
tmp_7         (bitselect     ) [ 00]
select_ln19_6 (select        ) [ 00]
shl_ln841_6   (shl           ) [ 00]
tmp_8         (bitselect     ) [ 01]
xor_ln719_1   (xor           ) [ 00]
select_ln25_2 (select        ) [ 00]
tmp_9         (bitselect     ) [ 01]
select_ln19_7 (select        ) [ 00]
xor_ln19      (xor           ) [ 00]
zext_ln19_2   (zext          ) [ 00]
xor_ln19_1    (xor           ) [ 00]
xor_ln19_2    (xor           ) [ 00]
zext_ln19_3   (zext          ) [ 00]
xor_ln19_3    (xor           ) [ 00]
xor_ln19_4    (xor           ) [ 00]
xor_ln19_5    (xor           ) [ 00]
xor_ln19_6    (xor           ) [ 00]
ret_ln31      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="b_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln19_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln19_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="select_ln19_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln19_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shl_ln841_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln841/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="select_ln19_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="shl_ln841_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln841_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="select_ln19_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln19_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="shl_ln841_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln841_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln19_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln841_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln841_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln19_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln841_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln841/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln841_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln841_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln719_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln719/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln25_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln19_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_5/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln841_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln841_5/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln719_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln25_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln19_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_6/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln841_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln841_6/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln719_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln25_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln19_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_7/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln19_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln19_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln19_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="0"/>
<pin id="335" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln19_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln19_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln19_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_3/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln19_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_4/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln19_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_5/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln19_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="7" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="54" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="60" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="60" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="54" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="86" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="70" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="108" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="70" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="54" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="136" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="70" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="54" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="160" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="60" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="60" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="188" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="196" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="188" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="54" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="210" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="210" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="210" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="234" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="240" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="234" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="54" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="254" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="254" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="254" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="284" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="278" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="54" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="298" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="82" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="100" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="132" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="152" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="328" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="176" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="226" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="270" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="314" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="344" pin="1"/><net_sink comp="366" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mul_bytes : a_V | {1 }
	Port: mul_bytes : b_V | {1 }
  - Chain level:
	State 1
		select_ln19 : 1
		zext_ln19 : 2
		shl_ln841_1 : 1
		select_ln19_2 : 2
		zext_ln19_1 : 3
		shl_ln841_2 : 1
		select_ln19_3 : 2
		shl_ln841_3 : 1
		select_ln19_4 : 2
		shl_ln841_4 : 1
		or_ln719 : 2
		select_ln25 : 2
		select_ln19_5 : 3
		shl_ln841_5 : 3
		tmp_6 : 3
		xor_ln719 : 3
		select_ln25_1 : 3
		select_ln19_6 : 4
		shl_ln841_6 : 4
		tmp_8 : 4
		xor_ln719_1 : 4
		select_ln25_2 : 4
		select_ln19_7 : 5
		xor_ln19 : 3
		zext_ln19_2 : 3
		xor_ln19_1 : 4
		xor_ln19_2 : 4
		zext_ln19_3 : 4
		xor_ln19_3 : 4
		xor_ln19_4 : 6
		xor_ln19_5 : 6
		xor_ln19_6 : 6
		ret_ln31 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   select_ln19_fu_74  |    0    |    4    |
|          | select_ln19_1_fu_100 |    0    |    5    |
|          | select_ln19_2_fu_124 |    0    |    6    |
|          | select_ln19_3_fu_152 |    0    |    7    |
|          | select_ln19_4_fu_176 |    0    |    8    |
|  select  |  select_ln25_fu_210  |    0    |    8    |
|          | select_ln19_5_fu_226 |    0    |    8    |
|          | select_ln25_1_fu_254 |    0    |    8    |
|          | select_ln19_6_fu_270 |    0    |    8    |
|          | select_ln25_2_fu_298 |    0    |    8    |
|          | select_ln19_7_fu_314 |    0    |    8    |
|----------|----------------------|---------|---------|
|          |   xor_ln719_fu_248   |    0    |    8    |
|          |  xor_ln719_1_fu_292  |    0    |    8    |
|          |    xor_ln19_fu_322   |    0    |    5    |
|          |   xor_ln19_1_fu_332  |    0    |    7    |
|    xor   |   xor_ln19_2_fu_338  |    0    |    7    |
|          |   xor_ln19_3_fu_348  |    0    |    8    |
|          |   xor_ln19_4_fu_354  |    0    |    8    |
|          |   xor_ln19_5_fu_360  |    0    |    8    |
|          |   xor_ln19_6_fu_366  |    0    |    8    |
|----------|----------------------|---------|---------|
|   read   |  b_V_read_read_fu_54 |    0    |    0    |
|          |  a_V_read_read_fu_60 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln19_fu_66   |    0    |    0    |
|   trunc  |  trunc_ln19_1_fu_70  |    0    |    0    |
|          |  trunc_ln841_fu_184  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln19_fu_82   |    0    |    0    |
|   zext   |  zext_ln19_1_fu_132  |    0    |    0    |
|          |  zext_ln19_2_fu_328  |    0    |    0    |
|          |  zext_ln19_3_fu_344  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    shl_ln841_fu_86   |    0    |    0    |
|    shl   |  shl_ln841_5_fu_234  |    0    |    0    |
|          |  shl_ln841_6_fu_278  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |       tmp_fu_92      |    0    |    0    |
|          |     tmp_1_fu_116     |    0    |    0    |
|          |     tmp_2_fu_144     |    0    |    0    |
|          |     tmp_3_fu_168     |    0    |    0    |
| bitselect|     tmp_4_fu_196     |    0    |    0    |
|          |     tmp_5_fu_218     |    0    |    0    |
|          |     tmp_6_fu_240     |    0    |    0    |
|          |     tmp_7_fu_262     |    0    |    0    |
|          |     tmp_8_fu_284     |    0    |    0    |
|          |     tmp_9_fu_306     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  shl_ln841_1_fu_108  |    0    |    0    |
|bitconcatenate|  shl_ln841_2_fu_136  |    0    |    0    |
|          |  shl_ln841_3_fu_160  |    0    |    0    |
|          |  shl_ln841_4_fu_188  |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln719_fu_204   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   145   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   145  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   145  |
+-----------+--------+--------+
