[{"DBLP title": "A Framework for Evaluating and Optimizing FPGA-Based SoCs for Aerospace Computing.", "DBLP authors": ["Nicholas Wulf", "Alan D. George", "Ann Gordon-Ross"], "year": 2016, "doi": "https://doi.org/10.1145/2888400", "OA papers": [{"PaperId": "https://openalex.org/W2524004831", "PaperTitle": "A Framework for Evaluating and Optimizing FPGA-Based SoCs for Aerospace Computing", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida": 3.0}, "Authors": ["Nicholas Wulf", "Alan D. George", "Ann Gordon-Ross"]}]}, {"DBLP title": "Analysis of Fixed, Reconfigurable, and Hybrid Devices with Computational, Memory, I/O, & Realizable-Utilization Metrics.", "DBLP authors": ["Justin Richardson", "Alan D. George", "Kevin Cheng", "Herman Lam"], "year": 2016, "doi": "https://doi.org/10.1145/2888401", "OA papers": [{"PaperId": "https://openalex.org/W2527614115", "PaperTitle": "Analysis of Fixed, Reconfigurable, and Hybrid Devices with Computational, Memory, I/O, &amp; Realizable-Utilization Metrics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NSF Center for High-Performance Reconfigurable Computing (CHREC) at the University of Florida": 4.0}, "Authors": ["Justin B. Richardson", "Alan D. George", "Kevin Kwok-yin Cheng", "Herman Lam"]}]}, {"DBLP title": "Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip.", "DBLP authors": ["Hung-Lin Chao", "Sheng-Ya Tung", "Pao-Ann Hsiung"], "year": 2016, "doi": "https://doi.org/10.1145/2892633", "OA papers": [{"PaperId": "https://openalex.org/W2525888813", "PaperTitle": "Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Hung-Lin Chao", "Sheng-Ya Tung", "Pao-Ann Hsiung"]}]}, {"DBLP title": "A Flexible SoC and Its Methodology for Parser-Based Applications.", "DBLP authors": ["Bertrand Le Gal", "Y\u00e9rom-David Bromberg", "Laurent R\u00e9veill\u00e8re", "Jigar Solanki"], "year": 2016, "doi": "https://doi.org/10.1145/2939379", "OA papers": [{"PaperId": "https://openalex.org/W2527089770", "PaperTitle": "A Flexible SoC and Its Methodology for Parser-Based Applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut Polytechnique de Bordeaux": 0.5, "University of Bordeaux": 2.5, "University of Rennes": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["Bertrand Le Gal", "Y\u00e9rom-David Bromberg", "Laurent R\u00e9veill\u00e8re", "Jigar Solanki"]}]}, {"DBLP title": "A Microcoded Kernel Recursive Least Squares Processor Using FPGA Technology.", "DBLP authors": ["Yeyong Pang", "Shaojun Wang", "Yu Peng", "Xiyuan Peng", "Nicholas J. Fraser", "Philip Heng Wai Leong"], "year": 2016, "doi": "https://doi.org/10.1145/2950061", "OA papers": [{"PaperId": "https://openalex.org/W2524048463", "PaperTitle": "A Microcoded Kernel Recursive Least Squares Processor Using FPGA Technology", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Harbin Institute of Technology": 4.0, "University of Sydney": 2.0}, "Authors": ["Yeyong Pang", "Shaojun Wang", "Yu Peng", "Xiyuan Peng", "Nicholas C. Fraser", "Philip H. W. Leong"]}]}, {"DBLP title": "Acceleration of k-Means Algorithm Using Altera SDK for OpenCL.", "DBLP authors": ["Qing Y. Tang", "Mohammed A. S. Khalid"], "year": 2016, "doi": "https://doi.org/10.1145/2964910", "OA papers": [{"PaperId": "https://openalex.org/W2524901373", "PaperTitle": "Acceleration of k-Means Algorithm Using Altera SDK for OpenCL", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Qing Tang", "Mohammed A. S. Khalid"]}]}, {"DBLP title": "Microarchitecture and Circuits for a 200 MHz Out-of-Order Soft Processor Memory System.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2016, "doi": "https://doi.org/10.1145/2974022", "OA papers": [{"PaperId": "https://openalex.org/W2559901034", "PaperTitle": "Microarchitecture and Circuits for a 200 MHz Out-of-Order Soft Processor Memory System", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Henry N. C. Wong", "Vaughn Betz", "Jonathan Rose"]}]}, {"DBLP title": "Automated Real-Time Analysis of Streaming Big and Dense Data on Reconfigurable Platforms.", "DBLP authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "year": 2016, "doi": "https://doi.org/10.1145/2974023", "OA papers": [{"PaperId": "https://openalex.org/W2565558006", "PaperTitle": "Automated Real-Time Analysis of Streaming Big and Dense Data on Reconfigurable Platforms", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 2.0, "Rice University": 2.0}, "Authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Ebrahim M. Songhori", "Farinaz Koushanfar"]}]}, {"DBLP title": "Generating Efficient Context-Switch Capable Circuits through Autonomous Design Flow.", "DBLP authors": ["Alban Bourge", "Olivier Muller", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2016, "doi": "https://doi.org/10.1145/2996199", "OA papers": [{"PaperId": "https://openalex.org/W2559960820", "PaperTitle": "Generating Efficient Context-Switch Capable Circuits through Autonomous Design Flow", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Grenoble Alpes University": 3.0}, "Authors": ["Alban Bourge", "Olivier Muller", "Frederic Rousseau"]}]}, {"DBLP title": "CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition.", "DBLP authors": ["Jianfeng Zhang", "Paul Chow", "Hengzhu Liu"], "year": 2016, "doi": "https://doi.org/10.1145/2827700", "OA papers": [{"PaperId": "https://openalex.org/W2301399139", "PaperTitle": "CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Defense Technology": 2.0, "University of Toronto": 1.0}, "Authors": ["Jianfeng Zhang", "Paul Chow", "Hengzhu Liu"]}]}, {"DBLP title": "Separation Logic for High-Level Synthesis.", "DBLP authors": ["Felix J. Winterstein", "Samuel R. Bayliss", "George A. Constantinides"], "year": 2016, "doi": "https://doi.org/10.1145/2836169", "OA papers": [{"PaperId": "https://openalex.org/W2337362532", "PaperTitle": "Separation Logic for High-Level Synthesis", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London, Darmstadt, Germany#TAB#": 1.0, "Imperial College London": 2.0}, "Authors": ["Felix Winterstein", "Samuel Bayliss", "George A. Constantinides"]}]}, {"DBLP title": "Compact and On-the-Fly Secure Dynamic Reconfiguration for Volatile FPGAs.", "DBLP authors": ["Hirak J. Kashyap", "Ricardo Chaves"], "year": 2016, "doi": "https://doi.org/10.1145/2816822", "OA papers": [{"PaperId": "https://openalex.org/W2296779301", "PaperTitle": "Compact and On-the-Fly Secure Dynamic Reconfiguration for Volatile FPGAs", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0}, "Authors": ["Hirak J. Kashyap", "Ricardo Chaves"]}]}, {"DBLP title": "Coarse-Grained Architecture for Fingerprint Matching.", "DBLP authors": ["Jinwei Xu", "Jingfei Jiang", "Yong Dou", "Xiaolong Shen", "Zhiqiang Liu"], "year": 2016, "doi": "https://doi.org/10.1145/2791296", "OA papers": [{"PaperId": "https://openalex.org/W2297638248", "PaperTitle": "Coarse-Grained Architecture for Fingerprint Matching", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Jinwei Xu", "Jingfei Jiang", "Yong Dou", "Xiaolong Shen", "Zhongfan Liu"]}]}, {"DBLP title": "Value State Flow Graph: A Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware.", "DBLP authors": ["Ali Mustafa Zaidi", "David J. Greaves"], "year": 2016, "doi": "https://doi.org/10.1145/2807702", "OA papers": [{"PaperId": "https://openalex.org/W2293133527", "PaperTitle": "Value State Flow Graph", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Cambridge": 2.0}, "Authors": ["Ali N. Zaidi", "David R. Greaves"]}]}, {"DBLP title": "RAW 2014: Random Number Generators on FPGAs.", "DBLP authors": ["Michael Raitza", "Markus Vogt", "Christian Hochberger", "Thilo Pionteck"], "year": 2016, "doi": "https://doi.org/10.1145/2807699", "OA papers": [{"PaperId": "https://openalex.org/W2293871667", "PaperTitle": "RAW 2014", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"TU Dresden": 4.0}, "Authors": ["Michael Raitza", "Markus Vogt", "Christian Hochberger", "Thilo Pionteck"]}]}, {"DBLP title": "A Reconfigurable Architecture for the Detection of Strongly Connected Components.", "DBLP authors": ["Osama G. Attia", "Kevin R. Townsend", "Phillip H. Jones", "Joseph Zambreno"], "year": 2016, "doi": "https://doi.org/10.1145/2807700", "OA papers": [{"PaperId": "https://openalex.org/W2293864981", "PaperTitle": "A Reconfigurable Architecture for the Detection of Strongly Connected Components", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 4.0}, "Authors": ["Osama G. Attia", "Kevin Townsend", "Phillip John Jones", "Joseph Zambreno"]}]}, {"DBLP title": "Optimizing Soft Vector Processing in FPGA-Based Embedded Systems.", "DBLP authors": ["Nachiket Kapre"], "year": 2016, "doi": "https://doi.org/10.1145/2912884", "OA papers": [{"PaperId": "https://openalex.org/W2407650548", "PaperTitle": "Optimizing Soft Vector Processing in FPGA-Based Embedded Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Nachiket Kapre"]}]}, {"DBLP title": "Open-Source Variable-Precision Floating-Point Library for Major Commercial FPGAs.", "DBLP authors": ["Xin Fang", "Miriam Leeser"], "year": 2016, "doi": "https://doi.org/10.1145/2851507", "OA papers": [{"PaperId": "https://openalex.org/W2482880624", "PaperTitle": "Open-Source Variable-Precision Floating-Point Library for Major Commercial FPGAs", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Xin Fang", "Miriam Leeser"]}]}, {"DBLP title": "The Unified Accumulator Architecture: A Configurable, Portable, and Extensible Floating-Point Accumulator.", "DBLP authors": ["David Wilson", "Greg Stitt"], "year": 2016, "doi": "https://doi.org/10.1145/2809432", "OA papers": [{"PaperId": "https://openalex.org/W2395134749", "PaperTitle": "The Unified Accumulator Architecture", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 2.0}, "Authors": ["David Wilson", "Greg Stitt"]}]}, {"DBLP title": "Modular Switched Multiported SRAM-Based Memories.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Guy G. F. Lemieux"], "year": 2016, "doi": "https://doi.org/10.1145/2851506", "OA papers": [{"PaperId": "https://openalex.org/W2469520437", "PaperTitle": "Modular Switched Multiported SRAM-Based Memories", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Ameer M. S. Abdelhadi", "Guy G.F. Lemieux"]}]}, {"DBLP title": "A Parallel Sliding-Window Generator for High-Performance Digital-Signal Processing on FPGAs.", "DBLP authors": ["Greg Stitt", "Eric Schwartz", "Patrick Cooke"], "year": 2016, "doi": "https://doi.org/10.1145/2800789", "OA papers": [{"PaperId": "https://openalex.org/W2397292334", "PaperTitle": "A Parallel Sliding-Window Generator for High-Performance Digital-Signal Processing on FPGAs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Greg Stitt", "Eric L. Schwartz", "Patrick Cooke"]}]}, {"DBLP title": "A Retargetable Compilation Framework for Heterogeneous Reconfigurable Computing.", "DBLP authors": ["Zain-ul-Abdin", "Bertil Svensson"], "year": 2016, "doi": "https://doi.org/10.1145/2843946", "OA papers": [{"PaperId": "https://openalex.org/W2511035207", "PaperTitle": "A Retargetable Compilation Framework for Heterogeneous Reconfigurable Computing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Halmstad University": 2.0}, "Authors": ["Zain Ul-Abdin", "Bertil Svensson"]}]}, {"DBLP title": "FPGA-Based Dynamically Reconfigurable SQL Query Processing.", "DBLP authors": ["Daniel Ziener", "Florian Bauer", "Andreas Becher", "Christopher Dennl", "Klaus Meyer-Wegener", "Ute Sch\u00fcrfeld", "J\u00fcrgen Teich", "J\u00f6rg-Stephan Vogt", "Helmut Weber"], "year": 2016, "doi": "https://doi.org/10.1145/2845087", "OA papers": [{"PaperId": "https://openalex.org/W2512638702", "PaperTitle": "FPGA-Based Dynamically Reconfigurable SQL Query Processing", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Erlangen-Nuremberg": 6.0, "IBM (Germany)": 3.0}, "Authors": ["Daniel Ziener", "Florian Bauer", "Andreas Becher", "Christopher Dennl", "Klaus Meyer-Wegener", "Ute Sch\u00fcrfeld", "J\u00fcrgen Teich", "J\u00fcrgen Vogt", "Helmut H. Weber"]}]}, {"DBLP title": "Shared Memory Multicore MicroBlaze System with SMP Linux Support.", "DBLP authors": ["Eric Matthews", "Lesley Shannon", "Alexandra Fedorova"], "year": 2016, "doi": "https://doi.org/10.1145/2870638", "OA papers": [{"PaperId": "https://openalex.org/W2505954124", "PaperTitle": "Shared Memory Multicore MicroBlaze System with SMP Linux Support", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Simon Fraser University": 3.0}, "Authors": ["Eric Matthews", "Lesley Shannon", "Alexandra Fedorova"]}]}, {"DBLP title": "ODoST: Automatic Hardware Acceleration for Biomedical Model Integration.", "DBLP authors": ["Ting Yu", "Chris P. Bradley", "Oliver Sinnen"], "year": 2016, "doi": "https://doi.org/10.1145/2870639", "OA papers": [{"PaperId": "https://openalex.org/W2513140321", "PaperTitle": "ODoST", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Auckland": 3.0}, "Authors": ["Ting Yu", "Chris Bradley", "Oliver Sinnen"]}]}, {"DBLP title": "Application of Specific Delay Window Routing for Timing Optimization in FPGA Designs.", "DBLP authors": ["Evan Wegley", "Yanhua Yi", "Qinhai Zhang"], "year": 2016, "doi": "https://doi.org/10.1145/2892640", "OA papers": [{"PaperId": "https://openalex.org/W3086650877", "PaperTitle": "Application of Specific Delay Window Routing for Timing Optimization in FPGA Designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Lattice Semiconductor (United States)": 3.0}, "Authors": ["WegleyEvan", "YiYanhua", "Zhangqinhai"]}]}, {"DBLP title": "Impact of Parallelism and Memory Architecture on FPGA Communication Energy.", "DBLP authors": ["Edin Kadric", "David Lakata", "Andr\u00e9 DeHon"], "year": 2016, "doi": "https://doi.org/10.1145/2857057", "OA papers": [{"PaperId": "https://openalex.org/W2507742534", "PaperTitle": "Impact of Parallelism and Memory Architecture on FPGA Communication Energy", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pennsylvania": 3.0}, "Authors": ["Edin Kadric", "David Lakata", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Fine-Grained Interconnect Synthesis.", "DBLP authors": ["Alex Rodionov", "David Biancolin", "Jonathan Rose"], "year": 2016, "doi": "https://doi.org/10.1145/2892641", "OA papers": [{"PaperId": "https://openalex.org/W3004351771", "PaperTitle": "Fine-Grained Interconnect Synthesis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["RodionovAlex", "BiancolinDavid", "RoseJonathan"]}]}]