<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1015" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1015{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1015{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1015{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1015{left:96px;bottom:1088px;}
#t5_1015{left:122px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t6_1015{left:122px;bottom:1071px;letter-spacing:-0.25px;word-spacing:-0.36px;}
#t7_1015{left:96px;bottom:1046px;}
#t8_1015{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1015{left:122px;bottom:1030px;letter-spacing:-0.27px;word-spacing:-0.3px;}
#ta_1015{left:70px;bottom:980px;letter-spacing:-0.1px;}
#tb_1015{left:156px;bottom:980px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tc_1015{left:70px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#td_1015{left:627px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_1015{left:718px;bottom:956px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_1015{left:70px;bottom:939px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#tg_1015{left:129px;bottom:945px;}
#th_1015{left:143px;bottom:939px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#ti_1015{left:626px;bottom:945px;}
#tj_1015{left:637px;bottom:939px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tk_1015{left:70px;bottom:922px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_1015{left:382px;bottom:922px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_1015{left:666px;bottom:922px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_1015{left:70px;bottom:905px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1015{left:70px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tp_1015{left:70px;bottom:864px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#tq_1015{left:70px;bottom:847px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tr_1015{left:70px;bottom:821px;}
#ts_1015{left:96px;bottom:824px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#tt_1015{left:432px;bottom:824px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tu_1015{left:96px;bottom:807px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tv_1015{left:369px;bottom:807px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tw_1015{left:648px;bottom:807px;letter-spacing:-0.12px;word-spacing:-1.17px;}
#tx_1015{left:738px;bottom:807px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ty_1015{left:96px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tz_1015{left:818px;bottom:797px;}
#t10_1015{left:70px;bottom:764px;}
#t11_1015{left:96px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_1015{left:96px;bottom:751px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_1015{left:70px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t14_1015{left:70px;bottom:702px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t15_1015{left:70px;bottom:685px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t16_1015{left:340px;bottom:692px;}
#t17_1015{left:352px;bottom:685px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_1015{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t19_1015{left:70px;bottom:610px;letter-spacing:0.16px;}
#t1a_1015{left:141px;bottom:610px;letter-spacing:0.16px;}
#t1b_1015{left:70px;bottom:586px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1c_1015{left:70px;bottom:559px;}
#t1d_1015{left:96px;bottom:563px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_1015{left:70px;bottom:537px;}
#t1f_1015{left:96px;bottom:540px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1g_1015{left:70px;bottom:514px;}
#t1h_1015{left:96px;bottom:517px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_1015{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_1015{left:70px;bottom:476px;letter-spacing:-0.14px;}
#t1k_1015{left:70px;bottom:451px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t1l_1015{left:70px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1m_1015{left:70px;bottom:410px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_1015{left:70px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1o_1015{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_1015{left:70px;bottom:326px;letter-spacing:-0.1px;}
#t1q_1015{left:156px;bottom:326px;letter-spacing:-0.1px;}
#t1r_1015{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1s_1015{left:70px;bottom:226px;letter-spacing:-0.15px;}
#t1t_1015{left:92px;bottom:226px;letter-spacing:-0.12px;}
#t1u_1015{left:92px;bottom:209px;letter-spacing:-0.12px;}
#t1v_1015{left:92px;bottom:192px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1w_1015{left:70px;bottom:171px;letter-spacing:-0.16px;}
#t1x_1015{left:92px;bottom:171px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t1y_1015{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t1z_1015{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t20_1015{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t21_1015{left:92px;bottom:116px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_1015{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1015{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1015{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1015{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1015{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1015{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1015{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_1015{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1015{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1015" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1015Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1015" style="-webkit-user-select: none;"><object width="935" height="1210" data="1015/1015.svg" type="image/svg+xml" id="pdf1015" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1015" class="t s1_1015">Vol. 3C </span><span id="t2_1015" class="t s1_1015">27-15 </span>
<span id="t3_1015" class="t s2_1015">VM ENTRIES </span>
<span id="t4_1015" class="t s3_1015">— </span><span id="t5_1015" class="t s3_1015">If the processor is not in SMM or the “entry to SMM” VM-entry control is 1, the field must not contain the </span>
<span id="t6_1015" class="t s3_1015">current VMCS pointer. </span>
<span id="t7_1015" class="t s3_1015">— </span><span id="t8_1015" class="t s3_1015">If the processor is in SMM and the “entry to SMM” VM-entry control is 0, the field must differ from the </span>
<span id="t9_1015" class="t s3_1015">executive-VMCS pointer. </span>
<span id="ta_1015" class="t s4_1015">27.3.1.6 </span><span id="tb_1015" class="t s4_1015">Checks on Guest Page-Directory-Pointer-Table Entries </span>
<span id="tc_1015" class="t s3_1015">If CR0.PG =1, CR4.PAE = 1, and IA32_EFER.LME = 0, the logical processor uses </span><span id="td_1015" class="t s5_1015">PAE paging </span><span id="te_1015" class="t s3_1015">(see Section 4.4 in </span>
<span id="tf_1015" class="t s3_1015">the Intel </span>
<span id="tg_1015" class="t s6_1015">® </span>
<span id="th_1015" class="t s3_1015">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). </span>
<span id="ti_1015" class="t s6_1015">1 </span>
<span id="tj_1015" class="t s3_1015">When PAE paging is in use, the </span>
<span id="tk_1015" class="t s3_1015">physical address in CR3 references a table of </span><span id="tl_1015" class="t s5_1015">page-directory-pointer-table entries </span><span id="tm_1015" class="t s3_1015">(PDPTEs). A MOV to CR3 </span>
<span id="tn_1015" class="t s3_1015">when PAE paging is in use checks the validity of the PDPTEs. </span>
<span id="to_1015" class="t s3_1015">A VM entry is to a guest that uses PAE paging if (1) bit 31 (corresponding to CR0.PG) is set in the CR0 field in the </span>
<span id="tp_1015" class="t s3_1015">guest-state area; (2) bit 5 (corresponding to CR4.PAE) is set in the CR4 field; and (3) the “IA-32e mode guest” </span>
<span id="tq_1015" class="t s3_1015">VM-entry control is 0. Such a VM entry checks the validity of the PDPTEs: </span>
<span id="tr_1015" class="t s7_1015">• </span><span id="ts_1015" class="t s3_1015">If the “enable EPT” VM-execution control is 0, VM </span><span id="tt_1015" class="t s3_1015">entry checks the validity of the PDPTEs referenced by the CR3 </span>
<span id="tu_1015" class="t s3_1015">field in the guest-state area if either (1) </span><span id="tv_1015" class="t s3_1015">PAE paging was not in use before the VM </span><span id="tw_1015" class="t s3_1015">entry; or (2) </span><span id="tx_1015" class="t s3_1015">the value of CR3 </span>
<span id="ty_1015" class="t s3_1015">is changing as a result of the VM entry. VM entry may check their validity even if neither (1) nor (2) hold. </span>
<span id="tz_1015" class="t s6_1015">2 </span>
<span id="t10_1015" class="t s7_1015">• </span><span id="t11_1015" class="t s3_1015">If the “enable EPT” VM-execution control is 1, VM entry checks the validity of the PDPTE fields in the guest- </span>
<span id="t12_1015" class="t s3_1015">state area (see Section 25.4.2). </span>
<span id="t13_1015" class="t s3_1015">A VM entry to a guest that does not use PAE paging does not check the validity of any PDPTEs. </span>
<span id="t14_1015" class="t s3_1015">A VM entry that checks the validity of the PDPTEs uses the same checks that are used when CR3 is loaded with </span>
<span id="t15_1015" class="t s3_1015">MOV to CR3 when PAE paging is in use. </span>
<span id="t16_1015" class="t s6_1015">3 </span>
<span id="t17_1015" class="t s3_1015">If MOV to CR3 would cause a general-protection exception due to the </span>
<span id="t18_1015" class="t s3_1015">PDPTEs that would be loaded (e.g., because a reserved bit is set), the VM entry fails. </span>
<span id="t19_1015" class="t s8_1015">27.3.2 </span><span id="t1a_1015" class="t s8_1015">Loading Guest State </span>
<span id="t1b_1015" class="t s3_1015">Processor state is updated on VM entries in the following ways: </span>
<span id="t1c_1015" class="t s7_1015">• </span><span id="t1d_1015" class="t s3_1015">Some state is loaded from the guest-state area. </span>
<span id="t1e_1015" class="t s7_1015">• </span><span id="t1f_1015" class="t s3_1015">Some state is determined by VM-entry controls. </span>
<span id="t1g_1015" class="t s7_1015">• </span><span id="t1h_1015" class="t s3_1015">The page-directory pointers are loaded based on the values of certain control registers. </span>
<span id="t1i_1015" class="t s3_1015">This loading may be performed in any order and in parallel with the checking of VMCS contents (see Section </span>
<span id="t1j_1015" class="t s3_1015">27.3.1). </span>
<span id="t1k_1015" class="t s3_1015">The loading of guest state is detailed in Section 27.3.2.1 to Section 27.3.2.4. These sections reference VMCS fields </span>
<span id="t1l_1015" class="t s3_1015">that correspond to processor state. Unless otherwise stated, these references are to fields in the guest-state area. </span>
<span id="t1m_1015" class="t s3_1015">In addition to the state loading described in this section, VM entries may load MSRs from the VM-entry MSR-load </span>
<span id="t1n_1015" class="t s3_1015">area (see Section 27.4). This loading occurs only after the state loading described in this section and the checking </span>
<span id="t1o_1015" class="t s3_1015">of VMCS contents described in Section 27.3.1. </span>
<span id="t1p_1015" class="t s4_1015">27.3.2.1 </span><span id="t1q_1015" class="t s4_1015">Loading Guest Control Registers, Debug Registers, and MSRs </span>
<span id="t1r_1015" class="t s3_1015">The following items describe how guest control registers, debug registers, and MSRs are loaded on VM entry: </span>
<span id="t1s_1015" class="t s9_1015">1. </span><span id="t1t_1015" class="t s9_1015">On processors that support Intel 64 architecture, the physical-address extension may support more than 36 physical-address bits. </span>
<span id="t1u_1015" class="t s9_1015">Software can determine the number physical-address bits supported by executing CPUID with 80000008H in EAX. The physical- </span>
<span id="t1v_1015" class="t s9_1015">address width is returned in bits 7:0 of EAX. </span>
<span id="t1w_1015" class="t s9_1015">2. </span><span id="t1x_1015" class="t s9_1015">“Enable EPT” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls </span>
<span id="t1y_1015" class="t s9_1015">is 0, VM entry functions as if the “enable EPT” VM-execution control were 0. See Section 25.6.2. </span>
<span id="t1z_1015" class="t s9_1015">3. </span><span id="t20_1015" class="t s9_1015">This implies that (1) bits 11:9 in each PDPTE are ignored; and (2) if bit 0 (present) is clear in one of the PDPTEs, bits 63:1 of that </span>
<span id="t21_1015" class="t s9_1015">PDPTE are ignored. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
