--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/dudu/Xilinx ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1311 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.919ns.
--------------------------------------------------------------------------------
Slack:                  16.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X4Y33.C1       net (fanout=2)        0.938   button_cond/M_ctr_q[9]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X4Y33.B1       net (fanout=4)        1.360   out2
    SLICE_X4Y33.B        Tilo                  0.254   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.A5       net (fanout=1)        0.247   button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot1
                                                       button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.324ns logic, 2.545ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X4Y33.C1       net (fanout=2)        0.938   button_cond/M_ctr_q[9]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.329ns logic, 2.456ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y41.B1       net (fanout=18)       1.096   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y41.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (1.157ns logic, 2.577ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_11 (FF)
  Destination:          button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_11 to button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_11
    SLICE_X4Y33.C2       net (fanout=2)        0.757   button_cond/M_ctr_q[11]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X4Y33.B1       net (fanout=4)        1.360   out2
    SLICE_X4Y33.B        Tilo                  0.254   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.A5       net (fanout=1)        0.247   button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot1
                                                       button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.324ns logic, 2.364ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X4Y33.C4       net (fanout=2)        0.759   button_cond/M_ctr_q[12]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X4Y33.B1       net (fanout=4)        1.360   out2
    SLICE_X4Y33.B        Tilo                  0.254   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.A5       net (fanout=1)        0.247   button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot1
                                                       button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.324ns logic, 2.366ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_11 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_11 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_11
    SLICE_X4Y33.C2       net (fanout=2)        0.757   button_cond/M_ctr_q[11]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.329ns logic, 2.275ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X4Y33.C4       net (fanout=2)        0.759   button_cond/M_ctr_q[12]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.329ns logic, 2.277ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.334 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X7Y33.C1       net (fanout=2)        0.929   button_cond/M_ctr_q[18]
    SLICE_X7Y33.C        Tilo                  0.259   M_last_q
                                                       button_cond/out2
    SLICE_X7Y33.A2       net (fanout=4)        0.557   out1
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (1.333ns logic, 2.269ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X4Y33.C1       net (fanout=2)        0.938   button_cond/M_ctr_q[9]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X5Y33.C4       net (fanout=5)        0.552   M_button_cond_out
    SLICE_X5Y33.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_2_rstpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.363ns logic, 2.225ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y40.B3       net (fanout=18)       0.945   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.157ns logic, 2.426ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X7Y33.C2       net (fanout=2)        0.907   button_cond/M_ctr_q[15]
    SLICE_X7Y33.C        Tilo                  0.259   M_last_q
                                                       button_cond/out2
    SLICE_X7Y33.A2       net (fanout=4)        0.557   out1
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.333ns logic, 2.247ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y41.C3       net (fanout=18)       0.933   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y41.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.157ns logic, 2.414ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X4Y33.C5       net (fanout=2)        0.642   button_cond/M_ctr_q[13]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X4Y33.B1       net (fanout=4)        1.360   out2
    SLICE_X4Y33.B        Tilo                  0.254   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.A5       net (fanout=1)        0.247   button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot1
                                                       button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.324ns logic, 2.249ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_8 (FF)
  Destination:          button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_8 to button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_8
    SLICE_X4Y33.C3       net (fanout=2)        0.624   button_cond/M_ctr_q[8]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X4Y33.B1       net (fanout=4)        1.360   out2
    SLICE_X4Y33.B        Tilo                  0.254   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.A5       net (fanout=1)        0.247   button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot1
                                                       button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.324ns logic, 2.231ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y40.C3       net (fanout=18)       0.899   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.157ns logic, 2.380ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X4Y33.C1       net (fanout=2)        0.938   button_cond/M_ctr_q[9]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X5Y33.A5       net (fanout=5)        0.462   M_button_cond_out
    SLICE_X5Y33.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_0_rstpot
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.363ns logic, 2.135ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X4Y33.C5       net (fanout=2)        0.642   button_cond/M_ctr_q[13]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.329ns logic, 2.160ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y39.B1       net (fanout=18)       0.838   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.157ns logic, 2.319ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_10 (FF)
  Destination:          button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_10 to button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_10
    SLICE_X4Y33.C6       net (fanout=2)        0.541   button_cond/M_ctr_q[10]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X4Y33.B1       net (fanout=4)        1.360   out2
    SLICE_X4Y33.B        Tilo                  0.254   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.A5       net (fanout=1)        0.247   button_cond/M_ctr_q_0_rstpot
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_0
                                                       button_cond/M_ctr_q_0_rstpot1
                                                       button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.324ns logic, 2.148ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_8 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_8 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_8
    SLICE_X4Y33.C3       net (fanout=2)        0.624   button_cond/M_ctr_q[8]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.329ns logic, 2.142ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y37.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y37.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.BMUX     Tcinb                 0.277   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y39.C4       net (fanout=1)        1.093   seg/ctr/Result<9>1
    SLICE_X7Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.619ns logic, 1.836ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X4Y38.D1       net (fanout=18)       0.852   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X4Y38.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.123ns logic, 2.333ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y38.A1       net (fanout=18)       0.798   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X7Y38.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0_rstpot
                                                       seg/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.157ns logic, 2.279ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X7Y33.C3       net (fanout=2)        0.766   button_cond/M_ctr_q[14]
    SLICE_X7Y33.C        Tilo                  0.259   M_last_q
                                                       button_cond/out2
    SLICE_X7Y33.A2       net (fanout=4)        0.557   out1
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X4Y32.C4       net (fanout=5)        0.783   M_button_cond_out
    SLICE_X4Y32.CLK      Tas                   0.339   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.333ns logic, 2.106ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.323 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9
    SLICE_X7Y41.D1       net (fanout=2)        1.038   seg/ctr/M_ctr_q[9]
    SLICE_X7Y41.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_02
    SLICE_X4Y38.D2       net (fanout=18)       1.357   seg/ctr/GND_7_o_GND_7_o_equal_2_o_02
    SLICE_X4Y38.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.028ns logic, 2.395ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X4Y33.C1       net (fanout=2)        0.938   button_cond/M_ctr_q[9]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X5Y33.B6       net (fanout=5)        0.375   M_button_cond_out
    SLICE_X5Y33.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_1_rstpot
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.363ns logic, 2.048ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_5 (FF)
  Destination:          button_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_5 to button_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.476   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_5
    SLICE_X7Y33.D1       net (fanout=2)        0.747   button_cond/M_ctr_q[5]
    SLICE_X7Y33.D        Tilo                  0.259   M_last_q
                                                       button_cond/out1
    SLICE_X4Y33.D3       net (fanout=4)        0.586   out
    SLICE_X4Y33.D        Tilo                  0.254   M_ctr_q_0
                                                       M_button_cond_out_inv1
    SLICE_X6Y36.CE       net (fanout=5)        0.771   M_button_cond_out_inv
    SLICE_X6Y36.CLK      Tceck                 0.314   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.303ns logic, 2.104ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X4Y33.C4       net (fanout=2)        0.759   button_cond/M_ctr_q[12]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X5Y33.C4       net (fanout=5)        0.552   M_button_cond_out
    SLICE_X5Y33.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_2_rstpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (1.363ns logic, 2.046ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_11 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.334 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_11 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_11
    SLICE_X4Y33.C2       net (fanout=2)        0.757   button_cond/M_ctr_q[11]
    SLICE_X4Y33.C        Tilo                  0.255   M_ctr_q_0
                                                       button_cond/out3
    SLICE_X7Y33.A6       net (fanout=4)        0.735   out2
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X5Y33.C4       net (fanout=5)        0.552   M_button_cond_out
    SLICE_X5Y33.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_2_rstpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.363ns logic, 2.044ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.334 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X7Y33.C1       net (fanout=2)        0.929   button_cond/M_ctr_q[18]
    SLICE_X7Y33.C        Tilo                  0.259   M_last_q
                                                       button_cond/out2
    SLICE_X7Y33.A2       net (fanout=4)        0.557   out1
    SLICE_X7Y33.A        Tilo                  0.259   M_last_q
                                                       button_cond/out4
    SLICE_X5Y33.C4       net (fanout=5)        0.552   M_button_cond_out
    SLICE_X5Y33.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_2_rstpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.367ns logic, 2.038ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_0/CLK
  Logical resource: button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X5Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.919|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1311 paths, 0 nets, and 271 connections

Design statistics:
   Minimum period:   3.919ns{1}   (Maximum frequency: 255.167MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 28 23:07:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



