============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  11:47:03 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


-------------------------------------------------------
TCF summary for top design
-------------------------------------------------------
Asserted Primary inputs in design         : 11 (100.00%)
Total connected primary inputs in design  : 11 (100.00%)
-------------------------------------------------------
Asserted sequential outputs               : 139 (100.00%)
Total connected sequential outputs        : 139 (100.00%)
-------------------------------------------------------
Total nets in design                      : 3063 (100.00%)
Nets asserted                             : 765 (24.98%)
Nets computed                             : 1535 (50.11%)
Default nets                              : 0 (0.00%)
Clock nets with no assertions             : 1 (0.03%)
Constant nets                             : 586 (19.13%)
Nets with no assertions                   : 2298 (75.02%)
-------------------------------------------------------
