INTSTYLE=ise
INFILE=D:\GitHub\FPGA\seg_test.ncd
OUTFILE=D:\GitHub\FPGA\seg_test.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=D:\GitHub\FPGA
LICENSE=WebPack
USER_INFO=211146535_0_0_576
