// Seed: 4030358805
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = 1'b0;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_5 = 32'd33
) (
    input tri0 id_0,
    input tri1 _id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input supply1 _id_5,
    output supply1 id_6,
    input uwire id_7
);
  wire id_9;
  logic [|  id_5 : !  id_1] id_10;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_10
  );
endmodule
