;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, -906
	CMP <0, @2
	DJN 1, @20
	ADD @127, 100
	DJN <0, <-2
	SUB @21, 3
	SUB -7, <-22
	SUB -7, <-22
	SPL 280
	SUB -7, <-22
	ADD 270, 0
	SUB 107, @100
	ADD @127, 100
	ADD @127, 100
	DJN 1, @20
	SUB -7, <-22
	DJN 300, 90
	ADD <-30, 9
	SUB @21, 3
	DJN <0, <-2
	SLT #0, -33
	SUB @121, 106
	SPL 0, <332
	SPL 0, <332
	SUB <-30, 9
	SUB #0, -33
	MOV -597, <-20
	ADD <-30, 9
	SPL -17
	SPL 0, -33
	SLT <300, 90
	SLT <300, 90
	ADD @127, 100
	SPL 0, <332
	DJN 300, 90
	ADD <-30, 9
	MOV -1, <-20
	ADD <-30, 9
	ADD 270, 0
	SUB @127, -906
	SUB @127, -906
	SPL 100, 300
	SPL 100, 300
	SLT <300, 90
	MOV -1, <-20
	SPL 0, <332
