{"name":"Untitled","timePeriod":500,"clockEnabled":true,"projectId":"R7xkTCtwXB5OsS2nxhMj","focussedCircuit":79189722872,"orderedTabs":["79189722872"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[2]},{"x":-40,"y":0,"type":0,"bitWidth":1,"label":"","connections":[3]},{"x":-10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[0]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[1]}],"id":79189722872,"name":"Main","Input":[{"x":280,"y":120,"objectType":"Input","label":"input 1","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"zx8FhlGLoKRDbX5pJM7L"}]}}],"NotGate":[{"x":380,"y":120,"objectType":"NotGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",1],"nodes":{"output1":3,"inp1":2}}}],"DigitalLed":[{"x":450,"y":80,"objectType":"DigitalLed","label":"output","direction":"UP","labelDirection":"UP","propagationDelay":10,"customData":{"constructorParamaters":["Red"],"nodes":{"inp1":1}},"subcircuitMetadata":{"showInSubcircuit":false,"showLabelInSubcircuit":true,"labelDirection":"DOWN","x":0,"y":0}}],"restrictedCircuitElementsUsed":[],"nodes":[]}]}