Warning: Equate pins:  cell gpio_control_block is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_control_block              |Circuit 2: gpio_control_block              
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
gpio_defaults[0]                           |gpio_defaults[0]                           
gpio_defaults[1]                           |gpio_defaults[1]                           
gpio_defaults[2]                           |gpio_defaults[2]                           
gpio_defaults[3]                           |gpio_defaults[3]                           
gpio_defaults[4]                           |gpio_defaults[4]                           
gpio_defaults[5]                           |gpio_defaults[5]                           
gpio_defaults[6]                           |gpio_defaults[6]                           
gpio_defaults[7]                           |gpio_defaults[7]                           
gpio_defaults[8]                           |gpio_defaults[8]                           
gpio_defaults[9]                           |gpio_defaults[9]                           
mgmt_gpio_in                               |mgmt_gpio_in                               
mgmt_gpio_oeb                              |mgmt_gpio_oeb                              
mgmt_gpio_out                              |mgmt_gpio_out                              
one                                        |one                                        
pad_gpio_drive_sel[0]                      |pad_gpio_drive_sel[0]                      
pad_gpio_drive_sel[1]                      |pad_gpio_drive_sel[1]                      
pad_gpio_in                                |pad_gpio_in                                
pad_gpio_inen                              |pad_gpio_inen                              
pad_gpio_out                               |pad_gpio_out                               
pad_gpio_outen                             |pad_gpio_outen                             
pad_gpio_pulldown_sel                      |pad_gpio_pulldown_sel                      
pad_gpio_pullup_sel                        |pad_gpio_pullup_sel                        
pad_gpio_schmitt_sel                       |pad_gpio_schmitt_sel                       
pad_gpio_slew_sel                          |pad_gpio_slew_sel                          
resetn                                     |resetn                                     
resetn_out                                 |resetn_out                                 
serial_clock                               |serial_clock                               
serial_clock_out                           |serial_clock_out                           
serial_data_in                             |serial_data_in                             
serial_data_out                            |serial_data_out                            
serial_load                                |serial_load                                
serial_load_out                            |serial_load_out                            
user_gpio_in                               |user_gpio_in                               
user_gpio_oeb                              |user_gpio_oeb                              
user_gpio_out                              |user_gpio_out                              
zero                                       |zero                                       
---------------------------------------------------------------------------------------
Instance of gpio_control_block has only 37 of 38 ports
Instance of gpio_control_block has only 37 of 38 ports
Instance of gpio_control_block has only 37 of 38 ports
Cell pin lists are equivalent.
Device classes gpio_control_block and gpio_control_block are equivalent.
Warning: Equate pins:  cell digital_pll is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: digital_pll                     |Circuit 2: digital_pll                     
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
clockp[0]                                  |clockp[0]                                  
clockp[1]                                  |clockp[1]                                  
dco                                        |dco                                        
div[0]                                     |div[0]                                     
div[1]                                     |div[1]                                     
div[2]                                     |div[2]                                     
div[3]                                     |div[3]                                     
div[4]                                     |div[4]                                     
enable                                     |enable                                     
ext_trim[0]                                |ext_trim[0]                                
ext_trim[10]                               |ext_trim[10]                               
ext_trim[11]                               |ext_trim[11]                               
ext_trim[12]                               |ext_trim[12]                               
ext_trim[13]                               |ext_trim[13]                               
ext_trim[14]                               |ext_trim[14]                               
ext_trim[15]                               |ext_trim[15]                               
ext_trim[16]                               |ext_trim[16]                               
ext_trim[17]                               |ext_trim[17]                               
ext_trim[18]                               |ext_trim[18]                               
ext_trim[19]                               |ext_trim[19]                               
ext_trim[1]                                |ext_trim[1]                                
ext_trim[20]                               |ext_trim[20]                               
ext_trim[21]                               |ext_trim[21]                               
ext_trim[22]                               |ext_trim[22]                               
ext_trim[23]                               |ext_trim[23]                               
ext_trim[24]                               |ext_trim[24]                               
ext_trim[25]                               |ext_trim[25]                               
ext_trim[2]                                |ext_trim[2]                                
ext_trim[3]                                |ext_trim[3]                                
ext_trim[4]                                |ext_trim[4]                                
ext_trim[5]                                |ext_trim[5]                                
ext_trim[6]                                |ext_trim[6]                                
ext_trim[7]                                |ext_trim[7]                                
ext_trim[8]                                |ext_trim[8]                                
ext_trim[9]                                |ext_trim[9]                                
osc                                        |osc                                        
resetb                                     |resetb                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes digital_pll and digital_pll are equivalent.
Circuit 2 cell chip_io is a black box; will not flatten Circuit 1
Warning: Equate pins:  cell chip_io is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: chip_io                         |Circuit 2: chip_io                         
-------------------------------------------|-------------------------------------------
clock                                      |clock                                      
clock_core                                 |clock_core                                 
flash_clk                                  |flash_clk                                  
flash_clk_core                             |flash_clk_core                             
flash_clk_oe_core                          |flash_clk_oe_core                          
flash_csb                                  |flash_csb                                  
flash_csb_core                             |flash_csb_core                             
flash_csb_oe_core                          |flash_csb_oe_core                          
flash_io0                                  |flash_io0                                  
flash_io0_di_core                          |flash_io0_di_core                          
flash_io0_do_core                          |flash_io0_do_core                          
flash_io0_ie_core                          |flash_io0_ie_core                          
flash_io0_oe_core                          |flash_io0_oe_core                          
flash_io1                                  |flash_io1                                  
flash_io1_di_core                          |flash_io1_di_core                          
flash_io1_do_core                          |flash_io1_do_core                          
flash_io1_ie_core                          |flash_io1_ie_core                          
flash_io1_oe_core                          |flash_io1_oe_core                          
gpio                                       |gpio                                       
gpio_drive_select_core[0]                  |gpio_drive_select_core[0]                  
gpio_drive_select_core[1]                  |gpio_drive_select_core[1]                  
gpio_in_core                               |gpio_in_core                               
gpio_inen_core                             |gpio_inen_core                             
gpio_out_core                              |gpio_out_core                              
gpio_outen_core                            |gpio_outen_core                            
mprj_io[0]                                 |mprj_io[0]                                 
mprj_io[10]                                |mprj_io[10]                                
mprj_io[11]                                |mprj_io[11]                                
mprj_io[12]                                |mprj_io[12]                                
mprj_io[13]                                |mprj_io[13]                                
mprj_io[14]                                |mprj_io[14]                                
mprj_io[15]                                |mprj_io[15]                                
mprj_io[16]                                |mprj_io[16]                                
mprj_io[17]                                |mprj_io[17]                                
mprj_io[18]                                |mprj_io[18]                                
mprj_io[19]                                |mprj_io[19]                                
mprj_io[1]                                 |mprj_io[1]                                 
mprj_io[20]                                |mprj_io[20]                                
mprj_io[21]                                |mprj_io[21]                                
mprj_io[22]                                |mprj_io[22]                                
mprj_io[23]                                |mprj_io[23]                                
mprj_io[24]                                |mprj_io[24]                                
mprj_io[25]                                |mprj_io[25]                                
mprj_io[26]                                |mprj_io[26]                                
mprj_io[27]                                |mprj_io[27]                                
mprj_io[28]                                |mprj_io[28]                                
mprj_io[29]                                |mprj_io[29]                                
mprj_io[2]                                 |mprj_io[2]                                 
mprj_io[30]                                |mprj_io[30]                                
mprj_io[31]                                |mprj_io[31]                                
mprj_io[32]                                |mprj_io[32]                                
mprj_io[33]                                |mprj_io[33]                                
mprj_io[34]                                |mprj_io[34]                                
mprj_io[35]                                |mprj_io[35]                                
mprj_io[36]                                |mprj_io[36]                                
mprj_io[37]                                |mprj_io[37]                                
mprj_io[3]                                 |mprj_io[3]                                 
mprj_io[4]                                 |mprj_io[4]                                 
mprj_io[5]                                 |mprj_io[5]                                 
mprj_io[6]                                 |mprj_io[6]                                 
mprj_io[7]                                 |mprj_io[7]                                 
mprj_io[8]                                 |mprj_io[8]                                 
mprj_io[9]                                 |mprj_io[9]                                 
mprj_io_drive_sel[0]                       |mprj_io_drive_sel[0]                       
mprj_io_drive_sel[10]                      |mprj_io_drive_sel[10]                      
mprj_io_drive_sel[11]                      |mprj_io_drive_sel[11]                      
mprj_io_drive_sel[12]                      |mprj_io_drive_sel[12]                      
mprj_io_drive_sel[13]                      |mprj_io_drive_sel[13]                      
mprj_io_drive_sel[14]                      |mprj_io_drive_sel[14]                      
mprj_io_drive_sel[15]                      |mprj_io_drive_sel[15]                      
mprj_io_drive_sel[16]                      |mprj_io_drive_sel[16]                      
mprj_io_drive_sel[17]                      |mprj_io_drive_sel[17]                      
mprj_io_drive_sel[18]                      |mprj_io_drive_sel[18]                      
mprj_io_drive_sel[19]                      |mprj_io_drive_sel[19]                      
mprj_io_drive_sel[1]                       |mprj_io_drive_sel[1]                       
mprj_io_drive_sel[20]                      |mprj_io_drive_sel[20]                      
mprj_io_drive_sel[21]                      |mprj_io_drive_sel[21]                      
mprj_io_drive_sel[22]                      |mprj_io_drive_sel[22]                      
mprj_io_drive_sel[23]                      |mprj_io_drive_sel[23]                      
mprj_io_drive_sel[24]                      |mprj_io_drive_sel[24]                      
mprj_io_drive_sel[25]                      |mprj_io_drive_sel[25]                      
mprj_io_drive_sel[26]                      |mprj_io_drive_sel[26]                      
mprj_io_drive_sel[27]                      |mprj_io_drive_sel[27]                      
mprj_io_drive_sel[28]                      |mprj_io_drive_sel[28]                      
mprj_io_drive_sel[29]                      |mprj_io_drive_sel[29]                      
mprj_io_drive_sel[2]                       |mprj_io_drive_sel[2]                       
mprj_io_drive_sel[30]                      |mprj_io_drive_sel[30]                      
mprj_io_drive_sel[31]                      |mprj_io_drive_sel[31]                      
mprj_io_drive_sel[32]                      |mprj_io_drive_sel[32]                      
mprj_io_drive_sel[33]                      |mprj_io_drive_sel[33]                      
mprj_io_drive_sel[34]                      |mprj_io_drive_sel[34]                      
mprj_io_drive_sel[35]                      |mprj_io_drive_sel[35]                      
mprj_io_drive_sel[36]                      |mprj_io_drive_sel[36]                      
mprj_io_drive_sel[37]                      |mprj_io_drive_sel[37]                      
mprj_io_drive_sel[38]                      |mprj_io_drive_sel[38]                      
mprj_io_drive_sel[39]                      |mprj_io_drive_sel[39]                      
mprj_io_drive_sel[3]                       |mprj_io_drive_sel[3]                       
mprj_io_drive_sel[40]                      |mprj_io_drive_sel[40]                      
mprj_io_drive_sel[41]                      |mprj_io_drive_sel[41]                      
mprj_io_drive_sel[42]                      |mprj_io_drive_sel[42]                      
mprj_io_drive_sel[43]                      |mprj_io_drive_sel[43]                      
mprj_io_drive_sel[44]                      |mprj_io_drive_sel[44]                      
mprj_io_drive_sel[45]                      |mprj_io_drive_sel[45]                      
mprj_io_drive_sel[46]                      |mprj_io_drive_sel[46]                      
mprj_io_drive_sel[47]                      |mprj_io_drive_sel[47]                      
mprj_io_drive_sel[48]                      |mprj_io_drive_sel[48]                      
mprj_io_drive_sel[49]                      |mprj_io_drive_sel[49]                      
mprj_io_drive_sel[4]                       |mprj_io_drive_sel[4]                       
mprj_io_drive_sel[51]                      |mprj_io_drive_sel[51]                      
mprj_io_drive_sel[52]                      |mprj_io_drive_sel[52]                      
mprj_io_drive_sel[53]                      |mprj_io_drive_sel[53]                      
mprj_io_drive_sel[54]                      |mprj_io_drive_sel[54]                      
mprj_io_drive_sel[55]                      |mprj_io_drive_sel[55]                      
mprj_io_drive_sel[56]                      |mprj_io_drive_sel[56]                      
mprj_io_drive_sel[57]                      |mprj_io_drive_sel[57]                      
mprj_io_drive_sel[58]                      |mprj_io_drive_sel[58]                      
mprj_io_drive_sel[59]                      |mprj_io_drive_sel[59]                      
mprj_io_drive_sel[5]                       |mprj_io_drive_sel[5]                       
mprj_io_drive_sel[61]                      |mprj_io_drive_sel[61]                      
mprj_io_drive_sel[62]                      |mprj_io_drive_sel[62]                      
mprj_io_drive_sel[63]                      |mprj_io_drive_sel[63]                      
mprj_io_drive_sel[64]                      |mprj_io_drive_sel[64]                      
mprj_io_drive_sel[65]                      |mprj_io_drive_sel[65]                      
mprj_io_drive_sel[66]                      |mprj_io_drive_sel[66]                      
mprj_io_drive_sel[67]                      |mprj_io_drive_sel[67]                      
mprj_io_drive_sel[68]                      |mprj_io_drive_sel[68]                      
mprj_io_drive_sel[69]                      |mprj_io_drive_sel[69]                      
mprj_io_drive_sel[6]                       |mprj_io_drive_sel[6]                       
mprj_io_drive_sel[70]                      |mprj_io_drive_sel[70]                      
mprj_io_drive_sel[71]                      |mprj_io_drive_sel[71]                      
mprj_io_drive_sel[72]                      |mprj_io_drive_sel[72]                      
mprj_io_drive_sel[73]                      |mprj_io_drive_sel[73]                      
mprj_io_drive_sel[74]                      |mprj_io_drive_sel[74]                      
mprj_io_drive_sel[75]                      |mprj_io_drive_sel[75]                      
mprj_io_drive_sel[7]                       |mprj_io_drive_sel[7]                       
mprj_io_drive_sel[8]                       |mprj_io_drive_sel[8]                       
mprj_io_drive_sel[9]                       |mprj_io_drive_sel[9]                       
mprj_io_in[0]                              |mprj_io_in[0]                              
mprj_io_in[10]                             |mprj_io_in[10]                             
mprj_io_in[11]                             |mprj_io_in[11]                             
mprj_io_in[12]                             |mprj_io_in[12]                             
mprj_io_in[13]                             |mprj_io_in[13]                             
mprj_io_in[14]                             |mprj_io_in[14]                             
mprj_io_in[15]                             |mprj_io_in[15]                             
mprj_io_in[16]                             |mprj_io_in[16]                             
mprj_io_in[17]                             |mprj_io_in[17]                             
mprj_io_in[18]                             |mprj_io_in[18]                             
mprj_io_in[19]                             |mprj_io_in[19]                             
mprj_io_in[1]                              |mprj_io_in[1]                              
mprj_io_in[20]                             |mprj_io_in[20]                             
mprj_io_in[21]                             |mprj_io_in[21]                             
mprj_io_in[22]                             |mprj_io_in[22]                             
mprj_io_in[23]                             |mprj_io_in[23]                             
mprj_io_in[24]                             |mprj_io_in[24]                             
mprj_io_in[25]                             |mprj_io_in[25]                             
mprj_io_in[26]                             |mprj_io_in[26]                             
mprj_io_in[27]                             |mprj_io_in[27]                             
mprj_io_in[28]                             |mprj_io_in[28]                             
mprj_io_in[29]                             |mprj_io_in[29]                             
mprj_io_in[2]                              |mprj_io_in[2]                              
mprj_io_in[30]                             |mprj_io_in[30]                             
mprj_io_in[31]                             |mprj_io_in[31]                             
mprj_io_in[32]                             |mprj_io_in[32]                             
mprj_io_in[33]                             |mprj_io_in[33]                             
mprj_io_in[34]                             |mprj_io_in[34]                             
mprj_io_in[35]                             |mprj_io_in[35]                             
mprj_io_in[36]                             |mprj_io_in[36]                             
mprj_io_in[37]                             |mprj_io_in[37]                             
mprj_io_in[3]                              |mprj_io_in[3]                              
mprj_io_in[4]                              |mprj_io_in[4]                              
mprj_io_in[5]                              |mprj_io_in[5]                              
mprj_io_in[6]                              |mprj_io_in[6]                              
mprj_io_in[7]                              |mprj_io_in[7]                              
mprj_io_in[8]                              |mprj_io_in[8]                              
mprj_io_in[9]                              |mprj_io_in[9]                              
mprj_io_out[0]                             |mprj_io_out[0]                             
mprj_io_out[10]                            |mprj_io_out[10]                            
mprj_io_out[11]                            |mprj_io_out[11]                            
mprj_io_out[12]                            |mprj_io_out[12]                            
mprj_io_out[13]                            |mprj_io_out[13]                            
mprj_io_out[14]                            |mprj_io_out[14]                            
mprj_io_out[15]                            |mprj_io_out[15]                            
mprj_io_out[16]                            |mprj_io_out[16]                            
mprj_io_out[17]                            |mprj_io_out[17]                            
mprj_io_out[18]                            |mprj_io_out[18]                            
mprj_io_out[19]                            |mprj_io_out[19]                            
mprj_io_out[1]                             |mprj_io_out[1]                             
mprj_io_out[20]                            |mprj_io_out[20]                            
mprj_io_out[21]                            |mprj_io_out[21]                            
mprj_io_out[22]                            |mprj_io_out[22]                            
mprj_io_out[23]                            |mprj_io_out[23]                            
mprj_io_out[24]                            |mprj_io_out[24]                            
mprj_io_out[25]                            |mprj_io_out[25]                            
mprj_io_out[26]                            |mprj_io_out[26]                            
mprj_io_out[27]                            |mprj_io_out[27]                            
mprj_io_out[28]                            |mprj_io_out[28]                            
mprj_io_out[29]                            |mprj_io_out[29]                            
mprj_io_out[2]                             |mprj_io_out[2]                             
mprj_io_out[30]                            |mprj_io_out[30]                            
mprj_io_out[31]                            |mprj_io_out[31]                            
mprj_io_out[32]                            |mprj_io_out[32]                            
mprj_io_out[33]                            |mprj_io_out[33]                            
mprj_io_out[34]                            |mprj_io_out[34]                            
mprj_io_out[35]                            |mprj_io_out[35]                            
mprj_io_out[36]                            |mprj_io_out[36]                            
mprj_io_out[37]                            |mprj_io_out[37]                            
mprj_io_out[3]                             |mprj_io_out[3]                             
mprj_io_out[4]                             |mprj_io_out[4]                             
mprj_io_out[5]                             |mprj_io_out[5]                             
mprj_io_out[6]                             |mprj_io_out[6]                             
mprj_io_out[7]                             |mprj_io_out[7]                             
mprj_io_out[8]                             |mprj_io_out[8]                             
mprj_io_out[9]                             |mprj_io_out[9]                             
resetb                                     |resetb                                     
resetb_core                                |resetb_core                                
vdd                                        |VDD                                        
vss                                        |VSS                                        
(no matching pin)                          |gpio_pd_select_core                        
(no matching pin)                          |gpio_pu_select_core                        
(no matching pin)                          |gpio_schmitt_select_core                   
(no matching pin)                          |gpio_slew_select_core                      
(no matching pin)                          |mprj_io_drive_sel[60]                      
(no matching pin)                          |mprj_io_drive_sel[50]                      
(no matching pin)                          |mprj_io_ie[37]                             
(no matching pin)                          |mprj_io_ie[36]                             
(no matching pin)                          |mprj_io_ie[35]                             
(no matching pin)                          |mprj_io_ie[34]                             
(no matching pin)                          |mprj_io_ie[33]                             
(no matching pin)                          |mprj_io_ie[32]                             
(no matching pin)                          |mprj_io_ie[31]                             
(no matching pin)                          |mprj_io_ie[30]                             
(no matching pin)                          |mprj_io_ie[29]                             
(no matching pin)                          |mprj_io_ie[28]                             
(no matching pin)                          |mprj_io_ie[27]                             
(no matching pin)                          |mprj_io_ie[26]                             
(no matching pin)                          |mprj_io_ie[25]                             
(no matching pin)                          |mprj_io_ie[24]                             
(no matching pin)                          |mprj_io_ie[23]                             
(no matching pin)                          |mprj_io_ie[22]                             
(no matching pin)                          |mprj_io_ie[21]                             
(no matching pin)                          |mprj_io_ie[20]                             
(no matching pin)                          |mprj_io_ie[19]                             
(no matching pin)                          |mprj_io_ie[18]                             
(no matching pin)                          |mprj_io_ie[17]                             
(no matching pin)                          |mprj_io_ie[16]                             
(no matching pin)                          |mprj_io_ie[15]                             
(no matching pin)                          |mprj_io_ie[14]                             
(no matching pin)                          |mprj_io_ie[13]                             
(no matching pin)                          |mprj_io_ie[12]                             
(no matching pin)                          |mprj_io_ie[11]                             
(no matching pin)                          |mprj_io_ie[10]                             
(no matching pin)                          |mprj_io_ie[9]                              
(no matching pin)                          |mprj_io_ie[8]                              
(no matching pin)                          |mprj_io_ie[7]                              
(no matching pin)                          |mprj_io_ie[6]                              
(no matching pin)                          |mprj_io_ie[5]                              
(no matching pin)                          |mprj_io_ie[4]                              
(no matching pin)                          |mprj_io_ie[3]                              
(no matching pin)                          |mprj_io_ie[2]                              
(no matching pin)                          |mprj_io_ie[1]                              
(no matching pin)                          |mprj_io_ie[0]                              
(no matching pin)                          |mprj_io_oe[37]                             
(no matching pin)                          |mprj_io_oe[36]                             
(no matching pin)                          |mprj_io_oe[35]                             
(no matching pin)                          |mprj_io_oe[34]                             
(no matching pin)                          |mprj_io_oe[33]                             
(no matching pin)                          |mprj_io_oe[32]                             
(no matching pin)                          |mprj_io_oe[31]                             
(no matching pin)                          |mprj_io_oe[30]                             
(no matching pin)                          |mprj_io_oe[29]                             
(no matching pin)                          |mprj_io_oe[28]                             
(no matching pin)                          |mprj_io_oe[27]                             
(no matching pin)                          |mprj_io_oe[26]                             
(no matching pin)                          |mprj_io_oe[25]                             
(no matching pin)                          |mprj_io_oe[24]                             
(no matching pin)                          |mprj_io_oe[23]                             
(no matching pin)                          |mprj_io_oe[22]                             
(no matching pin)                          |mprj_io_oe[21]                             
(no matching pin)                          |mprj_io_oe[20]                             
(no matching pin)                          |mprj_io_oe[19]                             
(no matching pin)                          |mprj_io_oe[18]                             
(no matching pin)                          |mprj_io_oe[17]                             
(no matching pin)                          |mprj_io_oe[16]                             
(no matching pin)                          |mprj_io_oe[15]                             
(no matching pin)                          |mprj_io_oe[14]                             
(no matching pin)                          |mprj_io_oe[13]                             
(no matching pin)                          |mprj_io_oe[12]                             
(no matching pin)                          |mprj_io_oe[11]                             
(no matching pin)                          |mprj_io_oe[10]                             
(no matching pin)                          |mprj_io_oe[9]                              
(no matching pin)                          |mprj_io_oe[8]                              
(no matching pin)                          |mprj_io_oe[7]                              
(no matching pin)                          |mprj_io_oe[6]                              
(no matching pin)                          |mprj_io_oe[5]                              
(no matching pin)                          |mprj_io_oe[4]                              
(no matching pin)                          |mprj_io_oe[3]                              
(no matching pin)                          |mprj_io_oe[2]                              
(no matching pin)                          |mprj_io_oe[1]                              
(no matching pin)                          |mprj_io_oe[0]                              
(no matching pin)                          |mprj_io_pulldown_sel[37]                   
(no matching pin)                          |mprj_io_pulldown_sel[36]                   
(no matching pin)                          |mprj_io_pulldown_sel[35]                   
(no matching pin)                          |mprj_io_pulldown_sel[34]                   
(no matching pin)                          |mprj_io_pulldown_sel[33]                   
(no matching pin)                          |mprj_io_pulldown_sel[32]                   
(no matching pin)                          |mprj_io_pulldown_sel[31]                   
(no matching pin)                          |mprj_io_pulldown_sel[30]                   
(no matching pin)                          |mprj_io_pulldown_sel[29]                   
(no matching pin)                          |mprj_io_pulldown_sel[28]                   
(no matching pin)                          |mprj_io_pulldown_sel[27]                   
(no matching pin)                          |mprj_io_pulldown_sel[26]                   
(no matching pin)                          |mprj_io_pulldown_sel[25]                   
(no matching pin)                          |mprj_io_pulldown_sel[24]                   
(no matching pin)                          |mprj_io_pulldown_sel[23]                   
(no matching pin)                          |mprj_io_pulldown_sel[22]                   
(no matching pin)                          |mprj_io_pulldown_sel[21]                   
(no matching pin)                          |mprj_io_pulldown_sel[20]                   
(no matching pin)                          |mprj_io_pulldown_sel[19]                   
(no matching pin)                          |mprj_io_pulldown_sel[18]                   
(no matching pin)                          |mprj_io_pulldown_sel[17]                   
(no matching pin)                          |mprj_io_pulldown_sel[16]                   
(no matching pin)                          |mprj_io_pulldown_sel[15]                   
(no matching pin)                          |mprj_io_pulldown_sel[14]                   
(no matching pin)                          |mprj_io_pulldown_sel[13]                   
(no matching pin)                          |mprj_io_pulldown_sel[12]                   
(no matching pin)                          |mprj_io_pulldown_sel[11]                   
(no matching pin)                          |mprj_io_pulldown_sel[10]                   
(no matching pin)                          |mprj_io_pulldown_sel[9]                    
(no matching pin)                          |mprj_io_pulldown_sel[8]                    
(no matching pin)                          |mprj_io_pulldown_sel[7]                    
(no matching pin)                          |mprj_io_pulldown_sel[6]                    
(no matching pin)                          |mprj_io_pulldown_sel[5]                    
(no matching pin)                          |mprj_io_pulldown_sel[4]                    
(no matching pin)                          |mprj_io_pulldown_sel[3]                    
(no matching pin)                          |mprj_io_pulldown_sel[2]                    
(no matching pin)                          |mprj_io_pulldown_sel[1]                    
(no matching pin)                          |mprj_io_pulldown_sel[0]                    
(no matching pin)                          |mprj_io_pullup_sel[37]                     
(no matching pin)                          |mprj_io_pullup_sel[36]                     
(no matching pin)                          |mprj_io_pullup_sel[35]                     
(no matching pin)                          |mprj_io_pullup_sel[34]                     
(no matching pin)                          |mprj_io_pullup_sel[33]                     
(no matching pin)                          |mprj_io_pullup_sel[32]                     
(no matching pin)                          |mprj_io_pullup_sel[31]                     
(no matching pin)                          |mprj_io_pullup_sel[30]                     
(no matching pin)                          |mprj_io_pullup_sel[29]                     
(no matching pin)                          |mprj_io_pullup_sel[28]                     
(no matching pin)                          |mprj_io_pullup_sel[27]                     
(no matching pin)                          |mprj_io_pullup_sel[26]                     
(no matching pin)                          |mprj_io_pullup_sel[25]                     
(no matching pin)                          |mprj_io_pullup_sel[24]                     
(no matching pin)                          |mprj_io_pullup_sel[23]                     
(no matching pin)                          |mprj_io_pullup_sel[22]                     
(no matching pin)                          |mprj_io_pullup_sel[21]                     
(no matching pin)                          |mprj_io_pullup_sel[20]                     
(no matching pin)                          |mprj_io_pullup_sel[19]                     
(no matching pin)                          |mprj_io_pullup_sel[18]                     
(no matching pin)                          |mprj_io_pullup_sel[17]                     
(no matching pin)                          |mprj_io_pullup_sel[16]                     
(no matching pin)                          |mprj_io_pullup_sel[15]                     
(no matching pin)                          |mprj_io_pullup_sel[14]                     
(no matching pin)                          |mprj_io_pullup_sel[13]                     
(no matching pin)                          |mprj_io_pullup_sel[12]                     
(no matching pin)                          |mprj_io_pullup_sel[11]                     
(no matching pin)                          |mprj_io_pullup_sel[10]                     
(no matching pin)                          |mprj_io_pullup_sel[9]                      
(no matching pin)                          |mprj_io_pullup_sel[8]                      
(no matching pin)                          |mprj_io_pullup_sel[7]                      
(no matching pin)                          |mprj_io_pullup_sel[6]                      
(no matching pin)                          |mprj_io_pullup_sel[5]                      
(no matching pin)                          |mprj_io_pullup_sel[4]                      
(no matching pin)                          |mprj_io_pullup_sel[3]                      
(no matching pin)                          |mprj_io_pullup_sel[2]                      
(no matching pin)                          |mprj_io_pullup_sel[1]                      
(no matching pin)                          |mprj_io_pullup_sel[0]                      
(no matching pin)                          |mprj_io_schmitt_sel[37]                    
(no matching pin)                          |mprj_io_schmitt_sel[36]                    
(no matching pin)                          |mprj_io_schmitt_sel[35]                    
(no matching pin)                          |mprj_io_schmitt_sel[34]                    
(no matching pin)                          |mprj_io_schmitt_sel[33]                    
(no matching pin)                          |mprj_io_schmitt_sel[32]                    
(no matching pin)                          |mprj_io_schmitt_sel[31]                    
(no matching pin)                          |mprj_io_schmitt_sel[30]                    
(no matching pin)                          |mprj_io_schmitt_sel[29]                    
(no matching pin)                          |mprj_io_schmitt_sel[28]                    
(no matching pin)                          |mprj_io_schmitt_sel[27]                    
(no matching pin)                          |mprj_io_schmitt_sel[26]                    
(no matching pin)                          |mprj_io_schmitt_sel[25]                    
(no matching pin)                          |mprj_io_schmitt_sel[24]                    
(no matching pin)                          |mprj_io_schmitt_sel[23]                    
(no matching pin)                          |mprj_io_schmitt_sel[22]                    
(no matching pin)                          |mprj_io_schmitt_sel[21]                    
(no matching pin)                          |mprj_io_schmitt_sel[20]                    
(no matching pin)                          |mprj_io_schmitt_sel[19]                    
(no matching pin)                          |mprj_io_schmitt_sel[18]                    
(no matching pin)                          |mprj_io_schmitt_sel[17]                    
(no matching pin)                          |mprj_io_schmitt_sel[16]                    
(no matching pin)                          |mprj_io_schmitt_sel[15]                    
(no matching pin)                          |mprj_io_schmitt_sel[14]                    
(no matching pin)                          |mprj_io_schmitt_sel[13]                    
(no matching pin)                          |mprj_io_schmitt_sel[12]                    
(no matching pin)                          |mprj_io_schmitt_sel[11]                    
(no matching pin)                          |mprj_io_schmitt_sel[10]                    
(no matching pin)                          |mprj_io_schmitt_sel[9]                     
(no matching pin)                          |mprj_io_schmitt_sel[8]                     
(no matching pin)                          |mprj_io_schmitt_sel[7]                     
(no matching pin)                          |mprj_io_schmitt_sel[6]                     
(no matching pin)                          |mprj_io_schmitt_sel[5]                     
(no matching pin)                          |mprj_io_schmitt_sel[4]                     
(no matching pin)                          |mprj_io_schmitt_sel[3]                     
(no matching pin)                          |mprj_io_schmitt_sel[2]                     
(no matching pin)                          |mprj_io_schmitt_sel[1]                     
(no matching pin)                          |mprj_io_schmitt_sel[0]                     
(no matching pin)                          |mprj_io_slew_sel[37]                       
(no matching pin)                          |mprj_io_slew_sel[36]                       
(no matching pin)                          |mprj_io_slew_sel[35]                       
(no matching pin)                          |mprj_io_slew_sel[34]                       
(no matching pin)                          |mprj_io_slew_sel[33]                       
(no matching pin)                          |mprj_io_slew_sel[32]                       
(no matching pin)                          |mprj_io_slew_sel[31]                       
(no matching pin)                          |mprj_io_slew_sel[30]                       
(no matching pin)                          |mprj_io_slew_sel[29]                       
(no matching pin)                          |mprj_io_slew_sel[28]                       
(no matching pin)                          |mprj_io_slew_sel[27]                       
(no matching pin)                          |mprj_io_slew_sel[26]                       
(no matching pin)                          |mprj_io_slew_sel[25]                       
(no matching pin)                          |mprj_io_slew_sel[24]                       
(no matching pin)                          |mprj_io_slew_sel[23]                       
(no matching pin)                          |mprj_io_slew_sel[22]                       
(no matching pin)                          |mprj_io_slew_sel[21]                       
(no matching pin)                          |mprj_io_slew_sel[20]                       
(no matching pin)                          |mprj_io_slew_sel[19]                       
(no matching pin)                          |mprj_io_slew_sel[18]                       
(no matching pin)                          |mprj_io_slew_sel[17]                       
(no matching pin)                          |mprj_io_slew_sel[16]                       
(no matching pin)                          |mprj_io_slew_sel[15]                       
(no matching pin)                          |mprj_io_slew_sel[14]                       
(no matching pin)                          |mprj_io_slew_sel[13]                       
(no matching pin)                          |mprj_io_slew_sel[12]                       
(no matching pin)                          |mprj_io_slew_sel[11]                       
(no matching pin)                          |mprj_io_slew_sel[10]                       
(no matching pin)                          |mprj_io_slew_sel[9]                        
(no matching pin)                          |mprj_io_slew_sel[8]                        
(no matching pin)                          |mprj_io_slew_sel[7]                        
(no matching pin)                          |mprj_io_slew_sel[6]                        
(no matching pin)                          |mprj_io_slew_sel[5]                        
(no matching pin)                          |mprj_io_slew_sel[4]                        
(no matching pin)                          |mprj_io_slew_sel[3]                        
(no matching pin)                          |mprj_io_slew_sel[2]                        
(no matching pin)                          |mprj_io_slew_sel[1]                        
(no matching pin)                          |mprj_io_slew_sel[0]                        
gpio_pd_select                             |(no matching pin)                          
gpio_pu_select                             |(no matching pin)                          
gpio_schmitt_select                        |(no matching pin)                          
gpio_slew_select                           |(no matching pin)                          
mprj_io_drive_sel[525]                     |(no matching pin)                          
mprj_io_inen[0]                            |(no matching pin)                          
mprj_io_inen[10]                           |(no matching pin)                          
mprj_io_inen[11]                           |(no matching pin)                          
mprj_io_inen[12]                           |(no matching pin)                          
mprj_io_inen[13]                           |(no matching pin)                          
mprj_io_inen[14]                           |(no matching pin)                          
mprj_io_inen[15]                           |(no matching pin)                          
mprj_io_inen[16]                           |(no matching pin)                          
mprj_io_inen[17]                           |(no matching pin)                          
mprj_io_inen[18]                           |(no matching pin)                          
mprj_io_inen[19]                           |(no matching pin)                          
mprj_io_inen[1]                            |(no matching pin)                          
mprj_io_inen[20]                           |(no matching pin)                          
mprj_io_inen[21]                           |(no matching pin)                          
mprj_io_inen[22]                           |(no matching pin)                          
mprj_io_inen[23]                           |(no matching pin)                          
mprj_io_inen[24]                           |(no matching pin)                          
mprj_io_inen[25]                           |(no matching pin)                          
mprj_io_inen[26]                           |(no matching pin)                          
mprj_io_inen[27]                           |(no matching pin)                          
mprj_io_inen[28]                           |(no matching pin)                          
mprj_io_inen[29]                           |(no matching pin)                          
mprj_io_inen[2]                            |(no matching pin)                          
mprj_io_inen[30]                           |(no matching pin)                          
mprj_io_inen[31]                           |(no matching pin)                          
mprj_io_inen[32]                           |(no matching pin)                          
mprj_io_inen[33]                           |(no matching pin)                          
mprj_io_inen[34]                           |(no matching pin)                          
mprj_io_inen[35]                           |(no matching pin)                          
mprj_io_inen[36]                           |(no matching pin)                          
mprj_io_inen[37]                           |(no matching pin)                          
mprj_io_inen[3]                            |(no matching pin)                          
mprj_io_inen[4]                            |(no matching pin)                          
mprj_io_inen[5]                            |(no matching pin)                          
mprj_io_inen[6]                            |(no matching pin)                          
mprj_io_inen[7]                            |(no matching pin)                          
mprj_io_inen[8]                            |(no matching pin)                          
mprj_io_inen[9]                            |(no matching pin)                          
mprj_io_outen[0]                           |(no matching pin)                          
mprj_io_outen[10]                          |(no matching pin)                          
mprj_io_outen[11]                          |(no matching pin)                          
mprj_io_outen[12]                          |(no matching pin)                          
mprj_io_outen[13]                          |(no matching pin)                          
mprj_io_outen[14]                          |(no matching pin)                          
mprj_io_outen[15]                          |(no matching pin)                          
mprj_io_outen[16]                          |(no matching pin)                          
mprj_io_outen[17]                          |(no matching pin)                          
mprj_io_outen[18]                          |(no matching pin)                          
mprj_io_outen[19]                          |(no matching pin)                          
mprj_io_outen[1]                           |(no matching pin)                          
mprj_io_outen[20]                          |(no matching pin)                          
mprj_io_outen[21]                          |(no matching pin)                          
mprj_io_outen[22]                          |(no matching pin)                          
mprj_io_outen[23]                          |(no matching pin)                          
mprj_io_outen[24]                          |(no matching pin)                          
mprj_io_outen[25]                          |(no matching pin)                          
mprj_io_outen[26]                          |(no matching pin)                          
mprj_io_outen[27]                          |(no matching pin)                          
mprj_io_outen[28]                          |(no matching pin)                          
mprj_io_outen[29]                          |(no matching pin)                          
mprj_io_outen[2]                           |(no matching pin)                          
mprj_io_outen[30]                          |(no matching pin)                          
mprj_io_outen[31]                          |(no matching pin)                          
mprj_io_outen[32]                          |(no matching pin)                          
mprj_io_outen[33]                          |(no matching pin)                          
mprj_io_outen[34]                          |(no matching pin)                          
mprj_io_outen[35]                          |(no matching pin)                          
mprj_io_outen[36]                          |(no matching pin)                          
mprj_io_outen[37]                          |(no matching pin)                          
mprj_io_outen[3]                           |(no matching pin)                          
mprj_io_outen[4]                           |(no matching pin)                          
mprj_io_outen[5]                           |(no matching pin)                          
mprj_io_outen[6]                           |(no matching pin)                          
mprj_io_outen[7]                           |(no matching pin)                          
mprj_io_outen[8]                           |(no matching pin)                          
mprj_io_outen[9]                           |(no matching pin)                          
mprj_io_pd_select[0]                       |(no matching pin)                          
mprj_io_pd_select[10]                      |(no matching pin)                          
mprj_io_pd_select[11]                      |(no matching pin)                          
mprj_io_pd_select[12]                      |(no matching pin)                          
mprj_io_pd_select[13]                      |(no matching pin)                          
mprj_io_pd_select[14]                      |(no matching pin)                          
mprj_io_pd_select[15]                      |(no matching pin)                          
mprj_io_pd_select[16]                      |(no matching pin)                          
mprj_io_pd_select[17]                      |(no matching pin)                          
mprj_io_pd_select[18]                      |(no matching pin)                          
mprj_io_pd_select[19]                      |(no matching pin)                          
mprj_io_pd_select[1]                       |(no matching pin)                          
mprj_io_pd_select[20]                      |(no matching pin)                          
mprj_io_pd_select[21]                      |(no matching pin)                          
mprj_io_pd_select[22]                      |(no matching pin)                          
mprj_io_pd_select[23]                      |(no matching pin)                          
mprj_io_pd_select[24]                      |(no matching pin)                          
mprj_io_pd_select[25]                      |(no matching pin)                          
mprj_io_pd_select[26]                      |(no matching pin)                          
mprj_io_pd_select[27]                      |(no matching pin)                          
mprj_io_pd_select[28]                      |(no matching pin)                          
mprj_io_pd_select[29]                      |(no matching pin)                          
mprj_io_pd_select[2]                       |(no matching pin)                          
mprj_io_pd_select[30]                      |(no matching pin)                          
mprj_io_pd_select[31]                      |(no matching pin)                          
mprj_io_pd_select[32]                      |(no matching pin)                          
mprj_io_pd_select[33]                      |(no matching pin)                          
mprj_io_pd_select[34]                      |(no matching pin)                          
mprj_io_pd_select[35]                      |(no matching pin)                          
mprj_io_pd_select[36]                      |(no matching pin)                          
mprj_io_pd_select[37]                      |(no matching pin)                          
mprj_io_pd_select[3]                       |(no matching pin)                          
mprj_io_pd_select[4]                       |(no matching pin)                          
mprj_io_pd_select[5]                       |(no matching pin)                          
mprj_io_pd_select[6]                       |(no matching pin)                          
mprj_io_pd_select[7]                       |(no matching pin)                          
mprj_io_pd_select[8]                       |(no matching pin)                          
mprj_io_pd_select[9]                       |(no matching pin)                          
mprj_io_pu_select[0]                       |(no matching pin)                          
mprj_io_pu_select[10]                      |(no matching pin)                          
mprj_io_pu_select[11]                      |(no matching pin)                          
mprj_io_pu_select[12]                      |(no matching pin)                          
mprj_io_pu_select[13]                      |(no matching pin)                          
mprj_io_pu_select[14]                      |(no matching pin)                          
mprj_io_pu_select[15]                      |(no matching pin)                          
mprj_io_pu_select[16]                      |(no matching pin)                          
mprj_io_pu_select[17]                      |(no matching pin)                          
mprj_io_pu_select[18]                      |(no matching pin)                          
mprj_io_pu_select[19]                      |(no matching pin)                          
mprj_io_pu_select[1]                       |(no matching pin)                          
mprj_io_pu_select[20]                      |(no matching pin)                          
mprj_io_pu_select[21]                      |(no matching pin)                          
mprj_io_pu_select[22]                      |(no matching pin)                          
mprj_io_pu_select[23]                      |(no matching pin)                          
mprj_io_pu_select[24]                      |(no matching pin)                          
mprj_io_pu_select[25]                      |(no matching pin)                          
mprj_io_pu_select[26]                      |(no matching pin)                          
mprj_io_pu_select[27]                      |(no matching pin)                          
mprj_io_pu_select[28]                      |(no matching pin)                          
mprj_io_pu_select[29]                      |(no matching pin)                          
mprj_io_pu_select[2]                       |(no matching pin)                          
mprj_io_pu_select[30]                      |(no matching pin)                          
mprj_io_pu_select[31]                      |(no matching pin)                          
mprj_io_pu_select[32]                      |(no matching pin)                          
mprj_io_pu_select[33]                      |(no matching pin)                          
mprj_io_pu_select[34]                      |(no matching pin)                          
mprj_io_pu_select[35]                      |(no matching pin)                          
mprj_io_pu_select[36]                      |(no matching pin)                          
mprj_io_pu_select[37]                      |(no matching pin)                          
mprj_io_pu_select[3]                       |(no matching pin)                          
mprj_io_pu_select[4]                       |(no matching pin)                          
mprj_io_pu_select[5]                       |(no matching pin)                          
mprj_io_pu_select[6]                       |(no matching pin)                          
mprj_io_pu_select[7]                       |(no matching pin)                          
mprj_io_pu_select[8]                       |(no matching pin)                          
mprj_io_pu_select[9]                       |(no matching pin)                          
mprj_io_schmitt_select[0]                  |(no matching pin)                          
mprj_io_schmitt_select[10]                 |(no matching pin)                          
mprj_io_schmitt_select[11]                 |(no matching pin)                          
mprj_io_schmitt_select[12]                 |(no matching pin)                          
mprj_io_schmitt_select[13]                 |(no matching pin)                          
mprj_io_schmitt_select[14]                 |(no matching pin)                          
mprj_io_schmitt_select[15]                 |(no matching pin)                          
mprj_io_schmitt_select[16]                 |(no matching pin)                          
mprj_io_schmitt_select[17]                 |(no matching pin)                          
mprj_io_schmitt_select[18]                 |(no matching pin)                          
mprj_io_schmitt_select[19]                 |(no matching pin)                          
mprj_io_schmitt_select[1]                  |(no matching pin)                          
mprj_io_schmitt_select[20]                 |(no matching pin)                          
mprj_io_schmitt_select[21]                 |(no matching pin)                          
mprj_io_schmitt_select[22]                 |(no matching pin)                          
mprj_io_schmitt_select[23]                 |(no matching pin)                          
mprj_io_schmitt_select[24]                 |(no matching pin)                          
mprj_io_schmitt_select[25]                 |(no matching pin)                          
mprj_io_schmitt_select[26]                 |(no matching pin)                          
mprj_io_schmitt_select[27]                 |(no matching pin)                          
mprj_io_schmitt_select[28]                 |(no matching pin)                          
mprj_io_schmitt_select[29]                 |(no matching pin)                          
mprj_io_schmitt_select[2]                  |(no matching pin)                          
mprj_io_schmitt_select[30]                 |(no matching pin)                          
mprj_io_schmitt_select[31]                 |(no matching pin)                          
mprj_io_schmitt_select[32]                 |(no matching pin)                          
mprj_io_schmitt_select[33]                 |(no matching pin)                          
mprj_io_schmitt_select[34]                 |(no matching pin)                          
mprj_io_schmitt_select[35]                 |(no matching pin)                          
mprj_io_schmitt_select[36]                 |(no matching pin)                          
mprj_io_schmitt_select[37]                 |(no matching pin)                          
mprj_io_schmitt_select[3]                  |(no matching pin)                          
mprj_io_schmitt_select[4]                  |(no matching pin)                          
mprj_io_schmitt_select[5]                  |(no matching pin)                          
mprj_io_schmitt_select[6]                  |(no matching pin)                          
mprj_io_schmitt_select[7]                  |(no matching pin)                          
mprj_io_schmitt_select[8]                  |(no matching pin)                          
mprj_io_schmitt_select[9]                  |(no matching pin)                          
mprj_io_slew_select[0]                     |(no matching pin)                          
mprj_io_slew_select[10]                    |(no matching pin)                          
mprj_io_slew_select[11]                    |(no matching pin)                          
mprj_io_slew_select[12]                    |(no matching pin)                          
mprj_io_slew_select[13]                    |(no matching pin)                          
mprj_io_slew_select[14]                    |(no matching pin)                          
mprj_io_slew_select[15]                    |(no matching pin)                          
mprj_io_slew_select[16]                    |(no matching pin)                          
mprj_io_slew_select[17]                    |(no matching pin)                          
mprj_io_slew_select[18]                    |(no matching pin)                          
mprj_io_slew_select[19]                    |(no matching pin)                          
mprj_io_slew_select[1]                     |(no matching pin)                          
mprj_io_slew_select[20]                    |(no matching pin)                          
mprj_io_slew_select[21]                    |(no matching pin)                          
mprj_io_slew_select[22]                    |(no matching pin)                          
mprj_io_slew_select[23]                    |(no matching pin)                          
mprj_io_slew_select[24]                    |(no matching pin)                          
mprj_io_slew_select[25]                    |(no matching pin)                          
mprj_io_slew_select[26]                    |(no matching pin)                          
mprj_io_slew_select[27]                    |(no matching pin)                          
mprj_io_slew_select[28]                    |(no matching pin)                          
mprj_io_slew_select[29]                    |(no matching pin)                          
mprj_io_slew_select[2]                     |(no matching pin)                          
mprj_io_slew_select[30]                    |(no matching pin)                          
mprj_io_slew_select[31]                    |(no matching pin)                          
mprj_io_slew_select[32]                    |(no matching pin)                          
mprj_io_slew_select[33]                    |(no matching pin)                          
mprj_io_slew_select[34]                    |(no matching pin)                          
mprj_io_slew_select[35]                    |(no matching pin)                          
mprj_io_slew_select[36]                    |(no matching pin)                          
mprj_io_slew_select[37]                    |(no matching pin)                          
mprj_io_slew_select[3]                     |(no matching pin)                          
mprj_io_slew_select[4]                     |(no matching pin)                          
mprj_io_slew_select[5]                     |(no matching pin)                          
mprj_io_slew_select[6]                     |(no matching pin)                          
mprj_io_slew_select[7]                     |(no matching pin)                          
mprj_io_slew_select[8]                     |(no matching pin)                          
mprj_io_slew_select[9]                     |(no matching pin)                          
GF_NI_COR_3/VSS                            |(no matching pin)                          
GF_NI_COR_3/VDD                            |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes chip_io and chip_io are equivalent.
Warning: Equate pins:  cell mgmt_core_wrapper is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: mgmt_core_wrapper               |Circuit 2: mgmt_core_wrapper               
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
core_clk                                   |core_clk                                   
core_rstn                                  |core_rstn                                  
debug_in                                   |debug_in                                   
debug_mode                                 |debug_mode                                 
debug_oeb                                  |debug_oeb                                  
debug_out                                  |debug_out                                  
flash_clk                                  |flash_clk                                  
flash_csb                                  |flash_csb                                  
flash_io0_di                               |flash_io0_di                               
flash_io0_do                               |flash_io0_do                               
flash_io0_oeb                              |flash_io0_oeb                              
flash_io1_di                               |flash_io1_di                               
flash_io1_do                               |flash_io1_do                               
flash_io1_oeb                              |flash_io1_oeb                              
flash_io2_di                               |flash_io2_di                               
flash_io2_do                               |flash_io2_do                               
flash_io2_oeb                              |flash_io2_oeb                              
flash_io3_di                               |flash_io3_di                               
flash_io3_do                               |flash_io3_do                               
flash_io3_oeb                              |flash_io3_oeb                              
gpio_in_pad                                |gpio_in_pad                                
gpio_inenb_pad                             |gpio_inenb_pad                             
gpio_mode0_pad                             |gpio_mode0_pad                             
gpio_mode1_pad                             |gpio_mode1_pad                             
gpio_out_pad                               |gpio_out_pad                               
gpio_outenb_pad                            |gpio_outenb_pad                            
hk_ack_i                                   |hk_ack_i                                   
hk_cyc_o                                   |hk_cyc_o                                   
hk_dat_i[0]                                |hk_dat_i[0]                                
hk_dat_i[10]                               |hk_dat_i[10]                               
hk_dat_i[11]                               |hk_dat_i[11]                               
hk_dat_i[12]                               |hk_dat_i[12]                               
hk_dat_i[13]                               |hk_dat_i[13]                               
hk_dat_i[14]                               |hk_dat_i[14]                               
hk_dat_i[15]                               |hk_dat_i[15]                               
hk_dat_i[16]                               |hk_dat_i[16]                               
hk_dat_i[17]                               |hk_dat_i[17]                               
hk_dat_i[18]                               |hk_dat_i[18]                               
hk_dat_i[19]                               |hk_dat_i[19]                               
hk_dat_i[1]                                |hk_dat_i[1]                                
hk_dat_i[20]                               |hk_dat_i[20]                               
hk_dat_i[21]                               |hk_dat_i[21]                               
hk_dat_i[22]                               |hk_dat_i[22]                               
hk_dat_i[23]                               |hk_dat_i[23]                               
hk_dat_i[24]                               |hk_dat_i[24]                               
hk_dat_i[25]                               |hk_dat_i[25]                               
hk_dat_i[26]                               |hk_dat_i[26]                               
hk_dat_i[27]                               |hk_dat_i[27]                               
hk_dat_i[28]                               |hk_dat_i[28]                               
hk_dat_i[29]                               |hk_dat_i[29]                               
hk_dat_i[2]                                |hk_dat_i[2]                                
hk_dat_i[30]                               |hk_dat_i[30]                               
hk_dat_i[31]                               |hk_dat_i[31]                               
hk_dat_i[3]                                |hk_dat_i[3]                                
hk_dat_i[4]                                |hk_dat_i[4]                                
hk_dat_i[5]                                |hk_dat_i[5]                                
hk_dat_i[6]                                |hk_dat_i[6]                                
hk_dat_i[7]                                |hk_dat_i[7]                                
hk_dat_i[8]                                |hk_dat_i[8]                                
hk_dat_i[9]                                |hk_dat_i[9]                                
hk_stb_o                                   |hk_stb_o                                   
irq[0]                                     |irq[0]                                     
irq[1]                                     |irq[1]                                     
irq[2]                                     |irq[2]                                     
irq[3]                                     |irq[3]                                     
irq[4]                                     |irq[4]                                     
irq[5]                                     |irq[5]                                     
la_iena[0]                                 |la_iena[0]                                 
la_iena[10]                                |la_iena[10]                                
la_iena[11]                                |la_iena[11]                                
la_iena[12]                                |la_iena[12]                                
la_iena[13]                                |la_iena[13]                                
la_iena[14]                                |la_iena[14]                                
la_iena[15]                                |la_iena[15]                                
la_iena[16]                                |la_iena[16]                                
la_iena[17]                                |la_iena[17]                                
la_iena[18]                                |la_iena[18]                                
la_iena[19]                                |la_iena[19]                                
la_iena[1]                                 |la_iena[1]                                 
la_iena[20]                                |la_iena[20]                                
la_iena[21]                                |la_iena[21]                                
la_iena[22]                                |la_iena[22]                                
la_iena[23]                                |la_iena[23]                                
la_iena[24]                                |la_iena[24]                                
la_iena[25]                                |la_iena[25]                                
la_iena[26]                                |la_iena[26]                                
la_iena[27]                                |la_iena[27]                                
la_iena[28]                                |la_iena[28]                                
la_iena[29]                                |la_iena[29]                                
la_iena[2]                                 |la_iena[2]                                 
la_iena[30]                                |la_iena[30]                                
la_iena[31]                                |la_iena[31]                                
la_iena[32]                                |la_iena[32]                                
la_iena[33]                                |la_iena[33]                                
la_iena[34]                                |la_iena[34]                                
la_iena[35]                                |la_iena[35]                                
la_iena[36]                                |la_iena[36]                                
la_iena[37]                                |la_iena[37]                                
la_iena[38]                                |la_iena[38]                                
la_iena[39]                                |la_iena[39]                                
la_iena[3]                                 |la_iena[3]                                 
la_iena[40]                                |la_iena[40]                                
la_iena[41]                                |la_iena[41]                                
la_iena[42]                                |la_iena[42]                                
la_iena[43]                                |la_iena[43]                                
la_iena[44]                                |la_iena[44]                                
la_iena[45]                                |la_iena[45]                                
la_iena[46]                                |la_iena[46]                                
la_iena[47]                                |la_iena[47]                                
la_iena[48]                                |la_iena[48]                                
la_iena[49]                                |la_iena[49]                                
la_iena[4]                                 |la_iena[4]                                 
la_iena[50]                                |la_iena[50]                                
la_iena[51]                                |la_iena[51]                                
la_iena[52]                                |la_iena[52]                                
la_iena[53]                                |la_iena[53]                                
la_iena[54]                                |la_iena[54]                                
la_iena[55]                                |la_iena[55]                                
la_iena[56]                                |la_iena[56]                                
la_iena[57]                                |la_iena[57]                                
la_iena[58]                                |la_iena[58]                                
la_iena[59]                                |la_iena[59]                                
la_iena[5]                                 |la_iena[5]                                 
la_iena[60]                                |la_iena[60]                                
la_iena[61]                                |la_iena[61]                                
la_iena[62]                                |la_iena[62]                                
la_iena[63]                                |la_iena[63]                                
la_iena[6]                                 |la_iena[6]                                 
la_iena[7]                                 |la_iena[7]                                 
la_iena[8]                                 |la_iena[8]                                 
la_iena[9]                                 |la_iena[9]                                 
la_input[0]                                |la_input[0]                                
la_input[10]                               |la_input[10]                               
la_input[11]                               |la_input[11]                               
la_input[12]                               |la_input[12]                               
la_input[13]                               |la_input[13]                               
la_input[14]                               |la_input[14]                               
la_input[15]                               |la_input[15]                               
la_input[16]                               |la_input[16]                               
la_input[17]                               |la_input[17]                               
la_input[18]                               |la_input[18]                               
la_input[19]                               |la_input[19]                               
la_input[1]                                |la_input[1]                                
la_input[20]                               |la_input[20]                               
la_input[21]                               |la_input[21]                               
la_input[22]                               |la_input[22]                               
la_input[23]                               |la_input[23]                               
la_input[24]                               |la_input[24]                               
la_input[25]                               |la_input[25]                               
la_input[26]                               |la_input[26]                               
la_input[27]                               |la_input[27]                               
la_input[28]                               |la_input[28]                               
la_input[29]                               |la_input[29]                               
la_input[2]                                |la_input[2]                                
la_input[30]                               |la_input[30]                               
la_input[31]                               |la_input[31]                               
la_input[32]                               |la_input[32]                               
la_input[33]                               |la_input[33]                               
la_input[34]                               |la_input[34]                               
la_input[35]                               |la_input[35]                               
la_input[36]                               |la_input[36]                               
la_input[37]                               |la_input[37]                               
la_input[38]                               |la_input[38]                               
la_input[39]                               |la_input[39]                               
la_input[3]                                |la_input[3]                                
la_input[40]                               |la_input[40]                               
la_input[41]                               |la_input[41]                               
la_input[42]                               |la_input[42]                               
la_input[43]                               |la_input[43]                               
la_input[44]                               |la_input[44]                               
la_input[45]                               |la_input[45]                               
la_input[46]                               |la_input[46]                               
la_input[47]                               |la_input[47]                               
la_input[48]                               |la_input[48]                               
la_input[49]                               |la_input[49]                               
la_input[4]                                |la_input[4]                                
la_input[50]                               |la_input[50]                               
la_input[51]                               |la_input[51]                               
la_input[52]                               |la_input[52]                               
la_input[53]                               |la_input[53]                               
la_input[54]                               |la_input[54]                               
la_input[55]                               |la_input[55]                               
la_input[56]                               |la_input[56]                               
la_input[57]                               |la_input[57]                               
la_input[58]                               |la_input[58]                               
la_input[59]                               |la_input[59]                               
la_input[5]                                |la_input[5]                                
la_input[60]                               |la_input[60]                               
la_input[61]                               |la_input[61]                               
la_input[62]                               |la_input[62]                               
la_input[63]                               |la_input[63]                               
la_input[6]                                |la_input[6]                                
la_input[7]                                |la_input[7]                                
la_input[8]                                |la_input[8]                                
la_input[9]                                |la_input[9]                                
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[10]                                |la_oenb[10]                                
la_oenb[11]                                |la_oenb[11]                                
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[9]                                 |la_oenb[9]                                 
la_output[0]                               |la_output[0]                               
la_output[10]                              |la_output[10]                              
la_output[11]                              |la_output[11]                              
la_output[12]                              |la_output[12]                              
la_output[13]                              |la_output[13]                              
la_output[14]                              |la_output[14]                              
la_output[15]                              |la_output[15]                              
la_output[16]                              |la_output[16]                              
la_output[17]                              |la_output[17]                              
la_output[18]                              |la_output[18]                              
la_output[19]                              |la_output[19]                              
la_output[1]                               |la_output[1]                               
la_output[20]                              |la_output[20]                              
la_output[21]                              |la_output[21]                              
la_output[22]                              |la_output[22]                              
la_output[23]                              |la_output[23]                              
la_output[24]                              |la_output[24]                              
la_output[25]                              |la_output[25]                              
la_output[26]                              |la_output[26]                              
la_output[27]                              |la_output[27]                              
la_output[28]                              |la_output[28]                              
la_output[29]                              |la_output[29]                              
la_output[2]                               |la_output[2]                               
la_output[30]                              |la_output[30]                              
la_output[31]                              |la_output[31]                              
la_output[32]                              |la_output[32]                              
la_output[33]                              |la_output[33]                              
la_output[34]                              |la_output[34]                              
la_output[35]                              |la_output[35]                              
la_output[36]                              |la_output[36]                              
la_output[37]                              |la_output[37]                              
la_output[38]                              |la_output[38]                              
la_output[39]                              |la_output[39]                              
la_output[3]                               |la_output[3]                               
la_output[40]                              |la_output[40]                              
la_output[41]                              |la_output[41]                              
la_output[42]                              |la_output[42]                              
la_output[43]                              |la_output[43]                              
la_output[44]                              |la_output[44]                              
la_output[45]                              |la_output[45]                              
la_output[46]                              |la_output[46]                              
la_output[47]                              |la_output[47]                              
la_output[48]                              |la_output[48]                              
la_output[49]                              |la_output[49]                              
la_output[4]                               |la_output[4]                               
la_output[50]                              |la_output[50]                              
la_output[51]                              |la_output[51]                              
la_output[52]                              |la_output[52]                              
la_output[53]                              |la_output[53]                              
la_output[54]                              |la_output[54]                              
la_output[55]                              |la_output[55]                              
la_output[56]                              |la_output[56]                              
la_output[57]                              |la_output[57]                              
la_output[58]                              |la_output[58]                              
la_output[59]                              |la_output[59]                              
la_output[5]                               |la_output[5]                               
la_output[60]                              |la_output[60]                              
la_output[61]                              |la_output[61]                              
la_output[62]                              |la_output[62]                              
la_output[63]                              |la_output[63]                              
la_output[6]                               |la_output[6]                               
la_output[7]                               |la_output[7]                               
la_output[8]                               |la_output[8]                               
la_output[9]                               |la_output[9]                               
mprj_ack_i                                 |mprj_ack_i                                 
mprj_adr_o[0]                              |mprj_adr_o[0]                              
mprj_adr_o[10]                             |mprj_adr_o[10]                             
mprj_adr_o[11]                             |mprj_adr_o[11]                             
mprj_adr_o[12]                             |mprj_adr_o[12]                             
mprj_adr_o[13]                             |mprj_adr_o[13]                             
mprj_adr_o[14]                             |mprj_adr_o[14]                             
mprj_adr_o[15]                             |mprj_adr_o[15]                             
mprj_adr_o[16]                             |mprj_adr_o[16]                             
mprj_adr_o[17]                             |mprj_adr_o[17]                             
mprj_adr_o[18]                             |mprj_adr_o[18]                             
mprj_adr_o[19]                             |mprj_adr_o[19]                             
mprj_adr_o[1]                              |mprj_adr_o[1]                              
mprj_adr_o[20]                             |mprj_adr_o[20]                             
mprj_adr_o[21]                             |mprj_adr_o[21]                             
mprj_adr_o[22]                             |mprj_adr_o[22]                             
mprj_adr_o[23]                             |mprj_adr_o[23]                             
mprj_adr_o[24]                             |mprj_adr_o[24]                             
mprj_adr_o[25]                             |mprj_adr_o[25]                             
mprj_adr_o[26]                             |mprj_adr_o[26]                             
mprj_adr_o[27]                             |mprj_adr_o[27]                             
mprj_adr_o[28]                             |mprj_adr_o[28]                             
mprj_adr_o[29]                             |mprj_adr_o[29]                             
mprj_adr_o[2]                              |mprj_adr_o[2]                              
mprj_adr_o[30]                             |mprj_adr_o[30]                             
mprj_adr_o[31]                             |mprj_adr_o[31]                             
mprj_adr_o[3]                              |mprj_adr_o[3]                              
mprj_adr_o[4]                              |mprj_adr_o[4]                              
mprj_adr_o[5]                              |mprj_adr_o[5]                              
mprj_adr_o[6]                              |mprj_adr_o[6]                              
mprj_adr_o[7]                              |mprj_adr_o[7]                              
mprj_adr_o[8]                              |mprj_adr_o[8]                              
mprj_adr_o[9]                              |mprj_adr_o[9]                              
mprj_cyc_o                                 |mprj_cyc_o                                 
mprj_dat_i[0]                              |mprj_dat_i[0]                              
mprj_dat_i[10]                             |mprj_dat_i[10]                             
mprj_dat_i[11]                             |mprj_dat_i[11]                             
mprj_dat_i[12]                             |mprj_dat_i[12]                             
mprj_dat_i[13]                             |mprj_dat_i[13]                             
mprj_dat_i[14]                             |mprj_dat_i[14]                             
mprj_dat_i[15]                             |mprj_dat_i[15]                             
mprj_dat_i[16]                             |mprj_dat_i[16]                             
mprj_dat_i[17]                             |mprj_dat_i[17]                             
mprj_dat_i[18]                             |mprj_dat_i[18]                             
mprj_dat_i[19]                             |mprj_dat_i[19]                             
mprj_dat_i[1]                              |mprj_dat_i[1]                              
mprj_dat_i[20]                             |mprj_dat_i[20]                             
mprj_dat_i[21]                             |mprj_dat_i[21]                             
mprj_dat_i[22]                             |mprj_dat_i[22]                             
mprj_dat_i[23]                             |mprj_dat_i[23]                             
mprj_dat_i[24]                             |mprj_dat_i[24]                             
mprj_dat_i[25]                             |mprj_dat_i[25]                             
mprj_dat_i[26]                             |mprj_dat_i[26]                             
mprj_dat_i[27]                             |mprj_dat_i[27]                             
mprj_dat_i[28]                             |mprj_dat_i[28]                             
mprj_dat_i[29]                             |mprj_dat_i[29]                             
mprj_dat_i[2]                              |mprj_dat_i[2]                              
mprj_dat_i[30]                             |mprj_dat_i[30]                             
mprj_dat_i[31]                             |mprj_dat_i[31]                             
mprj_dat_i[3]                              |mprj_dat_i[3]                              
mprj_dat_i[4]                              |mprj_dat_i[4]                              
mprj_dat_i[5]                              |mprj_dat_i[5]                              
mprj_dat_i[6]                              |mprj_dat_i[6]                              
mprj_dat_i[7]                              |mprj_dat_i[7]                              
mprj_dat_i[8]                              |mprj_dat_i[8]                              
mprj_dat_i[9]                              |mprj_dat_i[9]                              
mprj_dat_o[0]                              |mprj_dat_o[0]                              
mprj_dat_o[10]                             |mprj_dat_o[10]                             
mprj_dat_o[11]                             |mprj_dat_o[11]                             
mprj_dat_o[12]                             |mprj_dat_o[12]                             
mprj_dat_o[13]                             |mprj_dat_o[13]                             
mprj_dat_o[14]                             |mprj_dat_o[14]                             
mprj_dat_o[15]                             |mprj_dat_o[15]                             
mprj_dat_o[16]                             |mprj_dat_o[16]                             
mprj_dat_o[17]                             |mprj_dat_o[17]                             
mprj_dat_o[18]                             |mprj_dat_o[18]                             
mprj_dat_o[19]                             |mprj_dat_o[19]                             
mprj_dat_o[1]                              |mprj_dat_o[1]                              
mprj_dat_o[20]                             |mprj_dat_o[20]                             
mprj_dat_o[21]                             |mprj_dat_o[21]                             
mprj_dat_o[22]                             |mprj_dat_o[22]                             
mprj_dat_o[23]                             |mprj_dat_o[23]                             
mprj_dat_o[24]                             |mprj_dat_o[24]                             
mprj_dat_o[25]                             |mprj_dat_o[25]                             
mprj_dat_o[26]                             |mprj_dat_o[26]                             
mprj_dat_o[27]                             |mprj_dat_o[27]                             
mprj_dat_o[28]                             |mprj_dat_o[28]                             
mprj_dat_o[29]                             |mprj_dat_o[29]                             
mprj_dat_o[2]                              |mprj_dat_o[2]                              
mprj_dat_o[30]                             |mprj_dat_o[30]                             
mprj_dat_o[31]                             |mprj_dat_o[31]                             
mprj_dat_o[3]                              |mprj_dat_o[3]                              
mprj_dat_o[4]                              |mprj_dat_o[4]                              
mprj_dat_o[5]                              |mprj_dat_o[5]                              
mprj_dat_o[6]                              |mprj_dat_o[6]                              
mprj_dat_o[7]                              |mprj_dat_o[7]                              
mprj_dat_o[8]                              |mprj_dat_o[8]                              
mprj_dat_o[9]                              |mprj_dat_o[9]                              
mprj_sel_o[0]                              |mprj_sel_o[0]                              
mprj_sel_o[1]                              |mprj_sel_o[1]                              
mprj_sel_o[2]                              |mprj_sel_o[2]                              
mprj_sel_o[3]                              |mprj_sel_o[3]                              
mprj_stb_o                                 |mprj_stb_o                                 
mprj_wb_iena                               |mprj_wb_iena                               
mprj_we_o                                  |mprj_we_o                                  
qspi_enabled                               |qspi_enabled                               
ser_rx                                     |ser_rx                                     
ser_tx                                     |ser_tx                                     
spi_csb                                    |spi_csb                                    
spi_enabled                                |spi_enabled                                
spi_sck                                    |spi_sck                                    
spi_sdi                                    |spi_sdi                                    
spi_sdo                                    |spi_sdo                                    
spi_sdoenb                                 |spi_sdoenb                                 
trap                                       |trap                                       
uart_enabled                               |uart_enabled                               
user_irq_ena[0]                            |user_irq_ena[0]                            
user_irq_ena[1]                            |user_irq_ena[1]                            
user_irq_ena[2]                            |user_irq_ena[2]                            
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mgmt_core_wrapper and mgmt_core_wrapper are equivalent.
Warning: Equate pins:  cell simple_por is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: simple_por                      |Circuit 2: simple_por                      
-------------------------------------------|-------------------------------------------
vdd                                        |VDD                                        
vss                                        |VSS                                        
porb                                       |porb                                       
por                                        |por                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_por and simple_por are equivalent.
Warning: Equate pins:  cell caravel_clocking is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: caravel_clocking                |Circuit 2: caravel_clocking                
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
core_clk                                   |core_clk                                   
ext_clk                                    |ext_clk                                    
ext_clk_sel                                |ext_clk_sel                                
ext_reset                                  |ext_reset                                  
pll_clk                                    |pll_clk                                    
pll_clk90                                  |pll_clk90                                  
resetb                                     |resetb                                     
resetb_sync                                |resetb_sync                                
sel2[0]                                    |sel2[0]                                    
sel2[1]                                    |sel2[1]                                    
sel2[2]                                    |sel2[2]                                    
sel[0]                                     |sel[0]                                     
sel[1]                                     |sel[1]                                     
sel[2]                                     |sel[2]                                     
user_clk                                   |user_clk                                   
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes caravel_clocking and caravel_clocking are equivalent.
Warning: Equate pins:  cell spare_logic_block is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: spare_logic_block               |Circuit 2: spare_logic_block               
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
spare_xfq[0]                               |spare_xfq[0]                               
spare_xfq[1]                               |spare_xfq[1]                               
spare_xi[0]                                |spare_xi[0]                                
spare_xi[1]                                |spare_xi[1]                                
spare_xi[2]                                |spare_xi[2]                                
spare_xi[3]                                |spare_xi[3]                                
spare_xib                                  |spare_xib                                  
spare_xmx[0]                               |spare_xmx[0]                               
spare_xmx[1]                               |spare_xmx[1]                               
spare_xna[0]                               |spare_xna[0]                               
spare_xna[1]                               |spare_xna[1]                               
spare_xno[0]                               |spare_xno[0]                               
spare_xno[1]                               |spare_xno[1]                               
spare_xz[0]                                |spare_xz[0]                                
spare_xz[10]                               |spare_xz[10]                               
spare_xz[11]                               |spare_xz[11]                               
spare_xz[12]                               |spare_xz[12]                               
spare_xz[13]                               |spare_xz[13]                               
spare_xz[14]                               |spare_xz[14]                               
spare_xz[15]                               |spare_xz[15]                               
spare_xz[16]                               |spare_xz[16]                               
spare_xz[17]                               |spare_xz[17]                               
spare_xz[18]                               |spare_xz[18]                               
spare_xz[19]                               |spare_xz[19]                               
spare_xz[1]                                |spare_xz[1]                                
spare_xz[20]                               |spare_xz[20]                               
spare_xz[21]                               |spare_xz[21]                               
spare_xz[22]                               |spare_xz[22]                               
spare_xz[23]                               |spare_xz[23]                               
spare_xz[24]                               |spare_xz[24]                               
spare_xz[25]                               |spare_xz[25]                               
spare_xz[26]                               |spare_xz[26]                               
spare_xz[27]                               |spare_xz[27]                               
spare_xz[28]                               |spare_xz[28]                               
spare_xz[29]                               |spare_xz[29]                               
spare_xz[2]                                |spare_xz[2]                                
spare_xz[30]                               |spare_xz[30]                               
spare_xz[3]                                |spare_xz[3]                                
spare_xz[4]                                |spare_xz[4]                                
spare_xz[5]                                |spare_xz[5]                                
spare_xz[6]                                |spare_xz[6]                                
spare_xz[7]                                |spare_xz[7]                                
spare_xz[8]                                |spare_xz[8]                                
spare_xz[9]                                |spare_xz[9]                                
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes spare_logic_block and spare_logic_block are equivalent.
Warning: Equate pins:  cell user_id_programming is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: user_id_programming             |Circuit 2: user_id_programming             
-------------------------------------------|-------------------------------------------
mask_rev[0]                                |mask_rev[0]                                
mask_rev[10]                               |mask_rev[10]                               
mask_rev[11]                               |mask_rev[11]                               
mask_rev[12]                               |mask_rev[12]                               
mask_rev[13]                               |mask_rev[13]                               
mask_rev[14]                               |mask_rev[14]                               
mask_rev[15]                               |mask_rev[15]                               
mask_rev[16]                               |mask_rev[16]                               
mask_rev[17]                               |mask_rev[17]                               
mask_rev[18]                               |mask_rev[18]                               
mask_rev[19]                               |mask_rev[19]                               
mask_rev[1]                                |mask_rev[1]                                
mask_rev[20]                               |mask_rev[20]                               
mask_rev[21]                               |mask_rev[21]                               
mask_rev[22]                               |mask_rev[22]                               
mask_rev[23]                               |mask_rev[23]                               
mask_rev[24]                               |mask_rev[24]                               
mask_rev[25]                               |mask_rev[25]                               
mask_rev[26]                               |mask_rev[26]                               
mask_rev[27]                               |mask_rev[27]                               
mask_rev[28]                               |mask_rev[28]                               
mask_rev[29]                               |mask_rev[29]                               
mask_rev[2]                                |mask_rev[2]                                
mask_rev[30]                               |mask_rev[30]                               
mask_rev[31]                               |mask_rev[31]                               
mask_rev[3]                                |mask_rev[3]                                
mask_rev[4]                                |mask_rev[4]                                
mask_rev[5]                                |mask_rev[5]                                
mask_rev[6]                                |mask_rev[6]                                
mask_rev[7]                                |mask_rev[7]                                
mask_rev[8]                                |mask_rev[8]                                
mask_rev[9]                                |mask_rev[9]                                
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_id_programming and user_id_programming are equivalent.
Warning: Equate pins:  cell mgmt_protect is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: mgmt_protect                    |Circuit 2: mgmt_protect                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
caravel_clk                                |caravel_clk                                
caravel_clk2                               |caravel_clk2                               
caravel_rstn                               |caravel_rstn                               
la_data_in_core[0]                         |la_data_in_core[0]                         
la_data_in_core[10]                        |la_data_in_core[10]                        
la_data_in_core[11]                        |la_data_in_core[11]                        
la_data_in_core[12]                        |la_data_in_core[12]                        
la_data_in_core[13]                        |la_data_in_core[13]                        
la_data_in_core[14]                        |la_data_in_core[14]                        
la_data_in_core[15]                        |la_data_in_core[15]                        
la_data_in_core[16]                        |la_data_in_core[16]                        
la_data_in_core[17]                        |la_data_in_core[17]                        
la_data_in_core[18]                        |la_data_in_core[18]                        
la_data_in_core[19]                        |la_data_in_core[19]                        
la_data_in_core[1]                         |la_data_in_core[1]                         
la_data_in_core[20]                        |la_data_in_core[20]                        
la_data_in_core[21]                        |la_data_in_core[21]                        
la_data_in_core[22]                        |la_data_in_core[22]                        
la_data_in_core[23]                        |la_data_in_core[23]                        
la_data_in_core[24]                        |la_data_in_core[24]                        
la_data_in_core[25]                        |la_data_in_core[25]                        
la_data_in_core[26]                        |la_data_in_core[26]                        
la_data_in_core[27]                        |la_data_in_core[27]                        
la_data_in_core[28]                        |la_data_in_core[28]                        
la_data_in_core[29]                        |la_data_in_core[29]                        
la_data_in_core[2]                         |la_data_in_core[2]                         
la_data_in_core[30]                        |la_data_in_core[30]                        
la_data_in_core[31]                        |la_data_in_core[31]                        
la_data_in_core[32]                        |la_data_in_core[32]                        
la_data_in_core[33]                        |la_data_in_core[33]                        
la_data_in_core[34]                        |la_data_in_core[34]                        
la_data_in_core[35]                        |la_data_in_core[35]                        
la_data_in_core[36]                        |la_data_in_core[36]                        
la_data_in_core[37]                        |la_data_in_core[37]                        
la_data_in_core[38]                        |la_data_in_core[38]                        
la_data_in_core[39]                        |la_data_in_core[39]                        
la_data_in_core[3]                         |la_data_in_core[3]                         
la_data_in_core[40]                        |la_data_in_core[40]                        
la_data_in_core[41]                        |la_data_in_core[41]                        
la_data_in_core[42]                        |la_data_in_core[42]                        
la_data_in_core[43]                        |la_data_in_core[43]                        
la_data_in_core[44]                        |la_data_in_core[44]                        
la_data_in_core[45]                        |la_data_in_core[45]                        
la_data_in_core[46]                        |la_data_in_core[46]                        
la_data_in_core[47]                        |la_data_in_core[47]                        
la_data_in_core[48]                        |la_data_in_core[48]                        
la_data_in_core[49]                        |la_data_in_core[49]                        
la_data_in_core[4]                         |la_data_in_core[4]                         
la_data_in_core[50]                        |la_data_in_core[50]                        
la_data_in_core[51]                        |la_data_in_core[51]                        
la_data_in_core[52]                        |la_data_in_core[52]                        
la_data_in_core[53]                        |la_data_in_core[53]                        
la_data_in_core[54]                        |la_data_in_core[54]                        
la_data_in_core[55]                        |la_data_in_core[55]                        
la_data_in_core[56]                        |la_data_in_core[56]                        
la_data_in_core[57]                        |la_data_in_core[57]                        
la_data_in_core[58]                        |la_data_in_core[58]                        
la_data_in_core[59]                        |la_data_in_core[59]                        
la_data_in_core[5]                         |la_data_in_core[5]                         
la_data_in_core[60]                        |la_data_in_core[60]                        
la_data_in_core[61]                        |la_data_in_core[61]                        
la_data_in_core[62]                        |la_data_in_core[62]                        
la_data_in_core[63]                        |la_data_in_core[63]                        
la_data_in_core[6]                         |la_data_in_core[6]                         
la_data_in_core[7]                         |la_data_in_core[7]                         
la_data_in_core[8]                         |la_data_in_core[8]                         
la_data_in_core[9]                         |la_data_in_core[9]                         
la_data_in_mprj[0]                         |la_data_in_mprj[0]                         
la_data_in_mprj[10]                        |la_data_in_mprj[10]                        
la_data_in_mprj[11]                        |la_data_in_mprj[11]                        
la_data_in_mprj[12]                        |la_data_in_mprj[12]                        
la_data_in_mprj[13]                        |la_data_in_mprj[13]                        
la_data_in_mprj[14]                        |la_data_in_mprj[14]                        
la_data_in_mprj[15]                        |la_data_in_mprj[15]                        
la_data_in_mprj[16]                        |la_data_in_mprj[16]                        
la_data_in_mprj[17]                        |la_data_in_mprj[17]                        
la_data_in_mprj[18]                        |la_data_in_mprj[18]                        
la_data_in_mprj[19]                        |la_data_in_mprj[19]                        
la_data_in_mprj[1]                         |la_data_in_mprj[1]                         
la_data_in_mprj[20]                        |la_data_in_mprj[20]                        
la_data_in_mprj[21]                        |la_data_in_mprj[21]                        
la_data_in_mprj[22]                        |la_data_in_mprj[22]                        
la_data_in_mprj[23]                        |la_data_in_mprj[23]                        
la_data_in_mprj[24]                        |la_data_in_mprj[24]                        
la_data_in_mprj[25]                        |la_data_in_mprj[25]                        
la_data_in_mprj[26]                        |la_data_in_mprj[26]                        
la_data_in_mprj[27]                        |la_data_in_mprj[27]                        
la_data_in_mprj[28]                        |la_data_in_mprj[28]                        
la_data_in_mprj[29]                        |la_data_in_mprj[29]                        
la_data_in_mprj[2]                         |la_data_in_mprj[2]                         
la_data_in_mprj[30]                        |la_data_in_mprj[30]                        
la_data_in_mprj[31]                        |la_data_in_mprj[31]                        
la_data_in_mprj[32]                        |la_data_in_mprj[32]                        
la_data_in_mprj[33]                        |la_data_in_mprj[33]                        
la_data_in_mprj[34]                        |la_data_in_mprj[34]                        
la_data_in_mprj[35]                        |la_data_in_mprj[35]                        
la_data_in_mprj[36]                        |la_data_in_mprj[36]                        
la_data_in_mprj[37]                        |la_data_in_mprj[37]                        
la_data_in_mprj[38]                        |la_data_in_mprj[38]                        
la_data_in_mprj[39]                        |la_data_in_mprj[39]                        
la_data_in_mprj[3]                         |la_data_in_mprj[3]                         
la_data_in_mprj[40]                        |la_data_in_mprj[40]                        
la_data_in_mprj[41]                        |la_data_in_mprj[41]                        
la_data_in_mprj[42]                        |la_data_in_mprj[42]                        
la_data_in_mprj[43]                        |la_data_in_mprj[43]                        
la_data_in_mprj[44]                        |la_data_in_mprj[44]                        
la_data_in_mprj[45]                        |la_data_in_mprj[45]                        
la_data_in_mprj[46]                        |la_data_in_mprj[46]                        
la_data_in_mprj[47]                        |la_data_in_mprj[47]                        
la_data_in_mprj[48]                        |la_data_in_mprj[48]                        
la_data_in_mprj[49]                        |la_data_in_mprj[49]                        
la_data_in_mprj[4]                         |la_data_in_mprj[4]                         
la_data_in_mprj[50]                        |la_data_in_mprj[50]                        
la_data_in_mprj[51]                        |la_data_in_mprj[51]                        
la_data_in_mprj[52]                        |la_data_in_mprj[52]                        
la_data_in_mprj[53]                        |la_data_in_mprj[53]                        
la_data_in_mprj[54]                        |la_data_in_mprj[54]                        
la_data_in_mprj[55]                        |la_data_in_mprj[55]                        
la_data_in_mprj[56]                        |la_data_in_mprj[56]                        
la_data_in_mprj[57]                        |la_data_in_mprj[57]                        
la_data_in_mprj[58]                        |la_data_in_mprj[58]                        
la_data_in_mprj[59]                        |la_data_in_mprj[59]                        
la_data_in_mprj[5]                         |la_data_in_mprj[5]                         
la_data_in_mprj[60]                        |la_data_in_mprj[60]                        
la_data_in_mprj[61]                        |la_data_in_mprj[61]                        
la_data_in_mprj[62]                        |la_data_in_mprj[62]                        
la_data_in_mprj[63]                        |la_data_in_mprj[63]                        
la_data_in_mprj[6]                         |la_data_in_mprj[6]                         
la_data_in_mprj[7]                         |la_data_in_mprj[7]                         
la_data_in_mprj[8]                         |la_data_in_mprj[8]                         
la_data_in_mprj[9]                         |la_data_in_mprj[9]                         
la_data_out_core[0]                        |la_data_out_core[0]                        
la_data_out_core[10]                       |la_data_out_core[10]                       
la_data_out_core[11]                       |la_data_out_core[11]                       
la_data_out_core[12]                       |la_data_out_core[12]                       
la_data_out_core[13]                       |la_data_out_core[13]                       
la_data_out_core[14]                       |la_data_out_core[14]                       
la_data_out_core[15]                       |la_data_out_core[15]                       
la_data_out_core[16]                       |la_data_out_core[16]                       
la_data_out_core[17]                       |la_data_out_core[17]                       
la_data_out_core[18]                       |la_data_out_core[18]                       
la_data_out_core[19]                       |la_data_out_core[19]                       
la_data_out_core[1]                        |la_data_out_core[1]                        
la_data_out_core[20]                       |la_data_out_core[20]                       
la_data_out_core[21]                       |la_data_out_core[21]                       
la_data_out_core[22]                       |la_data_out_core[22]                       
la_data_out_core[23]                       |la_data_out_core[23]                       
la_data_out_core[24]                       |la_data_out_core[24]                       
la_data_out_core[25]                       |la_data_out_core[25]                       
la_data_out_core[26]                       |la_data_out_core[26]                       
la_data_out_core[27]                       |la_data_out_core[27]                       
la_data_out_core[28]                       |la_data_out_core[28]                       
la_data_out_core[29]                       |la_data_out_core[29]                       
la_data_out_core[2]                        |la_data_out_core[2]                        
la_data_out_core[30]                       |la_data_out_core[30]                       
la_data_out_core[31]                       |la_data_out_core[31]                       
la_data_out_core[32]                       |la_data_out_core[32]                       
la_data_out_core[33]                       |la_data_out_core[33]                       
la_data_out_core[34]                       |la_data_out_core[34]                       
la_data_out_core[35]                       |la_data_out_core[35]                       
la_data_out_core[36]                       |la_data_out_core[36]                       
la_data_out_core[37]                       |la_data_out_core[37]                       
la_data_out_core[38]                       |la_data_out_core[38]                       
la_data_out_core[39]                       |la_data_out_core[39]                       
la_data_out_core[3]                        |la_data_out_core[3]                        
la_data_out_core[40]                       |la_data_out_core[40]                       
la_data_out_core[41]                       |la_data_out_core[41]                       
la_data_out_core[42]                       |la_data_out_core[42]                       
la_data_out_core[43]                       |la_data_out_core[43]                       
la_data_out_core[44]                       |la_data_out_core[44]                       
la_data_out_core[45]                       |la_data_out_core[45]                       
la_data_out_core[46]                       |la_data_out_core[46]                       
la_data_out_core[47]                       |la_data_out_core[47]                       
la_data_out_core[48]                       |la_data_out_core[48]                       
la_data_out_core[49]                       |la_data_out_core[49]                       
la_data_out_core[4]                        |la_data_out_core[4]                        
la_data_out_core[50]                       |la_data_out_core[50]                       
la_data_out_core[51]                       |la_data_out_core[51]                       
la_data_out_core[52]                       |la_data_out_core[52]                       
la_data_out_core[53]                       |la_data_out_core[53]                       
la_data_out_core[54]                       |la_data_out_core[54]                       
la_data_out_core[55]                       |la_data_out_core[55]                       
la_data_out_core[56]                       |la_data_out_core[56]                       
la_data_out_core[57]                       |la_data_out_core[57]                       
la_data_out_core[58]                       |la_data_out_core[58]                       
la_data_out_core[59]                       |la_data_out_core[59]                       
la_data_out_core[5]                        |la_data_out_core[5]                        
la_data_out_core[60]                       |la_data_out_core[60]                       
la_data_out_core[61]                       |la_data_out_core[61]                       
la_data_out_core[62]                       |la_data_out_core[62]                       
la_data_out_core[63]                       |la_data_out_core[63]                       
la_data_out_core[6]                        |la_data_out_core[6]                        
la_data_out_core[7]                        |la_data_out_core[7]                        
la_data_out_core[8]                        |la_data_out_core[8]                        
la_data_out_core[9]                        |la_data_out_core[9]                        
la_data_out_mprj[0]                        |la_data_out_mprj[0]                        
la_data_out_mprj[10]                       |la_data_out_mprj[10]                       
la_data_out_mprj[11]                       |la_data_out_mprj[11]                       
la_data_out_mprj[12]                       |la_data_out_mprj[12]                       
la_data_out_mprj[13]                       |la_data_out_mprj[13]                       
la_data_out_mprj[14]                       |la_data_out_mprj[14]                       
la_data_out_mprj[15]                       |la_data_out_mprj[15]                       
la_data_out_mprj[16]                       |la_data_out_mprj[16]                       
la_data_out_mprj[17]                       |la_data_out_mprj[17]                       
la_data_out_mprj[18]                       |la_data_out_mprj[18]                       
la_data_out_mprj[19]                       |la_data_out_mprj[19]                       
la_data_out_mprj[1]                        |la_data_out_mprj[1]                        
la_data_out_mprj[20]                       |la_data_out_mprj[20]                       
la_data_out_mprj[21]                       |la_data_out_mprj[21]                       
la_data_out_mprj[22]                       |la_data_out_mprj[22]                       
la_data_out_mprj[23]                       |la_data_out_mprj[23]                       
la_data_out_mprj[24]                       |la_data_out_mprj[24]                       
la_data_out_mprj[25]                       |la_data_out_mprj[25]                       
la_data_out_mprj[26]                       |la_data_out_mprj[26]                       
la_data_out_mprj[27]                       |la_data_out_mprj[27]                       
la_data_out_mprj[28]                       |la_data_out_mprj[28]                       
la_data_out_mprj[29]                       |la_data_out_mprj[29]                       
la_data_out_mprj[2]                        |la_data_out_mprj[2]                        
la_data_out_mprj[30]                       |la_data_out_mprj[30]                       
la_data_out_mprj[31]                       |la_data_out_mprj[31]                       
la_data_out_mprj[32]                       |la_data_out_mprj[32]                       
la_data_out_mprj[33]                       |la_data_out_mprj[33]                       
la_data_out_mprj[34]                       |la_data_out_mprj[34]                       
la_data_out_mprj[35]                       |la_data_out_mprj[35]                       
la_data_out_mprj[36]                       |la_data_out_mprj[36]                       
la_data_out_mprj[37]                       |la_data_out_mprj[37]                       
la_data_out_mprj[38]                       |la_data_out_mprj[38]                       
la_data_out_mprj[39]                       |la_data_out_mprj[39]                       
la_data_out_mprj[3]                        |la_data_out_mprj[3]                        
la_data_out_mprj[40]                       |la_data_out_mprj[40]                       
la_data_out_mprj[41]                       |la_data_out_mprj[41]                       
la_data_out_mprj[42]                       |la_data_out_mprj[42]                       
la_data_out_mprj[43]                       |la_data_out_mprj[43]                       
la_data_out_mprj[44]                       |la_data_out_mprj[44]                       
la_data_out_mprj[45]                       |la_data_out_mprj[45]                       
la_data_out_mprj[46]                       |la_data_out_mprj[46]                       
la_data_out_mprj[47]                       |la_data_out_mprj[47]                       
la_data_out_mprj[48]                       |la_data_out_mprj[48]                       
la_data_out_mprj[49]                       |la_data_out_mprj[49]                       
la_data_out_mprj[4]                        |la_data_out_mprj[4]                        
la_data_out_mprj[50]                       |la_data_out_mprj[50]                       
la_data_out_mprj[51]                       |la_data_out_mprj[51]                       
la_data_out_mprj[52]                       |la_data_out_mprj[52]                       
la_data_out_mprj[53]                       |la_data_out_mprj[53]                       
la_data_out_mprj[54]                       |la_data_out_mprj[54]                       
la_data_out_mprj[55]                       |la_data_out_mprj[55]                       
la_data_out_mprj[56]                       |la_data_out_mprj[56]                       
la_data_out_mprj[57]                       |la_data_out_mprj[57]                       
la_data_out_mprj[58]                       |la_data_out_mprj[58]                       
la_data_out_mprj[59]                       |la_data_out_mprj[59]                       
la_data_out_mprj[5]                        |la_data_out_mprj[5]                        
la_data_out_mprj[60]                       |la_data_out_mprj[60]                       
la_data_out_mprj[61]                       |la_data_out_mprj[61]                       
la_data_out_mprj[62]                       |la_data_out_mprj[62]                       
la_data_out_mprj[63]                       |la_data_out_mprj[63]                       
la_data_out_mprj[6]                        |la_data_out_mprj[6]                        
la_data_out_mprj[7]                        |la_data_out_mprj[7]                        
la_data_out_mprj[8]                        |la_data_out_mprj[8]                        
la_data_out_mprj[9]                        |la_data_out_mprj[9]                        
la_iena_mprj[0]                            |la_iena_mprj[0]                            
la_iena_mprj[10]                           |la_iena_mprj[10]                           
la_iena_mprj[11]                           |la_iena_mprj[11]                           
la_iena_mprj[12]                           |la_iena_mprj[12]                           
la_iena_mprj[13]                           |la_iena_mprj[13]                           
la_iena_mprj[14]                           |la_iena_mprj[14]                           
la_iena_mprj[15]                           |la_iena_mprj[15]                           
la_iena_mprj[16]                           |la_iena_mprj[16]                           
la_iena_mprj[17]                           |la_iena_mprj[17]                           
la_iena_mprj[18]                           |la_iena_mprj[18]                           
la_iena_mprj[19]                           |la_iena_mprj[19]                           
la_iena_mprj[1]                            |la_iena_mprj[1]                            
la_iena_mprj[20]                           |la_iena_mprj[20]                           
la_iena_mprj[21]                           |la_iena_mprj[21]                           
la_iena_mprj[22]                           |la_iena_mprj[22]                           
la_iena_mprj[23]                           |la_iena_mprj[23]                           
la_iena_mprj[24]                           |la_iena_mprj[24]                           
la_iena_mprj[25]                           |la_iena_mprj[25]                           
la_iena_mprj[26]                           |la_iena_mprj[26]                           
la_iena_mprj[27]                           |la_iena_mprj[27]                           
la_iena_mprj[28]                           |la_iena_mprj[28]                           
la_iena_mprj[29]                           |la_iena_mprj[29]                           
la_iena_mprj[2]                            |la_iena_mprj[2]                            
la_iena_mprj[30]                           |la_iena_mprj[30]                           
la_iena_mprj[31]                           |la_iena_mprj[31]                           
la_iena_mprj[32]                           |la_iena_mprj[32]                           
la_iena_mprj[33]                           |la_iena_mprj[33]                           
la_iena_mprj[34]                           |la_iena_mprj[34]                           
la_iena_mprj[35]                           |la_iena_mprj[35]                           
la_iena_mprj[36]                           |la_iena_mprj[36]                           
la_iena_mprj[37]                           |la_iena_mprj[37]                           
la_iena_mprj[38]                           |la_iena_mprj[38]                           
la_iena_mprj[39]                           |la_iena_mprj[39]                           
la_iena_mprj[3]                            |la_iena_mprj[3]                            
la_iena_mprj[40]                           |la_iena_mprj[40]                           
la_iena_mprj[41]                           |la_iena_mprj[41]                           
la_iena_mprj[42]                           |la_iena_mprj[42]                           
la_iena_mprj[43]                           |la_iena_mprj[43]                           
la_iena_mprj[44]                           |la_iena_mprj[44]                           
la_iena_mprj[45]                           |la_iena_mprj[45]                           
la_iena_mprj[46]                           |la_iena_mprj[46]                           
la_iena_mprj[47]                           |la_iena_mprj[47]                           
la_iena_mprj[48]                           |la_iena_mprj[48]                           
la_iena_mprj[49]                           |la_iena_mprj[49]                           
la_iena_mprj[4]                            |la_iena_mprj[4]                            
la_iena_mprj[50]                           |la_iena_mprj[50]                           
la_iena_mprj[51]                           |la_iena_mprj[51]                           
la_iena_mprj[52]                           |la_iena_mprj[52]                           
la_iena_mprj[53]                           |la_iena_mprj[53]                           
la_iena_mprj[54]                           |la_iena_mprj[54]                           
la_iena_mprj[55]                           |la_iena_mprj[55]                           
la_iena_mprj[56]                           |la_iena_mprj[56]                           
la_iena_mprj[57]                           |la_iena_mprj[57]                           
la_iena_mprj[58]                           |la_iena_mprj[58]                           
la_iena_mprj[59]                           |la_iena_mprj[59]                           
la_iena_mprj[5]                            |la_iena_mprj[5]                            
la_iena_mprj[60]                           |la_iena_mprj[60]                           
la_iena_mprj[61]                           |la_iena_mprj[61]                           
la_iena_mprj[62]                           |la_iena_mprj[62]                           
la_iena_mprj[63]                           |la_iena_mprj[63]                           
la_iena_mprj[6]                            |la_iena_mprj[6]                            
la_iena_mprj[7]                            |la_iena_mprj[7]                            
la_iena_mprj[8]                            |la_iena_mprj[8]                            
la_iena_mprj[9]                            |la_iena_mprj[9]                            
la_oenb_core[0]                            |la_oenb_core[0]                            
la_oenb_core[10]                           |la_oenb_core[10]                           
la_oenb_core[11]                           |la_oenb_core[11]                           
la_oenb_core[12]                           |la_oenb_core[12]                           
la_oenb_core[13]                           |la_oenb_core[13]                           
la_oenb_core[14]                           |la_oenb_core[14]                           
la_oenb_core[15]                           |la_oenb_core[15]                           
la_oenb_core[16]                           |la_oenb_core[16]                           
la_oenb_core[17]                           |la_oenb_core[17]                           
la_oenb_core[18]                           |la_oenb_core[18]                           
la_oenb_core[19]                           |la_oenb_core[19]                           
la_oenb_core[1]                            |la_oenb_core[1]                            
la_oenb_core[20]                           |la_oenb_core[20]                           
la_oenb_core[21]                           |la_oenb_core[21]                           
la_oenb_core[22]                           |la_oenb_core[22]                           
la_oenb_core[23]                           |la_oenb_core[23]                           
la_oenb_core[24]                           |la_oenb_core[24]                           
la_oenb_core[25]                           |la_oenb_core[25]                           
la_oenb_core[26]                           |la_oenb_core[26]                           
la_oenb_core[27]                           |la_oenb_core[27]                           
la_oenb_core[28]                           |la_oenb_core[28]                           
la_oenb_core[29]                           |la_oenb_core[29]                           
la_oenb_core[2]                            |la_oenb_core[2]                            
la_oenb_core[30]                           |la_oenb_core[30]                           
la_oenb_core[31]                           |la_oenb_core[31]                           
la_oenb_core[32]                           |la_oenb_core[32]                           
la_oenb_core[33]                           |la_oenb_core[33]                           
la_oenb_core[34]                           |la_oenb_core[34]                           
la_oenb_core[35]                           |la_oenb_core[35]                           
la_oenb_core[36]                           |la_oenb_core[36]                           
la_oenb_core[37]                           |la_oenb_core[37]                           
la_oenb_core[38]                           |la_oenb_core[38]                           
la_oenb_core[39]                           |la_oenb_core[39]                           
la_oenb_core[3]                            |la_oenb_core[3]                            
la_oenb_core[40]                           |la_oenb_core[40]                           
la_oenb_core[41]                           |la_oenb_core[41]                           
la_oenb_core[42]                           |la_oenb_core[42]                           
la_oenb_core[43]                           |la_oenb_core[43]                           
la_oenb_core[44]                           |la_oenb_core[44]                           
la_oenb_core[45]                           |la_oenb_core[45]                           
la_oenb_core[46]                           |la_oenb_core[46]                           
la_oenb_core[47]                           |la_oenb_core[47]                           
la_oenb_core[48]                           |la_oenb_core[48]                           
la_oenb_core[49]                           |la_oenb_core[49]                           
la_oenb_core[4]                            |la_oenb_core[4]                            
la_oenb_core[50]                           |la_oenb_core[50]                           
la_oenb_core[51]                           |la_oenb_core[51]                           
la_oenb_core[52]                           |la_oenb_core[52]                           
la_oenb_core[53]                           |la_oenb_core[53]                           
la_oenb_core[54]                           |la_oenb_core[54]                           
la_oenb_core[55]                           |la_oenb_core[55]                           
la_oenb_core[56]                           |la_oenb_core[56]                           
la_oenb_core[57]                           |la_oenb_core[57]                           
la_oenb_core[58]                           |la_oenb_core[58]                           
la_oenb_core[59]                           |la_oenb_core[59]                           
la_oenb_core[5]                            |la_oenb_core[5]                            
la_oenb_core[60]                           |la_oenb_core[60]                           
la_oenb_core[61]                           |la_oenb_core[61]                           
la_oenb_core[62]                           |la_oenb_core[62]                           
la_oenb_core[63]                           |la_oenb_core[63]                           
la_oenb_core[6]                            |la_oenb_core[6]                            
la_oenb_core[7]                            |la_oenb_core[7]                            
la_oenb_core[8]                            |la_oenb_core[8]                            
la_oenb_core[9]                            |la_oenb_core[9]                            
la_oenb_mprj[0]                            |la_oenb_mprj[0]                            
la_oenb_mprj[10]                           |la_oenb_mprj[10]                           
la_oenb_mprj[11]                           |la_oenb_mprj[11]                           
la_oenb_mprj[12]                           |la_oenb_mprj[12]                           
la_oenb_mprj[13]                           |la_oenb_mprj[13]                           
la_oenb_mprj[14]                           |la_oenb_mprj[14]                           
la_oenb_mprj[15]                           |la_oenb_mprj[15]                           
la_oenb_mprj[16]                           |la_oenb_mprj[16]                           
la_oenb_mprj[17]                           |la_oenb_mprj[17]                           
la_oenb_mprj[18]                           |la_oenb_mprj[18]                           
la_oenb_mprj[19]                           |la_oenb_mprj[19]                           
la_oenb_mprj[1]                            |la_oenb_mprj[1]                            
la_oenb_mprj[20]                           |la_oenb_mprj[20]                           
la_oenb_mprj[21]                           |la_oenb_mprj[21]                           
la_oenb_mprj[22]                           |la_oenb_mprj[22]                           
la_oenb_mprj[23]                           |la_oenb_mprj[23]                           
la_oenb_mprj[24]                           |la_oenb_mprj[24]                           
la_oenb_mprj[25]                           |la_oenb_mprj[25]                           
la_oenb_mprj[26]                           |la_oenb_mprj[26]                           
la_oenb_mprj[27]                           |la_oenb_mprj[27]                           
la_oenb_mprj[28]                           |la_oenb_mprj[28]                           
la_oenb_mprj[29]                           |la_oenb_mprj[29]                           
la_oenb_mprj[2]                            |la_oenb_mprj[2]                            
la_oenb_mprj[30]                           |la_oenb_mprj[30]                           
la_oenb_mprj[31]                           |la_oenb_mprj[31]                           
la_oenb_mprj[32]                           |la_oenb_mprj[32]                           
la_oenb_mprj[33]                           |la_oenb_mprj[33]                           
la_oenb_mprj[34]                           |la_oenb_mprj[34]                           
la_oenb_mprj[35]                           |la_oenb_mprj[35]                           
la_oenb_mprj[36]                           |la_oenb_mprj[36]                           
la_oenb_mprj[37]                           |la_oenb_mprj[37]                           
la_oenb_mprj[38]                           |la_oenb_mprj[38]                           
la_oenb_mprj[39]                           |la_oenb_mprj[39]                           
la_oenb_mprj[3]                            |la_oenb_mprj[3]                            
la_oenb_mprj[40]                           |la_oenb_mprj[40]                           
la_oenb_mprj[41]                           |la_oenb_mprj[41]                           
la_oenb_mprj[42]                           |la_oenb_mprj[42]                           
la_oenb_mprj[43]                           |la_oenb_mprj[43]                           
la_oenb_mprj[44]                           |la_oenb_mprj[44]                           
la_oenb_mprj[45]                           |la_oenb_mprj[45]                           
la_oenb_mprj[46]                           |la_oenb_mprj[46]                           
la_oenb_mprj[47]                           |la_oenb_mprj[47]                           
la_oenb_mprj[48]                           |la_oenb_mprj[48]                           
la_oenb_mprj[49]                           |la_oenb_mprj[49]                           
la_oenb_mprj[4]                            |la_oenb_mprj[4]                            
la_oenb_mprj[50]                           |la_oenb_mprj[50]                           
la_oenb_mprj[51]                           |la_oenb_mprj[51]                           
la_oenb_mprj[52]                           |la_oenb_mprj[52]                           
la_oenb_mprj[53]                           |la_oenb_mprj[53]                           
la_oenb_mprj[54]                           |la_oenb_mprj[54]                           
la_oenb_mprj[55]                           |la_oenb_mprj[55]                           
la_oenb_mprj[56]                           |la_oenb_mprj[56]                           
la_oenb_mprj[57]                           |la_oenb_mprj[57]                           
la_oenb_mprj[58]                           |la_oenb_mprj[58]                           
la_oenb_mprj[59]                           |la_oenb_mprj[59]                           
la_oenb_mprj[5]                            |la_oenb_mprj[5]                            
la_oenb_mprj[60]                           |la_oenb_mprj[60]                           
la_oenb_mprj[61]                           |la_oenb_mprj[61]                           
la_oenb_mprj[62]                           |la_oenb_mprj[62]                           
la_oenb_mprj[63]                           |la_oenb_mprj[63]                           
la_oenb_mprj[6]                            |la_oenb_mprj[6]                            
la_oenb_mprj[7]                            |la_oenb_mprj[7]                            
la_oenb_mprj[8]                            |la_oenb_mprj[8]                            
la_oenb_mprj[9]                            |la_oenb_mprj[9]                            
mprj_ack_i_core                            |mprj_ack_i_core                            
mprj_ack_i_user                            |mprj_ack_i_user                            
mprj_adr_o_core[0]                         |mprj_adr_o_core[0]                         
mprj_adr_o_core[10]                        |mprj_adr_o_core[10]                        
mprj_adr_o_core[11]                        |mprj_adr_o_core[11]                        
mprj_adr_o_core[12]                        |mprj_adr_o_core[12]                        
mprj_adr_o_core[13]                        |mprj_adr_o_core[13]                        
mprj_adr_o_core[14]                        |mprj_adr_o_core[14]                        
mprj_adr_o_core[15]                        |mprj_adr_o_core[15]                        
mprj_adr_o_core[16]                        |mprj_adr_o_core[16]                        
mprj_adr_o_core[17]                        |mprj_adr_o_core[17]                        
mprj_adr_o_core[18]                        |mprj_adr_o_core[18]                        
mprj_adr_o_core[19]                        |mprj_adr_o_core[19]                        
mprj_adr_o_core[1]                         |mprj_adr_o_core[1]                         
mprj_adr_o_core[20]                        |mprj_adr_o_core[20]                        
mprj_adr_o_core[21]                        |mprj_adr_o_core[21]                        
mprj_adr_o_core[22]                        |mprj_adr_o_core[22]                        
mprj_adr_o_core[23]                        |mprj_adr_o_core[23]                        
mprj_adr_o_core[24]                        |mprj_adr_o_core[24]                        
mprj_adr_o_core[25]                        |mprj_adr_o_core[25]                        
mprj_adr_o_core[26]                        |mprj_adr_o_core[26]                        
mprj_adr_o_core[27]                        |mprj_adr_o_core[27]                        
mprj_adr_o_core[28]                        |mprj_adr_o_core[28]                        
mprj_adr_o_core[29]                        |mprj_adr_o_core[29]                        
mprj_adr_o_core[2]                         |mprj_adr_o_core[2]                         
mprj_adr_o_core[30]                        |mprj_adr_o_core[30]                        
mprj_adr_o_core[31]                        |mprj_adr_o_core[31]                        
mprj_adr_o_core[3]                         |mprj_adr_o_core[3]                         
mprj_adr_o_core[4]                         |mprj_adr_o_core[4]                         
mprj_adr_o_core[5]                         |mprj_adr_o_core[5]                         
mprj_adr_o_core[6]                         |mprj_adr_o_core[6]                         
mprj_adr_o_core[7]                         |mprj_adr_o_core[7]                         
mprj_adr_o_core[8]                         |mprj_adr_o_core[8]                         
mprj_adr_o_core[9]                         |mprj_adr_o_core[9]                         
mprj_adr_o_user[0]                         |mprj_adr_o_user[0]                         
mprj_adr_o_user[10]                        |mprj_adr_o_user[10]                        
mprj_adr_o_user[11]                        |mprj_adr_o_user[11]                        
mprj_adr_o_user[12]                        |mprj_adr_o_user[12]                        
mprj_adr_o_user[13]                        |mprj_adr_o_user[13]                        
mprj_adr_o_user[14]                        |mprj_adr_o_user[14]                        
mprj_adr_o_user[15]                        |mprj_adr_o_user[15]                        
mprj_adr_o_user[16]                        |mprj_adr_o_user[16]                        
mprj_adr_o_user[17]                        |mprj_adr_o_user[17]                        
mprj_adr_o_user[18]                        |mprj_adr_o_user[18]                        
mprj_adr_o_user[19]                        |mprj_adr_o_user[19]                        
mprj_adr_o_user[1]                         |mprj_adr_o_user[1]                         
mprj_adr_o_user[20]                        |mprj_adr_o_user[20]                        
mprj_adr_o_user[21]                        |mprj_adr_o_user[21]                        
mprj_adr_o_user[22]                        |mprj_adr_o_user[22]                        
mprj_adr_o_user[23]                        |mprj_adr_o_user[23]                        
mprj_adr_o_user[24]                        |mprj_adr_o_user[24]                        
mprj_adr_o_user[25]                        |mprj_adr_o_user[25]                        
mprj_adr_o_user[26]                        |mprj_adr_o_user[26]                        
mprj_adr_o_user[27]                        |mprj_adr_o_user[27]                        
mprj_adr_o_user[28]                        |mprj_adr_o_user[28]                        
mprj_adr_o_user[29]                        |mprj_adr_o_user[29]                        
mprj_adr_o_user[2]                         |mprj_adr_o_user[2]                         
mprj_adr_o_user[30]                        |mprj_adr_o_user[30]                        
mprj_adr_o_user[31]                        |mprj_adr_o_user[31]                        
mprj_adr_o_user[3]                         |mprj_adr_o_user[3]                         
mprj_adr_o_user[4]                         |mprj_adr_o_user[4]                         
mprj_adr_o_user[5]                         |mprj_adr_o_user[5]                         
mprj_adr_o_user[6]                         |mprj_adr_o_user[6]                         
mprj_adr_o_user[7]                         |mprj_adr_o_user[7]                         
mprj_adr_o_user[8]                         |mprj_adr_o_user[8]                         
mprj_adr_o_user[9]                         |mprj_adr_o_user[9]                         
mprj_cyc_o_core                            |mprj_cyc_o_core                            
mprj_cyc_o_user                            |mprj_cyc_o_user                            
mprj_dat_i_core[0]                         |mprj_dat_i_core[0]                         
mprj_dat_i_core[10]                        |mprj_dat_i_core[10]                        
mprj_dat_i_core[11]                        |mprj_dat_i_core[11]                        
mprj_dat_i_core[12]                        |mprj_dat_i_core[12]                        
mprj_dat_i_core[13]                        |mprj_dat_i_core[13]                        
mprj_dat_i_core[14]                        |mprj_dat_i_core[14]                        
mprj_dat_i_core[15]                        |mprj_dat_i_core[15]                        
mprj_dat_i_core[16]                        |mprj_dat_i_core[16]                        
mprj_dat_i_core[17]                        |mprj_dat_i_core[17]                        
mprj_dat_i_core[18]                        |mprj_dat_i_core[18]                        
mprj_dat_i_core[19]                        |mprj_dat_i_core[19]                        
mprj_dat_i_core[1]                         |mprj_dat_i_core[1]                         
mprj_dat_i_core[20]                        |mprj_dat_i_core[20]                        
mprj_dat_i_core[21]                        |mprj_dat_i_core[21]                        
mprj_dat_i_core[22]                        |mprj_dat_i_core[22]                        
mprj_dat_i_core[23]                        |mprj_dat_i_core[23]                        
mprj_dat_i_core[24]                        |mprj_dat_i_core[24]                        
mprj_dat_i_core[25]                        |mprj_dat_i_core[25]                        
mprj_dat_i_core[26]                        |mprj_dat_i_core[26]                        
mprj_dat_i_core[27]                        |mprj_dat_i_core[27]                        
mprj_dat_i_core[28]                        |mprj_dat_i_core[28]                        
mprj_dat_i_core[29]                        |mprj_dat_i_core[29]                        
mprj_dat_i_core[2]                         |mprj_dat_i_core[2]                         
mprj_dat_i_core[30]                        |mprj_dat_i_core[30]                        
mprj_dat_i_core[31]                        |mprj_dat_i_core[31]                        
mprj_dat_i_core[3]                         |mprj_dat_i_core[3]                         
mprj_dat_i_core[4]                         |mprj_dat_i_core[4]                         
mprj_dat_i_core[5]                         |mprj_dat_i_core[5]                         
mprj_dat_i_core[6]                         |mprj_dat_i_core[6]                         
mprj_dat_i_core[7]                         |mprj_dat_i_core[7]                         
mprj_dat_i_core[8]                         |mprj_dat_i_core[8]                         
mprj_dat_i_core[9]                         |mprj_dat_i_core[9]                         
mprj_dat_i_user[0]                         |mprj_dat_i_user[0]                         
mprj_dat_i_user[10]                        |mprj_dat_i_user[10]                        
mprj_dat_i_user[11]                        |mprj_dat_i_user[11]                        
mprj_dat_i_user[12]                        |mprj_dat_i_user[12]                        
mprj_dat_i_user[13]                        |mprj_dat_i_user[13]                        
mprj_dat_i_user[14]                        |mprj_dat_i_user[14]                        
mprj_dat_i_user[15]                        |mprj_dat_i_user[15]                        
mprj_dat_i_user[16]                        |mprj_dat_i_user[16]                        
mprj_dat_i_user[17]                        |mprj_dat_i_user[17]                        
mprj_dat_i_user[18]                        |mprj_dat_i_user[18]                        
mprj_dat_i_user[19]                        |mprj_dat_i_user[19]                        
mprj_dat_i_user[1]                         |mprj_dat_i_user[1]                         
mprj_dat_i_user[20]                        |mprj_dat_i_user[20]                        
mprj_dat_i_user[21]                        |mprj_dat_i_user[21]                        
mprj_dat_i_user[22]                        |mprj_dat_i_user[22]                        
mprj_dat_i_user[23]                        |mprj_dat_i_user[23]                        
mprj_dat_i_user[24]                        |mprj_dat_i_user[24]                        
mprj_dat_i_user[25]                        |mprj_dat_i_user[25]                        
mprj_dat_i_user[26]                        |mprj_dat_i_user[26]                        
mprj_dat_i_user[27]                        |mprj_dat_i_user[27]                        
mprj_dat_i_user[28]                        |mprj_dat_i_user[28]                        
mprj_dat_i_user[29]                        |mprj_dat_i_user[29]                        
mprj_dat_i_user[2]                         |mprj_dat_i_user[2]                         
mprj_dat_i_user[30]                        |mprj_dat_i_user[30]                        
mprj_dat_i_user[31]                        |mprj_dat_i_user[31]                        
mprj_dat_i_user[3]                         |mprj_dat_i_user[3]                         
mprj_dat_i_user[4]                         |mprj_dat_i_user[4]                         
mprj_dat_i_user[5]                         |mprj_dat_i_user[5]                         
mprj_dat_i_user[6]                         |mprj_dat_i_user[6]                         
mprj_dat_i_user[7]                         |mprj_dat_i_user[7]                         
mprj_dat_i_user[8]                         |mprj_dat_i_user[8]                         
mprj_dat_i_user[9]                         |mprj_dat_i_user[9]                         
mprj_dat_o_core[0]                         |mprj_dat_o_core[0]                         
mprj_dat_o_core[10]                        |mprj_dat_o_core[10]                        
mprj_dat_o_core[11]                        |mprj_dat_o_core[11]                        
mprj_dat_o_core[12]                        |mprj_dat_o_core[12]                        
mprj_dat_o_core[13]                        |mprj_dat_o_core[13]                        
mprj_dat_o_core[14]                        |mprj_dat_o_core[14]                        
mprj_dat_o_core[15]                        |mprj_dat_o_core[15]                        
mprj_dat_o_core[16]                        |mprj_dat_o_core[16]                        
mprj_dat_o_core[17]                        |mprj_dat_o_core[17]                        
mprj_dat_o_core[18]                        |mprj_dat_o_core[18]                        
mprj_dat_o_core[19]                        |mprj_dat_o_core[19]                        
mprj_dat_o_core[1]                         |mprj_dat_o_core[1]                         
mprj_dat_o_core[20]                        |mprj_dat_o_core[20]                        
mprj_dat_o_core[21]                        |mprj_dat_o_core[21]                        
mprj_dat_o_core[22]                        |mprj_dat_o_core[22]                        
mprj_dat_o_core[23]                        |mprj_dat_o_core[23]                        
mprj_dat_o_core[24]                        |mprj_dat_o_core[24]                        
mprj_dat_o_core[25]                        |mprj_dat_o_core[25]                        
mprj_dat_o_core[26]                        |mprj_dat_o_core[26]                        
mprj_dat_o_core[27]                        |mprj_dat_o_core[27]                        
mprj_dat_o_core[28]                        |mprj_dat_o_core[28]                        
mprj_dat_o_core[29]                        |mprj_dat_o_core[29]                        
mprj_dat_o_core[2]                         |mprj_dat_o_core[2]                         
mprj_dat_o_core[30]                        |mprj_dat_o_core[30]                        
mprj_dat_o_core[31]                        |mprj_dat_o_core[31]                        
mprj_dat_o_core[3]                         |mprj_dat_o_core[3]                         
mprj_dat_o_core[4]                         |mprj_dat_o_core[4]                         
mprj_dat_o_core[5]                         |mprj_dat_o_core[5]                         
mprj_dat_o_core[6]                         |mprj_dat_o_core[6]                         
mprj_dat_o_core[7]                         |mprj_dat_o_core[7]                         
mprj_dat_o_core[8]                         |mprj_dat_o_core[8]                         
mprj_dat_o_core[9]                         |mprj_dat_o_core[9]                         
mprj_dat_o_user[0]                         |mprj_dat_o_user[0]                         
mprj_dat_o_user[10]                        |mprj_dat_o_user[10]                        
mprj_dat_o_user[11]                        |mprj_dat_o_user[11]                        
mprj_dat_o_user[12]                        |mprj_dat_o_user[12]                        
mprj_dat_o_user[13]                        |mprj_dat_o_user[13]                        
mprj_dat_o_user[14]                        |mprj_dat_o_user[14]                        
mprj_dat_o_user[15]                        |mprj_dat_o_user[15]                        
mprj_dat_o_user[16]                        |mprj_dat_o_user[16]                        
mprj_dat_o_user[17]                        |mprj_dat_o_user[17]                        
mprj_dat_o_user[18]                        |mprj_dat_o_user[18]                        
mprj_dat_o_user[19]                        |mprj_dat_o_user[19]                        
mprj_dat_o_user[1]                         |mprj_dat_o_user[1]                         
mprj_dat_o_user[20]                        |mprj_dat_o_user[20]                        
mprj_dat_o_user[21]                        |mprj_dat_o_user[21]                        
mprj_dat_o_user[22]                        |mprj_dat_o_user[22]                        
mprj_dat_o_user[23]                        |mprj_dat_o_user[23]                        
mprj_dat_o_user[24]                        |mprj_dat_o_user[24]                        
mprj_dat_o_user[25]                        |mprj_dat_o_user[25]                        
mprj_dat_o_user[26]                        |mprj_dat_o_user[26]                        
mprj_dat_o_user[27]                        |mprj_dat_o_user[27]                        
mprj_dat_o_user[28]                        |mprj_dat_o_user[28]                        
mprj_dat_o_user[29]                        |mprj_dat_o_user[29]                        
mprj_dat_o_user[2]                         |mprj_dat_o_user[2]                         
mprj_dat_o_user[30]                        |mprj_dat_o_user[30]                        
mprj_dat_o_user[31]                        |mprj_dat_o_user[31]                        
mprj_dat_o_user[3]                         |mprj_dat_o_user[3]                         
mprj_dat_o_user[4]                         |mprj_dat_o_user[4]                         
mprj_dat_o_user[5]                         |mprj_dat_o_user[5]                         
mprj_dat_o_user[6]                         |mprj_dat_o_user[6]                         
mprj_dat_o_user[7]                         |mprj_dat_o_user[7]                         
mprj_dat_o_user[8]                         |mprj_dat_o_user[8]                         
mprj_dat_o_user[9]                         |mprj_dat_o_user[9]                         
mprj_iena_wb                               |mprj_iena_wb                               
mprj_sel_o_core[0]                         |mprj_sel_o_core[0]                         
mprj_sel_o_core[1]                         |mprj_sel_o_core[1]                         
mprj_sel_o_core[2]                         |mprj_sel_o_core[2]                         
mprj_sel_o_core[3]                         |mprj_sel_o_core[3]                         
mprj_sel_o_user[0]                         |mprj_sel_o_user[0]                         
mprj_sel_o_user[1]                         |mprj_sel_o_user[1]                         
mprj_sel_o_user[2]                         |mprj_sel_o_user[2]                         
mprj_sel_o_user[3]                         |mprj_sel_o_user[3]                         
mprj_stb_o_core                            |mprj_stb_o_core                            
mprj_stb_o_user                            |mprj_stb_o_user                            
mprj_we_o_core                             |mprj_we_o_core                             
mprj_we_o_user                             |mprj_we_o_user                             
user_clock                                 |user_clock                                 
user_clock2                                |user_clock2                                
user_irq[0]                                |user_irq[0]                                
user_irq[1]                                |user_irq[1]                                
user_irq[2]                                |user_irq[2]                                
user_irq_core[0]                           |user_irq_core[0]                           
user_irq_core[1]                           |user_irq_core[1]                           
user_irq_core[2]                           |user_irq_core[2]                           
user_irq_ena[0]                            |user_irq_ena[0]                            
user_irq_ena[1]                            |user_irq_ena[1]                            
user_irq_ena[2]                            |user_irq_ena[2]                            
user_reset                                 |user_reset                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mgmt_protect and mgmt_protect are equivalent.
Warning: Equate pins:  cell gpio_defaults_block_009 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_defaults_block_009         |Circuit 2: gpio_defaults_block_009         
-------------------------------------------|-------------------------------------------
gpio_defaults[0]                           |gpio_defaults[0]                           
gpio_defaults[1]                           |gpio_defaults[1]                           
gpio_defaults[2]                           |gpio_defaults[2]                           
gpio_defaults[3]                           |gpio_defaults[3]                           
gpio_defaults[4]                           |gpio_defaults[4]                           
gpio_defaults[5]                           |gpio_defaults[5]                           
gpio_defaults[6]                           |gpio_defaults[6]                           
gpio_defaults[7]                           |gpio_defaults[7]                           
gpio_defaults[8]                           |gpio_defaults[8]                           
gpio_defaults[9]                           |gpio_defaults[9]                           
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_defaults_block_009 and gpio_defaults_block_009 are equivalent.
Warning: Equate pins:  cell gpio_defaults_block_007 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_defaults_block_007         |Circuit 2: gpio_defaults_block_007         
-------------------------------------------|-------------------------------------------
gpio_defaults[0]                           |gpio_defaults[0]                           
gpio_defaults[1]                           |gpio_defaults[1]                           
gpio_defaults[2]                           |gpio_defaults[2]                           
gpio_defaults[3]                           |gpio_defaults[3]                           
gpio_defaults[4]                           |gpio_defaults[4]                           
gpio_defaults[5]                           |gpio_defaults[5]                           
gpio_defaults[6]                           |gpio_defaults[6]                           
gpio_defaults[7]                           |gpio_defaults[7]                           
gpio_defaults[8]                           |gpio_defaults[8]                           
gpio_defaults[9]                           |gpio_defaults[9]                           
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_defaults_block_007 and gpio_defaults_block_007 are equivalent.
Warning: Equate pins:  cell user_project_wrapper is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: user_project_wrapper            |Circuit 2: user_project_wrapper            
-------------------------------------------|-------------------------------------------
io_in[0]                                   |io_in[0]                                   
io_in[10]                                  |io_in[10]                                  
io_in[11]                                  |io_in[11]                                  
io_in[12]                                  |io_in[12]                                  
io_in[13]                                  |io_in[13]                                  
io_in[14]                                  |io_in[14]                                  
io_in[15]                                  |io_in[15]                                  
io_in[16]                                  |io_in[16]                                  
io_in[17]                                  |io_in[17]                                  
io_in[18]                                  |io_in[18]                                  
io_in[19]                                  |io_in[19]                                  
io_in[1]                                   |io_in[1]                                   
io_in[20]                                  |io_in[20]                                  
io_in[21]                                  |io_in[21]                                  
io_in[22]                                  |io_in[22]                                  
io_in[23]                                  |io_in[23]                                  
io_in[24]                                  |io_in[24]                                  
io_in[25]                                  |io_in[25]                                  
io_in[26]                                  |io_in[26]                                  
io_in[27]                                  |io_in[27]                                  
io_in[28]                                  |io_in[28]                                  
io_in[29]                                  |io_in[29]                                  
io_in[2]                                   |io_in[2]                                   
io_in[30]                                  |io_in[30]                                  
io_in[31]                                  |io_in[31]                                  
io_in[32]                                  |io_in[32]                                  
io_in[33]                                  |io_in[33]                                  
io_in[34]                                  |io_in[34]                                  
io_in[35]                                  |io_in[35]                                  
io_in[36]                                  |io_in[36]                                  
io_in[37]                                  |io_in[37]                                  
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
io_in[6]                                   |io_in[6]                                   
io_in[7]                                   |io_in[7]                                   
io_in[8]                                   |io_in[8]                                   
io_in[9]                                   |io_in[9]                                   
io_oeb[0]                                  |io_oeb[0]                                  
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[23]                                 |io_oeb[23]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[27]                                 |io_oeb[27]                                 
io_oeb[28]                                 |io_oeb[28]                                 
io_oeb[29]                                 |io_oeb[29]                                 
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[30]                                 |io_oeb[30]                                 
io_oeb[31]                                 |io_oeb[31]                                 
io_oeb[32]                                 |io_oeb[32]                                 
io_oeb[33]                                 |io_oeb[33]                                 
io_oeb[34]                                 |io_oeb[34]                                 
io_oeb[35]                                 |io_oeb[35]                                 
io_oeb[36]                                 |io_oeb[36]                                 
io_oeb[37]                                 |io_oeb[37]                                 
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[9]                                  |io_oeb[9]                                  
io_out[0]                                  |io_out[0]                                  
io_out[10]                                 |io_out[10]                                 
io_out[11]                                 |io_out[11]                                 
io_out[12]                                 |io_out[12]                                 
io_out[13]                                 |io_out[13]                                 
io_out[14]                                 |io_out[14]                                 
io_out[15]                                 |io_out[15]                                 
io_out[16]                                 |io_out[16]                                 
io_out[17]                                 |io_out[17]                                 
io_out[18]                                 |io_out[18]                                 
io_out[19]                                 |io_out[19]                                 
io_out[1]                                  |io_out[1]                                  
io_out[20]                                 |io_out[20]                                 
io_out[21]                                 |io_out[21]                                 
io_out[22]                                 |io_out[22]                                 
io_out[23]                                 |io_out[23]                                 
io_out[24]                                 |io_out[24]                                 
io_out[25]                                 |io_out[25]                                 
io_out[26]                                 |io_out[26]                                 
io_out[27]                                 |io_out[27]                                 
io_out[28]                                 |io_out[28]                                 
io_out[29]                                 |io_out[29]                                 
io_out[2]                                  |io_out[2]                                  
io_out[30]                                 |io_out[30]                                 
io_out[31]                                 |io_out[31]                                 
io_out[32]                                 |io_out[32]                                 
io_out[33]                                 |io_out[33]                                 
io_out[34]                                 |io_out[34]                                 
io_out[35]                                 |io_out[35]                                 
io_out[36]                                 |io_out[36]                                 
io_out[37]                                 |io_out[37]                                 
io_out[3]                                  |io_out[3]                                  
io_out[4]                                  |io_out[4]                                  
io_out[5]                                  |io_out[5]                                  
io_out[6]                                  |io_out[6]                                  
io_out[7]                                  |io_out[7]                                  
io_out[8]                                  |io_out[8]                                  
io_out[9]                                  |io_out[9]                                  
la_data_in[0]                              |la_data_in[0]                              
la_data_in[10]                             |la_data_in[10]                             
la_data_in[11]                             |la_data_in[11]                             
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[7]                              |la_data_in[7]                              
la_data_in[8]                              |la_data_in[8]                              
la_data_in[9]                              |la_data_in[9]                              
la_data_out[0]                             |la_data_out[0]                             
la_data_out[10]                            |la_data_out[10]                            
la_data_out[11]                            |la_data_out[11]                            
la_data_out[12]                            |la_data_out[12]                            
la_data_out[13]                            |la_data_out[13]                            
la_data_out[14]                            |la_data_out[14]                            
la_data_out[15]                            |la_data_out[15]                            
la_data_out[16]                            |la_data_out[16]                            
la_data_out[17]                            |la_data_out[17]                            
la_data_out[18]                            |la_data_out[18]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[1]                             |la_data_out[1]                             
la_data_out[20]                            |la_data_out[20]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[24]                            |la_data_out[24]                            
la_data_out[25]                            |la_data_out[25]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[28]                            |la_data_out[28]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[2]                             |la_data_out[2]                             
la_data_out[30]                            |la_data_out[30]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[35]                            |la_data_out[35]                            
la_data_out[36]                            |la_data_out[36]                            
la_data_out[37]                            |la_data_out[37]                            
la_data_out[38]                            |la_data_out[38]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[3]                             |la_data_out[3]                             
la_data_out[40]                            |la_data_out[40]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[45]                            |la_data_out[45]                            
la_data_out[46]                            |la_data_out[46]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[49]                            |la_data_out[49]                            
la_data_out[4]                             |la_data_out[4]                             
la_data_out[50]                            |la_data_out[50]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[54]                            |la_data_out[54]                            
la_data_out[55]                            |la_data_out[55]                            
la_data_out[56]                            |la_data_out[56]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[5]                             |la_data_out[5]                             
la_data_out[60]                            |la_data_out[60]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[6]                             |la_data_out[6]                             
la_data_out[7]                             |la_data_out[7]                             
la_data_out[8]                             |la_data_out[8]                             
la_data_out[9]                             |la_data_out[9]                             
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[10]                                |la_oenb[10]                                
la_oenb[11]                                |la_oenb[11]                                
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[9]                                 |la_oenb[9]                                 
user_clock2                                |user_clock2                                
user_irq[0]                                |user_irq[0]                                
user_irq[1]                                |user_irq[1]                                
user_irq[2]                                |user_irq[2]                                
vdd                                        |VDD                                        
vss                                        |VSS                                        
wb_clk_i                                   |wb_clk_i                                   
wb_rst_i                                   |wb_rst_i                                   
wbs_ack_o                                  |wbs_ack_o                                  
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[16]                              |wbs_dat_o[16]                              
wbs_dat_o[17]                              |wbs_dat_o[17]                              
wbs_dat_o[18]                              |wbs_dat_o[18]                              
wbs_dat_o[19]                              |wbs_dat_o[19]                              
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_dat_o[20]                              |wbs_dat_o[20]                              
wbs_dat_o[21]                              |wbs_dat_o[21]                              
wbs_dat_o[22]                              |wbs_dat_o[22]                              
wbs_dat_o[23]                              |wbs_dat_o[23]                              
wbs_dat_o[24]                              |wbs_dat_o[24]                              
wbs_dat_o[25]                              |wbs_dat_o[25]                              
wbs_dat_o[26]                              |wbs_dat_o[26]                              
wbs_dat_o[27]                              |wbs_dat_o[27]                              
wbs_dat_o[28]                              |wbs_dat_o[28]                              
wbs_dat_o[29]                              |wbs_dat_o[29]                              
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[30]                              |wbs_dat_o[30]                              
wbs_dat_o[31]                              |wbs_dat_o[31]                              
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
wbs_dat_o[8]                               |wbs_dat_o[8]                               
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_we_i                                   |wbs_we_i                                   
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_project_wrapper and user_project_wrapper are equivalent.
Warning: Equate pins:  cell housekeeping is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: housekeeping                    |Circuit 2: housekeeping                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
debug_in                                   |debug_in                                   
debug_mode                                 |debug_mode                                 
debug_oeb                                  |debug_oeb                                  
debug_out                                  |debug_out                                  
irq[0]                                     |irq[0]                                     
irq[1]                                     |irq[1]                                     
irq[2]                                     |irq[2]                                     
mask_rev_in[0]                             |mask_rev_in[0]                             
mask_rev_in[10]                            |mask_rev_in[10]                            
mask_rev_in[11]                            |mask_rev_in[11]                            
mask_rev_in[12]                            |mask_rev_in[12]                            
mask_rev_in[13]                            |mask_rev_in[13]                            
mask_rev_in[14]                            |mask_rev_in[14]                            
mask_rev_in[15]                            |mask_rev_in[15]                            
mask_rev_in[16]                            |mask_rev_in[16]                            
mask_rev_in[17]                            |mask_rev_in[17]                            
mask_rev_in[18]                            |mask_rev_in[18]                            
mask_rev_in[19]                            |mask_rev_in[19]                            
mask_rev_in[1]                             |mask_rev_in[1]                             
mask_rev_in[20]                            |mask_rev_in[20]                            
mask_rev_in[21]                            |mask_rev_in[21]                            
mask_rev_in[22]                            |mask_rev_in[22]                            
mask_rev_in[23]                            |mask_rev_in[23]                            
mask_rev_in[24]                            |mask_rev_in[24]                            
mask_rev_in[25]                            |mask_rev_in[25]                            
mask_rev_in[26]                            |mask_rev_in[26]                            
mask_rev_in[27]                            |mask_rev_in[27]                            
mask_rev_in[28]                            |mask_rev_in[28]                            
mask_rev_in[29]                            |mask_rev_in[29]                            
mask_rev_in[2]                             |mask_rev_in[2]                             
mask_rev_in[30]                            |mask_rev_in[30]                            
mask_rev_in[31]                            |mask_rev_in[31]                            
mask_rev_in[3]                             |mask_rev_in[3]                             
mask_rev_in[4]                             |mask_rev_in[4]                             
mask_rev_in[5]                             |mask_rev_in[5]                             
mask_rev_in[6]                             |mask_rev_in[6]                             
mask_rev_in[7]                             |mask_rev_in[7]                             
mask_rev_in[8]                             |mask_rev_in[8]                             
mask_rev_in[9]                             |mask_rev_in[9]                             
mgmt_gpio_in[0]                            |mgmt_gpio_in[0]                            
mgmt_gpio_in[10]                           |mgmt_gpio_in[10]                           
mgmt_gpio_in[11]                           |mgmt_gpio_in[11]                           
mgmt_gpio_in[12]                           |mgmt_gpio_in[12]                           
mgmt_gpio_in[13]                           |mgmt_gpio_in[13]                           
mgmt_gpio_in[14]                           |mgmt_gpio_in[14]                           
mgmt_gpio_in[15]                           |mgmt_gpio_in[15]                           
mgmt_gpio_in[16]                           |mgmt_gpio_in[16]                           
mgmt_gpio_in[17]                           |mgmt_gpio_in[17]                           
mgmt_gpio_in[18]                           |mgmt_gpio_in[18]                           
mgmt_gpio_in[19]                           |mgmt_gpio_in[19]                           
mgmt_gpio_in[1]                            |mgmt_gpio_in[1]                            
mgmt_gpio_in[20]                           |mgmt_gpio_in[20]                           
mgmt_gpio_in[21]                           |mgmt_gpio_in[21]                           
mgmt_gpio_in[22]                           |mgmt_gpio_in[22]                           
mgmt_gpio_in[23]                           |mgmt_gpio_in[23]                           
mgmt_gpio_in[24]                           |mgmt_gpio_in[24]                           
mgmt_gpio_in[25]                           |mgmt_gpio_in[25]                           
mgmt_gpio_in[26]                           |mgmt_gpio_in[26]                           
mgmt_gpio_in[27]                           |mgmt_gpio_in[27]                           
mgmt_gpio_in[28]                           |mgmt_gpio_in[28]                           
mgmt_gpio_in[29]                           |mgmt_gpio_in[29]                           
mgmt_gpio_in[2]                            |mgmt_gpio_in[2]                            
mgmt_gpio_in[30]                           |mgmt_gpio_in[30]                           
mgmt_gpio_in[31]                           |mgmt_gpio_in[31]                           
mgmt_gpio_in[32]                           |mgmt_gpio_in[32]                           
mgmt_gpio_in[33]                           |mgmt_gpio_in[33]                           
mgmt_gpio_in[34]                           |mgmt_gpio_in[34]                           
mgmt_gpio_in[35]                           |mgmt_gpio_in[35]                           
mgmt_gpio_in[36]                           |mgmt_gpio_in[36]                           
mgmt_gpio_in[37]                           |mgmt_gpio_in[37]                           
mgmt_gpio_in[3]                            |mgmt_gpio_in[3]                            
mgmt_gpio_in[4]                            |mgmt_gpio_in[4]                            
mgmt_gpio_in[5]                            |mgmt_gpio_in[5]                            
mgmt_gpio_in[6]                            |mgmt_gpio_in[6]                            
mgmt_gpio_in[7]                            |mgmt_gpio_in[7]                            
mgmt_gpio_in[8]                            |mgmt_gpio_in[8]                            
mgmt_gpio_in[9]                            |mgmt_gpio_in[9]                            
mgmt_gpio_oeb[0]                           |mgmt_gpio_oeb[0]                           
mgmt_gpio_oeb[10]                          |mgmt_gpio_oeb[10]                          
mgmt_gpio_oeb[11]                          |mgmt_gpio_oeb[11]                          
mgmt_gpio_oeb[12]                          |mgmt_gpio_oeb[12]                          
mgmt_gpio_oeb[13]                          |mgmt_gpio_oeb[13]                          
mgmt_gpio_oeb[14]                          |mgmt_gpio_oeb[14]                          
mgmt_gpio_oeb[15]                          |mgmt_gpio_oeb[15]                          
mgmt_gpio_oeb[16]                          |mgmt_gpio_oeb[16]                          
mgmt_gpio_oeb[17]                          |mgmt_gpio_oeb[17]                          
mgmt_gpio_oeb[18]                          |mgmt_gpio_oeb[18]                          
mgmt_gpio_oeb[19]                          |mgmt_gpio_oeb[19]                          
mgmt_gpio_oeb[1]                           |mgmt_gpio_oeb[1]                           
mgmt_gpio_oeb[20]                          |mgmt_gpio_oeb[20]                          
mgmt_gpio_oeb[21]                          |mgmt_gpio_oeb[21]                          
mgmt_gpio_oeb[22]                          |mgmt_gpio_oeb[22]                          
mgmt_gpio_oeb[23]                          |mgmt_gpio_oeb[23]                          
mgmt_gpio_oeb[24]                          |mgmt_gpio_oeb[24]                          
mgmt_gpio_oeb[25]                          |mgmt_gpio_oeb[25]                          
mgmt_gpio_oeb[26]                          |mgmt_gpio_oeb[26]                          
mgmt_gpio_oeb[27]                          |mgmt_gpio_oeb[27]                          
mgmt_gpio_oeb[28]                          |mgmt_gpio_oeb[28]                          
mgmt_gpio_oeb[29]                          |mgmt_gpio_oeb[29]                          
mgmt_gpio_oeb[2]                           |mgmt_gpio_oeb[2]                           
mgmt_gpio_oeb[30]                          |mgmt_gpio_oeb[30]                          
mgmt_gpio_oeb[31]                          |mgmt_gpio_oeb[31]                          
mgmt_gpio_oeb[32]                          |mgmt_gpio_oeb[32]                          
mgmt_gpio_oeb[33]                          |mgmt_gpio_oeb[33]                          
mgmt_gpio_oeb[34]                          |mgmt_gpio_oeb[34]                          
mgmt_gpio_oeb[35]                          |mgmt_gpio_oeb[35]                          
mgmt_gpio_oeb[36]                          |mgmt_gpio_oeb[36]                          
mgmt_gpio_oeb[37]                          |mgmt_gpio_oeb[37]                          
mgmt_gpio_oeb[3]                           |mgmt_gpio_oeb[3]                           
mgmt_gpio_oeb[4]                           |mgmt_gpio_oeb[4]                           
mgmt_gpio_oeb[5]                           |mgmt_gpio_oeb[5]                           
mgmt_gpio_oeb[6]                           |mgmt_gpio_oeb[6]                           
mgmt_gpio_oeb[7]                           |mgmt_gpio_oeb[7]                           
mgmt_gpio_oeb[8]                           |mgmt_gpio_oeb[8]                           
mgmt_gpio_oeb[9]                           |mgmt_gpio_oeb[9]                           
mgmt_gpio_out[0]                           |mgmt_gpio_out[0]                           
mgmt_gpio_out[10]                          |mgmt_gpio_out[10]                          
mgmt_gpio_out[11]                          |mgmt_gpio_out[11]                          
mgmt_gpio_out[12]                          |mgmt_gpio_out[12]                          
mgmt_gpio_out[13]                          |mgmt_gpio_out[13]                          
mgmt_gpio_out[14]                          |mgmt_gpio_out[14]                          
mgmt_gpio_out[15]                          |mgmt_gpio_out[15]                          
mgmt_gpio_out[16]                          |mgmt_gpio_out[16]                          
mgmt_gpio_out[17]                          |mgmt_gpio_out[17]                          
mgmt_gpio_out[18]                          |mgmt_gpio_out[18]                          
mgmt_gpio_out[19]                          |mgmt_gpio_out[19]                          
mgmt_gpio_out[1]                           |mgmt_gpio_out[1]                           
mgmt_gpio_out[20]                          |mgmt_gpio_out[20]                          
mgmt_gpio_out[21]                          |mgmt_gpio_out[21]                          
mgmt_gpio_out[22]                          |mgmt_gpio_out[22]                          
mgmt_gpio_out[23]                          |mgmt_gpio_out[23]                          
mgmt_gpio_out[24]                          |mgmt_gpio_out[24]                          
mgmt_gpio_out[25]                          |mgmt_gpio_out[25]                          
mgmt_gpio_out[26]                          |mgmt_gpio_out[26]                          
mgmt_gpio_out[27]                          |mgmt_gpio_out[27]                          
mgmt_gpio_out[28]                          |mgmt_gpio_out[28]                          
mgmt_gpio_out[29]                          |mgmt_gpio_out[29]                          
mgmt_gpio_out[2]                           |mgmt_gpio_out[2]                           
mgmt_gpio_out[30]                          |mgmt_gpio_out[30]                          
mgmt_gpio_out[31]                          |mgmt_gpio_out[31]                          
mgmt_gpio_out[32]                          |mgmt_gpio_out[32]                          
mgmt_gpio_out[33]                          |mgmt_gpio_out[33]                          
mgmt_gpio_out[34]                          |mgmt_gpio_out[34]                          
mgmt_gpio_out[35]                          |mgmt_gpio_out[35]                          
mgmt_gpio_out[36]                          |mgmt_gpio_out[36]                          
mgmt_gpio_out[37]                          |mgmt_gpio_out[37]                          
mgmt_gpio_out[3]                           |mgmt_gpio_out[3]                           
mgmt_gpio_out[4]                           |mgmt_gpio_out[4]                           
mgmt_gpio_out[5]                           |mgmt_gpio_out[5]                           
mgmt_gpio_out[6]                           |mgmt_gpio_out[6]                           
mgmt_gpio_out[7]                           |mgmt_gpio_out[7]                           
mgmt_gpio_out[8]                           |mgmt_gpio_out[8]                           
mgmt_gpio_out[9]                           |mgmt_gpio_out[9]                           
pad_flash_clk                              |pad_flash_clk                              
pad_flash_clk_oe                           |pad_flash_clk_oe                           
pad_flash_csb                              |pad_flash_csb                              
pad_flash_csb_oe                           |pad_flash_csb_oe                           
pad_flash_io0_di                           |pad_flash_io0_di                           
pad_flash_io0_do                           |pad_flash_io0_do                           
pad_flash_io0_ie                           |pad_flash_io0_ie                           
pad_flash_io0_oe                           |pad_flash_io0_oe                           
pad_flash_io1_di                           |pad_flash_io1_di                           
pad_flash_io1_do                           |pad_flash_io1_do                           
pad_flash_io1_ie                           |pad_flash_io1_ie                           
pad_flash_io1_oe                           |pad_flash_io1_oe                           
pll90_sel[0]                               |pll90_sel[0]                               
pll90_sel[1]                               |pll90_sel[1]                               
pll90_sel[2]                               |pll90_sel[2]                               
pll_bypass                                 |pll_bypass                                 
pll_dco_ena                                |pll_dco_ena                                
pll_div[0]                                 |pll_div[0]                                 
pll_div[1]                                 |pll_div[1]                                 
pll_div[2]                                 |pll_div[2]                                 
pll_div[3]                                 |pll_div[3]                                 
pll_div[4]                                 |pll_div[4]                                 
pll_ena                                    |pll_ena                                    
pll_sel[0]                                 |pll_sel[0]                                 
pll_sel[1]                                 |pll_sel[1]                                 
pll_sel[2]                                 |pll_sel[2]                                 
pll_trim[0]                                |pll_trim[0]                                
pll_trim[10]                               |pll_trim[10]                               
pll_trim[11]                               |pll_trim[11]                               
pll_trim[12]                               |pll_trim[12]                               
pll_trim[13]                               |pll_trim[13]                               
pll_trim[14]                               |pll_trim[14]                               
pll_trim[15]                               |pll_trim[15]                               
pll_trim[16]                               |pll_trim[16]                               
pll_trim[17]                               |pll_trim[17]                               
pll_trim[18]                               |pll_trim[18]                               
pll_trim[19]                               |pll_trim[19]                               
pll_trim[1]                                |pll_trim[1]                                
pll_trim[20]                               |pll_trim[20]                               
pll_trim[21]                               |pll_trim[21]                               
pll_trim[22]                               |pll_trim[22]                               
pll_trim[23]                               |pll_trim[23]                               
pll_trim[24]                               |pll_trim[24]                               
pll_trim[25]                               |pll_trim[25]                               
pll_trim[2]                                |pll_trim[2]                                
pll_trim[3]                                |pll_trim[3]                                
pll_trim[4]                                |pll_trim[4]                                
pll_trim[5]                                |pll_trim[5]                                
pll_trim[6]                                |pll_trim[6]                                
pll_trim[7]                                |pll_trim[7]                                
pll_trim[8]                                |pll_trim[8]                                
pll_trim[9]                                |pll_trim[9]                                
porb                                       |porb                                       
pwr_ctrl_out                               |pwr_ctrl_out                               
qspi_enabled                               |qspi_enabled                               
reset                                      |reset                                      
ser_rx                                     |ser_rx                                     
ser_tx                                     |ser_tx                                     
serial_clock                               |serial_clock                               
serial_data_1                              |serial_data_1                              
serial_data_2                              |serial_data_2                              
serial_load                                |serial_load                                
serial_resetn                              |serial_resetn                              
spi_csb                                    |spi_csb                                    
spi_enabled                                |spi_enabled                                
spi_sck                                    |spi_sck                                    
spi_sdi                                    |spi_sdi                                    
spi_sdo                                    |spi_sdo                                    
spi_sdoenb                                 |spi_sdoenb                                 
spimemio_flash_clk                         |spimemio_flash_clk                         
spimemio_flash_csb                         |spimemio_flash_csb                         
spimemio_flash_io0_di                      |spimemio_flash_io0_di                      
spimemio_flash_io0_do                      |spimemio_flash_io0_do                      
spimemio_flash_io0_oeb                     |spimemio_flash_io0_oeb                     
spimemio_flash_io1_di                      |spimemio_flash_io1_di                      
spimemio_flash_io1_do                      |spimemio_flash_io1_do                      
spimemio_flash_io1_oeb                     |spimemio_flash_io1_oeb                     
spimemio_flash_io2_di                      |spimemio_flash_io2_di                      
spimemio_flash_io2_do                      |spimemio_flash_io2_do                      
spimemio_flash_io2_oeb                     |spimemio_flash_io2_oeb                     
spimemio_flash_io3_di                      |spimemio_flash_io3_di                      
spimemio_flash_io3_do                      |spimemio_flash_io3_do                      
spimemio_flash_io3_oeb                     |spimemio_flash_io3_oeb                     
trap                                       |trap                                       
uart_enabled                               |uart_enabled                               
user_clock                                 |user_clock                                 
wb_ack_o                                   |wb_ack_o                                   
wb_adr_i[0]                                |wb_adr_i[0]                                
wb_adr_i[10]                               |wb_adr_i[10]                               
wb_adr_i[11]                               |wb_adr_i[11]                               
wb_adr_i[12]                               |wb_adr_i[12]                               
wb_adr_i[13]                               |wb_adr_i[13]                               
wb_adr_i[14]                               |wb_adr_i[14]                               
wb_adr_i[15]                               |wb_adr_i[15]                               
wb_adr_i[16]                               |wb_adr_i[16]                               
wb_adr_i[17]                               |wb_adr_i[17]                               
wb_adr_i[18]                               |wb_adr_i[18]                               
wb_adr_i[19]                               |wb_adr_i[19]                               
wb_adr_i[1]                                |wb_adr_i[1]                                
wb_adr_i[20]                               |wb_adr_i[20]                               
wb_adr_i[21]                               |wb_adr_i[21]                               
wb_adr_i[22]                               |wb_adr_i[22]                               
wb_adr_i[23]                               |wb_adr_i[23]                               
wb_adr_i[24]                               |wb_adr_i[24]                               
wb_adr_i[25]                               |wb_adr_i[25]                               
wb_adr_i[26]                               |wb_adr_i[26]                               
wb_adr_i[27]                               |wb_adr_i[27]                               
wb_adr_i[28]                               |wb_adr_i[28]                               
wb_adr_i[29]                               |wb_adr_i[29]                               
wb_adr_i[2]                                |wb_adr_i[2]                                
wb_adr_i[30]                               |wb_adr_i[30]                               
wb_adr_i[31]                               |wb_adr_i[31]                               
wb_adr_i[3]                                |wb_adr_i[3]                                
wb_adr_i[4]                                |wb_adr_i[4]                                
wb_adr_i[5]                                |wb_adr_i[5]                                
wb_adr_i[6]                                |wb_adr_i[6]                                
wb_adr_i[7]                                |wb_adr_i[7]                                
wb_adr_i[8]                                |wb_adr_i[8]                                
wb_adr_i[9]                                |wb_adr_i[9]                                
wb_clk_i                                   |wb_clk_i                                   
wb_cyc_i                                   |wb_cyc_i                                   
wb_dat_i[0]                                |wb_dat_i[0]                                
wb_dat_i[10]                               |wb_dat_i[10]                               
wb_dat_i[11]                               |wb_dat_i[11]                               
wb_dat_i[12]                               |wb_dat_i[12]                               
wb_dat_i[13]                               |wb_dat_i[13]                               
wb_dat_i[14]                               |wb_dat_i[14]                               
wb_dat_i[15]                               |wb_dat_i[15]                               
wb_dat_i[16]                               |wb_dat_i[16]                               
wb_dat_i[17]                               |wb_dat_i[17]                               
wb_dat_i[18]                               |wb_dat_i[18]                               
wb_dat_i[19]                               |wb_dat_i[19]                               
wb_dat_i[1]                                |wb_dat_i[1]                                
wb_dat_i[20]                               |wb_dat_i[20]                               
wb_dat_i[21]                               |wb_dat_i[21]                               
wb_dat_i[22]                               |wb_dat_i[22]                               
wb_dat_i[23]                               |wb_dat_i[23]                               
wb_dat_i[24]                               |wb_dat_i[24]                               
wb_dat_i[25]                               |wb_dat_i[25]                               
wb_dat_i[26]                               |wb_dat_i[26]                               
wb_dat_i[27]                               |wb_dat_i[27]                               
wb_dat_i[28]                               |wb_dat_i[28]                               
wb_dat_i[29]                               |wb_dat_i[29]                               
wb_dat_i[2]                                |wb_dat_i[2]                                
wb_dat_i[30]                               |wb_dat_i[30]                               
wb_dat_i[31]                               |wb_dat_i[31]                               
wb_dat_i[3]                                |wb_dat_i[3]                                
wb_dat_i[4]                                |wb_dat_i[4]                                
wb_dat_i[5]                                |wb_dat_i[5]                                
wb_dat_i[6]                                |wb_dat_i[6]                                
wb_dat_i[7]                                |wb_dat_i[7]                                
wb_dat_i[8]                                |wb_dat_i[8]                                
wb_dat_i[9]                                |wb_dat_i[9]                                
wb_dat_o[0]                                |wb_dat_o[0]                                
wb_dat_o[10]                               |wb_dat_o[10]                               
wb_dat_o[11]                               |wb_dat_o[11]                               
wb_dat_o[12]                               |wb_dat_o[12]                               
wb_dat_o[13]                               |wb_dat_o[13]                               
wb_dat_o[14]                               |wb_dat_o[14]                               
wb_dat_o[15]                               |wb_dat_o[15]                               
wb_dat_o[16]                               |wb_dat_o[16]                               
wb_dat_o[17]                               |wb_dat_o[17]                               
wb_dat_o[18]                               |wb_dat_o[18]                               
wb_dat_o[19]                               |wb_dat_o[19]                               
wb_dat_o[1]                                |wb_dat_o[1]                                
wb_dat_o[20]                               |wb_dat_o[20]                               
wb_dat_o[21]                               |wb_dat_o[21]                               
wb_dat_o[22]                               |wb_dat_o[22]                               
wb_dat_o[23]                               |wb_dat_o[23]                               
wb_dat_o[24]                               |wb_dat_o[24]                               
wb_dat_o[25]                               |wb_dat_o[25]                               
wb_dat_o[26]                               |wb_dat_o[26]                               
wb_dat_o[27]                               |wb_dat_o[27]                               
wb_dat_o[28]                               |wb_dat_o[28]                               
wb_dat_o[29]                               |wb_dat_o[29]                               
wb_dat_o[2]                                |wb_dat_o[2]                                
wb_dat_o[30]                               |wb_dat_o[30]                               
wb_dat_o[31]                               |wb_dat_o[31]                               
wb_dat_o[3]                                |wb_dat_o[3]                                
wb_dat_o[4]                                |wb_dat_o[4]                                
wb_dat_o[5]                                |wb_dat_o[5]                                
wb_dat_o[6]                                |wb_dat_o[6]                                
wb_dat_o[7]                                |wb_dat_o[7]                                
wb_dat_o[8]                                |wb_dat_o[8]                                
wb_dat_o[9]                                |wb_dat_o[9]                                
wb_rstn_i                                  |wb_rstn_i                                  
wb_sel_i[0]                                |wb_sel_i[0]                                
wb_sel_i[1]                                |wb_sel_i[1]                                
wb_sel_i[2]                                |wb_sel_i[2]                                
wb_sel_i[3]                                |wb_sel_i[3]                                
wb_stb_i                                   |wb_stb_i                                   
wb_we_i                                    |wb_we_i                                    
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes housekeeping and housekeeping are equivalent.
Flattening unmatched subcell gpio_defaults_block in circuit caravel (0)(33 instances)

Flattening instances of gpio_defaults_block_007 in cell caravel (0) makes a better match
Flattening instances of gpio_defaults_block_009 in cell caravel (0) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: caravel                         |Circuit 2: caravel                         
-------------------------------------------|-------------------------------------------
gpio_control_block (38)                    |gpio_control_block (38)                    
digital_pll (1)                            |digital_pll (1)                            
chip_io (1)                                |chip_io (1)                                
mgmt_core_wrapper (1)                      |mgmt_core_wrapper (1)                      
simple_por (1)                             |simple_por (1)                             
caravel_clocking (1)                       |caravel_clocking (1)                       
spare_logic_block (4)                      |spare_logic_block (4)                      
user_id_programming (1)                    |user_id_programming (1)                    
mgmt_protect (1)                           |mgmt_protect (1)                           
user_project_wrapper (1)                   |user_project_wrapper (1)                   
housekeeping (1)                           |housekeeping (1)                           
(no matching element)                      |gpio_defaults_block_007 (37)               
(no matching element)                      |gpio_defaults_block_009 (1)                
Number of devices: 51 **Mismatch**         |Number of devices: 89 **Mismatch**         
Number of nets: 2522 **Mismatch**          |Number of nets: 2513 **Mismatch**          
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: caravel                         |Circuit 2: caravel                         

---------------------------------------------------------------------------------------
Net: clock                                 |Net: clock                                 
  chip_io/clock = 1                        |  chip_io/clock = 1                        
                                           |                                           
Net: flash_clk                             |Net: flash_clk                             
  chip_io/flash_clk = 1                    |  chip_io/flash_clk = 1                    
                                           |                                           
Net: flash_csb                             |Net: flash_csb                             
  chip_io/flash_csb = 1                    |  chip_io/flash_csb = 1                    
                                           |                                           
Net: flash_io0                             |Net: flash_io0                             
  chip_io/flash_io0 = 1                    |  chip_io/flash_io0 = 1                    
                                           |                                           
Net: flash_io1                             |Net: flash_io1                             
  chip_io/flash_io1 = 1                    |  chip_io/flash_io1 = 1                    
                                           |                                           
Net: gpio                                  |Net: gpio                                  
  chip_io/gpio = 1                         |  chip_io/gpio = 1                         
                                           |                                           
Net: padframe/gpio_pd_select               |Net: _noconnect_22_                        
  chip_io/gpio_pd_select = 1               |  gpio_control_block/one = 1               
                                           |                                           
Net: padframe/gpio_pu_select               |Net: _noconnect_23_                        
  chip_io/gpio_pu_select = 1               |  gpio_control_block/one = 1               
                                           |                                           
Net: padframe/gpio_schmitt_select          |Net: _noconnect_25_                        
  chip_io/gpio_schmitt_select = 1          |  gpio_control_block/one = 1               
                                           |                                           
Net: padframe/gpio_slew_select             |Net: _noconnect_26_                        
  chip_io/gpio_slew_select = 1             |  gpio_control_block/one = 1               
                                           |                                           
Net: mprj_io[0]                            |Net: mprj_io[0]                            
  chip_io/mprj_io[0] = 1                   |  chip_io/mprj_io[0] = 1                   
                                           |                                           
Net: mprj_io[10]                           |Net: mprj_io[10]                           
  chip_io/mprj_io[10] = 1                  |  chip_io/mprj_io[10] = 1                  
                                           |                                           
Net: mprj_io[11]                           |Net: mprj_io[11]                           
  chip_io/mprj_io[11] = 1                  |  chip_io/mprj_io[11] = 1                  
                                           |                                           
Net: mprj_io[12]                           |Net: mprj_io[12]                           
  chip_io/mprj_io[12] = 1                  |  chip_io/mprj_io[12] = 1                  
                                           |                                           
Net: mprj_io[13]                           |Net: mprj_io[13]                           
  chip_io/mprj_io[13] = 1                  |  chip_io/mprj_io[13] = 1                  
                                           |                                           
Net: mprj_io[14]                           |Net: mprj_io[14]                           
  chip_io/mprj_io[14] = 1                  |  chip_io/mprj_io[14] = 1                  
                                           |                                           
Net: mprj_io[15]                           |Net: mprj_io[15]                           
  chip_io/mprj_io[15] = 1                  |  chip_io/mprj_io[15] = 1                  
                                           |                                           
Net: mprj_io[16]                           |Net: mprj_io[16]                           
  chip_io/mprj_io[16] = 1                  |  chip_io/mprj_io[16] = 1                  
                                           |                                           
Net: mprj_io[17]                           |Net: mprj_io[17]                           
  chip_io/mprj_io[17] = 1                  |  chip_io/mprj_io[17] = 1                  
                                           |                                           
Net: mprj_io[18]                           |Net: mprj_io[18]                           
  chip_io/mprj_io[18] = 1                  |  chip_io/mprj_io[18] = 1                  
                                           |                                           
Net: mprj_io[19]                           |Net: mprj_io[19]                           
  chip_io/mprj_io[19] = 1                  |  chip_io/mprj_io[19] = 1                  
                                           |                                           
Net: mprj_io[1]                            |Net: mprj_io[1]                            
  chip_io/mprj_io[1] = 1                   |  chip_io/mprj_io[1] = 1                   
                                           |                                           
Net: mprj_io[20]                           |Net: mprj_io[20]                           
  chip_io/mprj_io[20] = 1                  |  chip_io/mprj_io[20] = 1                  
                                           |                                           
Net: mprj_io[21]                           |Net: mprj_io[21]                           
  chip_io/mprj_io[21] = 1                  |  chip_io/mprj_io[21] = 1                  
                                           |                                           
Net: mprj_io[22]                           |Net: mprj_io[22]                           
  chip_io/mprj_io[22] = 1                  |  chip_io/mprj_io[22] = 1                  
                                           |                                           
Net: mprj_io[23]                           |Net: mprj_io[23]                           
  chip_io/mprj_io[23] = 1                  |  chip_io/mprj_io[23] = 1                  
                                           |                                           
Net: mprj_io[24]                           |Net: mprj_io[24]                           
  chip_io/mprj_io[24] = 1                  |  chip_io/mprj_io[24] = 1                  
                                           |                                           
Net: mprj_io[25]                           |Net: mprj_io[25]                           
  chip_io/mprj_io[25] = 1                  |  chip_io/mprj_io[25] = 1                  
                                           |                                           
Net: mprj_io[26]                           |Net: mprj_io[26]                           
  chip_io/mprj_io[26] = 1                  |  chip_io/mprj_io[26] = 1                  
                                           |                                           
Net: mprj_io[27]                           |Net: mprj_io[27]                           
  chip_io/mprj_io[27] = 1                  |  chip_io/mprj_io[27] = 1                  
                                           |                                           
Net: mprj_io[28]                           |Net: mprj_io[28]                           
  chip_io/mprj_io[28] = 1                  |  chip_io/mprj_io[28] = 1                  
                                           |                                           
Net: mprj_io[29]                           |Net: mprj_io[29]                           
  chip_io/mprj_io[29] = 1                  |  chip_io/mprj_io[29] = 1                  
                                           |                                           
Net: mprj_io[2]                            |Net: mprj_io[2]                            
  chip_io/mprj_io[2] = 1                   |  chip_io/mprj_io[2] = 1                   
                                           |                                           
Net: mprj_io[30]                           |Net: mprj_io[30]                           
  chip_io/mprj_io[30] = 1                  |  chip_io/mprj_io[30] = 1                  
                                           |                                           
Net: mprj_io[31]                           |Net: mprj_io[31]                           
  chip_io/mprj_io[31] = 1                  |  chip_io/mprj_io[31] = 1                  
                                           |                                           
Net: mprj_io[32]                           |Net: mprj_io[32]                           
  chip_io/mprj_io[32] = 1                  |  chip_io/mprj_io[32] = 1                  
                                           |                                           
Net: mprj_io[33]                           |Net: mprj_io[33]                           
  chip_io/mprj_io[33] = 1                  |  chip_io/mprj_io[33] = 1                  
                                           |                                           
Net: mprj_io[34]                           |Net: mprj_io[34]                           
  chip_io/mprj_io[34] = 1                  |  chip_io/mprj_io[34] = 1                  
                                           |                                           
Net: mprj_io[35]                           |Net: mprj_io[35]                           
  chip_io/mprj_io[35] = 1                  |  chip_io/mprj_io[35] = 1                  
                                           |                                           
Net: mprj_io[36]                           |Net: mprj_io[36]                           
  chip_io/mprj_io[36] = 1                  |  chip_io/mprj_io[36] = 1                  
                                           |                                           
Net: mprj_io[37]                           |Net: mprj_io[37]                           
  chip_io/mprj_io[37] = 1                  |  chip_io/mprj_io[37] = 1                  
                                           |                                           
Net: mprj_io[3]                            |Net: mprj_io[3]                            
  chip_io/mprj_io[3] = 1                   |  chip_io/mprj_io[3] = 1                   
                                           |                                           
Net: mprj_io[4]                            |Net: mprj_io[4]                            
  chip_io/mprj_io[4] = 1                   |  chip_io/mprj_io[4] = 1                   
                                           |                                           
Net: mprj_io[5]                            |Net: mprj_io[5]                            
  chip_io/mprj_io[5] = 1                   |  chip_io/mprj_io[5] = 1                   
                                           |                                           
Net: mprj_io[6]                            |Net: mprj_io[6]                            
  chip_io/mprj_io[6] = 1                   |  chip_io/mprj_io[6] = 1                   
                                           |                                           
Net: mprj_io[7]                            |Net: mprj_io[7]                            
  chip_io/mprj_io[7] = 1                   |  chip_io/mprj_io[7] = 1                   
                                           |                                           
Net: mprj_io[8]                            |Net: mprj_io[8]                            
  chip_io/mprj_io[8] = 1                   |  chip_io/mprj_io[8] = 1                   
                                           |                                           
Net: mprj_io[9]                            |Net: mprj_io[9]                            
  chip_io/mprj_io[9] = 1                   |  chip_io/mprj_io[9] = 1                   
                                           |                                           
Net: resetb                                |Net: resetb                                
  chip_io/resetb = 1                       |  chip_io/resetb = 1                       
                                           |                                           
Net: vdd                                   |Net: vdd                                   
  chip_io/vdd = 1                          |  chip_io/VDD = 1                          
                                           |  gpio_control_block/VDD = 35              
                                           |  gpio_defaults_block_007/VDD = 36         
                                           |  gpio_defaults_block_009/VDD = 1          
                                           |  housekeeping/VDD = 1                     
                                           |  mgmt_protect/VDD = 1                     
                                           |  user_project_wrapper/VDD = 1             
                                           |  caravel_clocking/VDD = 1                 
                                           |  digital_pll/VDD = 1                      
                                           |  simple_por/VDD = 1                       
                                           |  mgmt_core_wrapper/VDD = 1                
                                           |  spare_logic_block/VDD = 4                
                                           |  user_id_programming/VDD = 1              
                                           |                                           
Net: vss                                   |Net: vss                                   
  chip_io/vss = 1                          |  chip_io/VSS = 1                          
                                           |  gpio_control_block/VSS = 35              
                                           |  gpio_control_block/ = 3     
                                           |  gpio_defaults_block_007/VSS = 36         
                                           |  gpio_defaults_block_009/VSS = 1          
                                           |  housekeeping/VSS = 1                     
                                           |  mgmt_protect/VSS = 1                     
                                           |  user_project_wrapper/VSS = 1             
                                           |  caravel_clocking/VSS = 1                 
                                           |  chip_io/gpio_pd_select_core = 1          
                                           |  chip_io/gpio_pu_select_core = 1          
                                           |  chip_io/gpio_schmitt_select_core = 1     
                                           |  chip_io/gpio_slew_select_core = 1        
                                           |  digital_pll/VSS = 1                      
                                           |  simple_por/VSS = 1                       
                                           |  mgmt_core_wrapper/VSS = 1                
                                           |  spare_logic_block/VSS = 4                
                                           |  user_id_programming/VSS = 1              
                                           |                                           
Net: gpio_control_bidir_2\[0\]/zero        |Net: _noconnect_4_                         
  gpio_control_block/zero = 1              |  gpio_control_block/one = 1               
                                           |                                           
Net: simple_por_0/por                      |Net: _noconnect_18_                        
  simple_por/por = 1                       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[3\]/spare_xfq[0]         |Net: _noconnect_19_                        
  spare_logic_block/spare_xfq[0] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[1\]/spare_xfq[0]         |Net: _noconnect_20_                        
  spare_logic_block/spare_xfq[0] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[2\]/spare_xfq[0]         |Net: _noconnect_21_                        
  spare_logic_block/spare_xfq[0] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[0\]/spare_xfq[0]         |Net: \mgmt_io_nc[8]                        
  spare_logic_block/spare_xfq[0] = 1       |  housekeeping/mgmt_gpio_oeb[10] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xfq[1]         |Net: \mgmt_io_nc[9]                        
  spare_logic_block/spare_xfq[1] = 1       |  housekeeping/mgmt_gpio_oeb[11] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xfq[1]         |Net: \mgmt_io_nc[10]                       
  spare_logic_block/spare_xfq[1] = 1       |  housekeeping/mgmt_gpio_oeb[12] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xfq[1]         |Net: \mgmt_io_nc[11]                       
  spare_logic_block/spare_xfq[1] = 1       |  housekeeping/mgmt_gpio_oeb[13] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xfq[1]         |Net: \mgmt_io_nc[12]                       
  spare_logic_block/spare_xfq[1] = 1       |  housekeeping/mgmt_gpio_oeb[14] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xi[0]          |Net: \mgmt_io_nc[13]                       
  spare_logic_block/spare_xi[0] = 1        |  housekeeping/mgmt_gpio_oeb[15] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xi[0]          |Net: \mgmt_io_nc[14]                       
  spare_logic_block/spare_xi[0] = 1        |  housekeeping/mgmt_gpio_oeb[16] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xi[0]          |Net: \mgmt_io_nc[15]                       
  spare_logic_block/spare_xi[0] = 1        |  housekeeping/mgmt_gpio_oeb[17] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xi[0]          |Net: \mgmt_io_nc[17]                       
  spare_logic_block/spare_xi[0] = 1        |  housekeeping/mgmt_gpio_oeb[19] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xi[1]          |Net: \mgmt_io_nc[18]                       
  spare_logic_block/spare_xi[1] = 1        |  housekeeping/mgmt_gpio_oeb[20] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xi[1]          |Net: \mgmt_io_nc[19]                       
  spare_logic_block/spare_xi[1] = 1        |  housekeeping/mgmt_gpio_oeb[21] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xi[1]          |Net: \mgmt_io_nc[20]                       
  spare_logic_block/spare_xi[1] = 1        |  housekeeping/mgmt_gpio_oeb[22] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xi[1]          |Net: \mgmt_io_nc[21]                       
  spare_logic_block/spare_xi[1] = 1        |  housekeeping/mgmt_gpio_oeb[23] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xi[2]          |Net: \mgmt_io_nc[22]                       
  spare_logic_block/spare_xi[2] = 1        |  housekeeping/mgmt_gpio_oeb[24] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xi[2]          |Net: \mgmt_io_nc[23]                       
  spare_logic_block/spare_xi[2] = 1        |  housekeeping/mgmt_gpio_oeb[25] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xi[2]          |Net: \mgmt_io_nc[24]                       
  spare_logic_block/spare_xi[2] = 1        |  housekeeping/mgmt_gpio_oeb[26] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xi[2]          |Net: \mgmt_io_nc[25]                       
  spare_logic_block/spare_xi[2] = 1        |  housekeeping/mgmt_gpio_oeb[27] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xi[3]          |Net: \mgmt_io_nc[26]                       
  spare_logic_block/spare_xi[3] = 1        |  housekeeping/mgmt_gpio_oeb[28] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xi[3]          |Net: \mgmt_io_nc[28]                       
  spare_logic_block/spare_xi[3] = 1        |  housekeeping/mgmt_gpio_oeb[30] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xi[3]          |Net: \mgmt_io_nc[29]                       
  spare_logic_block/spare_xi[3] = 1        |  housekeeping/mgmt_gpio_oeb[31] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xi[3]          |Net: \mgmt_io_nc[30]                       
  spare_logic_block/spare_xi[3] = 1        |  housekeeping/mgmt_gpio_oeb[32] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xib            |Net: \mgmt_io_nc[31]                       
  spare_logic_block/spare_xib = 1          |  housekeeping/mgmt_gpio_oeb[33] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xib            |Net: \mgmt_io_nc[32]                       
  spare_logic_block/spare_xib = 1          |  housekeeping/mgmt_gpio_oeb[34] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xib            |Net: _noconnect_41_                        
  spare_logic_block/spare_xib = 1          |  gpio_defaults_block_007/VSS = 1          
                                           |                                           
Net: spare_logic\[0\]/spare_xib            |Net: _noconnect_40_                        
  spare_logic_block/spare_xib = 1          |  gpio_defaults_block_007/VDD = 1          
                                           |                                           
Net: spare_logic\[3\]/spare_xmx[0]         |Net: _noconnect_30_                        
  spare_logic_block/spare_xmx[0] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[1\]/spare_xmx[0]         |Net: _noconnect_29_                        
  spare_logic_block/spare_xmx[0] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[2\]/spare_xmx[0]         |Net: _noconnect_28_                        
  spare_logic_block/spare_xmx[0] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[0\]/spare_xmx[0]         |Net: \mgmt_io_nc[1]                        
  spare_logic_block/spare_xmx[0] = 1       |  housekeeping/mgmt_gpio_oeb[3] = 1        
                                           |                                           
Net: spare_logic\[3\]/spare_xmx[1]         |Net: \mgmt_io_nc[2]                        
  spare_logic_block/spare_xmx[1] = 1       |  housekeeping/mgmt_gpio_oeb[4] = 1        
                                           |                                           
Net: spare_logic\[1\]/spare_xmx[1]         |Net: \mgmt_io_nc[3]                        
  spare_logic_block/spare_xmx[1] = 1       |  housekeeping/mgmt_gpio_oeb[5] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xmx[1]         |Net: \mgmt_io_nc[4]                        
  spare_logic_block/spare_xmx[1] = 1       |  housekeeping/mgmt_gpio_oeb[6] = 1        
                                           |                                           
Net: spare_logic\[0\]/spare_xmx[1]         |Net: \mgmt_io_nc[5]                        
  spare_logic_block/spare_xmx[1] = 1       |  housekeeping/mgmt_gpio_oeb[7] = 1        
                                           |                                           
Net: spare_logic\[3\]/spare_xna[0]         |Net: \mgmt_io_nc[6]                        
  spare_logic_block/spare_xna[0] = 1       |  housekeeping/mgmt_gpio_oeb[8] = 1        
                                           |                                           
Net: spare_logic\[1\]/spare_xna[0]         |Net: \mgmt_io_nc[7]                        
  spare_logic_block/spare_xna[0] = 1       |  housekeeping/mgmt_gpio_oeb[9] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xna[0]         |Net: \mgmt_io_nc[16]                       
  spare_logic_block/spare_xna[0] = 1       |  housekeeping/mgmt_gpio_oeb[18] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xna[0]         |Net: \mgmt_io_nc[27]                       
  spare_logic_block/spare_xna[0] = 1       |  housekeeping/mgmt_gpio_oeb[29] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xna[1]         |Net: _noconnect_27_                        
  spare_logic_block/spare_xna[1] = 1       |  gpio_control_block/one = 1               
                                           |                                           
Net: spare_logic\[1\]/spare_xna[1]         |Net: \mgmt_io_nc[0]                        
  spare_logic_block/spare_xna[1] = 1       |  housekeeping/mgmt_gpio_oeb[2] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xna[1]         |Net: por                                   
  spare_logic_block/spare_xna[1] = 1       |  simple_por/por = 1                       
                                           |                                           
Net: spare_logic\[0\]/spare_xna[1]         |Net: \spare_xfq_nc[1]                      
  spare_logic_block/spare_xna[1] = 1       |  spare_logic_block/spare_xfq[1] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xno[0]         |Net: \spare_xfq_nc[3]                      
  spare_logic_block/spare_xno[0] = 1       |  spare_logic_block/spare_xfq[1] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xno[0]         |Net: \spare_xfq_nc[5]                      
  spare_logic_block/spare_xno[0] = 1       |  spare_logic_block/spare_xfq[1] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xno[0]         |Net: \spare_xfq_nc[7]                      
  spare_logic_block/spare_xno[0] = 1       |  spare_logic_block/spare_xfq[1] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xno[0]         |Net: \spare_xfq_nc[0]                      
  spare_logic_block/spare_xno[0] = 1       |  spare_logic_block/spare_xfq[0] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xno[1]         |Net: \spare_xfq_nc[2]                      
  spare_logic_block/spare_xno[1] = 1       |  spare_logic_block/spare_xfq[0] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xno[1]         |Net: \spare_xfq_nc[4]                      
  spare_logic_block/spare_xno[1] = 1       |  spare_logic_block/spare_xfq[0] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xno[1]         |Net: \spare_xfq_nc[6]                      
  spare_logic_block/spare_xno[1] = 1       |  spare_logic_block/spare_xfq[0] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xno[1]         |Net: \spare_xi_nc[3]                       
  spare_logic_block/spare_xno[1] = 1       |  spare_logic_block/spare_xi[3] = 1        
                                           |                                           
Net: spare_logic\[3\]/spare_xz[0]          |Net: \spare_xi_nc[7]                       
  spare_logic_block/spare_xz[0] = 1        |  spare_logic_block/spare_xi[3] = 1        
                                           |                                           
Net: spare_logic\[1\]/spare_xz[0]          |Net: \spare_xi_nc[11]                      
  spare_logic_block/spare_xz[0] = 1        |  spare_logic_block/spare_xi[3] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xz[0]          |Net: \spare_xi_nc[15]                      
  spare_logic_block/spare_xz[0] = 1        |  spare_logic_block/spare_xi[3] = 1        
                                           |                                           
Net: spare_logic\[0\]/spare_xz[0]          |Net: \spare_xi_nc[2]                       
  spare_logic_block/spare_xz[0] = 1        |  spare_logic_block/spare_xi[2] = 1        
                                           |                                           
Net: spare_logic\[3\]/spare_xz[10]         |Net: \spare_xi_nc[6]                       
  spare_logic_block/spare_xz[10] = 1       |  spare_logic_block/spare_xi[2] = 1        
                                           |                                           
Net: spare_logic\[1\]/spare_xz[10]         |Net: \spare_xi_nc[10]                      
  spare_logic_block/spare_xz[10] = 1       |  spare_logic_block/spare_xi[2] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xz[10]         |Net: \spare_xi_nc[14]                      
  spare_logic_block/spare_xz[10] = 1       |  spare_logic_block/spare_xi[2] = 1        
                                           |                                           
Net: spare_logic\[0\]/spare_xz[10]         |Net: \spare_xi_nc[1]                       
  spare_logic_block/spare_xz[10] = 1       |  spare_logic_block/spare_xi[1] = 1        
                                           |                                           
Net: spare_logic\[3\]/spare_xz[11]         |Net: \spare_xi_nc[5]                       
  spare_logic_block/spare_xz[11] = 1       |  spare_logic_block/spare_xi[1] = 1        
                                           |                                           
Net: spare_logic\[1\]/spare_xz[11]         |Net: \spare_xi_nc[9]                       
  spare_logic_block/spare_xz[11] = 1       |  spare_logic_block/spare_xi[1] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xz[11]         |Net: \spare_xi_nc[13]                      
  spare_logic_block/spare_xz[11] = 1       |  spare_logic_block/spare_xi[1] = 1        
                                           |                                           
Net: spare_logic\[0\]/spare_xz[11]         |Net: \spare_xi_nc[0]                       
  spare_logic_block/spare_xz[11] = 1       |  spare_logic_block/spare_xi[0] = 1        
                                           |                                           
Net: spare_logic\[3\]/spare_xz[12]         |Net: \spare_xi_nc[4]                       
  spare_logic_block/spare_xz[12] = 1       |  spare_logic_block/spare_xi[0] = 1        
                                           |                                           
Net: spare_logic\[1\]/spare_xz[12]         |Net: \spare_xi_nc[8]                       
  spare_logic_block/spare_xz[12] = 1       |  spare_logic_block/spare_xi[0] = 1        
                                           |                                           
Net: spare_logic\[2\]/spare_xz[12]         |Net: \spare_xi_nc[12]                      
  spare_logic_block/spare_xz[12] = 1       |  spare_logic_block/spare_xi[0] = 1        
                                           |                                           
Net: spare_logic\[0\]/spare_xz[12]         |Net: \spare_xib_nc[0]                      
  spare_logic_block/spare_xz[12] = 1       |  spare_logic_block/spare_xib = 1          
                                           |                                           
Net: spare_logic\[3\]/spare_xz[13]         |Net: \spare_xib_nc[1]                      
  spare_logic_block/spare_xz[13] = 1       |  spare_logic_block/spare_xib = 1          
                                           |                                           
Net: spare_logic\[1\]/spare_xz[13]         |Net: \spare_xib_nc[2]                      
  spare_logic_block/spare_xz[13] = 1       |  spare_logic_block/spare_xib = 1          
                                           |                                           
Net: spare_logic\[2\]/spare_xz[13]         |Net: \spare_xib_nc[3]                      
  spare_logic_block/spare_xz[13] = 1       |  spare_logic_block/spare_xib = 1          
                                           |                                           
Net: spare_logic\[0\]/spare_xz[13]         |Net: \spare_xmx_nc[1]                      
  spare_logic_block/spare_xz[13] = 1       |  spare_logic_block/spare_xmx[1] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[14]         |Net: \spare_xmx_nc[3]                      
  spare_logic_block/spare_xz[14] = 1       |  spare_logic_block/spare_xmx[1] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[14]         |Net: \spare_xmx_nc[5]                      
  spare_logic_block/spare_xz[14] = 1       |  spare_logic_block/spare_xmx[1] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[14]         |Net: \spare_xmx_nc[7]                      
  spare_logic_block/spare_xz[14] = 1       |  spare_logic_block/spare_xmx[1] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[14]         |Net: \spare_xmx_nc[0]                      
  spare_logic_block/spare_xz[14] = 1       |  spare_logic_block/spare_xmx[0] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[15]         |Net: \spare_xmx_nc[2]                      
  spare_logic_block/spare_xz[15] = 1       |  spare_logic_block/spare_xmx[0] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[15]         |Net: \spare_xmx_nc[4]                      
  spare_logic_block/spare_xz[15] = 1       |  spare_logic_block/spare_xmx[0] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[15]         |Net: \spare_xmx_nc[6]                      
  spare_logic_block/spare_xz[15] = 1       |  spare_logic_block/spare_xmx[0] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[15]         |Net: \spare_xna_nc[1]                      
  spare_logic_block/spare_xz[15] = 1       |  spare_logic_block/spare_xna[1] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[16]         |Net: \spare_xna_nc[3]                      
  spare_logic_block/spare_xz[16] = 1       |  spare_logic_block/spare_xna[1] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[16]         |Net: \spare_xna_nc[5]                      
  spare_logic_block/spare_xz[16] = 1       |  spare_logic_block/spare_xna[1] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[16]         |Net: \spare_xna_nc[7]                      
  spare_logic_block/spare_xz[16] = 1       |  spare_logic_block/spare_xna[1] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[16]         |Net: \spare_xna_nc[0]                      
  spare_logic_block/spare_xz[16] = 1       |  spare_logic_block/spare_xna[0] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[17]         |Net: \spare_xna_nc[2]                      
  spare_logic_block/spare_xz[17] = 1       |  spare_logic_block/spare_xna[0] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[17]         |Net: \spare_xna_nc[4]                      
  spare_logic_block/spare_xz[17] = 1       |  spare_logic_block/spare_xna[0] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[17]         |Net: \spare_xna_nc[6]                      
  spare_logic_block/spare_xz[17] = 1       |  spare_logic_block/spare_xna[0] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[17]         |Net: \spare_xno_nc[1]                      
  spare_logic_block/spare_xz[17] = 1       |  spare_logic_block/spare_xno[1] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[18]         |Net: \spare_xno_nc[3]                      
  spare_logic_block/spare_xz[18] = 1       |  spare_logic_block/spare_xno[1] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[18]         |Net: \spare_xno_nc[5]                      
  spare_logic_block/spare_xz[18] = 1       |  spare_logic_block/spare_xno[1] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[18]         |Net: \spare_xno_nc[7]                      
  spare_logic_block/spare_xz[18] = 1       |  spare_logic_block/spare_xno[1] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[18]         |Net: \spare_xno_nc[0]                      
  spare_logic_block/spare_xz[18] = 1       |  spare_logic_block/spare_xno[0] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[19]         |Net: \spare_xno_nc[2]                      
  spare_logic_block/spare_xz[19] = 1       |  spare_logic_block/spare_xno[0] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[19]         |Net: \spare_xno_nc[4]                      
  spare_logic_block/spare_xz[19] = 1       |  spare_logic_block/spare_xno[0] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[19]         |Net: \spare_xno_nc[6]                      
  spare_logic_block/spare_xz[19] = 1       |  spare_logic_block/spare_xno[0] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[19]         |Net: \spare_xz_nc[30]                      
  spare_logic_block/spare_xz[19] = 1       |  spare_logic_block/spare_xz[30] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[1]          |Net: \spare_xz_nc[61]                      
  spare_logic_block/spare_xz[1] = 1        |  spare_logic_block/spare_xz[30] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[1]          |Net: \spare_xz_nc[92]                      
  spare_logic_block/spare_xz[1] = 1        |  spare_logic_block/spare_xz[30] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[1]          |Net: \spare_xz_nc[123]                     
  spare_logic_block/spare_xz[1] = 1        |  spare_logic_block/spare_xz[30] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[1]          |Net: \spare_xz_nc[29]                      
  spare_logic_block/spare_xz[1] = 1        |  spare_logic_block/spare_xz[29] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[20]         |Net: \spare_xz_nc[60]                      
  spare_logic_block/spare_xz[20] = 1       |  spare_logic_block/spare_xz[29] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[20]         |Net: \spare_xz_nc[91]                      
  spare_logic_block/spare_xz[20] = 1       |  spare_logic_block/spare_xz[29] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[20]         |Net: \spare_xz_nc[122]                     
  spare_logic_block/spare_xz[20] = 1       |  spare_logic_block/spare_xz[29] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[20]         |Net: \spare_xz_nc[28]                      
  spare_logic_block/spare_xz[20] = 1       |  spare_logic_block/spare_xz[28] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[21]         |Net: \spare_xz_nc[59]                      
  spare_logic_block/spare_xz[21] = 1       |  spare_logic_block/spare_xz[28] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[21]         |Net: \spare_xz_nc[90]                      
  spare_logic_block/spare_xz[21] = 1       |  spare_logic_block/spare_xz[28] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[21]         |Net: \spare_xz_nc[121]                     
  spare_logic_block/spare_xz[21] = 1       |  spare_logic_block/spare_xz[28] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[21]         |Net: \spare_xz_nc[27]                      
  spare_logic_block/spare_xz[21] = 1       |  spare_logic_block/spare_xz[27] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[22]         |Net: \spare_xz_nc[58]                      
  spare_logic_block/spare_xz[22] = 1       |  spare_logic_block/spare_xz[27] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[22]         |Net: \spare_xz_nc[89]                      
  spare_logic_block/spare_xz[22] = 1       |  spare_logic_block/spare_xz[27] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[22]         |Net: \spare_xz_nc[120]                     
  spare_logic_block/spare_xz[22] = 1       |  spare_logic_block/spare_xz[27] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[22]         |Net: \spare_xz_nc[26]                      
  spare_logic_block/spare_xz[22] = 1       |  spare_logic_block/spare_xz[26] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[23]         |Net: \spare_xz_nc[57]                      
  spare_logic_block/spare_xz[23] = 1       |  spare_logic_block/spare_xz[26] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[23]         |Net: \spare_xz_nc[88]                      
  spare_logic_block/spare_xz[23] = 1       |  spare_logic_block/spare_xz[26] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[23]         |Net: \spare_xz_nc[119]                     
  spare_logic_block/spare_xz[23] = 1       |  spare_logic_block/spare_xz[26] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[23]         |Net: \spare_xz_nc[25]                      
  spare_logic_block/spare_xz[23] = 1       |  spare_logic_block/spare_xz[25] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[24]         |Net: \spare_xz_nc[56]                      
  spare_logic_block/spare_xz[24] = 1       |  spare_logic_block/spare_xz[25] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[24]         |Net: \spare_xz_nc[87]                      
  spare_logic_block/spare_xz[24] = 1       |  spare_logic_block/spare_xz[25] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[24]         |Net: \spare_xz_nc[118]                     
  spare_logic_block/spare_xz[24] = 1       |  spare_logic_block/spare_xz[25] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[24]         |Net: \spare_xz_nc[24]                      
  spare_logic_block/spare_xz[24] = 1       |  spare_logic_block/spare_xz[24] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[25]         |Net: \spare_xz_nc[55]                      
  spare_logic_block/spare_xz[25] = 1       |  spare_logic_block/spare_xz[24] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[25]         |Net: \spare_xz_nc[86]                      
  spare_logic_block/spare_xz[25] = 1       |  spare_logic_block/spare_xz[24] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[25]         |Net: \spare_xz_nc[117]                     
  spare_logic_block/spare_xz[25] = 1       |  spare_logic_block/spare_xz[24] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[25]         |Net: \spare_xz_nc[23]                      
  spare_logic_block/spare_xz[25] = 1       |  spare_logic_block/spare_xz[23] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[26]         |Net: \spare_xz_nc[54]                      
  spare_logic_block/spare_xz[26] = 1       |  spare_logic_block/spare_xz[23] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[26]         |Net: \spare_xz_nc[85]                      
  spare_logic_block/spare_xz[26] = 1       |  spare_logic_block/spare_xz[23] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[26]         |Net: \spare_xz_nc[116]                     
  spare_logic_block/spare_xz[26] = 1       |  spare_logic_block/spare_xz[23] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[26]         |Net: \spare_xz_nc[22]                      
  spare_logic_block/spare_xz[26] = 1       |  spare_logic_block/spare_xz[22] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[27]         |Net: \spare_xz_nc[53]                      
  spare_logic_block/spare_xz[27] = 1       |  spare_logic_block/spare_xz[22] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[27]         |Net: \spare_xz_nc[84]                      
  spare_logic_block/spare_xz[27] = 1       |  spare_logic_block/spare_xz[22] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[27]         |Net: \spare_xz_nc[115]                     
  spare_logic_block/spare_xz[27] = 1       |  spare_logic_block/spare_xz[22] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[27]         |Net: \spare_xz_nc[21]                      
  spare_logic_block/spare_xz[27] = 1       |  spare_logic_block/spare_xz[21] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[28]         |Net: \spare_xz_nc[52]                      
  spare_logic_block/spare_xz[28] = 1       |  spare_logic_block/spare_xz[21] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[28]         |Net: \spare_xz_nc[83]                      
  spare_logic_block/spare_xz[28] = 1       |  spare_logic_block/spare_xz[21] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[28]         |Net: \spare_xz_nc[114]                     
  spare_logic_block/spare_xz[28] = 1       |  spare_logic_block/spare_xz[21] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[28]         |Net: \spare_xz_nc[20]                      
  spare_logic_block/spare_xz[28] = 1       |  spare_logic_block/spare_xz[20] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[29]         |Net: \spare_xz_nc[51]                      
  spare_logic_block/spare_xz[29] = 1       |  spare_logic_block/spare_xz[20] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[29]         |Net: \spare_xz_nc[82]                      
  spare_logic_block/spare_xz[29] = 1       |  spare_logic_block/spare_xz[20] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[29]         |Net: \spare_xz_nc[113]                     
  spare_logic_block/spare_xz[29] = 1       |  spare_logic_block/spare_xz[20] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[29]         |Net: \spare_xz_nc[19]                      
  spare_logic_block/spare_xz[29] = 1       |  spare_logic_block/spare_xz[19] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[2]          |Net: \spare_xz_nc[50]                      
  spare_logic_block/spare_xz[2] = 1        |  spare_logic_block/spare_xz[19] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[2]          |Net: \spare_xz_nc[81]                      
  spare_logic_block/spare_xz[2] = 1        |  spare_logic_block/spare_xz[19] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[2]          |Net: \spare_xz_nc[112]                     
  spare_logic_block/spare_xz[2] = 1        |  spare_logic_block/spare_xz[19] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[2]          |Net: \spare_xz_nc[18]                      
  spare_logic_block/spare_xz[2] = 1        |  spare_logic_block/spare_xz[18] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[30]         |Net: \spare_xz_nc[49]                      
  spare_logic_block/spare_xz[30] = 1       |  spare_logic_block/spare_xz[18] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[30]         |Net: \spare_xz_nc[80]                      
  spare_logic_block/spare_xz[30] = 1       |  spare_logic_block/spare_xz[18] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[30]         |Net: \spare_xz_nc[111]                     
  spare_logic_block/spare_xz[30] = 1       |  spare_logic_block/spare_xz[18] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[30]         |Net: \spare_xz_nc[17]                      
  spare_logic_block/spare_xz[30] = 1       |  spare_logic_block/spare_xz[17] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[3]          |Net: \spare_xz_nc[48]                      
  spare_logic_block/spare_xz[3] = 1        |  spare_logic_block/spare_xz[17] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[3]          |Net: \spare_xz_nc[79]                      
  spare_logic_block/spare_xz[3] = 1        |  spare_logic_block/spare_xz[17] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[3]          |Net: \spare_xz_nc[110]                     
  spare_logic_block/spare_xz[3] = 1        |  spare_logic_block/spare_xz[17] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[3]          |Net: \spare_xz_nc[16]                      
  spare_logic_block/spare_xz[3] = 1        |  spare_logic_block/spare_xz[16] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[4]          |Net: \spare_xz_nc[47]                      
  spare_logic_block/spare_xz[4] = 1        |  spare_logic_block/spare_xz[16] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[4]          |Net: \spare_xz_nc[78]                      
  spare_logic_block/spare_xz[4] = 1        |  spare_logic_block/spare_xz[16] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[4]          |Net: \spare_xz_nc[109]                     
  spare_logic_block/spare_xz[4] = 1        |  spare_logic_block/spare_xz[16] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[4]          |Net: \spare_xz_nc[15]                      
  spare_logic_block/spare_xz[4] = 1        |  spare_logic_block/spare_xz[15] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[5]          |Net: \spare_xz_nc[46]                      
  spare_logic_block/spare_xz[5] = 1        |  spare_logic_block/spare_xz[15] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[5]          |Net: \spare_xz_nc[77]                      
  spare_logic_block/spare_xz[5] = 1        |  spare_logic_block/spare_xz[15] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[5]          |Net: \spare_xz_nc[108]                     
  spare_logic_block/spare_xz[5] = 1        |  spare_logic_block/spare_xz[15] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[5]          |Net: \spare_xz_nc[14]                      
  spare_logic_block/spare_xz[5] = 1        |  spare_logic_block/spare_xz[14] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[6]          |Net: \spare_xz_nc[45]                      
  spare_logic_block/spare_xz[6] = 1        |  spare_logic_block/spare_xz[14] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[6]          |Net: \spare_xz_nc[76]                      
  spare_logic_block/spare_xz[6] = 1        |  spare_logic_block/spare_xz[14] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[6]          |Net: \spare_xz_nc[107]                     
  spare_logic_block/spare_xz[6] = 1        |  spare_logic_block/spare_xz[14] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[6]          |Net: \spare_xz_nc[13]                      
  spare_logic_block/spare_xz[6] = 1        |  spare_logic_block/spare_xz[13] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[7]          |Net: \spare_xz_nc[44]                      
  spare_logic_block/spare_xz[7] = 1        |  spare_logic_block/spare_xz[13] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[7]          |Net: \spare_xz_nc[75]                      
  spare_logic_block/spare_xz[7] = 1        |  spare_logic_block/spare_xz[13] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[7]          |Net: \spare_xz_nc[106]                     
  spare_logic_block/spare_xz[7] = 1        |  spare_logic_block/spare_xz[13] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[7]          |Net: \spare_xz_nc[12]                      
  spare_logic_block/spare_xz[7] = 1        |  spare_logic_block/spare_xz[12] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[8]          |Net: \spare_xz_nc[43]                      
  spare_logic_block/spare_xz[8] = 1        |  spare_logic_block/spare_xz[12] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[8]          |Net: \spare_xz_nc[74]                      
  spare_logic_block/spare_xz[8] = 1        |  spare_logic_block/spare_xz[12] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[8]          |Net: \spare_xz_nc[105]                     
  spare_logic_block/spare_xz[8] = 1        |  spare_logic_block/spare_xz[12] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[8]          |Net: \spare_xz_nc[11]                      
  spare_logic_block/spare_xz[8] = 1        |  spare_logic_block/spare_xz[11] = 1       
                                           |                                           
Net: spare_logic\[3\]/spare_xz[9]          |Net: \spare_xz_nc[42]                      
  spare_logic_block/spare_xz[9] = 1        |  spare_logic_block/spare_xz[11] = 1       
                                           |                                           
Net: spare_logic\[1\]/spare_xz[9]          |Net: \spare_xz_nc[73]                      
  spare_logic_block/spare_xz[9] = 1        |  spare_logic_block/spare_xz[11] = 1       
                                           |                                           
Net: spare_logic\[2\]/spare_xz[9]          |Net: \spare_xz_nc[104]                     
  spare_logic_block/spare_xz[9] = 1        |  spare_logic_block/spare_xz[11] = 1       
                                           |                                           
Net: spare_logic\[0\]/spare_xz[9]          |Net: \spare_xz_nc[10]                      
  spare_logic_block/spare_xz[9] = 1        |  spare_logic_block/spare_xz[10] = 1       
                                           |                                           
Net: user_id_value/VDD                     |Net: \spare_xz_nc[41]                      
  user_id_programming/VDD = 1              |  spare_logic_block/spare_xz[10] = 1       
                                           |                                           
Net: user_id_value/VSS                     |Net: \spare_xz_nc[72]                      
  user_id_programming/VSS = 1              |  spare_logic_block/spare_xz[10] = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[10]        |Net: \spare_xz_nc[103]                     
  housekeeping/mgmt_gpio_oeb[10] = 1       |  spare_logic_block/spare_xz[10] = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[11]        |Net: \spare_xz_nc[9]                       
  housekeeping/mgmt_gpio_oeb[11] = 1       |  spare_logic_block/spare_xz[9] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[12]        |Net: \spare_xz_nc[40]                      
  housekeeping/mgmt_gpio_oeb[12] = 1       |  spare_logic_block/spare_xz[9] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[13]        |Net: \spare_xz_nc[71]                      
  housekeeping/mgmt_gpio_oeb[13] = 1       |  spare_logic_block/spare_xz[9] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[14]        |Net: \spare_xz_nc[102]                     
  housekeeping/mgmt_gpio_oeb[14] = 1       |  spare_logic_block/spare_xz[9] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[15]        |Net: \spare_xz_nc[8]                       
  housekeeping/mgmt_gpio_oeb[15] = 1       |  spare_logic_block/spare_xz[8] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[16]        |Net: \spare_xz_nc[39]                      
  housekeeping/mgmt_gpio_oeb[16] = 1       |  spare_logic_block/spare_xz[8] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[17]        |Net: \spare_xz_nc[70]                      
  housekeeping/mgmt_gpio_oeb[17] = 1       |  spare_logic_block/spare_xz[8] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[18]        |Net: \spare_xz_nc[101]                     
  housekeeping/mgmt_gpio_oeb[18] = 1       |  spare_logic_block/spare_xz[8] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[19]        |Net: \spare_xz_nc[7]                       
  housekeeping/mgmt_gpio_oeb[19] = 1       |  spare_logic_block/spare_xz[7] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[20]        |Net: \spare_xz_nc[38]                      
  housekeeping/mgmt_gpio_oeb[20] = 1       |  spare_logic_block/spare_xz[7] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[21]        |Net: \spare_xz_nc[69]                      
  housekeeping/mgmt_gpio_oeb[21] = 1       |  spare_logic_block/spare_xz[7] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[22]        |Net: \spare_xz_nc[100]                     
  housekeeping/mgmt_gpio_oeb[22] = 1       |  spare_logic_block/spare_xz[7] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[23]        |Net: \spare_xz_nc[6]                       
  housekeeping/mgmt_gpio_oeb[23] = 1       |  spare_logic_block/spare_xz[6] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[24]        |Net: \spare_xz_nc[37]                      
  housekeeping/mgmt_gpio_oeb[24] = 1       |  spare_logic_block/spare_xz[6] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[25]        |Net: \spare_xz_nc[68]                      
  housekeeping/mgmt_gpio_oeb[25] = 1       |  spare_logic_block/spare_xz[6] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[26]        |Net: \spare_xz_nc[99]                      
  housekeeping/mgmt_gpio_oeb[26] = 1       |  spare_logic_block/spare_xz[6] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[27]        |Net: \spare_xz_nc[5]                       
  housekeeping/mgmt_gpio_oeb[27] = 1       |  spare_logic_block/spare_xz[5] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[28]        |Net: \spare_xz_nc[36]                      
  housekeeping/mgmt_gpio_oeb[28] = 1       |  spare_logic_block/spare_xz[5] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[29]        |Net: \spare_xz_nc[67]                      
  housekeeping/mgmt_gpio_oeb[29] = 1       |  spare_logic_block/spare_xz[5] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[2]         |Net: \spare_xz_nc[98]                      
  housekeeping/mgmt_gpio_oeb[2] = 1        |  spare_logic_block/spare_xz[5] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[30]        |Net: \spare_xz_nc[4]                       
  housekeeping/mgmt_gpio_oeb[30] = 1       |  spare_logic_block/spare_xz[4] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[31]        |Net: \spare_xz_nc[35]                      
  housekeeping/mgmt_gpio_oeb[31] = 1       |  spare_logic_block/spare_xz[4] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[32]        |Net: \spare_xz_nc[66]                      
  housekeeping/mgmt_gpio_oeb[32] = 1       |  spare_logic_block/spare_xz[4] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[33]        |Net: \spare_xz_nc[97]                      
  housekeeping/mgmt_gpio_oeb[33] = 1       |  spare_logic_block/spare_xz[4] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[34]        |Net: \spare_xz_nc[3]                       
  housekeeping/mgmt_gpio_oeb[34] = 1       |  spare_logic_block/spare_xz[3] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[3]         |Net: \spare_xz_nc[34]                      
  housekeeping/mgmt_gpio_oeb[3] = 1        |  spare_logic_block/spare_xz[3] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[4]         |Net: \spare_xz_nc[65]                      
  housekeeping/mgmt_gpio_oeb[4] = 1        |  spare_logic_block/spare_xz[3] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[5]         |Net: \spare_xz_nc[96]                      
  housekeeping/mgmt_gpio_oeb[5] = 1        |  spare_logic_block/spare_xz[3] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[6]         |Net: \spare_xz_nc[2]                       
  housekeeping/mgmt_gpio_oeb[6] = 1        |  spare_logic_block/spare_xz[2] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[7]         |Net: \spare_xz_nc[33]                      
  housekeeping/mgmt_gpio_oeb[7] = 1        |  spare_logic_block/spare_xz[2] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[8]         |Net: \spare_xz_nc[64]                      
  housekeeping/mgmt_gpio_oeb[8] = 1        |  spare_logic_block/spare_xz[2] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[9]         |Net: \spare_xz_nc[95]                      
  housekeeping/mgmt_gpio_oeb[9] = 1        |  spare_logic_block/spare_xz[2] = 1        
                                           |                                           
Net: housekeeping/pwr_ctrl_out             |Net: \spare_xz_nc[1]                       
  housekeeping/pwr_ctrl_out = 1            |  spare_logic_block/spare_xz[1] = 1        
                                           |                                           
Net: dummy_2307                            |Net: dummy_2307                            
  chip_io/proxygpio_pd_select_core = 1     |  chip_io/proxymprj_io_inen[2] = 1         
                                           |                                           
Net: dummy_2308                            |Net: dummy_2308                            
  chip_io/proxygpio_pu_select_core = 1     |  chip_io/proxymprj_io_inen[30] = 1        
                                           |                                           
Net: dummy_2309                            |Net: dummy_2309                            
  chip_io/proxygpio_schmitt_select_core =  |  chip_io/proxymprj_io_inen[31] = 1        
                                           |                                           
Net: dummy_2310                            |Net: dummy_2310                            
  chip_io/proxygpio_slew_select_core = 1   |  chip_io/proxymprj_io_inen[32] = 1        
                                           |                                           
Net: dummy_2311                            |Net: dummy_2311                            
  chip_io/proxymprj_io_drive_sel[60] = 1   |  chip_io/proxymprj_io_inen[33] = 1        
                                           |                                           
Net: dummy_2312                            |Net: dummy_2312                            
  chip_io/proxymprj_io_drive_sel[50] = 1   |  chip_io/proxymprj_io_inen[34] = 1        
                                           |                                           
Net: dummy_2313                            |Net: dummy_2313                            
  chip_io/proxymprj_io_ie[37] = 1          |  chip_io/proxymprj_io_inen[35] = 1        
                                           |                                           
Net: dummy_2314                            |Net: dummy_2314                            
  chip_io/proxymprj_io_ie[36] = 1          |  chip_io/proxymprj_io_inen[36] = 1        
                                           |                                           
Net: dummy_2315                            |Net: dummy_2315                            
  chip_io/proxymprj_io_ie[35] = 1          |  chip_io/proxymprj_io_inen[37] = 1        
                                           |                                           
Net: dummy_2316                            |Net: dummy_2316                            
  chip_io/proxymprj_io_ie[34] = 1          |  chip_io/proxymprj_io_inen[3] = 1         
                                           |                                           
Net: dummy_2317                            |Net: dummy_2317                            
  chip_io/proxymprj_io_ie[33] = 1          |  chip_io/proxymprj_io_inen[4] = 1         
                                           |                                           
Net: dummy_2318                            |Net: dummy_2318                            
  chip_io/proxymprj_io_ie[32] = 1          |  chip_io/proxymprj_io_inen[5] = 1         
                                           |                                           
Net: dummy_2319                            |Net: dummy_2319                            
  chip_io/proxymprj_io_ie[31] = 1          |  chip_io/proxymprj_io_inen[6] = 1         
                                           |                                           
Net: dummy_2320                            |Net: dummy_2320                            
  chip_io/proxymprj_io_ie[30] = 1          |  chip_io/proxymprj_io_inen[7] = 1         
                                           |                                           
Net: dummy_2321                            |Net: dummy_2321                            
  chip_io/proxymprj_io_ie[29] = 1          |  chip_io/proxymprj_io_inen[8] = 1         
                                           |                                           
Net: dummy_2322                            |Net: dummy_2322                            
  chip_io/proxymprj_io_ie[28] = 1          |  chip_io/proxymprj_io_inen[9] = 1         
                                           |                                           
Net: dummy_2323                            |Net: dummy_2323                            
  chip_io/proxymprj_io_ie[27] = 1          |  chip_io/proxymprj_io_outen[0] = 1        
                                           |                                           
Net: dummy_2324                            |Net: dummy_2324                            
  chip_io/proxymprj_io_ie[26] = 1          |  chip_io/proxymprj_io_outen[10] = 1       
                                           |                                           
Net: dummy_2325                            |Net: dummy_2325                            
  chip_io/proxymprj_io_ie[25] = 1          |  chip_io/proxymprj_io_outen[11] = 1       
                                           |                                           
Net: dummy_2326                            |Net: dummy_2326                            
  chip_io/proxymprj_io_ie[24] = 1          |  chip_io/proxymprj_io_outen[12] = 1       
                                           |                                           
Net: dummy_2327                            |Net: dummy_2327                            
  chip_io/proxymprj_io_ie[23] = 1          |  chip_io/proxymprj_io_outen[13] = 1       
                                           |                                           
Net: dummy_2328                            |Net: dummy_2328                            
  chip_io/proxymprj_io_ie[22] = 1          |  chip_io/proxymprj_io_outen[14] = 1       
                                           |                                           
Net: dummy_2329                            |Net: dummy_2329                            
  chip_io/proxymprj_io_ie[21] = 1          |  chip_io/proxymprj_io_outen[15] = 1       
                                           |                                           
Net: dummy_2330                            |Net: dummy_2330                            
  chip_io/proxymprj_io_ie[20] = 1          |  chip_io/proxymprj_io_outen[16] = 1       
                                           |                                           
Net: dummy_2331                            |Net: dummy_2331                            
  chip_io/proxymprj_io_ie[19] = 1          |  chip_io/proxymprj_io_outen[17] = 1       
                                           |                                           
Net: dummy_2332                            |Net: dummy_2332                            
  chip_io/proxymprj_io_ie[18] = 1          |  chip_io/proxymprj_io_outen[18] = 1       
                                           |                                           
Net: dummy_2333                            |Net: dummy_2333                            
  chip_io/proxymprj_io_ie[17] = 1          |  chip_io/proxymprj_io_outen[19] = 1       
                                           |                                           
Net: dummy_2334                            |Net: dummy_2334                            
  chip_io/proxymprj_io_ie[16] = 1          |  chip_io/proxymprj_io_outen[1] = 1        
                                           |                                           
Net: dummy_2335                            |Net: dummy_2335                            
  chip_io/proxymprj_io_ie[15] = 1          |  chip_io/proxymprj_io_outen[20] = 1       
                                           |                                           
Net: dummy_2336                            |Net: dummy_2336                            
  chip_io/proxymprj_io_ie[14] = 1          |  chip_io/proxymprj_io_outen[21] = 1       
                                           |                                           
Net: dummy_2337                            |Net: dummy_2337                            
  chip_io/proxymprj_io_ie[13] = 1          |  chip_io/proxymprj_io_outen[22] = 1       
                                           |                                           
Net: dummy_2338                            |Net: dummy_2338                            
  chip_io/proxymprj_io_ie[12] = 1          |  chip_io/proxymprj_io_outen[23] = 1       
                                           |                                           
Net: dummy_2339                            |Net: dummy_2339                            
  chip_io/proxymprj_io_ie[11] = 1          |  chip_io/proxymprj_io_outen[24] = 1       
                                           |                                           
Net: dummy_2340                            |Net: dummy_2340                            
  chip_io/proxymprj_io_ie[10] = 1          |  chip_io/proxymprj_io_outen[25] = 1       
                                           |                                           
Net: dummy_2341                            |Net: dummy_2341                            
  chip_io/proxymprj_io_ie[9] = 1           |  chip_io/proxymprj_io_outen[26] = 1       
                                           |                                           
Net: dummy_2342                            |Net: dummy_2342                            
  chip_io/proxymprj_io_ie[8] = 1           |  chip_io/proxymprj_io_outen[27] = 1       
                                           |                                           
Net: dummy_2343                            |Net: dummy_2343                            
  chip_io/proxymprj_io_ie[7] = 1           |  chip_io/proxymprj_io_outen[28] = 1       
                                           |                                           
Net: dummy_2344                            |Net: dummy_2344                            
  chip_io/proxymprj_io_ie[6] = 1           |  chip_io/proxymprj_io_outen[29] = 1       
                                           |                                           
Net: dummy_2345                            |Net: dummy_2345                            
  chip_io/proxymprj_io_ie[5] = 1           |  chip_io/proxymprj_io_outen[2] = 1        
                                           |                                           
Net: dummy_2346                            |Net: dummy_2346                            
  chip_io/proxymprj_io_ie[4] = 1           |  chip_io/proxymprj_io_outen[30] = 1       
                                           |                                           
Net: dummy_2347                            |Net: dummy_2347                            
  chip_io/proxymprj_io_ie[3] = 1           |  chip_io/proxymprj_io_outen[31] = 1       
                                           |                                           
Net: dummy_2348                            |Net: dummy_2348                            
  chip_io/proxymprj_io_ie[2] = 1           |  chip_io/proxymprj_io_outen[32] = 1       
                                           |                                           
Net: dummy_2349                            |Net: dummy_2349                            
  chip_io/proxymprj_io_ie[1] = 1           |  chip_io/proxymprj_io_outen[33] = 1       
                                           |                                           
Net: dummy_2350                            |Net: dummy_2350                            
  chip_io/proxymprj_io_ie[0] = 1           |  chip_io/proxymprj_io_outen[34] = 1       
                                           |                                           
Net: dummy_2351                            |Net: dummy_2351                            
  chip_io/proxymprj_io_oe[37] = 1          |  chip_io/proxymprj_io_outen[35] = 1       
                                           |                                           
Net: dummy_2352                            |Net: dummy_2352                            
  chip_io/proxymprj_io_oe[36] = 1          |  chip_io/proxymprj_io_outen[36] = 1       
                                           |                                           
Net: dummy_2353                            |Net: dummy_2353                            
  chip_io/proxymprj_io_oe[35] = 1          |  chip_io/proxymprj_io_outen[37] = 1       
                                           |                                           
Net: dummy_2354                            |Net: dummy_2354                            
  chip_io/proxymprj_io_oe[34] = 1          |  chip_io/proxymprj_io_outen[3] = 1        
                                           |                                           
Net: dummy_2355                            |Net: dummy_2355                            
  chip_io/proxymprj_io_oe[33] = 1          |  chip_io/proxymprj_io_outen[4] = 1        
                                           |                                           
Net: dummy_2356                            |Net: dummy_2356                            
  chip_io/proxymprj_io_oe[32] = 1          |  chip_io/proxymprj_io_outen[5] = 1        
                                           |                                           
Net: dummy_2357                            |Net: dummy_2357                            
  chip_io/proxymprj_io_oe[31] = 1          |  chip_io/proxymprj_io_outen[6] = 1        
                                           |                                           
Net: dummy_2358                            |Net: dummy_2358                            
  chip_io/proxymprj_io_oe[30] = 1          |  chip_io/proxymprj_io_outen[7] = 1        
                                           |                                           
Net: dummy_2359                            |Net: dummy_2359                            
  chip_io/proxymprj_io_oe[29] = 1          |  chip_io/proxymprj_io_outen[8] = 1        
                                           |                                           
Net: dummy_2360                            |Net: dummy_2360                            
  chip_io/proxymprj_io_oe[28] = 1          |  chip_io/proxymprj_io_outen[9] = 1        
                                           |                                           
Net: dummy_2361                            |Net: dummy_2361                            
  chip_io/proxymprj_io_oe[27] = 1          |  chip_io/proxymprj_io_pd_select[0] = 1    
                                           |                                           
Net: dummy_2362                            |Net: dummy_2362                            
  chip_io/proxymprj_io_oe[26] = 1          |  chip_io/proxymprj_io_pd_select[10] = 1   
                                           |                                           
Net: dummy_2363                            |Net: dummy_2363                            
  chip_io/proxymprj_io_oe[25] = 1          |  chip_io/proxymprj_io_pd_select[11] = 1   
                                           |                                           
Net: dummy_2364                            |Net: dummy_2364                            
  chip_io/proxymprj_io_oe[24] = 1          |  chip_io/proxymprj_io_pd_select[12] = 1   
                                           |                                           
Net: dummy_2365                            |Net: dummy_2365                            
  chip_io/proxymprj_io_oe[23] = 1          |  chip_io/proxymprj_io_pd_select[13] = 1   
                                           |                                           
Net: dummy_2366                            |Net: dummy_2366                            
  chip_io/proxymprj_io_oe[22] = 1          |  chip_io/proxymprj_io_pd_select[14] = 1   
                                           |                                           
Net: dummy_2367                            |Net: dummy_2367                            
  chip_io/proxymprj_io_oe[21] = 1          |  chip_io/proxymprj_io_pd_select[15] = 1   
                                           |                                           
Net: dummy_2368                            |Net: dummy_2368                            
  chip_io/proxymprj_io_oe[20] = 1          |  chip_io/proxymprj_io_pd_select[16] = 1   
                                           |                                           
Net: dummy_2369                            |Net: dummy_2369                            
  chip_io/proxymprj_io_oe[19] = 1          |  chip_io/proxymprj_io_pd_select[17] = 1   
                                           |                                           
Net: dummy_2370                            |Net: dummy_2370                            
  chip_io/proxymprj_io_oe[18] = 1          |  chip_io/proxymprj_io_pd_select[18] = 1   
                                           |                                           
Net: dummy_2371                            |Net: dummy_2371                            
  chip_io/proxymprj_io_oe[17] = 1          |  chip_io/proxymprj_io_pd_select[19] = 1   
                                           |                                           
Net: dummy_2372                            |Net: dummy_2372                            
  chip_io/proxymprj_io_oe[16] = 1          |  chip_io/proxymprj_io_pd_select[1] = 1    
                                           |                                           
Net: dummy_2373                            |Net: dummy_2373                            
  chip_io/proxymprj_io_oe[15] = 1          |  chip_io/proxymprj_io_pd_select[20] = 1   
                                           |                                           
Net: dummy_2374                            |Net: dummy_2374                            
  chip_io/proxymprj_io_oe[14] = 1          |  chip_io/proxymprj_io_pd_select[21] = 1   
                                           |                                           
Net: dummy_2375                            |Net: dummy_2375                            
  chip_io/proxymprj_io_oe[13] = 1          |  chip_io/proxymprj_io_pd_select[22] = 1   
                                           |                                           
Net: dummy_2376                            |Net: dummy_2376                            
  chip_io/proxymprj_io_oe[12] = 1          |  chip_io/proxymprj_io_pd_select[23] = 1   
                                           |                                           
Net: dummy_2377                            |Net: dummy_2377                            
  chip_io/proxymprj_io_oe[11] = 1          |  chip_io/proxymprj_io_pd_select[24] = 1   
                                           |                                           
Net: dummy_2378                            |Net: dummy_2378                            
  chip_io/proxymprj_io_oe[10] = 1          |  chip_io/proxymprj_io_pd_select[25] = 1   
                                           |                                           
Net: dummy_2379                            |Net: dummy_2379                            
  chip_io/proxymprj_io_oe[9] = 1           |  chip_io/proxymprj_io_pd_select[26] = 1   
                                           |                                           
Net: dummy_2380                            |Net: dummy_2380                            
  chip_io/proxymprj_io_oe[8] = 1           |  chip_io/proxymprj_io_pd_select[27] = 1   
                                           |                                           
Net: dummy_2381                            |Net: dummy_2381                            
  chip_io/proxymprj_io_oe[7] = 1           |  chip_io/proxymprj_io_pd_select[28] = 1   
                                           |                                           
Net: dummy_2382                            |Net: dummy_2382                            
  chip_io/proxymprj_io_oe[6] = 1           |  chip_io/proxymprj_io_pd_select[29] = 1   
                                           |                                           
Net: dummy_2383                            |Net: dummy_2383                            
  chip_io/proxymprj_io_oe[5] = 1           |  chip_io/proxymprj_io_pd_select[2] = 1    
                                           |                                           
Net: dummy_2384                            |Net: dummy_2384                            
  chip_io/proxymprj_io_oe[4] = 1           |  chip_io/proxymprj_io_pd_select[30] = 1   
                                           |                                           
Net: dummy_2385                            |Net: dummy_2385                            
  chip_io/proxymprj_io_oe[3] = 1           |  chip_io/proxymprj_io_pd_select[31] = 1   
                                           |                                           
Net: dummy_2386                            |Net: dummy_2386                            
  chip_io/proxymprj_io_oe[2] = 1           |  chip_io/proxymprj_io_pd_select[32] = 1   
                                           |                                           
Net: dummy_2387                            |Net: dummy_2387                            
  chip_io/proxymprj_io_oe[1] = 1           |  chip_io/proxymprj_io_pd_select[33] = 1   
                                           |                                           
Net: dummy_2388                            |Net: dummy_2388                            
  chip_io/proxymprj_io_oe[0] = 1           |  chip_io/proxymprj_io_pd_select[34] = 1   
                                           |                                           
Net: dummy_2389                            |Net: dummy_2389                            
  chip_io/proxymprj_io_pulldown_sel[37] =  |  chip_io/proxymprj_io_pd_select[35] = 1   
                                           |                                           
Net: dummy_2390                            |Net: dummy_2390                            
  chip_io/proxymprj_io_pulldown_sel[36] =  |  chip_io/proxymprj_io_pd_select[36] = 1   
                                           |                                           
Net: dummy_2391                            |Net: dummy_2391                            
  chip_io/proxymprj_io_pulldown_sel[35] =  |  chip_io/proxymprj_io_pd_select[37] = 1   
                                           |                                           
Net: dummy_2392                            |Net: dummy_2392                            
  chip_io/proxymprj_io_pulldown_sel[34] =  |  chip_io/proxymprj_io_pd_select[3] = 1    
                                           |                                           
Net: dummy_2393                            |Net: dummy_2393                            
  chip_io/proxymprj_io_pulldown_sel[33] =  |  chip_io/proxymprj_io_pd_select[4] = 1    
                                           |                                           
Net: dummy_2394                            |Net: dummy_2394                            
  chip_io/proxymprj_io_pulldown_sel[32] =  |  chip_io/proxymprj_io_pd_select[5] = 1    
                                           |                                           
Net: dummy_2395                            |Net: dummy_2395                            
  chip_io/proxymprj_io_pulldown_sel[31] =  |  chip_io/proxymprj_io_pd_select[6] = 1    
                                           |                                           
Net: dummy_2396                            |Net: dummy_2396                            
  chip_io/proxymprj_io_pulldown_sel[30] =  |  chip_io/proxymprj_io_pd_select[7] = 1    
                                           |                                           
Net: dummy_2397                            |Net: dummy_2397                            
  chip_io/proxymprj_io_pulldown_sel[29] =  |  chip_io/proxymprj_io_pd_select[8] = 1    
                                           |                                           
Net: dummy_2398                            |Net: dummy_2398                            
  chip_io/proxymprj_io_pulldown_sel[28] =  |  chip_io/proxymprj_io_pd_select[9] = 1    
                                           |                                           
Net: dummy_2399                            |Net: dummy_2399                            
  chip_io/proxymprj_io_pulldown_sel[27] =  |  chip_io/proxymprj_io_pu_select[0] = 1    
                                           |                                           
Net: dummy_2400                            |Net: dummy_2400                            
  chip_io/proxymprj_io_pulldown_sel[26] =  |  chip_io/proxymprj_io_pu_select[10] = 1   
                                           |                                           
Net: dummy_2401                            |Net: dummy_2401                            
  chip_io/proxymprj_io_pulldown_sel[25] =  |  chip_io/proxymprj_io_pu_select[11] = 1   
                                           |                                           
Net: dummy_2402                            |Net: dummy_2402                            
  chip_io/proxymprj_io_pulldown_sel[24] =  |  chip_io/proxymprj_io_pu_select[12] = 1   
                                           |                                           
Net: dummy_2403                            |Net: dummy_2403                            
  chip_io/proxymprj_io_pulldown_sel[23] =  |  chip_io/proxymprj_io_pu_select[13] = 1   
                                           |                                           
Net: dummy_2404                            |Net: dummy_2404                            
  chip_io/proxymprj_io_pulldown_sel[22] =  |  chip_io/proxymprj_io_pu_select[14] = 1   
                                           |                                           
Net: dummy_2405                            |Net: dummy_2405                            
  chip_io/proxymprj_io_pulldown_sel[21] =  |  chip_io/proxymprj_io_pu_select[15] = 1   
                                           |                                           
Net: dummy_2406                            |Net: dummy_2406                            
  chip_io/proxymprj_io_pulldown_sel[20] =  |  chip_io/proxymprj_io_pu_select[16] = 1   
                                           |                                           
Net: dummy_2407                            |Net: dummy_2407                            
  chip_io/proxymprj_io_pulldown_sel[19] =  |  chip_io/proxymprj_io_pu_select[17] = 1   
                                           |                                           
Net: dummy_2408                            |Net: dummy_2408                            
  chip_io/proxymprj_io_pulldown_sel[18] =  |  chip_io/proxymprj_io_pu_select[18] = 1   
                                           |                                           
Net: dummy_2409                            |Net: dummy_2409                            
  chip_io/proxymprj_io_pulldown_sel[17] =  |  chip_io/proxymprj_io_pu_select[19] = 1   
                                           |                                           
Net: dummy_2410                            |Net: dummy_2410                            
  chip_io/proxymprj_io_pulldown_sel[16] =  |  chip_io/proxymprj_io_pu_select[1] = 1    
                                           |                                           
Net: dummy_2411                            |Net: dummy_2411                            
  chip_io/proxymprj_io_pulldown_sel[15] =  |  chip_io/proxymprj_io_pu_select[20] = 1   
                                           |                                           
Net: dummy_2412                            |Net: dummy_2412                            
  chip_io/proxymprj_io_pulldown_sel[14] =  |  chip_io/proxymprj_io_pu_select[21] = 1   
                                           |                                           
Net: dummy_2413                            |Net: dummy_2413                            
  chip_io/proxymprj_io_pulldown_sel[13] =  |  chip_io/proxymprj_io_pu_select[22] = 1   
                                           |                                           
Net: dummy_2414                            |Net: dummy_2414                            
  chip_io/proxymprj_io_pulldown_sel[12] =  |  chip_io/proxymprj_io_pu_select[23] = 1   
                                           |                                           
Net: dummy_2415                            |Net: dummy_2415                            
  chip_io/proxymprj_io_pulldown_sel[11] =  |  chip_io/proxymprj_io_pu_select[24] = 1   
                                           |                                           
Net: dummy_2416                            |Net: dummy_2416                            
  chip_io/proxymprj_io_pulldown_sel[10] =  |  chip_io/proxymprj_io_pu_select[25] = 1   
                                           |                                           
Net: dummy_2417                            |Net: dummy_2417                            
  chip_io/proxymprj_io_pulldown_sel[9] = 1 |  chip_io/proxymprj_io_pu_select[26] = 1   
                                           |                                           
Net: dummy_2418                            |Net: dummy_2418                            
  chip_io/proxymprj_io_pulldown_sel[8] = 1 |  chip_io/proxymprj_io_pu_select[27] = 1   
                                           |                                           
Net: dummy_2419                            |Net: dummy_2419                            
  chip_io/proxymprj_io_pulldown_sel[7] = 1 |  chip_io/proxymprj_io_pu_select[28] = 1   
                                           |                                           
Net: dummy_2420                            |Net: dummy_2420                            
  chip_io/proxymprj_io_pulldown_sel[6] = 1 |  chip_io/proxymprj_io_pu_select[29] = 1   
                                           |                                           
Net: dummy_2421                            |Net: dummy_2421                            
  chip_io/proxymprj_io_pulldown_sel[5] = 1 |  chip_io/proxymprj_io_pu_select[2] = 1    
                                           |                                           
Net: dummy_2422                            |Net: dummy_2422                            
  chip_io/proxymprj_io_pulldown_sel[4] = 1 |  chip_io/proxymprj_io_pu_select[30] = 1   
                                           |                                           
Net: dummy_2423                            |Net: dummy_2423                            
  chip_io/proxymprj_io_pulldown_sel[3] = 1 |  chip_io/proxymprj_io_pu_select[31] = 1   
                                           |                                           
Net: dummy_2424                            |Net: dummy_2424                            
  chip_io/proxymprj_io_pulldown_sel[2] = 1 |  chip_io/proxymprj_io_pu_select[32] = 1   
                                           |                                           
Net: dummy_2425                            |Net: dummy_2425                            
  chip_io/proxymprj_io_pulldown_sel[1] = 1 |  chip_io/proxymprj_io_pu_select[33] = 1   
                                           |                                           
Net: dummy_2426                            |Net: dummy_2426                            
  chip_io/proxymprj_io_pulldown_sel[0] = 1 |  chip_io/proxymprj_io_pu_select[34] = 1   
                                           |                                           
Net: dummy_2427                            |Net: dummy_2427                            
  chip_io/proxymprj_io_pullup_sel[37] = 1  |  chip_io/proxymprj_io_pu_select[35] = 1   
                                           |                                           
Net: dummy_2428                            |Net: dummy_2428                            
  chip_io/proxymprj_io_pullup_sel[36] = 1  |  chip_io/proxymprj_io_pu_select[36] = 1   
                                           |                                           
Net: dummy_2429                            |Net: dummy_2429                            
  chip_io/proxymprj_io_pullup_sel[35] = 1  |  chip_io/proxymprj_io_pu_select[37] = 1   
                                           |                                           
Net: dummy_2430                            |Net: dummy_2430                            
  chip_io/proxymprj_io_pullup_sel[34] = 1  |  chip_io/proxymprj_io_pu_select[3] = 1    
                                           |                                           
Net: dummy_2431                            |Net: dummy_2431                            
  chip_io/proxymprj_io_pullup_sel[33] = 1  |  chip_io/proxymprj_io_pu_select[4] = 1    
                                           |                                           
Net: dummy_2432                            |Net: dummy_2432                            
  chip_io/proxymprj_io_pullup_sel[32] = 1  |  chip_io/proxymprj_io_pu_select[5] = 1    
                                           |                                           
Net: dummy_2433                            |Net: dummy_2433                            
  chip_io/proxymprj_io_pullup_sel[31] = 1  |  chip_io/proxymprj_io_pu_select[6] = 1    
                                           |                                           
Net: dummy_2434                            |Net: dummy_2434                            
  chip_io/proxymprj_io_pullup_sel[30] = 1  |  chip_io/proxymprj_io_pu_select[7] = 1    
                                           |                                           
Net: dummy_2435                            |Net: dummy_2435                            
  chip_io/proxymprj_io_pullup_sel[29] = 1  |  chip_io/proxymprj_io_pu_select[8] = 1    
                                           |                                           
Net: dummy_2436                            |Net: dummy_2436                            
  chip_io/proxymprj_io_pullup_sel[28] = 1  |  chip_io/proxymprj_io_pu_select[9] = 1    
                                           |                                           
Net: dummy_2437                            |Net: dummy_2437                            
  chip_io/proxymprj_io_pullup_sel[27] = 1  |  chip_io/proxymprj_io_schmitt_select[0] = 
                                           |                                           
Net: dummy_2438                            |Net: dummy_2438                            
  chip_io/proxymprj_io_pullup_sel[26] = 1  |  chip_io/proxymprj_io_schmitt_select[10]  
                                           |                                           
Net: dummy_2439                            |Net: dummy_2439                            
  chip_io/proxymprj_io_pullup_sel[25] = 1  |  chip_io/proxymprj_io_schmitt_select[11]  
                                           |                                           
Net: dummy_2440                            |Net: dummy_2440                            
  chip_io/proxymprj_io_pullup_sel[24] = 1  |  chip_io/proxymprj_io_schmitt_select[12]  
                                           |                                           
Net: dummy_2441                            |Net: dummy_2441                            
  chip_io/proxymprj_io_pullup_sel[23] = 1  |  chip_io/proxymprj_io_schmitt_select[13]  
                                           |                                           
Net: dummy_2442                            |Net: dummy_2442                            
  chip_io/proxymprj_io_pullup_sel[22] = 1  |  chip_io/proxymprj_io_schmitt_select[14]  
                                           |                                           
Net: dummy_2443                            |Net: dummy_2443                            
  chip_io/proxymprj_io_pullup_sel[21] = 1  |  chip_io/proxymprj_io_schmitt_select[15]  
                                           |                                           
Net: dummy_2444                            |Net: dummy_2444                            
  chip_io/proxymprj_io_pullup_sel[20] = 1  |  chip_io/proxymprj_io_schmitt_select[16]  
                                           |                                           
Net: dummy_2445                            |Net: dummy_2445                            
  chip_io/proxymprj_io_pullup_sel[19] = 1  |  chip_io/proxymprj_io_schmitt_select[17]  
                                           |                                           
Net: dummy_2446                            |Net: dummy_2446                            
  chip_io/proxymprj_io_pullup_sel[18] = 1  |  chip_io/proxymprj_io_schmitt_select[18]  
                                           |                                           
Net: dummy_2447                            |Net: dummy_2447                            
  chip_io/proxymprj_io_pullup_sel[17] = 1  |  chip_io/proxymprj_io_schmitt_select[19]  
                                           |                                           
Net: dummy_2448                            |Net: dummy_2448                            
  chip_io/proxymprj_io_pullup_sel[16] = 1  |  chip_io/proxymprj_io_schmitt_select[1] = 
                                           |                                           
Net: dummy_2449                            |Net: dummy_2449                            
  chip_io/proxymprj_io_pullup_sel[15] = 1  |  chip_io/proxymprj_io_schmitt_select[20]  
                                           |                                           
Net: dummy_2450                            |Net: dummy_2450                            
  chip_io/proxymprj_io_pullup_sel[14] = 1  |  chip_io/proxymprj_io_schmitt_select[21]  
                                           |                                           
Net: dummy_2451                            |Net: dummy_2451                            
  chip_io/proxymprj_io_pullup_sel[13] = 1  |  chip_io/proxymprj_io_schmitt_select[22]  
                                           |                                           
Net: dummy_2452                            |Net: dummy_2452                            
  chip_io/proxymprj_io_pullup_sel[12] = 1  |  chip_io/proxymprj_io_schmitt_select[23]  
                                           |                                           
Net: dummy_2453                            |Net: dummy_2453                            
  chip_io/proxymprj_io_pullup_sel[11] = 1  |  chip_io/proxymprj_io_schmitt_select[24]  
                                           |                                           
Net: dummy_2454                            |Net: dummy_2454                            
  chip_io/proxymprj_io_pullup_sel[10] = 1  |  chip_io/proxymprj_io_schmitt_select[25]  
                                           |                                           
Net: dummy_2455                            |Net: dummy_2455                            
  chip_io/proxymprj_io_pullup_sel[9] = 1   |  chip_io/proxymprj_io_schmitt_select[26]  
                                           |                                           
Net: dummy_2456                            |Net: dummy_2456                            
  chip_io/proxymprj_io_pullup_sel[8] = 1   |  chip_io/proxymprj_io_schmitt_select[27]  
                                           |                                           
Net: dummy_2457                            |Net: dummy_2457                            
  chip_io/proxymprj_io_pullup_sel[7] = 1   |  chip_io/proxymprj_io_schmitt_select[28]  
                                           |                                           
Net: dummy_2458                            |Net: dummy_2458                            
  chip_io/proxymprj_io_pullup_sel[6] = 1   |  chip_io/proxymprj_io_schmitt_select[29]  
                                           |                                           
Net: dummy_2459                            |Net: dummy_2459                            
  chip_io/proxymprj_io_pullup_sel[5] = 1   |  chip_io/proxymprj_io_schmitt_select[2] = 
                                           |                                           
Net: dummy_2460                            |Net: dummy_2460                            
  chip_io/proxymprj_io_pullup_sel[4] = 1   |  chip_io/proxymprj_io_schmitt_select[30]  
                                           |                                           
Net: dummy_2461                            |Net: dummy_2461                            
  chip_io/proxymprj_io_pullup_sel[3] = 1   |  chip_io/proxymprj_io_schmitt_select[31]  
                                           |                                           
Net: dummy_2462                            |Net: dummy_2462                            
  chip_io/proxymprj_io_pullup_sel[2] = 1   |  chip_io/proxymprj_io_schmitt_select[32]  
                                           |                                           
Net: dummy_2463                            |Net: dummy_2463                            
  chip_io/proxymprj_io_pullup_sel[1] = 1   |  chip_io/proxymprj_io_schmitt_select[33]  
                                           |                                           
Net: dummy_2464                            |Net: dummy_2464                            
  chip_io/proxymprj_io_pullup_sel[0] = 1   |  chip_io/proxymprj_io_schmitt_select[34]  
                                           |                                           
Net: dummy_2465                            |Net: dummy_2465                            
  chip_io/proxymprj_io_schmitt_sel[37] = 1 |  chip_io/proxymprj_io_schmitt_select[35]  
                                           |                                           
Net: dummy_2466                            |Net: dummy_2466                            
  chip_io/proxymprj_io_schmitt_sel[36] = 1 |  chip_io/proxymprj_io_schmitt_select[36]  
                                           |                                           
Net: dummy_2467                            |Net: dummy_2467                            
  chip_io/proxymprj_io_schmitt_sel[35] = 1 |  chip_io/proxymprj_io_schmitt_select[37]  
                                           |                                           
Net: dummy_2468                            |Net: dummy_2468                            
  chip_io/proxymprj_io_schmitt_sel[34] = 1 |  chip_io/proxymprj_io_schmitt_select[3] = 
                                           |                                           
Net: dummy_2469                            |Net: dummy_2469                            
  chip_io/proxymprj_io_schmitt_sel[33] = 1 |  chip_io/proxymprj_io_schmitt_select[4] = 
                                           |                                           
Net: dummy_2470                            |Net: dummy_2470                            
  chip_io/proxymprj_io_schmitt_sel[32] = 1 |  chip_io/proxymprj_io_schmitt_select[5] = 
                                           |                                           
Net: dummy_2471                            |Net: dummy_2471                            
  chip_io/proxymprj_io_schmitt_sel[31] = 1 |  chip_io/proxymprj_io_schmitt_select[6] = 
                                           |                                           
Net: dummy_2472                            |Net: dummy_2472                            
  chip_io/proxymprj_io_schmitt_sel[30] = 1 |  chip_io/proxymprj_io_schmitt_select[7] = 
                                           |                                           
Net: dummy_2473                            |Net: dummy_2473                            
  chip_io/proxymprj_io_schmitt_sel[29] = 1 |  chip_io/proxymprj_io_schmitt_select[8] = 
                                           |                                           
Net: dummy_2474                            |Net: dummy_2474                            
  chip_io/proxymprj_io_schmitt_sel[28] = 1 |  chip_io/proxymprj_io_schmitt_select[9] = 
                                           |                                           
Net: dummy_2475                            |Net: dummy_2475                            
  chip_io/proxymprj_io_schmitt_sel[27] = 1 |  chip_io/proxymprj_io_slew_select[0] = 1  
                                           |                                           
Net: dummy_2476                            |Net: dummy_2476                            
  chip_io/proxymprj_io_schmitt_sel[26] = 1 |  chip_io/proxymprj_io_slew_select[10] = 1 
                                           |                                           
Net: dummy_2477                            |Net: dummy_2477                            
  chip_io/proxymprj_io_schmitt_sel[25] = 1 |  chip_io/proxymprj_io_slew_select[11] = 1 
                                           |                                           
Net: dummy_2478                            |Net: dummy_2478                            
  chip_io/proxymprj_io_schmitt_sel[24] = 1 |  chip_io/proxymprj_io_slew_select[12] = 1 
                                           |                                           
Net: dummy_2479                            |Net: dummy_2479                            
  chip_io/proxymprj_io_schmitt_sel[23] = 1 |  chip_io/proxymprj_io_slew_select[13] = 1 
                                           |                                           
Net: dummy_2480                            |Net: dummy_2480                            
  chip_io/proxymprj_io_schmitt_sel[22] = 1 |  chip_io/proxymprj_io_slew_select[14] = 1 
                                           |                                           
Net: dummy_2481                            |Net: dummy_2481                            
  chip_io/proxymprj_io_schmitt_sel[21] = 1 |  chip_io/proxymprj_io_slew_select[15] = 1 
                                           |                                           
Net: dummy_2482                            |Net: dummy_2482                            
  chip_io/proxymprj_io_schmitt_sel[20] = 1 |  chip_io/proxymprj_io_slew_select[16] = 1 
                                           |                                           
Net: dummy_2483                            |Net: dummy_2483                            
  chip_io/proxymprj_io_schmitt_sel[19] = 1 |  chip_io/proxymprj_io_slew_select[17] = 1 
                                           |                                           
Net: dummy_2484                            |Net: dummy_2484                            
  chip_io/proxymprj_io_schmitt_sel[18] = 1 |  chip_io/proxymprj_io_slew_select[18] = 1 
                                           |                                           
Net: dummy_2485                            |Net: dummy_2485                            
  chip_io/proxymprj_io_schmitt_sel[17] = 1 |  chip_io/proxymprj_io_slew_select[19] = 1 
                                           |                                           
Net: dummy_2486                            |Net: dummy_2486                            
  chip_io/proxymprj_io_schmitt_sel[16] = 1 |  chip_io/proxymprj_io_slew_select[1] = 1  
                                           |                                           
Net: dummy_2487                            |Net: dummy_2487                            
  chip_io/proxymprj_io_schmitt_sel[15] = 1 |  chip_io/proxymprj_io_slew_select[20] = 1 
                                           |                                           
Net: dummy_2488                            |Net: dummy_2488                            
  chip_io/proxymprj_io_schmitt_sel[14] = 1 |  chip_io/proxymprj_io_slew_select[21] = 1 
                                           |                                           
Net: dummy_2489                            |Net: dummy_2489                            
  chip_io/proxymprj_io_schmitt_sel[13] = 1 |  chip_io/proxymprj_io_slew_select[22] = 1 
                                           |                                           
Net: dummy_2490                            |Net: dummy_2490                            
  chip_io/proxymprj_io_schmitt_sel[12] = 1 |  chip_io/proxymprj_io_slew_select[23] = 1 
                                           |                                           
Net: dummy_2491                            |Net: dummy_2491                            
  chip_io/proxymprj_io_schmitt_sel[11] = 1 |  chip_io/proxymprj_io_slew_select[24] = 1 
                                           |                                           
Net: dummy_2492                            |Net: dummy_2492                            
  chip_io/proxymprj_io_schmitt_sel[10] = 1 |  chip_io/proxymprj_io_slew_select[25] = 1 
                                           |                                           
Net: dummy_2493                            |Net: dummy_2493                            
  chip_io/proxymprj_io_schmitt_sel[9] = 1  |  chip_io/proxymprj_io_slew_select[26] = 1 
                                           |                                           
Net: dummy_2494                            |Net: dummy_2494                            
  chip_io/proxymprj_io_schmitt_sel[8] = 1  |  chip_io/proxymprj_io_slew_select[27] = 1 
                                           |                                           
Net: dummy_2495                            |Net: dummy_2495                            
  chip_io/proxymprj_io_schmitt_sel[7] = 1  |  chip_io/proxymprj_io_slew_select[28] = 1 
                                           |                                           
Net: dummy_2496                            |Net: dummy_2496                            
  chip_io/proxymprj_io_schmitt_sel[6] = 1  |  chip_io/proxymprj_io_slew_select[29] = 1 
                                           |                                           
Net: dummy_2497                            |Net: dummy_2497                            
  chip_io/proxymprj_io_schmitt_sel[5] = 1  |  chip_io/proxymprj_io_slew_select[2] = 1  
                                           |                                           
Net: dummy_2498                            |Net: dummy_2498                            
  chip_io/proxymprj_io_schmitt_sel[4] = 1  |  chip_io/proxymprj_io_slew_select[30] = 1 
                                           |                                           
Net: dummy_2499                            |Net: dummy_2499                            
  chip_io/proxymprj_io_schmitt_sel[3] = 1  |  chip_io/proxymprj_io_slew_select[31] = 1 
                                           |                                           
Net: dummy_2500                            |Net: dummy_2500                            
  chip_io/proxymprj_io_schmitt_sel[2] = 1  |  chip_io/proxymprj_io_slew_select[32] = 1 
                                           |                                           
Net: dummy_2501                            |Net: dummy_2501                            
  chip_io/proxymprj_io_schmitt_sel[1] = 1  |  chip_io/proxymprj_io_slew_select[33] = 1 
                                           |                                           
Net: dummy_2502                            |Net: dummy_2502                            
  chip_io/proxymprj_io_schmitt_sel[0] = 1  |  chip_io/proxymprj_io_slew_select[34] = 1 
                                           |                                           
Net: dummy_2503                            |Net: dummy_2503                            
  chip_io/proxymprj_io_slew_sel[37] = 1    |  chip_io/proxymprj_io_slew_select[35] = 1 
                                           |                                           
Net: dummy_2504                            |Net: dummy_2504                            
  chip_io/proxymprj_io_slew_sel[36] = 1    |  chip_io/proxymprj_io_slew_select[36] = 1 
                                           |                                           
Net: dummy_2505                            |Net: dummy_2505                            
  chip_io/proxymprj_io_slew_sel[35] = 1    |  chip_io/proxymprj_io_slew_select[37] = 1 
                                           |                                           
Net: dummy_2506                            |Net: dummy_2506                            
  chip_io/proxymprj_io_slew_sel[34] = 1    |  chip_io/proxymprj_io_slew_select[3] = 1  
                                           |                                           
Net: dummy_2507                            |Net: dummy_2507                            
  chip_io/proxymprj_io_slew_sel[33] = 1    |  chip_io/proxymprj_io_slew_select[4] = 1  
                                           |                                           
Net: dummy_2508                            |Net: dummy_2508                            
  chip_io/proxymprj_io_slew_sel[32] = 1    |  chip_io/proxymprj_io_slew_select[5] = 1  
                                           |                                           
Net: dummy_2509                            |Net: dummy_2509                            
  chip_io/proxymprj_io_slew_sel[31] = 1    |  chip_io/proxymprj_io_slew_select[6] = 1  
                                           |                                           
Net: dummy_2510                            |Net: dummy_2510                            
  chip_io/proxymprj_io_slew_sel[30] = 1    |  chip_io/proxymprj_io_slew_select[7] = 1  
                                           |                                           
Net: dummy_2511                            |Net: dummy_2511                            
  chip_io/proxymprj_io_slew_sel[29] = 1    |  chip_io/proxymprj_io_slew_select[8] = 1  
                                           |                                           
Net: dummy_2512                            |Net: dummy_2512                            
  chip_io/proxymprj_io_slew_sel[28] = 1    |  chip_io/proxymprj_io_slew_select[9] = 1  
                                           |                                           
Net: dummy_2513                            |Net: dummy_2513                            
  chip_io/proxymprj_io_slew_sel[27] = 1    |  chip_io/proxyGF_NI_COR_3/VSS = 1         
                                           |                                           
Net: dummy_2514                            |Net: dummy_2514                            
  chip_io/proxymprj_io_slew_sel[26] = 1    |  chip_io/proxyGF_NI_COR_3/VDD = 1         
                                           |                                           
Net: dummy_2515                            |Net: \spare_xz_nc[31]                      
  chip_io/proxymprj_io_slew_sel[25] = 1    |  spare_logic_block/spare_xz[0] = 1        
                                           |                                           
Net: dummy_2516                            |Net: \spare_xz_nc[62]                      
  chip_io/proxymprj_io_slew_sel[24] = 1    |  spare_logic_block/spare_xz[0] = 1        
                                           |                                           
Net: dummy_2517                            |Net: \spare_xz_nc[93]                      
  chip_io/proxymprj_io_slew_sel[23] = 1    |  spare_logic_block/spare_xz[0] = 1        
                                           |                                           
Net: dummy_2518                            |Net: dummy_2280                            
  chip_io/proxymprj_io_slew_sel[22] = 1    |  chip_io/proxygpio_pd_select = 1          
                                           |                                           
Net: dummy_2519                            |Net: dummy_2281                            
  chip_io/proxymprj_io_slew_sel[21] = 1    |  chip_io/proxygpio_pu_select = 1          
                                           |                                           
Net: dummy_2520                            |Net: dummy_2282                            
  chip_io/proxymprj_io_slew_sel[20] = 1    |  chip_io/proxygpio_schmitt_select = 1     
                                           |                                           
Net: dummy_2521                            |Net: dummy_2283                            
  chip_io/proxymprj_io_slew_sel[19] = 1    |  chip_io/proxygpio_slew_select = 1        
                                           |                                           
Net: dummy_2522                            |Net: dummy_2284                            
  chip_io/proxymprj_io_slew_sel[18] = 1    |  chip_io/proxymprj_io_drive_sel[525] = 1  
                                           |                                           
Net: dummy_2523                            |Net: dummy_2285                            
  chip_io/proxymprj_io_slew_sel[17] = 1    |  chip_io/proxymprj_io_inen[0] = 1         
                                           |                                           
Net: dummy_2524                            |Net: dummy_2286                            
  chip_io/proxymprj_io_slew_sel[16] = 1    |  chip_io/proxymprj_io_inen[10] = 1        
                                           |                                           
Net: dummy_2525                            |Net: dummy_2287                            
  chip_io/proxymprj_io_slew_sel[15] = 1    |  chip_io/proxymprj_io_inen[11] = 1        
                                           |                                           
Net: dummy_2526                            |Net: dummy_2288                            
  chip_io/proxymprj_io_slew_sel[14] = 1    |  chip_io/proxymprj_io_inen[12] = 1        
                                           |                                           
Net: dummy_2527                            |Net: dummy_2289                            
  chip_io/proxymprj_io_slew_sel[13] = 1    |  chip_io/proxymprj_io_inen[13] = 1        
                                           |                                           
Net: dummy_2528                            |Net: dummy_2290                            
  chip_io/proxymprj_io_slew_sel[12] = 1    |  chip_io/proxymprj_io_inen[14] = 1        
                                           |                                           
Net: dummy_2529                            |Net: dummy_2291                            
  chip_io/proxymprj_io_slew_sel[11] = 1    |  chip_io/proxymprj_io_inen[15] = 1        
                                           |                                           
Net: dummy_2530                            |Net: dummy_2292                            
  chip_io/proxymprj_io_slew_sel[10] = 1    |  chip_io/proxymprj_io_inen[16] = 1        
                                           |                                           
Net: dummy_2531                            |Net: dummy_2293                            
  chip_io/proxymprj_io_slew_sel[9] = 1     |  chip_io/proxymprj_io_inen[17] = 1        
                                           |                                           
Net: dummy_2532                            |Net: dummy_2294                            
  chip_io/proxymprj_io_slew_sel[8] = 1     |  chip_io/proxymprj_io_inen[18] = 1        
                                           |                                           
Net: dummy_2533                            |Net: dummy_2295                            
  chip_io/proxymprj_io_slew_sel[7] = 1     |  chip_io/proxymprj_io_inen[19] = 1        
                                           |                                           
Net: dummy_2534                            |Net: dummy_2296                            
  chip_io/proxymprj_io_slew_sel[6] = 1     |  chip_io/proxymprj_io_inen[1] = 1         
                                           |                                           
Net: dummy_2535                            |Net: dummy_2297                            
  chip_io/proxymprj_io_slew_sel[5] = 1     |  chip_io/proxymprj_io_inen[20] = 1        
                                           |                                           
Net: dummy_2536                            |Net: dummy_2298                            
  chip_io/proxymprj_io_slew_sel[4] = 1     |  chip_io/proxymprj_io_inen[21] = 1        
                                           |                                           
Net: dummy_2537                            |Net: dummy_2299                            
  chip_io/proxymprj_io_slew_sel[3] = 1     |  chip_io/proxymprj_io_inen[22] = 1        
                                           |                                           
Net: dummy_2538                            |Net: dummy_2300                            
  chip_io/proxymprj_io_slew_sel[2] = 1     |  chip_io/proxymprj_io_inen[23] = 1        
                                           |                                           
Net: dummy_2539                            |Net: dummy_2301                            
  chip_io/proxymprj_io_slew_sel[1] = 1     |  chip_io/proxymprj_io_inen[24] = 1        
                                           |                                           
Net: dummy_2540                            |Net: dummy_2302                            
  chip_io/proxymprj_io_slew_sel[0] = 1     |  chip_io/proxymprj_io_inen[25] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[19]         |Net: dummy_2303                            
  gpio_control_block/mgmt_gpio_in = 1      |  chip_io/proxymprj_io_inen[26] = 1        
  housekeeping/mgmt_gpio_in[19] = 1        |                                           
                                           |                                           
Net: gpio_control_in_1a\[0\]/zero          |Net: dummy_2304                            
  gpio_control_block/mgmt_gpio_oeb = 1     |  chip_io/proxymprj_io_inen[27] = 1        
  gpio_control_block/zero = 1              |                                           
                                           |                                           
Net: housekeeping/mgmt_gpio_out[19]        |Net: dummy_2305                            
  gpio_control_block/mgmt_gpio_out = 1     |  chip_io/proxymprj_io_inen[28] = 1        
  housekeeping/mgmt_gpio_out[19] = 1       |                                           
                                           |                                           
Net: padframe/mprj_io_drive_sel[38]        |Net: dummy_2306                            
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/proxymprj_io_inen[29] = 1        
  chip_io/mprj_io_drive_sel[38] = 1        |                                           
                                           |                                           
Net: padframe/mprj_io_drive_sel[39]        |Net: \spare_xz_nc[32]                      
  gpio_control_block/pad_gpio_drive_sel[1] |  spare_logic_block/spare_xz[1] = 1        
  chip_io/mprj_io_drive_sel[39] = 1        |                                           
                                           |                                           
Net: padframe/mprj_io_in[19]               |Net: \spare_xz_nc[63]                      
  gpio_control_block/pad_gpio_in = 1       |  spare_logic_block/spare_xz[1] = 1        
  chip_io/mprj_io_in[19] = 1               |                                           
                                           |                                           
Net: padframe/mprj_io_inen[19]             |Net: \spare_xz_nc[94]                      
  gpio_control_block/pad_gpio_inen = 1     |  spare_logic_block/spare_xz[1] = 1        
  chip_io/mprj_io_inen[19] = 1             |                                           
                                           |                                           
Net: padframe/mprj_io_out[19]              |Net: \spare_xz_nc[0]                       
  gpio_control_block/pad_gpio_out = 1      |  spare_logic_block/spare_xz[0] = 1        
  chip_io/mprj_io_out[19] = 1              |                                           
                                           |                                           
Net: padframe/mprj_io_outen[19]            |Net: ext_clk_sel                           
  gpio_control_block/pad_gpio_outen = 1    |  caravel_clocking/ext_clk_sel = 1         
  chip_io/mprj_io_outen[19] = 1            |  housekeeping/pll_bypass = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[19]        |Net: ext_reset                             
  gpio_control_block/pad_gpio_pulldown_sel |  caravel_clocking/ext_reset = 1           
  chip_io/mprj_io_pd_select[19] = 1        |  housekeeping/reset = 1                   
                                           |                                           
Net: padframe/mprj_io_pu_select[19]        |Net: pll_clk                               
  gpio_control_block/pad_gpio_pullup_sel = |  caravel_clocking/pll_clk = 1             
  chip_io/mprj_io_pu_select[19] = 1        |  digital_pll/clockp[1] = 1                
                                           |                                           
Net: padframe/mprj_io_schmitt_select[19]   |Net: pll_clk90                             
  gpio_control_block/pad_gpio_schmitt_sel  |  caravel_clocking/pll_clk90 = 1           
  chip_io/mprj_io_schmitt_select[19] = 1   |  digital_pll/clockp[0] = 1                
                                           |                                           
Net: padframe/mprj_io_slew_select[19]      |Net: \spi_pll_sel[2]                       
  gpio_control_block/pad_gpio_slew_sel = 1 |  caravel_clocking/sel[2] = 1              
  chip_io/mprj_io_slew_select[19] = 1      |  housekeeping/pll_sel[2] = 1              
                                           |                                           
Net: mprj/io_in[19]                        |Net: \spi_pll_sel[1]                       
  gpio_control_block/user_gpio_in = 1      |  caravel_clocking/sel[1] = 1              
  user_project_wrapper/io_in[19] = 1       |  housekeeping/pll_sel[1] = 1              
                                           |                                           
Net: mprj/io_oeb[19]                       |Net: \spi_pll_sel[0]                       
  gpio_control_block/user_gpio_oeb = 1     |  caravel_clocking/sel[0] = 1              
  user_project_wrapper/io_oeb[19] = 1      |  housekeeping/pll_sel[0] = 1              
                                           |                                           
Net: mprj/io_out[19]                       |Net: \spi_pll90_sel[2]                     
  gpio_control_block/user_gpio_out = 1     |  caravel_clocking/sel2[2] = 1             
  user_project_wrapper/io_out[19] = 1      |  housekeeping/pll90_sel[2] = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_in[14]         |Net: \spi_pll90_sel[1]                     
  gpio_control_block/mgmt_gpio_in = 1      |  caravel_clocking/sel2[1] = 1             
  housekeeping/mgmt_gpio_in[14] = 1        |  housekeeping/pll90_sel[1] = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_out[14]        |Net: \spi_pll90_sel[0]                     
  gpio_control_block/mgmt_gpio_out = 1     |  caravel_clocking/sel2[0] = 1             
  housekeeping/mgmt_gpio_out[14] = 1       |  housekeeping/pll90_sel[0] = 1            
                                           |                                           
Net: padframe/mprj_io_drive_sel[28]        |Net: \gpio_defaults[359]                   
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_control_block/gpio_defaults[9] = 1  
  chip_io/mprj_io_drive_sel[28] = 1        |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[29]        |Net: \gpio_defaults[358]                   
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_control_block/gpio_defaults[8] = 1  
  chip_io/mprj_io_drive_sel[29] = 1        |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_in[14]               |Net: \gpio_defaults[357]                   
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/gpio_defaults[7] = 1  
  chip_io/mprj_io_in[14] = 1               |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[14]             |Net: \gpio_defaults[356]                   
  gpio_control_block/pad_gpio_inen = 1     |  gpio_control_block/gpio_defaults[6] = 1  
  chip_io/mprj_io_inen[14] = 1             |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_out[14]              |Net: \gpio_defaults[355]                   
  gpio_control_block/pad_gpio_out = 1      |  gpio_control_block/gpio_defaults[5] = 1  
  chip_io/mprj_io_out[14] = 1              |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_outen[14]            |Net: \gpio_defaults[353]                   
  gpio_control_block/pad_gpio_outen = 1    |  gpio_control_block/gpio_defaults[3] = 1  
  chip_io/mprj_io_outen[14] = 1            |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_pd_select[14]        |Net: \gpio_defaults[352]                   
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/gpio_defaults[2] = 1  
  chip_io/mprj_io_pd_select[14] = 1        |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_pu_select[14]        |Net: \gpio_defaults[351]                   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/gpio_defaults[1] = 1  
  chip_io/mprj_io_pu_select[14] = 1        |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_schmitt_select[14]   |Net: \gpio_defaults[350]                   
  gpio_control_block/pad_gpio_schmitt_sel  |  gpio_control_block/gpio_defaults[0] = 1  
  chip_io/mprj_io_schmitt_select[14] = 1   |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_slew_select[14]      |Net: \mgmt_io_in[0]                        
  gpio_control_block/pad_gpio_slew_sel = 1 |  gpio_control_block/mgmt_gpio_in = 1      
  chip_io/mprj_io_slew_select[14] = 1      |  housekeeping/mgmt_gpio_in[0] = 1         
                                           |                                           
Net: mprj/io_in[14]                        |Net: \mgmt_io_oeb[0]                       
  gpio_control_block/user_gpio_in = 1      |  gpio_control_block/mgmt_gpio_oeb = 1     
  user_project_wrapper/io_in[14] = 1       |  housekeeping/mgmt_gpio_oeb[0] = 1        
                                           |                                           
Net: mprj/io_oeb[14]                       |Net: \mgmt_io_out[0]                       
  gpio_control_block/user_gpio_oeb = 1     |  gpio_control_block/mgmt_gpio_out = 1     
  user_project_wrapper/io_oeb[14] = 1      |  housekeeping/mgmt_gpio_out[0] = 1        
                                           |                                           
Net: mprj/io_out[14]                       |Net: \mprj_io_drive_sel[1]                 
  gpio_control_block/user_gpio_out = 1     |  gpio_control_block/pad_gpio_drive_sel[1] 
  user_project_wrapper/io_out[14] = 1      |  chip_io/mprj_io_drive_sel[1] = 1         
                                           |                                           
Net: pll/clockp[0]                         |Net: \mprj_io_drive_sel[0]                 
  digital_pll/clockp[0] = 1                |  gpio_control_block/pad_gpio_drive_sel[0] 
  caravel_clocking/pll_clk90 = 1           |  chip_io/mprj_io_drive_sel[0] = 1         
                                           |                                           
Net: pll/clockp[1]                         |Net: \mprj_io_in[0]                        
  digital_pll/clockp[1] = 1                |  gpio_control_block/pad_gpio_in = 1       
  caravel_clocking/pll_clk = 1             |  chip_io/mprj_io_in[0] = 1                
                                           |                                           
Net: pll/dco                               |Net: \mprj_io_ie[0]                        
  digital_pll/dco = 1                      |  gpio_control_block/pad_gpio_inen = 1     
  housekeeping/pll_dco_ena = 1             |  chip_io/mprj_io_ie[0] = 1                
                                           |                                           
Net: pll/div[0]                            |Net: \mprj_io_out[0]                       
  digital_pll/div[0] = 1                   |  gpio_control_block/pad_gpio_out = 1      
  housekeeping/pll_div[0] = 1              |  chip_io/mprj_io_out[0] = 1               
                                           |                                           
Net: pll/div[1]                            |Net: \mprj_io_oe[0]                        
  digital_pll/div[1] = 1                   |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/pll_div[1] = 1              |  chip_io/mprj_io_oe[0] = 1                
                                           |                                           
Net: pll/div[2]                            |Net: \mprj_io_pulldown_sel[0]              
  digital_pll/div[2] = 1                   |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/pll_div[2] = 1              |  chip_io/mprj_io_pulldown_sel[0] = 1      
                                           |                                           
Net: pll/div[3]                            |Net: \mprj_io_pullup_sel[0]                
  digital_pll/div[3] = 1                   |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/pll_div[3] = 1              |  chip_io/mprj_io_pullup_sel[0] = 1        
                                           |                                           
Net: pll/div[4]                            |Net: \mprj_io_schmitt_sel[0]               
  digital_pll/div[4] = 1                   |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/pll_div[4] = 1              |  chip_io/mprj_io_schmitt_sel[0] = 1       
                                           |                                           
Net: pll/enable                            |Net: \mprj_io_slew_sel[0]                  
  digital_pll/enable = 1                   |  gpio_control_block/pad_gpio_slew_sel = 1 
  housekeeping/pll_ena = 1                 |  chip_io/mprj_io_slew_sel[0] = 1          
                                           |                                           
Net: pll/ext_trim[0]                       |Net: \gpio_serial_link_1_shifted[0]        
  digital_pll/ext_trim[0] = 1              |  gpio_control_block/serial_data_in = 1    
  housekeeping/pll_trim[0] = 1             |  housekeeping/serial_data_1 = 1           
                                           |                                           
Net: pll/ext_trim[10]                      |Net: \user_io_in[0]                        
  digital_pll/ext_trim[10] = 1             |  gpio_control_block/user_gpio_in = 1      
  housekeeping/pll_trim[10] = 1            |  user_project_wrapper/io_in[0] = 1        
                                           |                                           
Net: pll/ext_trim[11]                      |Net: \user_io_oeb[0]                       
  digital_pll/ext_trim[11] = 1             |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/pll_trim[11] = 1            |  user_project_wrapper/io_oeb[0] = 1       
                                           |                                           
Net: pll/ext_trim[12]                      |Net: \user_io_out[0]                       
  digital_pll/ext_trim[12] = 1             |  gpio_control_block/user_gpio_out = 1     
  housekeeping/pll_trim[12] = 1            |  user_project_wrapper/io_out[0] = 1       
                                           |                                           
Net: pll/ext_trim[13]                      |Net: \gpio_defaults[19]                    
  digital_pll/ext_trim[13] = 1             |  gpio_control_block/VSS = 1               
  housekeeping/pll_trim[13] = 1            |  gpio_defaults_block_009/gpio_defaults[9] 
                                           |                                           
Net: pll/ext_trim[14]                      |Net: \gpio_defaults[18]                    
  digital_pll/ext_trim[14] = 1             |  gpio_control_block/gpio_defaults[9] = 1  
  housekeeping/pll_trim[14] = 1            |  gpio_defaults_block_009/gpio_defaults[8] 
                                           |                                           
Net: pll/ext_trim[15]                      |Net: \gpio_defaults[17]                    
  digital_pll/ext_trim[15] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  housekeeping/pll_trim[15] = 1            |  gpio_defaults_block_009/gpio_defaults[7] 
                                           |                                           
Net: pll/ext_trim[16]                      |Net: \gpio_defaults[16]                    
  digital_pll/ext_trim[16] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  housekeeping/pll_trim[16] = 1            |  gpio_defaults_block_009/gpio_defaults[6] 
                                           |                                           
Net: pll/ext_trim[17]                      |Net: \gpio_defaults[15]                    
  digital_pll/ext_trim[17] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  housekeeping/pll_trim[17] = 1            |  gpio_defaults_block_009/gpio_defaults[5] 
                                           |                                           
Net: pll/ext_trim[18]                      |Net: \gpio_defaults[14]                    
  digital_pll/ext_trim[18] = 1             |  gpio_control_block/gpio_defaults[5] = 1  
  housekeeping/pll_trim[18] = 1            |  gpio_defaults_block_009/gpio_defaults[4] 
                                           |                                           
Net: pll/ext_trim[19]                      |Net: \gpio_defaults[13]                    
  digital_pll/ext_trim[19] = 1             |  gpio_control_block/gpio_defaults[4] = 1  
  housekeeping/pll_trim[19] = 1            |  gpio_defaults_block_009/gpio_defaults[3] 
                                           |                                           
Net: pll/ext_trim[1]                       |Net: \gpio_defaults[12]                    
  digital_pll/ext_trim[1] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  housekeeping/pll_trim[1] = 1             |  gpio_defaults_block_009/gpio_defaults[2] 
                                           |                                           
Net: pll/ext_trim[20]                      |Net: \gpio_defaults[11]                    
  digital_pll/ext_trim[20] = 1             |  gpio_control_block/gpio_defaults[2] = 1  
  housekeeping/pll_trim[20] = 1            |  gpio_defaults_block_009/gpio_defaults[1] 
                                           |                                           
Net: pll/ext_trim[21]                      |Net: \gpio_defaults[10]                    
  digital_pll/ext_trim[21] = 1             |  gpio_control_block/gpio_defaults[1] = 1  
  housekeeping/pll_trim[21] = 1            |  gpio_defaults_block_009/gpio_defaults[0] 
                                           |                                           
Net: pll/ext_trim[22]                      |Net: \mgmt_io_in[1]                        
  digital_pll/ext_trim[22] = 1             |  gpio_control_block/gpio_defaults[0] = 1  
  housekeeping/pll_trim[22] = 1            |  housekeeping/mgmt_gpio_in[1] = 1         
                                           |                                           
Net: pll/ext_trim[23]                      |Net: \mgmt_io_oeb[1]                       
  digital_pll/ext_trim[23] = 1             |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/pll_trim[23] = 1            |  housekeeping/mgmt_gpio_oeb[1] = 1        
                                           |                                           
Net: pll/ext_trim[24]                      |Net: \mgmt_io_out[1]                       
  digital_pll/ext_trim[24] = 1             |  gpio_control_block/mgmt_gpio_oeb = 1     
  housekeeping/pll_trim[24] = 1            |  housekeeping/mgmt_gpio_out[1] = 1        
                                           |                                           
Net: pll/ext_trim[25]                      |Net: \mprj_io_drive_sel[3]                 
  digital_pll/ext_trim[25] = 1             |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/pll_trim[25] = 1            |  chip_io/mprj_io_drive_sel[3] = 1         
                                           |                                           
Net: pll/ext_trim[2]                       |Net: \mprj_io_drive_sel[2]                 
  digital_pll/ext_trim[2] = 1              |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/pll_trim[2] = 1             |  chip_io/mprj_io_drive_sel[2] = 1         
                                           |                                           
Net: pll/ext_trim[3]                       |Net: \mprj_io_in[1]                        
  digital_pll/ext_trim[3] = 1              |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/pll_trim[3] = 1             |  chip_io/mprj_io_in[1] = 1                
                                           |                                           
Net: pll/ext_trim[4]                       |Net: \mprj_io_ie[1]                        
  digital_pll/ext_trim[4] = 1              |  gpio_control_block/pad_gpio_in = 1       
  housekeeping/pll_trim[4] = 1             |  chip_io/mprj_io_ie[1] = 1                
                                           |                                           
Net: pll/ext_trim[5]                       |Net: \mprj_io_out[1]                       
  digital_pll/ext_trim[5] = 1              |  gpio_control_block/pad_gpio_inen = 1     
  housekeeping/pll_trim[5] = 1             |  chip_io/mprj_io_out[1] = 1               
                                           |                                           
Net: pll/ext_trim[6]                       |Net: \mprj_io_oe[1]                        
  digital_pll/ext_trim[6] = 1              |  gpio_control_block/pad_gpio_out = 1      
  housekeeping/pll_trim[6] = 1             |  chip_io/mprj_io_oe[1] = 1                
                                           |                                           
Net: pll/ext_trim[7]                       |Net: \mprj_io_pulldown_sel[1]              
  digital_pll/ext_trim[7] = 1              |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/pll_trim[7] = 1             |  chip_io/mprj_io_pulldown_sel[1] = 1      
                                           |                                           
Net: pll/ext_trim[8]                       |Net: \mprj_io_pullup_sel[1]                
  digital_pll/ext_trim[8] = 1              |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/pll_trim[8] = 1             |  chip_io/mprj_io_pullup_sel[1] = 1        
                                           |                                           
Net: pll/ext_trim[9]                       |Net: \mprj_io_schmitt_sel[1]               
  digital_pll/ext_trim[9] = 1              |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/pll_trim[9] = 1             |  chip_io/mprj_io_schmitt_sel[1] = 1       
                                           |                                           
Net: padframe/flash_clk_core               |Net: \mprj_io_slew_sel[1]                  
  chip_io/flash_clk_core = 1               |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/pad_flash_clk = 1           |  chip_io/mprj_io_slew_sel[1] = 1          
                                           |                                           
Net: padframe/flash_clk_oe_core            |Net: \gpio_resetn_1[1]                     
  chip_io/flash_clk_oe_core = 1            |  gpio_control_block/resetn = 1            
  housekeeping/pad_flash_clk_oe = 1        |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/flash_csb_core               |Net: \gpio_clock_1[1]                      
  chip_io/flash_csb_core = 1               |  gpio_control_block/serial_clock = 1      
  housekeeping/pad_flash_csb = 1           |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/flash_csb_oe_core            |Net: \gpio_serial_link_1[1]                
  chip_io/flash_csb_oe_core = 1            |  gpio_control_block/serial_data_in = 1    
  housekeeping/pad_flash_csb_oe = 1        |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/flash_io0_di_core            |Net: \gpio_load_1[1]                       
  chip_io/flash_io0_di_core = 1            |  gpio_control_block/serial_load = 1       
  housekeeping/pad_flash_io0_di = 1        |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/flash_io0_do_core            |Net: \user_io_in[1]                        
  chip_io/flash_io0_do_core = 1            |  gpio_control_block/serial_load_out = 1   
  housekeeping/pad_flash_io0_do = 1        |  user_project_wrapper/io_in[1] = 1        
                                           |                                           
Net: padframe/flash_io0_ie_core            |Net: \user_io_oeb[1]                       
  chip_io/flash_io0_ie_core = 1            |  gpio_control_block/user_gpio_in = 1      
  housekeeping/pad_flash_io0_ie = 1        |  user_project_wrapper/io_oeb[1] = 1       
                                           |                                           
Net: padframe/flash_io0_oe_core            |Net: \user_io_out[1]                       
  chip_io/flash_io0_oe_core = 1            |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/pad_flash_io0_oe = 1        |  user_project_wrapper/io_out[1] = 1       
                                           |                                           
Net: padframe/flash_io1_di_core            |Net: \mgmt_io_in[35]                       
  chip_io/flash_io1_di_core = 1            |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/pad_flash_io1_di = 1        |  housekeeping/mgmt_gpio_in[35] = 1        
                                           |                                           
Net: padframe/flash_io1_do_core            |Net: \mgmt_io_oeb[2]                       
  chip_io/flash_io1_do_core = 1            |  gpio_control_block/mgmt_gpio_oeb = 1     
  housekeeping/pad_flash_io1_do = 1        |  housekeeping/mgmt_gpio_oeb[35] = 1       
                                           |                                           
Net: padframe/flash_io1_ie_core            |Net: \mgmt_io_out[35]                      
  chip_io/flash_io1_ie_core = 1            |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/pad_flash_io1_ie = 1        |  housekeeping/mgmt_gpio_out[35] = 1       
                                           |                                           
Net: padframe/flash_io1_oe_core            |Net: \mprj_io_drive_sel[71]                
  chip_io/flash_io1_oe_core = 1            |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/pad_flash_io1_oe = 1        |  chip_io/mprj_io_drive_sel[71] = 1        
                                           |                                           
Net: soc/gpio_mode0_pad                    |Net: \mprj_io_drive_sel[70]                
  chip_io/gpio_drive_select_core[0] = 1    |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_core_wrapper/gpio_mode0_pad = 1     |  chip_io/mprj_io_drive_sel[70] = 1        
                                           |                                           
Net: soc/gpio_mode1_pad                    |Net: \mprj_io_in[35]                       
  chip_io/gpio_drive_select_core[1] = 1    |  gpio_control_block/pad_gpio_in = 1       
  mgmt_core_wrapper/gpio_mode1_pad = 1     |  chip_io/mprj_io_in[35] = 1               
                                           |                                           
Net: soc/gpio_in_pad                       |Net: \mprj_io_ie[35]                       
  chip_io/gpio_in_core = 1                 |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_core_wrapper/gpio_in_pad = 1        |  chip_io/mprj_io_ie[35] = 1               
                                           |                                           
Net: soc/gpio_inenb_pad                    |Net: \mprj_io_out[35]                      
  chip_io/gpio_inen_core = 1               |  gpio_control_block/pad_gpio_out = 1      
  mgmt_core_wrapper/gpio_inenb_pad = 1     |  chip_io/mprj_io_out[35] = 1              
                                           |                                           
Net: soc/gpio_out_pad                      |Net: \mprj_io_oe[35]                       
  chip_io/gpio_out_core = 1                |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_core_wrapper/gpio_out_pad = 1       |  chip_io/mprj_io_oe[35] = 1               
                                           |                                           
Net: soc/gpio_outenb_pad                   |Net: \mprj_io_pulldown_sel[35]             
  chip_io/gpio_outen_core = 1              |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_core_wrapper/gpio_outenb_pad = 1    |  chip_io/mprj_io_pulldown_sel[35] = 1     
                                           |                                           
Net: padframe/mprj_io_drive_sel[0]         |Net: \mprj_io_pullup_sel[35]               
  chip_io/mprj_io_drive_sel[0] = 1         |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_pullup_sel[35] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[10]        |Net: \mprj_io_schmitt_sel[35]              
  chip_io/mprj_io_drive_sel[10] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_schmitt_sel[35] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[11]        |Net: \mprj_io_slew_sel[35]                 
  chip_io/mprj_io_drive_sel[11] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_slew_sel[35] = 1         
                                           |                                           
Net: padframe/mprj_io_drive_sel[12]        |Net: \gpio_resetn_2[17]                    
  chip_io/mprj_io_drive_sel[12] = 1        |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_drive_sel[13]        |Net: \gpio_resetn_2[16]                    
  chip_io/mprj_io_drive_sel[13] = 1        |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_drive_sel[14]        |Net: \gpio_clock_2[17]                     
  chip_io/mprj_io_drive_sel[14] = 1        |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[15]        |Net: \gpio_clock_2[16]                     
  chip_io/mprj_io_drive_sel[15] = 1        |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[16]        |Net: \gpio_serial_link_2[17]               
  chip_io/mprj_io_drive_sel[16] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_drive_sel[17]        |Net: \gpio_serial_link_2[16]               
  chip_io/mprj_io_drive_sel[17] = 1        |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_drive_sel[18]        |Net: \gpio_load_2[17]                      
  chip_io/mprj_io_drive_sel[18] = 1        |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[19]        |Net: \gpio_load_2[16]                      
  chip_io/mprj_io_drive_sel[19] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[1]         |Net: \user_io_in[35]                       
  chip_io/mprj_io_drive_sel[1] = 1         |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_drive_sel[1] |  user_project_wrapper/io_in[35] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[20]        |Net: \user_io_oeb[35]                      
  chip_io/mprj_io_drive_sel[20] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  user_project_wrapper/io_oeb[35] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[21]        |Net: \user_io_out[35]                      
  chip_io/mprj_io_drive_sel[21] = 1        |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_drive_sel[0] |  user_project_wrapper/io_out[35] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[22]        |Net: \gpio_defaults[369]                   
  chip_io/mprj_io_drive_sel[22] = 1        |  gpio_control_block/VSS = 1               
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[23]        |Net: \gpio_defaults[368]                   
  chip_io/mprj_io_drive_sel[23] = 1        |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[24]        |Net: \gpio_defaults[367]                   
  chip_io/mprj_io_drive_sel[24] = 1        |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[25]        |Net: \gpio_defaults[366]                   
  chip_io/mprj_io_drive_sel[25] = 1        |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[26]        |Net: \gpio_defaults[365]                   
  chip_io/mprj_io_drive_sel[26] = 1        |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[27]        |Net: \gpio_defaults[364]                   
  chip_io/mprj_io_drive_sel[27] = 1        |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[2]         |Net: \gpio_defaults[363]                   
  chip_io/mprj_io_drive_sel[2] = 1         |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[30]        |Net: \gpio_defaults[362]                   
  chip_io/mprj_io_drive_sel[30] = 1        |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[31]        |Net: \gpio_defaults[361]                   
  chip_io/mprj_io_drive_sel[31] = 1        |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[32]        |Net: \gpio_defaults[360]                   
  chip_io/mprj_io_drive_sel[32] = 1        |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[33]        |Net: \mgmt_io_in[36]                       
  chip_io/mprj_io_drive_sel[33] = 1        |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  housekeeping/mgmt_gpio_in[36] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[34]        |Net: \mgmt_io_oeb[3]                       
  chip_io/mprj_io_drive_sel[34] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_drive_sel[0] |  housekeeping/mgmt_gpio_oeb[36] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[35]        |Net: \mgmt_io_out[36]                      
  chip_io/mprj_io_drive_sel[35] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  housekeeping/mgmt_gpio_out[36] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[36]        |Net: \mprj_io_drive_sel[73]                
  chip_io/mprj_io_drive_sel[36] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_drive_sel[73] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[37]        |Net: \mprj_io_drive_sel[72]                
  chip_io/mprj_io_drive_sel[37] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_drive_sel[72] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[3]         |Net: \mprj_io_in[36]                       
  chip_io/mprj_io_drive_sel[3] = 1         |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_in[36] = 1               
                                           |                                           
Net: padframe/mprj_io_drive_sel[40]        |Net: \mprj_io_ie[36]                       
  chip_io/mprj_io_drive_sel[40] = 1        |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_ie[36] = 1               
                                           |                                           
Net: padframe/mprj_io_drive_sel[41]        |Net: \mprj_io_out[36]                      
  chip_io/mprj_io_drive_sel[41] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_out[36] = 1              
                                           |                                           
Net: padframe/mprj_io_drive_sel[42]        |Net: \mprj_io_oe[36]                       
  chip_io/mprj_io_drive_sel[42] = 1        |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_oe[36] = 1               
                                           |                                           
Net: padframe/mprj_io_drive_sel[43]        |Net: \mprj_io_pulldown_sel[36]             
  chip_io/mprj_io_drive_sel[43] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_pulldown_sel[36] = 1     
                                           |                                           
Net: padframe/mprj_io_drive_sel[44]        |Net: \mprj_io_pullup_sel[36]               
  chip_io/mprj_io_drive_sel[44] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_pullup_sel[36] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[45]        |Net: \mprj_io_schmitt_sel[36]              
  chip_io/mprj_io_drive_sel[45] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_schmitt_sel[36] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[46]        |Net: \mprj_io_slew_sel[36]                 
  chip_io/mprj_io_drive_sel[46] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_slew_sel[36] = 1         
                                           |                                           
Net: padframe/mprj_io_drive_sel[47]        |Net: \user_io_in[36]                       
  chip_io/mprj_io_drive_sel[47] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_drive_sel[1] |  user_project_wrapper/io_in[36] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[48]        |Net: \user_io_oeb[36]                      
  chip_io/mprj_io_drive_sel[48] = 1        |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_drive_sel[0] |  user_project_wrapper/io_oeb[36] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[49]        |Net: \user_io_out[36]                      
  chip_io/mprj_io_drive_sel[49] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  user_project_wrapper/io_out[36] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[4]         |Net: \mgmt_io_in[37]                       
  chip_io/mprj_io_drive_sel[4] = 1         |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_drive_sel[1] |  housekeeping/mgmt_gpio_in[37] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[51]        |Net: \mgmt_io_oeb[4]                       
  chip_io/mprj_io_drive_sel[51] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  housekeeping/mgmt_gpio_oeb[37] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[525]       |Net: \mgmt_io_out[37]                      
  chip_io/mprj_io_drive_sel[525] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_drive_sel[0] |  housekeeping/mgmt_gpio_out[37] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[52]        |Net: \mprj_io_drive_sel[75]                
  chip_io/mprj_io_drive_sel[52] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_drive_sel[75] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[53]        |Net: \mprj_io_drive_sel[74]                
  chip_io/mprj_io_drive_sel[53] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_drive_sel[74] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[54]        |Net: \mprj_io_in[37]                       
  chip_io/mprj_io_drive_sel[54] = 1        |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_in[37] = 1               
                                           |                                           
Net: padframe/mprj_io_drive_sel[55]        |Net: \mprj_io_ie[37]                       
  chip_io/mprj_io_drive_sel[55] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_ie[37] = 1               
                                           |                                           
Net: padframe/mprj_io_drive_sel[56]        |Net: \mprj_io_out[37]                      
  chip_io/mprj_io_drive_sel[56] = 1        |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_out[37] = 1              
                                           |                                           
Net: padframe/mprj_io_drive_sel[57]        |Net: \mprj_io_oe[37]                       
  chip_io/mprj_io_drive_sel[57] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_oe[37] = 1               
                                           |                                           
Net: padframe/mprj_io_drive_sel[58]        |Net: \mprj_io_pulldown_sel[37]             
  chip_io/mprj_io_drive_sel[58] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_pulldown_sel[37] = 1     
                                           |                                           
Net: padframe/mprj_io_drive_sel[59]        |Net: \mprj_io_pullup_sel[37]               
  chip_io/mprj_io_drive_sel[59] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_pullup_sel[37] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[5]         |Net: \mprj_io_schmitt_sel[37]              
  chip_io/mprj_io_drive_sel[5] = 1         |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_schmitt_sel[37] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[61]        |Net: \mprj_io_slew_sel[37]                 
  chip_io/mprj_io_drive_sel[61] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_drive_sel[1] |  chip_io/mprj_io_slew_sel[37] = 1         
                                           |                                           
Net: padframe/mprj_io_drive_sel[62]        |Net: \gpio_serial_link_2_shifted[18]       
  chip_io/mprj_io_drive_sel[62] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_drive_sel[0] |  housekeeping/serial_data_2 = 1           
                                           |                                           
Net: padframe/mprj_io_drive_sel[64]        |Net: \user_io_in[37]                       
  chip_io/mprj_io_drive_sel[64] = 1        |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_drive_sel[0] |  user_project_wrapper/io_in[37] = 1       
                                           |                                           
Net: padframe/mprj_io_drive_sel[65]        |Net: \user_io_oeb[37]                      
  chip_io/mprj_io_drive_sel[65] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  user_project_wrapper/io_oeb[37] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[66]        |Net: \user_io_out[37]                      
  chip_io/mprj_io_drive_sel[66] = 1        |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_drive_sel[0] |  user_project_wrapper/io_out[37] = 1      
                                           |                                           
Net: padframe/mprj_io_drive_sel[67]        |Net: \gpio_defaults[89]                    
  chip_io/mprj_io_drive_sel[67] = 1        |  gpio_control_block/VSS = 1               
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[68]        |Net: \gpio_defaults[88]                    
  chip_io/mprj_io_drive_sel[68] = 1        |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[69]        |Net: \gpio_defaults[87]                    
  chip_io/mprj_io_drive_sel[69] = 1        |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[6]         |Net: \gpio_defaults[86]                    
  chip_io/mprj_io_drive_sel[6] = 1         |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[70]        |Net: \gpio_defaults[85]                    
  chip_io/mprj_io_drive_sel[70] = 1        |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[71]        |Net: \gpio_defaults[83]                    
  chip_io/mprj_io_drive_sel[71] = 1        |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[72]        |Net: \gpio_defaults[82]                    
  chip_io/mprj_io_drive_sel[72] = 1        |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[73]        |Net: \gpio_defaults[81]                    
  chip_io/mprj_io_drive_sel[73] = 1        |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[74]        |Net: \gpio_defaults[80]                    
  chip_io/mprj_io_drive_sel[74] = 1        |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_drive_sel[75]        |Net: \mgmt_io_in[8]                        
  chip_io/mprj_io_drive_sel[75] = 1        |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_drive_sel[1] |  housekeeping/mgmt_gpio_in[8] = 1         
                                           |                                           
Net: padframe/mprj_io_drive_sel[7]         |Net: \zero_loop1[8]                        
  chip_io/mprj_io_drive_sel[7] = 1         |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_drive_sel[0] |  gpio_control_block/user_gpio_out = 1     
                                           |                                           
Net: padframe/mprj_io_drive_sel[8]         |Net: \mgmt_io_out[8]                       
  chip_io/mprj_io_drive_sel[8] = 1         |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_drive_sel[1] |  housekeeping/mgmt_gpio_out[8] = 1        
                                           |                                           
Net: padframe/mprj_io_drive_sel[9]         |Net: \mprj_io_drive_sel[17]                
  chip_io/mprj_io_drive_sel[9] = 1         |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_drive_sel[0] |  chip_io/mprj_io_drive_sel[17] = 1        
                                           |                                           
Net: padframe/mprj_io_in[0]                |Net: \mprj_io_drive_sel[16]                
  chip_io/mprj_io_in[0] = 1                |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_drive_sel[16] = 1        
                                           |                                           
Net: padframe/mprj_io_in[10]               |Net: \mprj_io_in[8]                        
  chip_io/mprj_io_in[10] = 1               |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_in[8] = 1                
                                           |                                           
Net: padframe/mprj_io_in[11]               |Net: \mprj_io_ie[8]                        
  chip_io/mprj_io_in[11] = 1               |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_ie[8] = 1                
                                           |                                           
Net: padframe/mprj_io_in[12]               |Net: \mprj_io_out[8]                       
  chip_io/mprj_io_in[12] = 1               |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_out[8] = 1               
                                           |                                           
Net: padframe/mprj_io_in[13]               |Net: \mprj_io_oe[8]                        
  chip_io/mprj_io_in[13] = 1               |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_oe[8] = 1                
                                           |                                           
Net: padframe/mprj_io_in[15]               |Net: \mprj_io_pulldown_sel[8]              
  chip_io/mprj_io_in[15] = 1               |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_pulldown_sel[8] = 1      
                                           |                                           
Net: padframe/mprj_io_in[16]               |Net: \mprj_io_pullup_sel[8]                
  chip_io/mprj_io_in[16] = 1               |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_pullup_sel[8] = 1        
                                           |                                           
Net: padframe/mprj_io_in[17]               |Net: \mprj_io_schmitt_sel[8]               
  chip_io/mprj_io_in[17] = 1               |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_schmitt_sel[8] = 1       
                                           |                                           
Net: padframe/mprj_io_in[18]               |Net: \mprj_io_slew_sel[8]                  
  chip_io/mprj_io_in[18] = 1               |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_in = 1       |  chip_io/mprj_io_slew_sel[8] = 1          
                                           |                                           
Net: padframe/mprj_io_in[1]                |Net: \gpio_resetn_1[7]                     
  chip_io/mprj_io_in[1] = 1                |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/resetn_out = 1        
                                           |                                           
Net: padframe/mprj_io_in[20]               |Net: \gpio_resetn_1[8]                     
  chip_io/mprj_io_in[20] = 1               |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_in[21]               |Net: \gpio_clock_1[7]                      
  chip_io/mprj_io_in[21] = 1               |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/serial_clock_out = 1  
                                           |                                           
Net: padframe/mprj_io_in[22]               |Net: \gpio_clock_1[8]                      
  chip_io/mprj_io_in[22] = 1               |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_in[23]               |Net: \gpio_serial_link_1[7]                
  chip_io/mprj_io_in[23] = 1               |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/serial_data_out = 1   
                                           |                                           
Net: padframe/mprj_io_in[24]               |Net: \gpio_serial_link_1[8]                
  chip_io/mprj_io_in[24] = 1               |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_in[25]               |Net: \gpio_load_1[7]                       
  chip_io/mprj_io_in[25] = 1               |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/serial_load_out = 1   
                                           |                                           
Net: padframe/mprj_io_in[26]               |Net: \gpio_load_1[8]                       
  chip_io/mprj_io_in[26] = 1               |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_in = 1       |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_in[27]               |Net: \user_io_in[8]                        
  chip_io/mprj_io_in[27] = 1               |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_in = 1       |  user_project_wrapper/io_in[8] = 1        
                                           |                                           
Net: padframe/mprj_io_in[28]               |Net: \user_io_oeb[8]                       
  chip_io/mprj_io_in[28] = 1               |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_in = 1       |  user_project_wrapper/io_oeb[8] = 1       
                                           |                                           
Net: padframe/mprj_io_in[29]               |Net: \user_io_out[8]                       
  chip_io/mprj_io_in[29] = 1               |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_in = 1       |  user_project_wrapper/io_out[8] = 1       
                                           |                                           
Net: padframe/mprj_io_in[2]                |Net: \gpio_defaults[29]                    
  chip_io/mprj_io_in[2] = 1                |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[30]               |Net: \gpio_defaults[39]                    
  chip_io/mprj_io_in[30] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[31]               |Net: \gpio_defaults[49]                    
  chip_io/mprj_io_in[31] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[32]               |Net: \gpio_defaults[59]                    
  chip_io/mprj_io_in[32] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[33]               |Net: \gpio_defaults[69]                    
  chip_io/mprj_io_in[33] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[34]               |Net: \gpio_defaults[79]                    
  chip_io/mprj_io_in[34] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[35]               |Net: \gpio_defaults[299]                   
  chip_io/mprj_io_in[35] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[36]               |Net: \gpio_defaults[309]                   
  chip_io/mprj_io_in[36] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[37]               |Net: \gpio_defaults[319]                   
  chip_io/mprj_io_in[37] = 1               |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[3]                |Net: \gpio_defaults[329]                   
  chip_io/mprj_io_in[3] = 1                |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[4]                |Net: \gpio_defaults[339]                   
  chip_io/mprj_io_in[4] = 1                |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[5]                |Net: \gpio_defaults[349]                   
  chip_io/mprj_io_in[5] = 1                |  gpio_control_block/gpio_defaults[9] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[9] 
                                           |                                           
Net: padframe/mprj_io_in[6]                |Net: \gpio_defaults[28]                    
  chip_io/mprj_io_in[6] = 1                |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_in[7]                |Net: \gpio_defaults[38]                    
  chip_io/mprj_io_in[7] = 1                |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_in[8]                |Net: \gpio_defaults[48]                    
  chip_io/mprj_io_in[8] = 1                |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_in[9]                |Net: \gpio_defaults[58]                    
  chip_io/mprj_io_in[9] = 1                |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_in = 1       |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[0]              |Net: \gpio_defaults[68]                    
  chip_io/mprj_io_inen[0] = 1              |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[10]             |Net: \gpio_defaults[78]                    
  chip_io/mprj_io_inen[10] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[11]             |Net: \gpio_defaults[298]                   
  chip_io/mprj_io_inen[11] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[12]             |Net: \gpio_defaults[308]                   
  chip_io/mprj_io_inen[12] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[13]             |Net: \gpio_defaults[318]                   
  chip_io/mprj_io_inen[13] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[15]             |Net: \gpio_defaults[328]                   
  chip_io/mprj_io_inen[15] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[16]             |Net: \gpio_defaults[338]                   
  chip_io/mprj_io_inen[16] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[17]             |Net: \gpio_defaults[348]                   
  chip_io/mprj_io_inen[17] = 1             |  gpio_control_block/gpio_defaults[8] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[8] 
                                           |                                           
Net: padframe/mprj_io_inen[18]             |Net: \gpio_defaults[27]                    
  chip_io/mprj_io_inen[18] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[1]              |Net: \gpio_defaults[37]                    
  chip_io/mprj_io_inen[1] = 1              |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[20]             |Net: \gpio_defaults[47]                    
  chip_io/mprj_io_inen[20] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[21]             |Net: \gpio_defaults[57]                    
  chip_io/mprj_io_inen[21] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[22]             |Net: \gpio_defaults[67]                    
  chip_io/mprj_io_inen[22] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[23]             |Net: \gpio_defaults[77]                    
  chip_io/mprj_io_inen[23] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[24]             |Net: \gpio_defaults[297]                   
  chip_io/mprj_io_inen[24] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[25]             |Net: \gpio_defaults[307]                   
  chip_io/mprj_io_inen[25] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[26]             |Net: \gpio_defaults[317]                   
  chip_io/mprj_io_inen[26] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[27]             |Net: \gpio_defaults[327]                   
  chip_io/mprj_io_inen[27] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[28]             |Net: \gpio_defaults[337]                   
  chip_io/mprj_io_inen[28] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[29]             |Net: \gpio_defaults[347]                   
  chip_io/mprj_io_inen[29] = 1             |  gpio_control_block/gpio_defaults[7] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[7] 
                                           |                                           
Net: padframe/mprj_io_inen[2]              |Net: \gpio_defaults[26]                    
  chip_io/mprj_io_inen[2] = 1              |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[30]             |Net: \gpio_defaults[36]                    
  chip_io/mprj_io_inen[30] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[31]             |Net: \gpio_defaults[46]                    
  chip_io/mprj_io_inen[31] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[32]             |Net: \gpio_defaults[56]                    
  chip_io/mprj_io_inen[32] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[33]             |Net: \gpio_defaults[66]                    
  chip_io/mprj_io_inen[33] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[34]             |Net: \gpio_defaults[76]                    
  chip_io/mprj_io_inen[34] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[35]             |Net: \gpio_defaults[296]                   
  chip_io/mprj_io_inen[35] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[36]             |Net: \gpio_defaults[306]                   
  chip_io/mprj_io_inen[36] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[37]             |Net: \gpio_defaults[316]                   
  chip_io/mprj_io_inen[37] = 1             |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[3]              |Net: \gpio_defaults[326]                   
  chip_io/mprj_io_inen[3] = 1              |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[4]              |Net: \gpio_defaults[336]                   
  chip_io/mprj_io_inen[4] = 1              |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[5]              |Net: \gpio_defaults[346]                   
  chip_io/mprj_io_inen[5] = 1              |  gpio_control_block/gpio_defaults[6] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[6] 
                                           |                                           
Net: padframe/mprj_io_inen[6]              |Net: \gpio_defaults[25]                    
  chip_io/mprj_io_inen[6] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_inen[7]              |Net: \gpio_defaults[35]                    
  chip_io/mprj_io_inen[7] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_inen[8]              |Net: \gpio_defaults[45]                    
  chip_io/mprj_io_inen[8] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_inen[9]              |Net: \gpio_defaults[55]                    
  chip_io/mprj_io_inen[9] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_inen = 1     |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[0]               |Net: \gpio_defaults[65]                    
  chip_io/mprj_io_out[0] = 1               |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[10]              |Net: \gpio_defaults[75]                    
  chip_io/mprj_io_out[10] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[11]              |Net: \gpio_defaults[295]                   
  chip_io/mprj_io_out[11] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[12]              |Net: \gpio_defaults[305]                   
  chip_io/mprj_io_out[12] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[13]              |Net: \gpio_defaults[315]                   
  chip_io/mprj_io_out[13] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[15]              |Net: \gpio_defaults[325]                   
  chip_io/mprj_io_out[15] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[16]              |Net: \gpio_defaults[335]                   
  chip_io/mprj_io_out[16] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[17]              |Net: \gpio_defaults[345]                   
  chip_io/mprj_io_out[17] = 1              |  gpio_control_block/gpio_defaults[5] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[5] 
                                           |                                           
Net: padframe/mprj_io_out[18]              |Net: \gpio_defaults[24]                    
  chip_io/mprj_io_out[18] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[1]               |Net: \gpio_defaults[34]                    
  chip_io/mprj_io_out[1] = 1               |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[20]              |Net: \gpio_defaults[44]                    
  chip_io/mprj_io_out[20] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[21]              |Net: \gpio_defaults[54]                    
  chip_io/mprj_io_out[21] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[22]              |Net: \gpio_defaults[64]                    
  chip_io/mprj_io_out[22] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[23]              |Net: \gpio_defaults[74]                    
  chip_io/mprj_io_out[23] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[24]              |Net: \gpio_defaults[294]                   
  chip_io/mprj_io_out[24] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[25]              |Net: \gpio_defaults[304]                   
  chip_io/mprj_io_out[25] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[26]              |Net: \gpio_defaults[314]                   
  chip_io/mprj_io_out[26] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[27]              |Net: \gpio_defaults[324]                   
  chip_io/mprj_io_out[27] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[28]              |Net: \gpio_defaults[334]                   
  chip_io/mprj_io_out[28] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[29]              |Net: \gpio_defaults[344]                   
  chip_io/mprj_io_out[29] = 1              |  gpio_control_block/gpio_defaults[4] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[4] 
                                           |                                           
Net: padframe/mprj_io_out[2]               |Net: \gpio_defaults[23]                    
  chip_io/mprj_io_out[2] = 1               |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[30]              |Net: \gpio_defaults[33]                    
  chip_io/mprj_io_out[30] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[31]              |Net: \gpio_defaults[43]                    
  chip_io/mprj_io_out[31] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[32]              |Net: \gpio_defaults[53]                    
  chip_io/mprj_io_out[32] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[33]              |Net: \gpio_defaults[63]                    
  chip_io/mprj_io_out[33] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[34]              |Net: \gpio_defaults[73]                    
  chip_io/mprj_io_out[34] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[35]              |Net: \gpio_defaults[293]                   
  chip_io/mprj_io_out[35] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[36]              |Net: \gpio_defaults[303]                   
  chip_io/mprj_io_out[36] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[37]              |Net: \gpio_defaults[313]                   
  chip_io/mprj_io_out[37] = 1              |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[3]               |Net: \gpio_defaults[323]                   
  chip_io/mprj_io_out[3] = 1               |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[4]               |Net: \gpio_defaults[333]                   
  chip_io/mprj_io_out[4] = 1               |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[5]               |Net: \gpio_defaults[343]                   
  chip_io/mprj_io_out[5] = 1               |  gpio_control_block/gpio_defaults[3] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[3] 
                                           |                                           
Net: padframe/mprj_io_out[6]               |Net: \gpio_defaults[22]                    
  chip_io/mprj_io_out[6] = 1               |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_out[7]               |Net: \gpio_defaults[32]                    
  chip_io/mprj_io_out[7] = 1               |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_out[8]               |Net: \gpio_defaults[42]                    
  chip_io/mprj_io_out[8] = 1               |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_out[9]               |Net: \gpio_defaults[52]                    
  chip_io/mprj_io_out[9] = 1               |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_out = 1      |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[0]             |Net: \gpio_defaults[62]                    
  chip_io/mprj_io_outen[0] = 1             |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[10]            |Net: \gpio_defaults[72]                    
  chip_io/mprj_io_outen[10] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[11]            |Net: \gpio_defaults[292]                   
  chip_io/mprj_io_outen[11] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[12]            |Net: \gpio_defaults[302]                   
  chip_io/mprj_io_outen[12] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[13]            |Net: \gpio_defaults[312]                   
  chip_io/mprj_io_outen[13] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[15]            |Net: \gpio_defaults[322]                   
  chip_io/mprj_io_outen[15] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[16]            |Net: \gpio_defaults[332]                   
  chip_io/mprj_io_outen[16] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[17]            |Net: \gpio_defaults[342]                   
  chip_io/mprj_io_outen[17] = 1            |  gpio_control_block/gpio_defaults[2] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[2] 
                                           |                                           
Net: padframe/mprj_io_outen[18]            |Net: \gpio_defaults[21]                    
  chip_io/mprj_io_outen[18] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[1]             |Net: \gpio_defaults[31]                    
  chip_io/mprj_io_outen[1] = 1             |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[20]            |Net: \gpio_defaults[41]                    
  chip_io/mprj_io_outen[20] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[21]            |Net: \gpio_defaults[51]                    
  chip_io/mprj_io_outen[21] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[22]            |Net: \gpio_defaults[61]                    
  chip_io/mprj_io_outen[22] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[23]            |Net: \gpio_defaults[71]                    
  chip_io/mprj_io_outen[23] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[24]            |Net: \gpio_defaults[291]                   
  chip_io/mprj_io_outen[24] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[25]            |Net: \gpio_defaults[301]                   
  chip_io/mprj_io_outen[25] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[26]            |Net: \gpio_defaults[311]                   
  chip_io/mprj_io_outen[26] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[27]            |Net: \gpio_defaults[321]                   
  chip_io/mprj_io_outen[27] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[28]            |Net: \gpio_defaults[331]                   
  chip_io/mprj_io_outen[28] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[29]            |Net: \gpio_defaults[341]                   
  chip_io/mprj_io_outen[29] = 1            |  gpio_control_block/gpio_defaults[1] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[1] 
                                           |                                           
Net: padframe/mprj_io_outen[2]             |Net: \gpio_defaults[20]                    
  chip_io/mprj_io_outen[2] = 1             |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[30]            |Net: \gpio_defaults[30]                    
  chip_io/mprj_io_outen[30] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[31]            |Net: \gpio_defaults[40]                    
  chip_io/mprj_io_outen[31] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[32]            |Net: \gpio_defaults[50]                    
  chip_io/mprj_io_outen[32] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[33]            |Net: \gpio_defaults[60]                    
  chip_io/mprj_io_outen[33] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[34]            |Net: \gpio_defaults[70]                    
  chip_io/mprj_io_outen[34] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[35]            |Net: \gpio_defaults[290]                   
  chip_io/mprj_io_outen[35] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[36]            |Net: \gpio_defaults[300]                   
  chip_io/mprj_io_outen[36] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[37]            |Net: \gpio_defaults[310]                   
  chip_io/mprj_io_outen[37] = 1            |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[3]             |Net: \gpio_defaults[320]                   
  chip_io/mprj_io_outen[3] = 1             |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[4]             |Net: \gpio_defaults[330]                   
  chip_io/mprj_io_outen[4] = 1             |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[5]             |Net: \gpio_defaults[340]                   
  chip_io/mprj_io_outen[5] = 1             |  gpio_control_block/gpio_defaults[0] = 1  
  gpio_control_block/pad_gpio_outen = 1    |  gpio_defaults_block_007/gpio_defaults[0] 
                                           |                                           
Net: padframe/mprj_io_outen[6]             |Net: \mgmt_io_in[18]                       
  chip_io/mprj_io_outen[6] = 1             |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_outen = 1    |  housekeeping/mgmt_gpio_in[18] = 1        
                                           |                                           
Net: padframe/mprj_io_outen[7]             |Net: \zero_loop1[2]                        
  chip_io/mprj_io_outen[7] = 1             |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_outen = 1    |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_outen[8]             |Net: \zero_loop1[3]                        
  chip_io/mprj_io_outen[8] = 1             |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_outen = 1    |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_outen[9]             |Net: \zero_loop1[4]                        
  chip_io/mprj_io_outen[9] = 1             |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_outen = 1    |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[0]         |Net: \zero_loop1[5]                        
  chip_io/mprj_io_pd_select[0] = 1         |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[10]        |Net: \zero_loop1[6]                        
  chip_io/mprj_io_pd_select[10] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[11]        |Net: \zero_loop1[7]                        
  chip_io/mprj_io_pd_select[11] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[12]        |Net: \zero_loop2[10]                       
  chip_io/mprj_io_pd_select[12] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[13]        |Net: \zero_loop2[11]                       
  chip_io/mprj_io_pd_select[13] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[15]        |Net: \zero_loop2[12]                       
  chip_io/mprj_io_pd_select[15] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[16]        |Net: \zero_loop2[13]                       
  chip_io/mprj_io_pd_select[16] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[17]        |Net: \zero_loop2[14]                       
  chip_io/mprj_io_pd_select[17] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[18]        |Net: \zero_loop2[15]                       
  chip_io/mprj_io_pd_select[18] = 1        |  gpio_control_block/mgmt_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/zero = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[1]         |Net: \mgmt_io_out[18]                      
  chip_io/mprj_io_pd_select[1] = 1         |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  housekeeping/mgmt_gpio_out[18] = 1       
                                           |                                           
Net: padframe/mprj_io_pd_select[20]        |Net: \mprj_io_drive_sel[37]                
  chip_io/mprj_io_pd_select[20] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_drive_sel[37] = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[21]        |Net: \mprj_io_drive_sel[36]                
  chip_io/mprj_io_pd_select[21] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_drive_sel[36] = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[22]        |Net: \mprj_io_in[18]                       
  chip_io/mprj_io_pd_select[22] = 1        |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_in[18] = 1               
                                           |                                           
Net: padframe/mprj_io_pd_select[23]        |Net: \mprj_io_ie[18]                       
  chip_io/mprj_io_pd_select[23] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_ie[18] = 1               
                                           |                                           
Net: padframe/mprj_io_pd_select[24]        |Net: \mprj_io_out[18]                      
  chip_io/mprj_io_pd_select[24] = 1        |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_out[18] = 1              
                                           |                                           
Net: padframe/mprj_io_pd_select[25]        |Net: \mprj_io_oe[18]                       
  chip_io/mprj_io_pd_select[25] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_oe[18] = 1               
                                           |                                           
Net: padframe/mprj_io_pd_select[26]        |Net: \mprj_io_pulldown_sel[18]             
  chip_io/mprj_io_pd_select[26] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_pulldown_sel[18] = 1     
                                           |                                           
Net: padframe/mprj_io_pd_select[27]        |Net: \mprj_io_pullup_sel[18]               
  chip_io/mprj_io_pd_select[27] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_pullup_sel[18] = 1       
                                           |                                           
Net: padframe/mprj_io_pd_select[28]        |Net: \mprj_io_schmitt_sel[18]              
  chip_io/mprj_io_pd_select[28] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_schmitt_sel[18] = 1      
                                           |                                           
Net: padframe/mprj_io_pd_select[29]        |Net: \mprj_io_slew_sel[18]                 
  chip_io/mprj_io_pd_select[29] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_pulldown_sel |  chip_io/mprj_io_slew_sel[18] = 1         
                                           |                                           
Net: padframe/mprj_io_pd_select[2]         |Net: \gpio_resetn_1[2]                     
  chip_io/mprj_io_pd_select[2] = 1         |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_pd_select[30]        |Net: \gpio_resetn_1[3]                     
  chip_io/mprj_io_pd_select[30] = 1        |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_pd_select[31]        |Net: \gpio_resetn_1[4]                     
  chip_io/mprj_io_pd_select[31] = 1        |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_pd_select[32]        |Net: \gpio_resetn_1[5]                     
  chip_io/mprj_io_pd_select[32] = 1        |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_pd_select[33]        |Net: \gpio_resetn_1[6]                     
  chip_io/mprj_io_pd_select[33] = 1        |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_pd_select[34]        |Net: \gpio_resetn_2[11]                    
  chip_io/mprj_io_pd_select[34] = 1        |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn_out = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[35]        |Net: \gpio_resetn_2[12]                    
  chip_io/mprj_io_pd_select[35] = 1        |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn_out = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[36]        |Net: \gpio_resetn_2[13]                    
  chip_io/mprj_io_pd_select[36] = 1        |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn_out = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[37]        |Net: \gpio_resetn_2[14]                    
  chip_io/mprj_io_pd_select[37] = 1        |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn_out = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[3]         |Net: \gpio_resetn_2[15]                    
  chip_io/mprj_io_pd_select[3] = 1         |  gpio_control_block/resetn = 1            
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn_out = 1        
                                           |                                           
Net: padframe/mprj_io_pd_select[4]         |Net: \gpio_resetn_2[10]                    
  chip_io/mprj_io_pd_select[4] = 1         |  gpio_control_block/resetn_out = 1        
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/resetn = 1            
                                           |                                           
Net: padframe/mprj_io_pd_select[5]         |Net: \gpio_clock_1[2]                      
  chip_io/mprj_io_pd_select[5] = 1         |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_pd_select[6]         |Net: \gpio_clock_1[3]                      
  chip_io/mprj_io_pd_select[6] = 1         |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_pd_select[7]         |Net: \gpio_clock_1[4]                      
  chip_io/mprj_io_pd_select[7] = 1         |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_pd_select[8]         |Net: \gpio_clock_1[5]                      
  chip_io/mprj_io_pd_select[8] = 1         |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_pd_select[9]         |Net: \gpio_clock_1[6]                      
  chip_io/mprj_io_pd_select[9] = 1         |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_pulldown_sel |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_pu_select[0]         |Net: \gpio_clock_2[11]                     
  chip_io/mprj_io_pu_select[0] = 1         |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_clock_out = 1  
                                           |                                           
Net: padframe/mprj_io_pu_select[10]        |Net: \gpio_clock_2[12]                     
  chip_io/mprj_io_pu_select[10] = 1        |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_clock_out = 1  
                                           |                                           
Net: padframe/mprj_io_pu_select[11]        |Net: \gpio_clock_2[13]                     
  chip_io/mprj_io_pu_select[11] = 1        |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_clock_out = 1  
                                           |                                           
Net: padframe/mprj_io_pu_select[12]        |Net: \gpio_clock_2[14]                     
  chip_io/mprj_io_pu_select[12] = 1        |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_clock_out = 1  
                                           |                                           
Net: padframe/mprj_io_pu_select[13]        |Net: \gpio_clock_2[15]                     
  chip_io/mprj_io_pu_select[13] = 1        |  gpio_control_block/serial_clock = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_clock_out = 1  
                                           |                                           
Net: padframe/mprj_io_pu_select[15]        |Net: \gpio_clock_2[10]                     
  chip_io/mprj_io_pu_select[15] = 1        |  gpio_control_block/serial_clock_out = 1  
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_clock = 1      
                                           |                                           
Net: padframe/mprj_io_pu_select[16]        |Net: \gpio_serial_link_1[2]                
  chip_io/mprj_io_pu_select[16] = 1        |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_pu_select[17]        |Net: \gpio_serial_link_1[3]                
  chip_io/mprj_io_pu_select[17] = 1        |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_pu_select[18]        |Net: \gpio_serial_link_1[4]                
  chip_io/mprj_io_pu_select[18] = 1        |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_pu_select[1]         |Net: \gpio_serial_link_1[5]                
  chip_io/mprj_io_pu_select[1] = 1         |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_pu_select[20]        |Net: \gpio_serial_link_1[6]                
  chip_io/mprj_io_pu_select[20] = 1        |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_pu_select[21]        |Net: \gpio_serial_link_2[11]               
  chip_io/mprj_io_pu_select[21] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[22]        |Net: \gpio_serial_link_2[12]               
  chip_io/mprj_io_pu_select[22] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[23]        |Net: \gpio_serial_link_2[13]               
  chip_io/mprj_io_pu_select[23] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[24]        |Net: \gpio_serial_link_2[14]               
  chip_io/mprj_io_pu_select[24] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[25]        |Net: \gpio_serial_link_2[15]               
  chip_io/mprj_io_pu_select[25] = 1        |  gpio_control_block/serial_data_in = 1    
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[26]        |Net: \gpio_serial_link_2[10]               
  chip_io/mprj_io_pu_select[26] = 1        |  gpio_control_block/serial_data_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_data_in = 1    
                                           |                                           
Net: padframe/mprj_io_pu_select[27]        |Net: \gpio_load_1[2]                       
  chip_io/mprj_io_pu_select[27] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[28]        |Net: \gpio_load_1[3]                       
  chip_io/mprj_io_pu_select[28] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[29]        |Net: \gpio_load_1[4]                       
  chip_io/mprj_io_pu_select[29] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[2]         |Net: \gpio_load_1[5]                       
  chip_io/mprj_io_pu_select[2] = 1         |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[30]        |Net: \gpio_load_1[6]                       
  chip_io/mprj_io_pu_select[30] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[31]        |Net: \gpio_load_2[11]                      
  chip_io/mprj_io_pu_select[31] = 1        |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[32]        |Net: \gpio_load_2[12]                      
  chip_io/mprj_io_pu_select[32] = 1        |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[33]        |Net: \gpio_load_2[13]                      
  chip_io/mprj_io_pu_select[33] = 1        |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[34]        |Net: \gpio_load_2[14]                      
  chip_io/mprj_io_pu_select[34] = 1        |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[35]        |Net: \gpio_load_2[15]                      
  chip_io/mprj_io_pu_select[35] = 1        |  gpio_control_block/serial_load = 1       
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load_out = 1   
                                           |                                           
Net: padframe/mprj_io_pu_select[36]        |Net: \gpio_load_2[10]                      
  chip_io/mprj_io_pu_select[36] = 1        |  gpio_control_block/serial_load_out = 1   
  gpio_control_block/pad_gpio_pullup_sel = |  gpio_control_block/serial_load = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[37]        |Net: \user_io_in[18]                       
  chip_io/mprj_io_pu_select[37] = 1        |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  user_project_wrapper/io_in[18] = 1       
                                           |                                           
Net: padframe/mprj_io_pu_select[3]         |Net: \user_io_oeb[18]                      
  chip_io/mprj_io_pu_select[3] = 1         |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_pullup_sel = |  user_project_wrapper/io_oeb[18] = 1      
                                           |                                           
Net: padframe/mprj_io_pu_select[4]         |Net: \user_io_out[18]                      
  chip_io/mprj_io_pu_select[4] = 1         |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_pullup_sel = |  user_project_wrapper/io_out[18] = 1      
                                           |                                           
Net: padframe/mprj_io_pu_select[5]         |Net: \mgmt_io_in[9]                        
  chip_io/mprj_io_pu_select[5] = 1         |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_pullup_sel = |  housekeeping/mgmt_gpio_in[9] = 1         
                                           |                                           
Net: padframe/mprj_io_pu_select[6]         |Net: \mgmt_io_out[9]                       
  chip_io/mprj_io_pu_select[6] = 1         |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_pullup_sel = |  housekeeping/mgmt_gpio_out[9] = 1        
                                           |                                           
Net: padframe/mprj_io_pu_select[7]         |Net: \mprj_io_drive_sel[19]                
  chip_io/mprj_io_pu_select[7] = 1         |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_pullup_sel = |  chip_io/mprj_io_drive_sel[19] = 1        
                                           |                                           
Net: padframe/mprj_io_pu_select[8]         |Net: \mprj_io_drive_sel[18]                
  chip_io/mprj_io_pu_select[8] = 1         |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_pullup_sel = |  chip_io/mprj_io_drive_sel[18] = 1        
                                           |                                           
Net: padframe/mprj_io_pu_select[9]         |Net: \mprj_io_in[9]                        
  chip_io/mprj_io_pu_select[9] = 1         |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_pullup_sel = |  chip_io/mprj_io_in[9] = 1                
                                           |                                           
Net: padframe/mprj_io_schmitt_select[0]    |Net: \mprj_io_ie[9]                        
  chip_io/mprj_io_schmitt_select[0] = 1    |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_ie[9] = 1                
                                           |                                           
Net: padframe/mprj_io_schmitt_select[10]   |Net: \mprj_io_out[9]                       
  chip_io/mprj_io_schmitt_select[10] = 1   |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_out[9] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[11]   |Net: \mprj_io_oe[9]                        
  chip_io/mprj_io_schmitt_select[11] = 1   |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_oe[9] = 1                
                                           |                                           
Net: padframe/mprj_io_schmitt_select[12]   |Net: \mprj_io_pulldown_sel[9]              
  chip_io/mprj_io_schmitt_select[12] = 1   |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_pulldown_sel[9] = 1      
                                           |                                           
Net: padframe/mprj_io_schmitt_select[13]   |Net: \mprj_io_pullup_sel[9]                
  chip_io/mprj_io_schmitt_select[13] = 1   |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_pullup_sel[9] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[15]   |Net: \mprj_io_schmitt_sel[9]               
  chip_io/mprj_io_schmitt_select[15] = 1   |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_schmitt_sel[9] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[16]   |Net: \mprj_io_slew_sel[9]                  
  chip_io/mprj_io_schmitt_select[16] = 1   |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_slew_sel[9] = 1          
                                           |                                           
Net: padframe/mprj_io_schmitt_select[17]   |Net: \user_io_in[9]                        
  chip_io/mprj_io_schmitt_select[17] = 1   |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  user_project_wrapper/io_in[9] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[18]   |Net: \user_io_oeb[9]                       
  chip_io/mprj_io_schmitt_select[18] = 1   |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  user_project_wrapper/io_oeb[9] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[1]    |Net: \user_io_out[9]                       
  chip_io/mprj_io_schmitt_select[1] = 1    |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  user_project_wrapper/io_out[9] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[20]   |Net: \mgmt_io_in[10]                       
  chip_io/mprj_io_schmitt_select[20] = 1   |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  housekeeping/mgmt_gpio_in[10] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[21]   |Net: \mgmt_io_out[10]                      
  chip_io/mprj_io_schmitt_select[21] = 1   |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  housekeeping/mgmt_gpio_out[10] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[22]   |Net: \mprj_io_drive_sel[21]                
  chip_io/mprj_io_schmitt_select[22] = 1   |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_drive_sel[21] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[23]   |Net: \mprj_io_drive_sel[20]                
  chip_io/mprj_io_schmitt_select[23] = 1   |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_drive_sel[20] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[24]   |Net: \mprj_io_in[10]                       
  chip_io/mprj_io_schmitt_select[24] = 1   |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_in[10] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[25]   |Net: \mprj_io_ie[10]                       
  chip_io/mprj_io_schmitt_select[25] = 1   |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_ie[10] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[26]   |Net: \mprj_io_out[10]                      
  chip_io/mprj_io_schmitt_select[26] = 1   |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_out[10] = 1              
                                           |                                           
Net: padframe/mprj_io_schmitt_select[27]   |Net: \mprj_io_oe[10]                       
  chip_io/mprj_io_schmitt_select[27] = 1   |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_oe[10] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[28]   |Net: \mprj_io_pulldown_sel[10]             
  chip_io/mprj_io_schmitt_select[28] = 1   |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_pulldown_sel[10] = 1     
                                           |                                           
Net: padframe/mprj_io_schmitt_select[29]   |Net: \mprj_io_pullup_sel[10]               
  chip_io/mprj_io_schmitt_select[29] = 1   |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_pullup_sel[10] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[2]    |Net: \mprj_io_schmitt_sel[10]              
  chip_io/mprj_io_schmitt_select[2] = 1    |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_schmitt_sel[10] = 1      
                                           |                                           
Net: padframe/mprj_io_schmitt_select[30]   |Net: \mprj_io_slew_sel[10]                 
  chip_io/mprj_io_schmitt_select[30] = 1   |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_slew_sel[10] = 1         
                                           |                                           
Net: padframe/mprj_io_schmitt_select[31]   |Net: \user_io_in[10]                       
  chip_io/mprj_io_schmitt_select[31] = 1   |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  user_project_wrapper/io_in[10] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[32]   |Net: \user_io_oeb[10]                      
  chip_io/mprj_io_schmitt_select[32] = 1   |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  user_project_wrapper/io_oeb[10] = 1      
                                           |                                           
Net: padframe/mprj_io_schmitt_select[33]   |Net: \user_io_out[10]                      
  chip_io/mprj_io_schmitt_select[33] = 1   |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  user_project_wrapper/io_out[10] = 1      
                                           |                                           
Net: padframe/mprj_io_schmitt_select[34]   |Net: \mgmt_io_in[11]                       
  chip_io/mprj_io_schmitt_select[34] = 1   |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  housekeeping/mgmt_gpio_in[11] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[35]   |Net: \mgmt_io_out[11]                      
  chip_io/mprj_io_schmitt_select[35] = 1   |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  housekeeping/mgmt_gpio_out[11] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[36]   |Net: \mprj_io_drive_sel[23]                
  chip_io/mprj_io_schmitt_select[36] = 1   |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_drive_sel[23] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[37]   |Net: \mprj_io_drive_sel[22]                
  chip_io/mprj_io_schmitt_select[37] = 1   |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_drive_sel[22] = 1        
                                           |                                           
Net: padframe/mprj_io_schmitt_select[3]    |Net: \mprj_io_in[11]                       
  chip_io/mprj_io_schmitt_select[3] = 1    |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_in[11] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[4]    |Net: \mprj_io_ie[11]                       
  chip_io/mprj_io_schmitt_select[4] = 1    |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_ie[11] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[5]    |Net: \mprj_io_out[11]                      
  chip_io/mprj_io_schmitt_select[5] = 1    |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_out[11] = 1              
                                           |                                           
Net: padframe/mprj_io_schmitt_select[6]    |Net: \mprj_io_oe[11]                       
  chip_io/mprj_io_schmitt_select[6] = 1    |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_oe[11] = 1               
                                           |                                           
Net: padframe/mprj_io_schmitt_select[7]    |Net: \mprj_io_pulldown_sel[11]             
  chip_io/mprj_io_schmitt_select[7] = 1    |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_pulldown_sel[11] = 1     
                                           |                                           
Net: padframe/mprj_io_schmitt_select[8]    |Net: \mprj_io_pullup_sel[11]               
  chip_io/mprj_io_schmitt_select[8] = 1    |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_pullup_sel[11] = 1       
                                           |                                           
Net: padframe/mprj_io_schmitt_select[9]    |Net: \mprj_io_schmitt_sel[11]              
  chip_io/mprj_io_schmitt_select[9] = 1    |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_schmitt_sel  |  chip_io/mprj_io_schmitt_sel[11] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[0]       |Net: \mprj_io_slew_sel[11]                 
  chip_io/mprj_io_slew_select[0] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_slew_sel[11] = 1         
                                           |                                           
Net: padframe/mprj_io_slew_select[10]      |Net: \user_io_in[11]                       
  chip_io/mprj_io_slew_select[10] = 1      |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_in[11] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[11]      |Net: \user_io_oeb[11]                      
  chip_io/mprj_io_slew_select[11] = 1      |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_oeb[11] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[12]      |Net: \user_io_out[11]                      
  chip_io/mprj_io_slew_select[12] = 1      |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_out[11] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[13]      |Net: \mgmt_io_in[12]                       
  chip_io/mprj_io_slew_select[13] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  housekeeping/mgmt_gpio_in[12] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[15]      |Net: \mgmt_io_out[12]                      
  chip_io/mprj_io_slew_select[15] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  housekeeping/mgmt_gpio_out[12] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[16]      |Net: \mprj_io_drive_sel[25]                
  chip_io/mprj_io_slew_select[16] = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_drive_sel[25] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[17]      |Net: \mprj_io_drive_sel[24]                
  chip_io/mprj_io_slew_select[17] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_drive_sel[24] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[18]      |Net: \mprj_io_in[12]                       
  chip_io/mprj_io_slew_select[18] = 1      |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_in[12] = 1               
                                           |                                           
Net: padframe/mprj_io_slew_select[1]       |Net: \mprj_io_ie[12]                       
  chip_io/mprj_io_slew_select[1] = 1       |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_ie[12] = 1               
                                           |                                           
Net: padframe/mprj_io_slew_select[20]      |Net: \mprj_io_out[12]                      
  chip_io/mprj_io_slew_select[20] = 1      |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_out[12] = 1              
                                           |                                           
Net: padframe/mprj_io_slew_select[21]      |Net: \mprj_io_oe[12]                       
  chip_io/mprj_io_slew_select[21] = 1      |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_oe[12] = 1               
                                           |                                           
Net: padframe/mprj_io_slew_select[22]      |Net: \mprj_io_pulldown_sel[12]             
  chip_io/mprj_io_slew_select[22] = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_pulldown_sel[12] = 1     
                                           |                                           
Net: padframe/mprj_io_slew_select[23]      |Net: \mprj_io_pullup_sel[12]               
  chip_io/mprj_io_slew_select[23] = 1      |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_pullup_sel[12] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[24]      |Net: \mprj_io_schmitt_sel[12]              
  chip_io/mprj_io_slew_select[24] = 1      |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_schmitt_sel[12] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[25]      |Net: \mprj_io_slew_sel[12]                 
  chip_io/mprj_io_slew_select[25] = 1      |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_slew_sel[12] = 1         
                                           |                                           
Net: padframe/mprj_io_slew_select[26]      |Net: \user_io_in[12]                       
  chip_io/mprj_io_slew_select[26] = 1      |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_in[12] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[27]      |Net: \user_io_oeb[12]                      
  chip_io/mprj_io_slew_select[27] = 1      |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_oeb[12] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[28]      |Net: \user_io_out[12]                      
  chip_io/mprj_io_slew_select[28] = 1      |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_out[12] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[29]      |Net: \mgmt_io_in[13]                       
  chip_io/mprj_io_slew_select[29] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  housekeeping/mgmt_gpio_in[13] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[2]       |Net: \mgmt_io_out[13]                      
  chip_io/mprj_io_slew_select[2] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  housekeeping/mgmt_gpio_out[13] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[30]      |Net: \mprj_io_drive_sel[27]                
  chip_io/mprj_io_slew_select[30] = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_drive_sel[27] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[31]      |Net: \mprj_io_drive_sel[26]                
  chip_io/mprj_io_slew_select[31] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_drive_sel[26] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[32]      |Net: \mprj_io_in[13]                       
  chip_io/mprj_io_slew_select[32] = 1      |  gpio_control_block/pad_gpio_in = 1       
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_in[13] = 1               
                                           |                                           
Net: padframe/mprj_io_slew_select[33]      |Net: \mprj_io_ie[13]                       
  chip_io/mprj_io_slew_select[33] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_ie[13] = 1               
                                           |                                           
Net: padframe/mprj_io_slew_select[34]      |Net: \mprj_io_out[13]                      
  chip_io/mprj_io_slew_select[34] = 1      |  gpio_control_block/pad_gpio_out = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_out[13] = 1              
                                           |                                           
Net: padframe/mprj_io_slew_select[35]      |Net: \mprj_io_oe[13]                       
  chip_io/mprj_io_slew_select[35] = 1      |  gpio_control_block/pad_gpio_outen = 1    
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_oe[13] = 1               
                                           |                                           
Net: padframe/mprj_io_slew_select[36]      |Net: \mprj_io_pulldown_sel[13]             
  chip_io/mprj_io_slew_select[36] = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_pulldown_sel[13] = 1     
                                           |                                           
Net: padframe/mprj_io_slew_select[37]      |Net: \mprj_io_pullup_sel[13]               
  chip_io/mprj_io_slew_select[37] = 1      |  gpio_control_block/pad_gpio_pullup_sel = 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_pullup_sel[13] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[3]       |Net: \mprj_io_schmitt_sel[13]              
  chip_io/mprj_io_slew_select[3] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_schmitt_sel[13] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[4]       |Net: \mprj_io_slew_sel[13]                 
  chip_io/mprj_io_slew_select[4] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  gpio_control_block/pad_gpio_slew_sel = 1 |  chip_io/mprj_io_slew_sel[13] = 1         
                                           |                                           
Net: padframe/mprj_io_slew_select[5]       |Net: \user_io_in[13]                       
  chip_io/mprj_io_slew_select[5] = 1       |  gpio_control_block/user_gpio_in = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_in[13] = 1       
                                           |                                           
Net: padframe/mprj_io_slew_select[6]       |Net: \user_io_oeb[13]                      
  chip_io/mprj_io_slew_select[6] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_oeb[13] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[7]       |Net: \user_io_out[13]                      
  chip_io/mprj_io_slew_select[7] = 1       |  gpio_control_block/user_gpio_out = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  user_project_wrapper/io_out[13] = 1      
                                           |                                           
Net: padframe/mprj_io_slew_select[8]       |Net: \mgmt_io_in[14]                       
  chip_io/mprj_io_slew_select[8] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  gpio_control_block/pad_gpio_slew_sel = 1 |  housekeeping/mgmt_gpio_in[14] = 1        
                                           |                                           
Net: padframe/mprj_io_slew_select[9]       |Net: \mgmt_io_out[14]                      
  chip_io/mprj_io_slew_select[9] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  gpio_control_block/pad_gpio_slew_sel = 1 |  housekeeping/mgmt_gpio_out[14] = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_in[33]         |Net: \mprj_io_drive_sel[29]                
  gpio_control_block/mgmt_gpio_in = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/mgmt_gpio_in[33] = 1        |  chip_io/mprj_io_drive_sel[29] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[33]        |Net: \mprj_io_drive_sel[28]                
  gpio_control_block/mgmt_gpio_out = 1     |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/mgmt_gpio_out[33] = 1       |  chip_io/mprj_io_drive_sel[28] = 1        
                                           |                                           
Net: mprj/io_in[33]                        |Net: \mprj_io_in[14]                       
  gpio_control_block/user_gpio_in = 1      |  gpio_control_block/pad_gpio_in = 1       
  user_project_wrapper/io_in[33] = 1       |  chip_io/mprj_io_in[14] = 1               
                                           |                                           
Net: mprj/io_oeb[33]                       |Net: \mprj_io_ie[14]                       
  gpio_control_block/user_gpio_oeb = 1     |  gpio_control_block/pad_gpio_inen = 1     
  user_project_wrapper/io_oeb[33] = 1      |  chip_io/mprj_io_ie[14] = 1               
                                           |                                           
Net: mprj/io_out[33]                       |Net: \mprj_io_out[14]                      
  gpio_control_block/user_gpio_out = 1     |  gpio_control_block/pad_gpio_out = 1      
  user_project_wrapper/io_out[33] = 1      |  chip_io/mprj_io_out[14] = 1              
                                           |                                           
Net: housekeeping/mgmt_gpio_in[5]          |Net: \mprj_io_oe[14]                       
  gpio_control_block/mgmt_gpio_in = 1      |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/mgmt_gpio_in[5] = 1         |  chip_io/mprj_io_oe[14] = 1               
                                           |                                           
Net: housekeeping/mgmt_gpio_out[5]         |Net: \mprj_io_pulldown_sel[14]             
  gpio_control_block/mgmt_gpio_out = 1     |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/mgmt_gpio_out[5] = 1        |  chip_io/mprj_io_pulldown_sel[14] = 1     
                                           |                                           
Net: mprj/io_in[5]                         |Net: \mprj_io_pullup_sel[14]               
  gpio_control_block/user_gpio_in = 1      |  gpio_control_block/pad_gpio_pullup_sel = 
  user_project_wrapper/io_in[5] = 1        |  chip_io/mprj_io_pullup_sel[14] = 1       
                                           |                                           
Net: mprj/io_oeb[5]                        |Net: \mprj_io_schmitt_sel[14]              
  gpio_control_block/user_gpio_oeb = 1     |  gpio_control_block/pad_gpio_schmitt_sel  
  user_project_wrapper/io_oeb[5] = 1       |  chip_io/mprj_io_schmitt_sel[14] = 1      
                                           |                                           
Net: mprj/io_out[5]                        |Net: \mprj_io_slew_sel[14]                 
  gpio_control_block/user_gpio_out = 1     |  gpio_control_block/pad_gpio_slew_sel = 1 
  user_project_wrapper/io_out[5] = 1       |  chip_io/mprj_io_slew_sel[14] = 1         
                                           |                                           
Net: housekeeping/mgmt_gpio_in[35]         |Net: \user_io_in[14]                       
  gpio_control_block/mgmt_gpio_in = 1      |  gpio_control_block/user_gpio_in = 1      
  housekeeping/mgmt_gpio_in[35] = 1        |  user_project_wrapper/io_in[14] = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[35]        |Net: \user_io_oeb[14]                      
  gpio_control_block/mgmt_gpio_oeb = 1     |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/mgmt_gpio_oeb[35] = 1       |  user_project_wrapper/io_oeb[14] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_out[35]        |Net: \user_io_out[14]                      
  gpio_control_block/mgmt_gpio_out = 1     |  gpio_control_block/user_gpio_out = 1     
  housekeeping/mgmt_gpio_out[35] = 1       |  user_project_wrapper/io_out[14] = 1      
                                           |                                           
Net: mprj/io_in[35]                        |Net: \mgmt_io_in[15]                       
  gpio_control_block/user_gpio_in = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  user_project_wrapper/io_in[35] = 1       |  housekeeping/mgmt_gpio_in[15] = 1        
                                           |                                           
Net: mprj/io_oeb[35]                       |Net: \mgmt_io_out[15]                      
  gpio_control_block/user_gpio_oeb = 1     |  gpio_control_block/mgmt_gpio_out = 1     
  user_project_wrapper/io_oeb[35] = 1      |  housekeeping/mgmt_gpio_out[15] = 1       
                                           |                                           
Net: mprj/io_out[35]                       |Net: \mprj_io_drive_sel[31]                
  gpio_control_block/user_gpio_out = 1     |  gpio_control_block/pad_gpio_drive_sel[1] 
  user_project_wrapper/io_out[35] = 1      |  chip_io/mprj_io_drive_sel[31] = 1        
                                           |                                           
Net: soc/debug_in                          |Net: \mprj_io_drive_sel[30]                
  mgmt_core_wrapper/debug_in = 1           |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/debug_in = 1                |  chip_io/mprj_io_drive_sel[30] = 1        
                                           |                                           
Net: soc/debug_mode                        |Net: \mprj_io_in[15]                       
  mgmt_core_wrapper/debug_mode = 1         |  gpio_control_block/pad_gpio_in = 1       
  housekeeping/debug_mode = 1              |  chip_io/mprj_io_in[15] = 1               
                                           |                                           
Net: soc/debug_oeb                         |Net: \mprj_io_ie[15]                       
  mgmt_core_wrapper/debug_oeb = 1          |  gpio_control_block/pad_gpio_inen = 1     
  housekeeping/debug_oeb = 1               |  chip_io/mprj_io_ie[15] = 1               
                                           |                                           
Net: soc/debug_out                         |Net: \mprj_io_out[15]                      
  mgmt_core_wrapper/debug_out = 1          |  gpio_control_block/pad_gpio_out = 1      
  housekeeping/debug_out = 1               |  chip_io/mprj_io_out[15] = 1              
                                           |                                           
Net: soc/flash_clk                         |Net: \mprj_io_oe[15]                       
  mgmt_core_wrapper/flash_clk = 1          |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/spimemio_flash_clk = 1      |  chip_io/mprj_io_oe[15] = 1               
                                           |                                           
Net: soc/flash_csb                         |Net: \mprj_io_pulldown_sel[15]             
  mgmt_core_wrapper/flash_csb = 1          |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/spimemio_flash_csb = 1      |  chip_io/mprj_io_pulldown_sel[15] = 1     
                                           |                                           
Net: soc/flash_io0_di                      |Net: \mprj_io_pullup_sel[15]               
  mgmt_core_wrapper/flash_io0_di = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/spimemio_flash_io0_di = 1   |  chip_io/mprj_io_pullup_sel[15] = 1       
                                           |                                           
Net: soc/flash_io0_do                      |Net: \mprj_io_schmitt_sel[15]              
  mgmt_core_wrapper/flash_io0_do = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/spimemio_flash_io0_do = 1   |  chip_io/mprj_io_schmitt_sel[15] = 1      
                                           |                                           
Net: soc/flash_io0_oeb                     |Net: \mprj_io_slew_sel[15]                 
  mgmt_core_wrapper/flash_io0_oeb = 1      |  gpio_control_block/pad_gpio_slew_sel = 1 
  housekeeping/spimemio_flash_io0_oeb = 1  |  chip_io/mprj_io_slew_sel[15] = 1         
                                           |                                           
Net: soc/flash_io1_di                      |Net: \user_io_in[15]                       
  mgmt_core_wrapper/flash_io1_di = 1       |  gpio_control_block/user_gpio_in = 1      
  housekeeping/spimemio_flash_io1_di = 1   |  user_project_wrapper/io_in[15] = 1       
                                           |                                           
Net: soc/flash_io1_do                      |Net: \user_io_oeb[15]                      
  mgmt_core_wrapper/flash_io1_do = 1       |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/spimemio_flash_io1_do = 1   |  user_project_wrapper/io_oeb[15] = 1      
                                           |                                           
Net: soc/flash_io1_oeb                     |Net: \user_io_out[15]                      
  mgmt_core_wrapper/flash_io1_oeb = 1      |  gpio_control_block/user_gpio_out = 1     
  housekeeping/spimemio_flash_io1_oeb = 1  |  user_project_wrapper/io_out[15] = 1      
                                           |                                           
Net: soc/flash_io2_di                      |Net: \mgmt_io_in[16]                       
  mgmt_core_wrapper/flash_io2_di = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/spimemio_flash_io2_di = 1   |  housekeeping/mgmt_gpio_in[16] = 1        
                                           |                                           
Net: soc/flash_io2_do                      |Net: \mgmt_io_out[16]                      
  mgmt_core_wrapper/flash_io2_do = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/spimemio_flash_io2_do = 1   |  housekeeping/mgmt_gpio_out[16] = 1       
                                           |                                           
Net: soc/flash_io2_oeb                     |Net: \mprj_io_drive_sel[33]                
  mgmt_core_wrapper/flash_io2_oeb = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/spimemio_flash_io2_oeb = 1  |  chip_io/mprj_io_drive_sel[33] = 1        
                                           |                                           
Net: soc/flash_io3_di                      |Net: \mprj_io_drive_sel[32]                
  mgmt_core_wrapper/flash_io3_di = 1       |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/spimemio_flash_io3_di = 1   |  chip_io/mprj_io_drive_sel[32] = 1        
                                           |                                           
Net: soc/flash_io3_do                      |Net: \mprj_io_in[16]                       
  mgmt_core_wrapper/flash_io3_do = 1       |  gpio_control_block/pad_gpio_in = 1       
  housekeeping/spimemio_flash_io3_do = 1   |  chip_io/mprj_io_in[16] = 1               
                                           |                                           
Net: soc/flash_io3_oeb                     |Net: \mprj_io_ie[16]                       
  mgmt_core_wrapper/flash_io3_oeb = 1      |  gpio_control_block/pad_gpio_inen = 1     
  housekeeping/spimemio_flash_io3_oeb = 1  |  chip_io/mprj_io_ie[16] = 1               
                                           |                                           
Net: soc/hk_ack_i                          |Net: \mprj_io_out[16]                      
  mgmt_core_wrapper/hk_ack_i = 1           |  gpio_control_block/pad_gpio_out = 1      
  housekeeping/wb_ack_o = 1                |  chip_io/mprj_io_out[16] = 1              
                                           |                                           
Net: soc/hk_cyc_o                          |Net: \mprj_io_oe[16]                       
  mgmt_core_wrapper/hk_cyc_o = 1           |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/wb_cyc_i = 1                |  chip_io/mprj_io_oe[16] = 1               
                                           |                                           
Net: soc/hk_dat_i[0]                       |Net: \mprj_io_pulldown_sel[16]             
  mgmt_core_wrapper/hk_dat_i[0] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/wb_dat_o[0] = 1             |  chip_io/mprj_io_pulldown_sel[16] = 1     
                                           |                                           
Net: soc/hk_dat_i[10]                      |Net: \mprj_io_pullup_sel[16]               
  mgmt_core_wrapper/hk_dat_i[10] = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/wb_dat_o[10] = 1            |  chip_io/mprj_io_pullup_sel[16] = 1       
                                           |                                           
Net: soc/hk_dat_i[11]                      |Net: \mprj_io_schmitt_sel[16]              
  mgmt_core_wrapper/hk_dat_i[11] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/wb_dat_o[11] = 1            |  chip_io/mprj_io_schmitt_sel[16] = 1      
                                           |                                           
Net: soc/hk_dat_i[12]                      |Net: \mprj_io_slew_sel[16]                 
  mgmt_core_wrapper/hk_dat_i[12] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  housekeeping/wb_dat_o[12] = 1            |  chip_io/mprj_io_slew_sel[16] = 1         
                                           |                                           
Net: soc/hk_dat_i[13]                      |Net: \user_io_in[16]                       
  mgmt_core_wrapper/hk_dat_i[13] = 1       |  gpio_control_block/user_gpio_in = 1      
  housekeeping/wb_dat_o[13] = 1            |  user_project_wrapper/io_in[16] = 1       
                                           |                                           
Net: soc/hk_dat_i[14]                      |Net: \user_io_oeb[16]                      
  mgmt_core_wrapper/hk_dat_i[14] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/wb_dat_o[14] = 1            |  user_project_wrapper/io_oeb[16] = 1      
                                           |                                           
Net: soc/hk_dat_i[15]                      |Net: \user_io_out[16]                      
  mgmt_core_wrapper/hk_dat_i[15] = 1       |  gpio_control_block/user_gpio_out = 1     
  housekeeping/wb_dat_o[15] = 1            |  user_project_wrapper/io_out[16] = 1      
                                           |                                           
Net: soc/hk_dat_i[16]                      |Net: \mgmt_io_in[17]                       
  mgmt_core_wrapper/hk_dat_i[16] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/wb_dat_o[16] = 1            |  housekeeping/mgmt_gpio_in[17] = 1        
                                           |                                           
Net: soc/hk_dat_i[17]                      |Net: \mgmt_io_out[17]                      
  mgmt_core_wrapper/hk_dat_i[17] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/wb_dat_o[17] = 1            |  housekeeping/mgmt_gpio_out[17] = 1       
                                           |                                           
Net: soc/hk_dat_i[18]                      |Net: \mprj_io_drive_sel[35]                
  mgmt_core_wrapper/hk_dat_i[18] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/wb_dat_o[18] = 1            |  chip_io/mprj_io_drive_sel[35] = 1        
                                           |                                           
Net: soc/hk_dat_i[19]                      |Net: \mprj_io_drive_sel[34]                
  mgmt_core_wrapper/hk_dat_i[19] = 1       |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/wb_dat_o[19] = 1            |  chip_io/mprj_io_drive_sel[34] = 1        
                                           |                                           
Net: soc/hk_dat_i[1]                       |Net: \mprj_io_in[17]                       
  mgmt_core_wrapper/hk_dat_i[1] = 1        |  gpio_control_block/pad_gpio_in = 1       
  housekeeping/wb_dat_o[1] = 1             |  chip_io/mprj_io_in[17] = 1               
                                           |                                           
Net: soc/hk_dat_i[20]                      |Net: \mprj_io_ie[17]                       
  mgmt_core_wrapper/hk_dat_i[20] = 1       |  gpio_control_block/pad_gpio_inen = 1     
  housekeeping/wb_dat_o[20] = 1            |  chip_io/mprj_io_ie[17] = 1               
                                           |                                           
Net: soc/hk_dat_i[21]                      |Net: \mprj_io_out[17]                      
  mgmt_core_wrapper/hk_dat_i[21] = 1       |  gpio_control_block/pad_gpio_out = 1      
  housekeeping/wb_dat_o[21] = 1            |  chip_io/mprj_io_out[17] = 1              
                                           |                                           
Net: soc/hk_dat_i[22]                      |Net: \mprj_io_oe[17]                       
  mgmt_core_wrapper/hk_dat_i[22] = 1       |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/wb_dat_o[22] = 1            |  chip_io/mprj_io_oe[17] = 1               
                                           |                                           
Net: soc/hk_dat_i[23]                      |Net: \mprj_io_pulldown_sel[17]             
  mgmt_core_wrapper/hk_dat_i[23] = 1       |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/wb_dat_o[23] = 1            |  chip_io/mprj_io_pulldown_sel[17] = 1     
                                           |                                           
Net: soc/hk_dat_i[24]                      |Net: \mprj_io_pullup_sel[17]               
  mgmt_core_wrapper/hk_dat_i[24] = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/wb_dat_o[24] = 1            |  chip_io/mprj_io_pullup_sel[17] = 1       
                                           |                                           
Net: soc/hk_dat_i[25]                      |Net: \mprj_io_schmitt_sel[17]              
  mgmt_core_wrapper/hk_dat_i[25] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/wb_dat_o[25] = 1            |  chip_io/mprj_io_schmitt_sel[17] = 1      
                                           |                                           
Net: soc/hk_dat_i[26]                      |Net: \mprj_io_slew_sel[17]                 
  mgmt_core_wrapper/hk_dat_i[26] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  housekeeping/wb_dat_o[26] = 1            |  chip_io/mprj_io_slew_sel[17] = 1         
                                           |                                           
Net: soc/hk_dat_i[27]                      |Net: \user_io_in[17]                       
  mgmt_core_wrapper/hk_dat_i[27] = 1       |  gpio_control_block/user_gpio_in = 1      
  housekeeping/wb_dat_o[27] = 1            |  user_project_wrapper/io_in[17] = 1       
                                           |                                           
Net: soc/hk_dat_i[28]                      |Net: \user_io_oeb[17]                      
  mgmt_core_wrapper/hk_dat_i[28] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/wb_dat_o[28] = 1            |  user_project_wrapper/io_oeb[17] = 1      
                                           |                                           
Net: soc/hk_dat_i[29]                      |Net: \user_io_out[17]                      
  mgmt_core_wrapper/hk_dat_i[29] = 1       |  gpio_control_block/user_gpio_out = 1     
  housekeeping/wb_dat_o[29] = 1            |  user_project_wrapper/io_out[17] = 1      
                                           |                                           
Net: soc/hk_dat_i[2]                       |Net: \mgmt_io_in[2]                        
  mgmt_core_wrapper/hk_dat_i[2] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/wb_dat_o[2] = 1             |  housekeeping/mgmt_gpio_in[2] = 1         
                                           |                                           
Net: soc/hk_dat_i[30]                      |Net: \mgmt_io_out[2]                       
  mgmt_core_wrapper/hk_dat_i[30] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/wb_dat_o[30] = 1            |  housekeeping/mgmt_gpio_out[2] = 1        
                                           |                                           
Net: soc/hk_dat_i[31]                      |Net: \mprj_io_drive_sel[5]                 
  mgmt_core_wrapper/hk_dat_i[31] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/wb_dat_o[31] = 1            |  chip_io/mprj_io_drive_sel[5] = 1         
                                           |                                           
Net: soc/hk_dat_i[3]                       |Net: \mprj_io_drive_sel[4]                 
  mgmt_core_wrapper/hk_dat_i[3] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/wb_dat_o[3] = 1             |  chip_io/mprj_io_drive_sel[4] = 1         
                                           |                                           
Net: soc/hk_dat_i[4]                       |Net: \mprj_io_in[2]                        
  mgmt_core_wrapper/hk_dat_i[4] = 1        |  gpio_control_block/pad_gpio_in = 1       
  housekeeping/wb_dat_o[4] = 1             |  chip_io/mprj_io_in[2] = 1                
                                           |                                           
Net: soc/hk_dat_i[5]                       |Net: \mprj_io_ie[2]                        
  mgmt_core_wrapper/hk_dat_i[5] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  housekeeping/wb_dat_o[5] = 1             |  chip_io/mprj_io_ie[2] = 1                
                                           |                                           
Net: soc/hk_dat_i[6]                       |Net: \mprj_io_out[2]                       
  mgmt_core_wrapper/hk_dat_i[6] = 1        |  gpio_control_block/pad_gpio_out = 1      
  housekeeping/wb_dat_o[6] = 1             |  chip_io/mprj_io_out[2] = 1               
                                           |                                           
Net: soc/hk_dat_i[7]                       |Net: \mprj_io_oe[2]                        
  mgmt_core_wrapper/hk_dat_i[7] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  housekeeping/wb_dat_o[7] = 1             |  chip_io/mprj_io_oe[2] = 1                
                                           |                                           
Net: soc/hk_dat_i[8]                       |Net: \mprj_io_pulldown_sel[2]              
  mgmt_core_wrapper/hk_dat_i[8] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/wb_dat_o[8] = 1             |  chip_io/mprj_io_pulldown_sel[2] = 1      
                                           |                                           
Net: soc/hk_dat_i[9]                       |Net: \mprj_io_pullup_sel[2]                
  mgmt_core_wrapper/hk_dat_i[9] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/wb_dat_o[9] = 1             |  chip_io/mprj_io_pullup_sel[2] = 1        
                                           |                                           
Net: soc/hk_stb_o                          |Net: \mprj_io_schmitt_sel[2]               
  mgmt_core_wrapper/hk_stb_o = 1           |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/wb_stb_i = 1                |  chip_io/mprj_io_schmitt_sel[2] = 1       
                                           |                                           
Net: soc/irq[0]                            |Net: \mprj_io_slew_sel[2]                  
  mgmt_core_wrapper/irq[0] = 1             |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/user_irq[0] = 1             |  chip_io/mprj_io_slew_sel[2] = 1          
                                           |                                           
Net: soc/irq[1]                            |Net: \user_io_in[2]                        
  mgmt_core_wrapper/irq[1] = 1             |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/user_irq[1] = 1             |  user_project_wrapper/io_in[2] = 1        
                                           |                                           
Net: soc/irq[2]                            |Net: \user_io_oeb[2]                       
  mgmt_core_wrapper/irq[2] = 1             |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/user_irq[2] = 1             |  user_project_wrapper/io_oeb[2] = 1       
                                           |                                           
Net: soc/irq[3]                            |Net: \user_io_out[2]                       
  mgmt_core_wrapper/irq[3] = 1             |  gpio_control_block/user_gpio_out = 1     
  housekeeping/irq[0] = 1                  |  user_project_wrapper/io_out[2] = 1       
                                           |                                           
Net: soc/irq[4]                            |Net: \mgmt_io_in[3]                        
  mgmt_core_wrapper/irq[4] = 1             |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/irq[1] = 1                  |  housekeeping/mgmt_gpio_in[3] = 1         
                                           |                                           
Net: soc/irq[5]                            |Net: \mgmt_io_out[3]                       
  mgmt_core_wrapper/irq[5] = 1             |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/irq[2] = 1                  |  housekeeping/mgmt_gpio_out[3] = 1        
                                           |                                           
Net: soc/la_iena[0]                        |Net: \mprj_io_drive_sel[7]                 
  mgmt_core_wrapper/la_iena[0] = 1         |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_iena_mprj[0] = 1         |  chip_io/mprj_io_drive_sel[7] = 1         
                                           |                                           
Net: soc/la_iena[10]                       |Net: \mprj_io_drive_sel[6]                 
  mgmt_core_wrapper/la_iena[10] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_iena_mprj[10] = 1        |  chip_io/mprj_io_drive_sel[6] = 1         
                                           |                                           
Net: soc/la_iena[11]                       |Net: \mprj_io_in[3]                        
  mgmt_core_wrapper/la_iena[11] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_iena_mprj[11] = 1        |  chip_io/mprj_io_in[3] = 1                
                                           |                                           
Net: soc/la_iena[12]                       |Net: \mprj_io_ie[3]                        
  mgmt_core_wrapper/la_iena[12] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_iena_mprj[12] = 1        |  chip_io/mprj_io_ie[3] = 1                
                                           |                                           
Net: soc/la_iena[13]                       |Net: \mprj_io_out[3]                       
  mgmt_core_wrapper/la_iena[13] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_iena_mprj[13] = 1        |  chip_io/mprj_io_out[3] = 1               
                                           |                                           
Net: soc/la_iena[14]                       |Net: \mprj_io_oe[3]                        
  mgmt_core_wrapper/la_iena[14] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_iena_mprj[14] = 1        |  chip_io/mprj_io_oe[3] = 1                
                                           |                                           
Net: soc/la_iena[15]                       |Net: \mprj_io_pulldown_sel[3]              
  mgmt_core_wrapper/la_iena[15] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_iena_mprj[15] = 1        |  chip_io/mprj_io_pulldown_sel[3] = 1      
                                           |                                           
Net: soc/la_iena[16]                       |Net: \mprj_io_pullup_sel[3]                
  mgmt_core_wrapper/la_iena[16] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_iena_mprj[16] = 1        |  chip_io/mprj_io_pullup_sel[3] = 1        
                                           |                                           
Net: soc/la_iena[17]                       |Net: \mprj_io_schmitt_sel[3]               
  mgmt_core_wrapper/la_iena[17] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_iena_mprj[17] = 1        |  chip_io/mprj_io_schmitt_sel[3] = 1       
                                           |                                           
Net: soc/la_iena[18]                       |Net: \mprj_io_slew_sel[3]                  
  mgmt_core_wrapper/la_iena[18] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_iena_mprj[18] = 1        |  chip_io/mprj_io_slew_sel[3] = 1          
                                           |                                           
Net: soc/la_iena[19]                       |Net: \user_io_in[3]                        
  mgmt_core_wrapper/la_iena[19] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_iena_mprj[19] = 1        |  user_project_wrapper/io_in[3] = 1        
                                           |                                           
Net: soc/la_iena[1]                        |Net: \user_io_oeb[3]                       
  mgmt_core_wrapper/la_iena[1] = 1         |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_iena_mprj[1] = 1         |  user_project_wrapper/io_oeb[3] = 1       
                                           |                                           
Net: soc/la_iena[20]                       |Net: \user_io_out[3]                       
  mgmt_core_wrapper/la_iena[20] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_iena_mprj[20] = 1        |  user_project_wrapper/io_out[3] = 1       
                                           |                                           
Net: soc/la_iena[21]                       |Net: \mgmt_io_in[4]                        
  mgmt_core_wrapper/la_iena[21] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_iena_mprj[21] = 1        |  housekeeping/mgmt_gpio_in[4] = 1         
                                           |                                           
Net: soc/la_iena[22]                       |Net: \mgmt_io_out[4]                       
  mgmt_core_wrapper/la_iena[22] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_iena_mprj[22] = 1        |  housekeeping/mgmt_gpio_out[4] = 1        
                                           |                                           
Net: soc/la_iena[23]                       |Net: \mprj_io_drive_sel[9]                 
  mgmt_core_wrapper/la_iena[23] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_iena_mprj[23] = 1        |  chip_io/mprj_io_drive_sel[9] = 1         
                                           |                                           
Net: soc/la_iena[24]                       |Net: \mprj_io_drive_sel[8]                 
  mgmt_core_wrapper/la_iena[24] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_iena_mprj[24] = 1        |  chip_io/mprj_io_drive_sel[8] = 1         
                                           |                                           
Net: soc/la_iena[25]                       |Net: \mprj_io_in[4]                        
  mgmt_core_wrapper/la_iena[25] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_iena_mprj[25] = 1        |  chip_io/mprj_io_in[4] = 1                
                                           |                                           
Net: soc/la_iena[26]                       |Net: \mprj_io_ie[4]                        
  mgmt_core_wrapper/la_iena[26] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_iena_mprj[26] = 1        |  chip_io/mprj_io_ie[4] = 1                
                                           |                                           
Net: soc/la_iena[27]                       |Net: \mprj_io_out[4]                       
  mgmt_core_wrapper/la_iena[27] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_iena_mprj[27] = 1        |  chip_io/mprj_io_out[4] = 1               
                                           |                                           
Net: soc/la_iena[28]                       |Net: \mprj_io_oe[4]                        
  mgmt_core_wrapper/la_iena[28] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_iena_mprj[28] = 1        |  chip_io/mprj_io_oe[4] = 1                
                                           |                                           
Net: soc/la_iena[29]                       |Net: \mprj_io_pulldown_sel[4]              
  mgmt_core_wrapper/la_iena[29] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_iena_mprj[29] = 1        |  chip_io/mprj_io_pulldown_sel[4] = 1      
                                           |                                           
Net: soc/la_iena[2]                        |Net: \mprj_io_pullup_sel[4]                
  mgmt_core_wrapper/la_iena[2] = 1         |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_iena_mprj[2] = 1         |  chip_io/mprj_io_pullup_sel[4] = 1        
                                           |                                           
Net: soc/la_iena[30]                       |Net: \mprj_io_schmitt_sel[4]               
  mgmt_core_wrapper/la_iena[30] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_iena_mprj[30] = 1        |  chip_io/mprj_io_schmitt_sel[4] = 1       
                                           |                                           
Net: soc/la_iena[31]                       |Net: \mprj_io_slew_sel[4]                  
  mgmt_core_wrapper/la_iena[31] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_iena_mprj[31] = 1        |  chip_io/mprj_io_slew_sel[4] = 1          
                                           |                                           
Net: soc/la_iena[32]                       |Net: \user_io_in[4]                        
  mgmt_core_wrapper/la_iena[32] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_iena_mprj[32] = 1        |  user_project_wrapper/io_in[4] = 1        
                                           |                                           
Net: soc/la_iena[33]                       |Net: \user_io_oeb[4]                       
  mgmt_core_wrapper/la_iena[33] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_iena_mprj[33] = 1        |  user_project_wrapper/io_oeb[4] = 1       
                                           |                                           
Net: soc/la_iena[34]                       |Net: \user_io_out[4]                       
  mgmt_core_wrapper/la_iena[34] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_iena_mprj[34] = 1        |  user_project_wrapper/io_out[4] = 1       
                                           |                                           
Net: soc/la_iena[35]                       |Net: \mgmt_io_in[5]                        
  mgmt_core_wrapper/la_iena[35] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_iena_mprj[35] = 1        |  housekeeping/mgmt_gpio_in[5] = 1         
                                           |                                           
Net: soc/la_iena[36]                       |Net: \mgmt_io_out[5]                       
  mgmt_core_wrapper/la_iena[36] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_iena_mprj[36] = 1        |  housekeeping/mgmt_gpio_out[5] = 1        
                                           |                                           
Net: soc/la_iena[37]                       |Net: \mprj_io_drive_sel[11]                
  mgmt_core_wrapper/la_iena[37] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_iena_mprj[37] = 1        |  chip_io/mprj_io_drive_sel[11] = 1        
                                           |                                           
Net: soc/la_iena[38]                       |Net: \mprj_io_drive_sel[10]                
  mgmt_core_wrapper/la_iena[38] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_iena_mprj[38] = 1        |  chip_io/mprj_io_drive_sel[10] = 1        
                                           |                                           
Net: soc/la_iena[39]                       |Net: \mprj_io_in[5]                        
  mgmt_core_wrapper/la_iena[39] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_iena_mprj[39] = 1        |  chip_io/mprj_io_in[5] = 1                
                                           |                                           
Net: soc/la_iena[3]                        |Net: \mprj_io_ie[5]                        
  mgmt_core_wrapper/la_iena[3] = 1         |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_iena_mprj[3] = 1         |  chip_io/mprj_io_ie[5] = 1                
                                           |                                           
Net: soc/la_iena[40]                       |Net: \mprj_io_out[5]                       
  mgmt_core_wrapper/la_iena[40] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_iena_mprj[40] = 1        |  chip_io/mprj_io_out[5] = 1               
                                           |                                           
Net: soc/la_iena[41]                       |Net: \mprj_io_oe[5]                        
  mgmt_core_wrapper/la_iena[41] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_iena_mprj[41] = 1        |  chip_io/mprj_io_oe[5] = 1                
                                           |                                           
Net: soc/la_iena[42]                       |Net: \mprj_io_pulldown_sel[5]              
  mgmt_core_wrapper/la_iena[42] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_iena_mprj[42] = 1        |  chip_io/mprj_io_pulldown_sel[5] = 1      
                                           |                                           
Net: soc/la_iena[43]                       |Net: \mprj_io_pullup_sel[5]                
  mgmt_core_wrapper/la_iena[43] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_iena_mprj[43] = 1        |  chip_io/mprj_io_pullup_sel[5] = 1        
                                           |                                           
Net: soc/la_iena[44]                       |Net: \mprj_io_schmitt_sel[5]               
  mgmt_core_wrapper/la_iena[44] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_iena_mprj[44] = 1        |  chip_io/mprj_io_schmitt_sel[5] = 1       
                                           |                                           
Net: soc/la_iena[45]                       |Net: \mprj_io_slew_sel[5]                  
  mgmt_core_wrapper/la_iena[45] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_iena_mprj[45] = 1        |  chip_io/mprj_io_slew_sel[5] = 1          
                                           |                                           
Net: soc/la_iena[46]                       |Net: \user_io_in[5]                        
  mgmt_core_wrapper/la_iena[46] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_iena_mprj[46] = 1        |  user_project_wrapper/io_in[5] = 1        
                                           |                                           
Net: soc/la_iena[47]                       |Net: \user_io_oeb[5]                       
  mgmt_core_wrapper/la_iena[47] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_iena_mprj[47] = 1        |  user_project_wrapper/io_oeb[5] = 1       
                                           |                                           
Net: soc/la_iena[48]                       |Net: \user_io_out[5]                       
  mgmt_core_wrapper/la_iena[48] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_iena_mprj[48] = 1        |  user_project_wrapper/io_out[5] = 1       
                                           |                                           
Net: soc/la_iena[49]                       |Net: \mgmt_io_in[6]                        
  mgmt_core_wrapper/la_iena[49] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_iena_mprj[49] = 1        |  housekeeping/mgmt_gpio_in[6] = 1         
                                           |                                           
Net: soc/la_iena[4]                        |Net: \mgmt_io_out[6]                       
  mgmt_core_wrapper/la_iena[4] = 1         |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_iena_mprj[4] = 1         |  housekeeping/mgmt_gpio_out[6] = 1        
                                           |                                           
Net: soc/la_iena[50]                       |Net: \mprj_io_drive_sel[13]                
  mgmt_core_wrapper/la_iena[50] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_iena_mprj[50] = 1        |  chip_io/mprj_io_drive_sel[13] = 1        
                                           |                                           
Net: soc/la_iena[51]                       |Net: \mprj_io_drive_sel[12]                
  mgmt_core_wrapper/la_iena[51] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_iena_mprj[51] = 1        |  chip_io/mprj_io_drive_sel[12] = 1        
                                           |                                           
Net: soc/la_iena[52]                       |Net: \mprj_io_in[6]                        
  mgmt_core_wrapper/la_iena[52] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_iena_mprj[52] = 1        |  chip_io/mprj_io_in[6] = 1                
                                           |                                           
Net: soc/la_iena[53]                       |Net: \mprj_io_ie[6]                        
  mgmt_core_wrapper/la_iena[53] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_iena_mprj[53] = 1        |  chip_io/mprj_io_ie[6] = 1                
                                           |                                           
Net: soc/la_iena[54]                       |Net: \mprj_io_out[6]                       
  mgmt_core_wrapper/la_iena[54] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_iena_mprj[54] = 1        |  chip_io/mprj_io_out[6] = 1               
                                           |                                           
Net: soc/la_iena[55]                       |Net: \mprj_io_oe[6]                        
  mgmt_core_wrapper/la_iena[55] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_iena_mprj[55] = 1        |  chip_io/mprj_io_oe[6] = 1                
                                           |                                           
Net: soc/la_iena[56]                       |Net: \mprj_io_pulldown_sel[6]              
  mgmt_core_wrapper/la_iena[56] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_iena_mprj[56] = 1        |  chip_io/mprj_io_pulldown_sel[6] = 1      
                                           |                                           
Net: soc/la_iena[57]                       |Net: \mprj_io_pullup_sel[6]                
  mgmt_core_wrapper/la_iena[57] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_iena_mprj[57] = 1        |  chip_io/mprj_io_pullup_sel[6] = 1        
                                           |                                           
Net: soc/la_iena[58]                       |Net: \mprj_io_schmitt_sel[6]               
  mgmt_core_wrapper/la_iena[58] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_iena_mprj[58] = 1        |  chip_io/mprj_io_schmitt_sel[6] = 1       
                                           |                                           
Net: soc/la_iena[59]                       |Net: \mprj_io_slew_sel[6]                  
  mgmt_core_wrapper/la_iena[59] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_iena_mprj[59] = 1        |  chip_io/mprj_io_slew_sel[6] = 1          
                                           |                                           
Net: soc/la_iena[5]                        |Net: \user_io_in[6]                        
  mgmt_core_wrapper/la_iena[5] = 1         |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_iena_mprj[5] = 1         |  user_project_wrapper/io_in[6] = 1        
                                           |                                           
Net: soc/la_iena[60]                       |Net: \user_io_oeb[6]                       
  mgmt_core_wrapper/la_iena[60] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_iena_mprj[60] = 1        |  user_project_wrapper/io_oeb[6] = 1       
                                           |                                           
Net: soc/la_iena[61]                       |Net: \user_io_out[6]                       
  mgmt_core_wrapper/la_iena[61] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_iena_mprj[61] = 1        |  user_project_wrapper/io_out[6] = 1       
                                           |                                           
Net: soc/la_iena[62]                       |Net: \mgmt_io_in[7]                        
  mgmt_core_wrapper/la_iena[62] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_iena_mprj[62] = 1        |  housekeeping/mgmt_gpio_in[7] = 1         
                                           |                                           
Net: soc/la_iena[63]                       |Net: \mgmt_io_out[7]                       
  mgmt_core_wrapper/la_iena[63] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_iena_mprj[63] = 1        |  housekeeping/mgmt_gpio_out[7] = 1        
                                           |                                           
Net: soc/la_iena[6]                        |Net: \mprj_io_drive_sel[15]                
  mgmt_core_wrapper/la_iena[6] = 1         |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_iena_mprj[6] = 1         |  chip_io/mprj_io_drive_sel[15] = 1        
                                           |                                           
Net: soc/la_iena[7]                        |Net: \mprj_io_drive_sel[14]                
  mgmt_core_wrapper/la_iena[7] = 1         |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_iena_mprj[7] = 1         |  chip_io/mprj_io_drive_sel[14] = 1        
                                           |                                           
Net: soc/la_iena[8]                        |Net: \mprj_io_in[7]                        
  mgmt_core_wrapper/la_iena[8] = 1         |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_iena_mprj[8] = 1         |  chip_io/mprj_io_in[7] = 1                
                                           |                                           
Net: soc/la_iena[9]                        |Net: \mprj_io_ie[7]                        
  mgmt_core_wrapper/la_iena[9] = 1         |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_iena_mprj[9] = 1         |  chip_io/mprj_io_ie[7] = 1                
                                           |                                           
Net: soc/la_input[0]                       |Net: \mprj_io_out[7]                       
  mgmt_core_wrapper/la_input[0] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_in_mprj[0] = 1      |  chip_io/mprj_io_out[7] = 1               
                                           |                                           
Net: soc/la_input[10]                      |Net: \mprj_io_oe[7]                        
  mgmt_core_wrapper/la_input[10] = 1       |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_in_mprj[10] = 1     |  chip_io/mprj_io_oe[7] = 1                
                                           |                                           
Net: soc/la_input[11]                      |Net: \mprj_io_pulldown_sel[7]              
  mgmt_core_wrapper/la_input[11] = 1       |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_in_mprj[11] = 1     |  chip_io/mprj_io_pulldown_sel[7] = 1      
                                           |                                           
Net: soc/la_input[12]                      |Net: \mprj_io_pullup_sel[7]                
  mgmt_core_wrapper/la_input[12] = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_in_mprj[12] = 1     |  chip_io/mprj_io_pullup_sel[7] = 1        
                                           |                                           
Net: soc/la_input[13]                      |Net: \mprj_io_schmitt_sel[7]               
  mgmt_core_wrapper/la_input[13] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_in_mprj[13] = 1     |  chip_io/mprj_io_schmitt_sel[7] = 1       
                                           |                                           
Net: soc/la_input[14]                      |Net: \mprj_io_slew_sel[7]                  
  mgmt_core_wrapper/la_input[14] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_in_mprj[14] = 1     |  chip_io/mprj_io_slew_sel[7] = 1          
                                           |                                           
Net: soc/la_input[15]                      |Net: \user_io_in[7]                        
  mgmt_core_wrapper/la_input[15] = 1       |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[15] = 1     |  user_project_wrapper/io_in[7] = 1        
                                           |                                           
Net: soc/la_input[16]                      |Net: \user_io_oeb[7]                       
  mgmt_core_wrapper/la_input[16] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_in_mprj[16] = 1     |  user_project_wrapper/io_oeb[7] = 1       
                                           |                                           
Net: soc/la_input[17]                      |Net: \user_io_out[7]                       
  mgmt_core_wrapper/la_input[17] = 1       |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[17] = 1     |  user_project_wrapper/io_out[7] = 1       
                                           |                                           
Net: soc/la_input[18]                      |Net: \mgmt_io_in[19]                       
  mgmt_core_wrapper/la_input[18] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[18] = 1     |  housekeeping/mgmt_gpio_in[19] = 1        
                                           |                                           
Net: soc/la_input[19]                      |Net: \mgmt_io_out[19]                      
  mgmt_core_wrapper/la_input[19] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[19] = 1     |  housekeeping/mgmt_gpio_out[19] = 1       
                                           |                                           
Net: soc/la_input[1]                       |Net: \mprj_io_drive_sel[39]                
  mgmt_core_wrapper/la_input[1] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_in_mprj[1] = 1      |  chip_io/mprj_io_drive_sel[39] = 1        
                                           |                                           
Net: soc/la_input[20]                      |Net: \mprj_io_drive_sel[38]                
  mgmt_core_wrapper/la_input[20] = 1       |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_in_mprj[20] = 1     |  chip_io/mprj_io_drive_sel[38] = 1        
                                           |                                           
Net: soc/la_input[21]                      |Net: \mprj_io_in[19]                       
  mgmt_core_wrapper/la_input[21] = 1       |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_in_mprj[21] = 1     |  chip_io/mprj_io_in[19] = 1               
                                           |                                           
Net: soc/la_input[22]                      |Net: \mprj_io_ie[19]                       
  mgmt_core_wrapper/la_input[22] = 1       |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_in_mprj[22] = 1     |  chip_io/mprj_io_ie[19] = 1               
                                           |                                           
Net: soc/la_input[23]                      |Net: \mprj_io_out[19]                      
  mgmt_core_wrapper/la_input[23] = 1       |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_in_mprj[23] = 1     |  chip_io/mprj_io_out[19] = 1              
                                           |                                           
Net: soc/la_input[24]                      |Net: \mprj_io_oe[19]                       
  mgmt_core_wrapper/la_input[24] = 1       |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_in_mprj[24] = 1     |  chip_io/mprj_io_oe[19] = 1               
                                           |                                           
Net: soc/la_input[25]                      |Net: \mprj_io_pulldown_sel[19]             
  mgmt_core_wrapper/la_input[25] = 1       |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_in_mprj[25] = 1     |  chip_io/mprj_io_pulldown_sel[19] = 1     
                                           |                                           
Net: soc/la_input[26]                      |Net: \mprj_io_pullup_sel[19]               
  mgmt_core_wrapper/la_input[26] = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_in_mprj[26] = 1     |  chip_io/mprj_io_pullup_sel[19] = 1       
                                           |                                           
Net: soc/la_input[27]                      |Net: \mprj_io_schmitt_sel[19]              
  mgmt_core_wrapper/la_input[27] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_in_mprj[27] = 1     |  chip_io/mprj_io_schmitt_sel[19] = 1      
                                           |                                           
Net: soc/la_input[28]                      |Net: \mprj_io_slew_sel[19]                 
  mgmt_core_wrapper/la_input[28] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_in_mprj[28] = 1     |  chip_io/mprj_io_slew_sel[19] = 1         
                                           |                                           
Net: soc/la_input[29]                      |Net: \user_io_in[19]                       
  mgmt_core_wrapper/la_input[29] = 1       |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[29] = 1     |  user_project_wrapper/io_in[19] = 1       
                                           |                                           
Net: soc/la_input[2]                       |Net: \user_io_oeb[19]                      
  mgmt_core_wrapper/la_input[2] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_in_mprj[2] = 1      |  user_project_wrapper/io_oeb[19] = 1      
                                           |                                           
Net: soc/la_input[30]                      |Net: \user_io_out[19]                      
  mgmt_core_wrapper/la_input[30] = 1       |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[30] = 1     |  user_project_wrapper/io_out[19] = 1      
                                           |                                           
Net: soc/la_input[31]                      |Net: \mgmt_io_in[29]                       
  mgmt_core_wrapper/la_input[31] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[31] = 1     |  housekeeping/mgmt_gpio_in[29] = 1        
                                           |                                           
Net: soc/la_input[32]                      |Net: \mgmt_io_out[29]                      
  mgmt_core_wrapper/la_input[32] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[32] = 1     |  housekeeping/mgmt_gpio_out[29] = 1       
                                           |                                           
Net: soc/la_input[33]                      |Net: \mprj_io_drive_sel[59]                
  mgmt_core_wrapper/la_input[33] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_in_mprj[33] = 1     |  chip_io/mprj_io_drive_sel[59] = 1        
                                           |                                           
Net: soc/la_input[34]                      |Net: \mprj_io_drive_sel[58]                
  mgmt_core_wrapper/la_input[34] = 1       |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_in_mprj[34] = 1     |  chip_io/mprj_io_drive_sel[58] = 1        
                                           |                                           
Net: soc/la_input[35]                      |Net: \mprj_io_in[29]                       
  mgmt_core_wrapper/la_input[35] = 1       |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_in_mprj[35] = 1     |  chip_io/mprj_io_in[29] = 1               
                                           |                                           
Net: soc/la_input[36]                      |Net: \mprj_io_ie[29]                       
  mgmt_core_wrapper/la_input[36] = 1       |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_in_mprj[36] = 1     |  chip_io/mprj_io_ie[29] = 1               
                                           |                                           
Net: soc/la_input[37]                      |Net: \mprj_io_out[29]                      
  mgmt_core_wrapper/la_input[37] = 1       |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_in_mprj[37] = 1     |  chip_io/mprj_io_out[29] = 1              
                                           |                                           
Net: soc/la_input[38]                      |Net: \mprj_io_oe[29]                       
  mgmt_core_wrapper/la_input[38] = 1       |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_in_mprj[38] = 1     |  chip_io/mprj_io_oe[29] = 1               
                                           |                                           
Net: soc/la_input[39]                      |Net: \mprj_io_pulldown_sel[29]             
  mgmt_core_wrapper/la_input[39] = 1       |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_in_mprj[39] = 1     |  chip_io/mprj_io_pulldown_sel[29] = 1     
                                           |                                           
Net: soc/la_input[3]                       |Net: \mprj_io_pullup_sel[29]               
  mgmt_core_wrapper/la_input[3] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_in_mprj[3] = 1      |  chip_io/mprj_io_pullup_sel[29] = 1       
                                           |                                           
Net: soc/la_input[40]                      |Net: \mprj_io_schmitt_sel[29]              
  mgmt_core_wrapper/la_input[40] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_in_mprj[40] = 1     |  chip_io/mprj_io_schmitt_sel[29] = 1      
                                           |                                           
Net: soc/la_input[41]                      |Net: \mprj_io_slew_sel[29]                 
  mgmt_core_wrapper/la_input[41] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_in_mprj[41] = 1     |  chip_io/mprj_io_slew_sel[29] = 1         
                                           |                                           
Net: soc/la_input[42]                      |Net: \user_io_in[29]                       
  mgmt_core_wrapper/la_input[42] = 1       |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[42] = 1     |  user_project_wrapper/io_in[29] = 1       
                                           |                                           
Net: soc/la_input[43]                      |Net: \user_io_oeb[29]                      
  mgmt_core_wrapper/la_input[43] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_in_mprj[43] = 1     |  user_project_wrapper/io_oeb[29] = 1      
                                           |                                           
Net: soc/la_input[44]                      |Net: \user_io_out[29]                      
  mgmt_core_wrapper/la_input[44] = 1       |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[44] = 1     |  user_project_wrapper/io_out[29] = 1      
                                           |                                           
Net: soc/la_input[45]                      |Net: \mgmt_io_in[30]                       
  mgmt_core_wrapper/la_input[45] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[45] = 1     |  housekeeping/mgmt_gpio_in[30] = 1        
                                           |                                           
Net: soc/la_input[46]                      |Net: \mgmt_io_out[30]                      
  mgmt_core_wrapper/la_input[46] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[46] = 1     |  housekeeping/mgmt_gpio_out[30] = 1       
                                           |                                           
Net: soc/la_input[47]                      |Net: \mprj_io_drive_sel[61]                
  mgmt_core_wrapper/la_input[47] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_in_mprj[47] = 1     |  chip_io/mprj_io_drive_sel[61] = 1        
                                           |                                           
Net: soc/la_input[48]                      |Net: \mprj_io_drive_sel[60]                
  mgmt_core_wrapper/la_input[48] = 1       |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_in_mprj[48] = 1     |  chip_io/mprj_io_drive_sel[60] = 1        
                                           |                                           
Net: soc/la_input[49]                      |Net: \mprj_io_in[30]                       
  mgmt_core_wrapper/la_input[49] = 1       |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_in_mprj[49] = 1     |  chip_io/mprj_io_in[30] = 1               
                                           |                                           
Net: soc/la_input[4]                       |Net: \mprj_io_ie[30]                       
  mgmt_core_wrapper/la_input[4] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_in_mprj[4] = 1      |  chip_io/mprj_io_ie[30] = 1               
                                           |                                           
Net: soc/la_input[50]                      |Net: \mprj_io_out[30]                      
  mgmt_core_wrapper/la_input[50] = 1       |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_in_mprj[50] = 1     |  chip_io/mprj_io_out[30] = 1              
                                           |                                           
Net: soc/la_input[51]                      |Net: \mprj_io_oe[30]                       
  mgmt_core_wrapper/la_input[51] = 1       |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_in_mprj[51] = 1     |  chip_io/mprj_io_oe[30] = 1               
                                           |                                           
Net: soc/la_input[52]                      |Net: \mprj_io_pulldown_sel[30]             
  mgmt_core_wrapper/la_input[52] = 1       |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_in_mprj[52] = 1     |  chip_io/mprj_io_pulldown_sel[30] = 1     
                                           |                                           
Net: soc/la_input[53]                      |Net: \mprj_io_pullup_sel[30]               
  mgmt_core_wrapper/la_input[53] = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_in_mprj[53] = 1     |  chip_io/mprj_io_pullup_sel[30] = 1       
                                           |                                           
Net: soc/la_input[54]                      |Net: \mprj_io_schmitt_sel[30]              
  mgmt_core_wrapper/la_input[54] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_in_mprj[54] = 1     |  chip_io/mprj_io_schmitt_sel[30] = 1      
                                           |                                           
Net: soc/la_input[55]                      |Net: \mprj_io_slew_sel[30]                 
  mgmt_core_wrapper/la_input[55] = 1       |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_in_mprj[55] = 1     |  chip_io/mprj_io_slew_sel[30] = 1         
                                           |                                           
Net: soc/la_input[56]                      |Net: \user_io_in[30]                       
  mgmt_core_wrapper/la_input[56] = 1       |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[56] = 1     |  user_project_wrapper/io_in[30] = 1       
                                           |                                           
Net: soc/la_input[57]                      |Net: \user_io_oeb[30]                      
  mgmt_core_wrapper/la_input[57] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_in_mprj[57] = 1     |  user_project_wrapper/io_oeb[30] = 1      
                                           |                                           
Net: soc/la_input[58]                      |Net: \user_io_out[30]                      
  mgmt_core_wrapper/la_input[58] = 1       |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[58] = 1     |  user_project_wrapper/io_out[30] = 1      
                                           |                                           
Net: soc/la_input[59]                      |Net: \mgmt_io_in[31]                       
  mgmt_core_wrapper/la_input[59] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_in_mprj[59] = 1     |  housekeeping/mgmt_gpio_in[31] = 1        
                                           |                                           
Net: soc/la_input[5]                       |Net: \mgmt_io_out[31]                      
  mgmt_core_wrapper/la_input[5] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_in_mprj[5] = 1      |  housekeeping/mgmt_gpio_out[31] = 1       
                                           |                                           
Net: soc/la_input[60]                      |Net: \mprj_io_drive_sel[63]                
  mgmt_core_wrapper/la_input[60] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_in_mprj[60] = 1     |  chip_io/mprj_io_drive_sel[63] = 1        
                                           |                                           
Net: soc/la_input[61]                      |Net: \mprj_io_drive_sel[62]                
  mgmt_core_wrapper/la_input[61] = 1       |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_in_mprj[61] = 1     |  chip_io/mprj_io_drive_sel[62] = 1        
                                           |                                           
Net: soc/la_input[62]                      |Net: \mprj_io_in[31]                       
  mgmt_core_wrapper/la_input[62] = 1       |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_in_mprj[62] = 1     |  chip_io/mprj_io_in[31] = 1               
                                           |                                           
Net: soc/la_input[63]                      |Net: \mprj_io_ie[31]                       
  mgmt_core_wrapper/la_input[63] = 1       |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_in_mprj[63] = 1     |  chip_io/mprj_io_ie[31] = 1               
                                           |                                           
Net: soc/la_input[6]                       |Net: \mprj_io_out[31]                      
  mgmt_core_wrapper/la_input[6] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_in_mprj[6] = 1      |  chip_io/mprj_io_out[31] = 1              
                                           |                                           
Net: soc/la_input[7]                       |Net: \mprj_io_oe[31]                       
  mgmt_core_wrapper/la_input[7] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_in_mprj[7] = 1      |  chip_io/mprj_io_oe[31] = 1               
                                           |                                           
Net: soc/la_input[8]                       |Net: \mprj_io_pulldown_sel[31]             
  mgmt_core_wrapper/la_input[8] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_in_mprj[8] = 1      |  chip_io/mprj_io_pulldown_sel[31] = 1     
                                           |                                           
Net: soc/la_input[9]                       |Net: \mprj_io_pullup_sel[31]               
  mgmt_core_wrapper/la_input[9] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_in_mprj[9] = 1      |  chip_io/mprj_io_pullup_sel[31] = 1       
                                           |                                           
Net: soc/la_oenb[0]                        |Net: \mprj_io_schmitt_sel[31]              
  mgmt_core_wrapper/la_oenb[0] = 1         |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_oenb_mprj[0] = 1         |  chip_io/mprj_io_schmitt_sel[31] = 1      
                                           |                                           
Net: soc/la_oenb[10]                       |Net: \mprj_io_slew_sel[31]                 
  mgmt_core_wrapper/la_oenb[10] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_oenb_mprj[10] = 1        |  chip_io/mprj_io_slew_sel[31] = 1         
                                           |                                           
Net: soc/la_oenb[11]                       |Net: \user_io_in[31]                       
  mgmt_core_wrapper/la_oenb[11] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[11] = 1        |  user_project_wrapper/io_in[31] = 1       
                                           |                                           
Net: soc/la_oenb[12]                       |Net: \user_io_oeb[31]                      
  mgmt_core_wrapper/la_oenb[12] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_oenb_mprj[12] = 1        |  user_project_wrapper/io_oeb[31] = 1      
                                           |                                           
Net: soc/la_oenb[13]                       |Net: \user_io_out[31]                      
  mgmt_core_wrapper/la_oenb[13] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[13] = 1        |  user_project_wrapper/io_out[31] = 1      
                                           |                                           
Net: soc/la_oenb[14]                       |Net: \mgmt_io_in[32]                       
  mgmt_core_wrapper/la_oenb[14] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[14] = 1        |  housekeeping/mgmt_gpio_in[32] = 1        
                                           |                                           
Net: soc/la_oenb[15]                       |Net: \mgmt_io_out[32]                      
  mgmt_core_wrapper/la_oenb[15] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[15] = 1        |  housekeeping/mgmt_gpio_out[32] = 1       
                                           |                                           
Net: soc/la_oenb[16]                       |Net: \mprj_io_drive_sel[65]                
  mgmt_core_wrapper/la_oenb[16] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_oenb_mprj[16] = 1        |  chip_io/mprj_io_drive_sel[65] = 1        
                                           |                                           
Net: soc/la_oenb[17]                       |Net: \mprj_io_drive_sel[64]                
  mgmt_core_wrapper/la_oenb[17] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_oenb_mprj[17] = 1        |  chip_io/mprj_io_drive_sel[64] = 1        
                                           |                                           
Net: soc/la_oenb[18]                       |Net: \mprj_io_in[32]                       
  mgmt_core_wrapper/la_oenb[18] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_oenb_mprj[18] = 1        |  chip_io/mprj_io_in[32] = 1               
                                           |                                           
Net: soc/la_oenb[19]                       |Net: \mprj_io_ie[32]                       
  mgmt_core_wrapper/la_oenb[19] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_oenb_mprj[19] = 1        |  chip_io/mprj_io_ie[32] = 1               
                                           |                                           
Net: soc/la_oenb[1]                        |Net: \mprj_io_out[32]                      
  mgmt_core_wrapper/la_oenb[1] = 1         |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_oenb_mprj[1] = 1         |  chip_io/mprj_io_out[32] = 1              
                                           |                                           
Net: soc/la_oenb[20]                       |Net: \mprj_io_oe[32]                       
  mgmt_core_wrapper/la_oenb[20] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_oenb_mprj[20] = 1        |  chip_io/mprj_io_oe[32] = 1               
                                           |                                           
Net: soc/la_oenb[21]                       |Net: \mprj_io_pulldown_sel[32]             
  mgmt_core_wrapper/la_oenb[21] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_oenb_mprj[21] = 1        |  chip_io/mprj_io_pulldown_sel[32] = 1     
                                           |                                           
Net: soc/la_oenb[22]                       |Net: \mprj_io_pullup_sel[32]               
  mgmt_core_wrapper/la_oenb[22] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_oenb_mprj[22] = 1        |  chip_io/mprj_io_pullup_sel[32] = 1       
                                           |                                           
Net: soc/la_oenb[23]                       |Net: \mprj_io_schmitt_sel[32]              
  mgmt_core_wrapper/la_oenb[23] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_oenb_mprj[23] = 1        |  chip_io/mprj_io_schmitt_sel[32] = 1      
                                           |                                           
Net: soc/la_oenb[24]                       |Net: \mprj_io_slew_sel[32]                 
  mgmt_core_wrapper/la_oenb[24] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_oenb_mprj[24] = 1        |  chip_io/mprj_io_slew_sel[32] = 1         
                                           |                                           
Net: soc/la_oenb[25]                       |Net: \user_io_in[32]                       
  mgmt_core_wrapper/la_oenb[25] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[25] = 1        |  user_project_wrapper/io_in[32] = 1       
                                           |                                           
Net: soc/la_oenb[26]                       |Net: \user_io_oeb[32]                      
  mgmt_core_wrapper/la_oenb[26] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_oenb_mprj[26] = 1        |  user_project_wrapper/io_oeb[32] = 1      
                                           |                                           
Net: soc/la_oenb[27]                       |Net: \user_io_out[32]                      
  mgmt_core_wrapper/la_oenb[27] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[27] = 1        |  user_project_wrapper/io_out[32] = 1      
                                           |                                           
Net: soc/la_oenb[28]                       |Net: \mgmt_io_in[33]                       
  mgmt_core_wrapper/la_oenb[28] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[28] = 1        |  housekeeping/mgmt_gpio_in[33] = 1        
                                           |                                           
Net: soc/la_oenb[29]                       |Net: \mgmt_io_out[33]                      
  mgmt_core_wrapper/la_oenb[29] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[29] = 1        |  housekeeping/mgmt_gpio_out[33] = 1       
                                           |                                           
Net: soc/la_oenb[2]                        |Net: \mprj_io_drive_sel[67]                
  mgmt_core_wrapper/la_oenb[2] = 1         |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_oenb_mprj[2] = 1         |  chip_io/mprj_io_drive_sel[67] = 1        
                                           |                                           
Net: soc/la_oenb[30]                       |Net: \mprj_io_drive_sel[66]                
  mgmt_core_wrapper/la_oenb[30] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_oenb_mprj[30] = 1        |  chip_io/mprj_io_drive_sel[66] = 1        
                                           |                                           
Net: soc/la_oenb[31]                       |Net: \mprj_io_in[33]                       
  mgmt_core_wrapper/la_oenb[31] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_oenb_mprj[31] = 1        |  chip_io/mprj_io_in[33] = 1               
                                           |                                           
Net: soc/la_oenb[32]                       |Net: \mprj_io_ie[33]                       
  mgmt_core_wrapper/la_oenb[32] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_oenb_mprj[32] = 1        |  chip_io/mprj_io_ie[33] = 1               
                                           |                                           
Net: soc/la_oenb[33]                       |Net: \mprj_io_out[33]                      
  mgmt_core_wrapper/la_oenb[33] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_oenb_mprj[33] = 1        |  chip_io/mprj_io_out[33] = 1              
                                           |                                           
Net: soc/la_oenb[34]                       |Net: \mprj_io_oe[33]                       
  mgmt_core_wrapper/la_oenb[34] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_oenb_mprj[34] = 1        |  chip_io/mprj_io_oe[33] = 1               
                                           |                                           
Net: soc/la_oenb[35]                       |Net: \mprj_io_pulldown_sel[33]             
  mgmt_core_wrapper/la_oenb[35] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_oenb_mprj[35] = 1        |  chip_io/mprj_io_pulldown_sel[33] = 1     
                                           |                                           
Net: soc/la_oenb[36]                       |Net: \mprj_io_pullup_sel[33]               
  mgmt_core_wrapper/la_oenb[36] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_oenb_mprj[36] = 1        |  chip_io/mprj_io_pullup_sel[33] = 1       
                                           |                                           
Net: soc/la_oenb[37]                       |Net: \mprj_io_schmitt_sel[33]              
  mgmt_core_wrapper/la_oenb[37] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_oenb_mprj[37] = 1        |  chip_io/mprj_io_schmitt_sel[33] = 1      
                                           |                                           
Net: soc/la_oenb[38]                       |Net: \mprj_io_slew_sel[33]                 
  mgmt_core_wrapper/la_oenb[38] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_oenb_mprj[38] = 1        |  chip_io/mprj_io_slew_sel[33] = 1         
                                           |                                           
Net: soc/la_oenb[39]                       |Net: \user_io_in[33]                       
  mgmt_core_wrapper/la_oenb[39] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[39] = 1        |  user_project_wrapper/io_in[33] = 1       
                                           |                                           
Net: soc/la_oenb[3]                        |Net: \user_io_oeb[33]                      
  mgmt_core_wrapper/la_oenb[3] = 1         |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_oenb_mprj[3] = 1         |  user_project_wrapper/io_oeb[33] = 1      
                                           |                                           
Net: soc/la_oenb[40]                       |Net: \user_io_out[33]                      
  mgmt_core_wrapper/la_oenb[40] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[40] = 1        |  user_project_wrapper/io_out[33] = 1      
                                           |                                           
Net: soc/la_oenb[41]                       |Net: \mgmt_io_in[34]                       
  mgmt_core_wrapper/la_oenb[41] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[41] = 1        |  housekeeping/mgmt_gpio_in[34] = 1        
                                           |                                           
Net: soc/la_oenb[42]                       |Net: \mgmt_io_out[34]                      
  mgmt_core_wrapper/la_oenb[42] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[42] = 1        |  housekeeping/mgmt_gpio_out[34] = 1       
                                           |                                           
Net: soc/la_oenb[43]                       |Net: \mprj_io_drive_sel[69]                
  mgmt_core_wrapper/la_oenb[43] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_oenb_mprj[43] = 1        |  chip_io/mprj_io_drive_sel[69] = 1        
                                           |                                           
Net: soc/la_oenb[44]                       |Net: \mprj_io_drive_sel[68]                
  mgmt_core_wrapper/la_oenb[44] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_oenb_mprj[44] = 1        |  chip_io/mprj_io_drive_sel[68] = 1        
                                           |                                           
Net: soc/la_oenb[45]                       |Net: \mprj_io_in[34]                       
  mgmt_core_wrapper/la_oenb[45] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_oenb_mprj[45] = 1        |  chip_io/mprj_io_in[34] = 1               
                                           |                                           
Net: soc/la_oenb[46]                       |Net: \mprj_io_ie[34]                       
  mgmt_core_wrapper/la_oenb[46] = 1        |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_oenb_mprj[46] = 1        |  chip_io/mprj_io_ie[34] = 1               
                                           |                                           
Net: soc/la_oenb[47]                       |Net: \mprj_io_out[34]                      
  mgmt_core_wrapper/la_oenb[47] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_oenb_mprj[47] = 1        |  chip_io/mprj_io_out[34] = 1              
                                           |                                           
Net: soc/la_oenb[48]                       |Net: \mprj_io_oe[34]                       
  mgmt_core_wrapper/la_oenb[48] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_oenb_mprj[48] = 1        |  chip_io/mprj_io_oe[34] = 1               
                                           |                                           
Net: soc/la_oenb[49]                       |Net: \mprj_io_pulldown_sel[34]             
  mgmt_core_wrapper/la_oenb[49] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_oenb_mprj[49] = 1        |  chip_io/mprj_io_pulldown_sel[34] = 1     
                                           |                                           
Net: soc/la_oenb[4]                        |Net: \mprj_io_pullup_sel[34]               
  mgmt_core_wrapper/la_oenb[4] = 1         |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_oenb_mprj[4] = 1         |  chip_io/mprj_io_pullup_sel[34] = 1       
                                           |                                           
Net: soc/la_oenb[50]                       |Net: \mprj_io_schmitt_sel[34]              
  mgmt_core_wrapper/la_oenb[50] = 1        |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_oenb_mprj[50] = 1        |  chip_io/mprj_io_schmitt_sel[34] = 1      
                                           |                                           
Net: soc/la_oenb[51]                       |Net: \mprj_io_slew_sel[34]                 
  mgmt_core_wrapper/la_oenb[51] = 1        |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_oenb_mprj[51] = 1        |  chip_io/mprj_io_slew_sel[34] = 1         
                                           |                                           
Net: soc/la_oenb[52]                       |Net: \user_io_in[34]                       
  mgmt_core_wrapper/la_oenb[52] = 1        |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[52] = 1        |  user_project_wrapper/io_in[34] = 1       
                                           |                                           
Net: soc/la_oenb[53]                       |Net: \user_io_oeb[34]                      
  mgmt_core_wrapper/la_oenb[53] = 1        |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_oenb_mprj[53] = 1        |  user_project_wrapper/io_oeb[34] = 1      
                                           |                                           
Net: soc/la_oenb[54]                       |Net: \user_io_out[34]                      
  mgmt_core_wrapper/la_oenb[54] = 1        |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[54] = 1        |  user_project_wrapper/io_out[34] = 1      
                                           |                                           
Net: soc/la_oenb[55]                       |Net: \mgmt_io_in[20]                       
  mgmt_core_wrapper/la_oenb[55] = 1        |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[55] = 1        |  housekeeping/mgmt_gpio_in[20] = 1        
                                           |                                           
Net: soc/la_oenb[56]                       |Net: \mgmt_io_out[20]                      
  mgmt_core_wrapper/la_oenb[56] = 1        |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_oenb_mprj[56] = 1        |  housekeeping/mgmt_gpio_out[20] = 1       
                                           |                                           
Net: soc/la_oenb[57]                       |Net: \mprj_io_drive_sel[41]                
  mgmt_core_wrapper/la_oenb[57] = 1        |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_oenb_mprj[57] = 1        |  chip_io/mprj_io_drive_sel[41] = 1        
                                           |                                           
Net: soc/la_oenb[58]                       |Net: \mprj_io_drive_sel[40]                
  mgmt_core_wrapper/la_oenb[58] = 1        |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_oenb_mprj[58] = 1        |  chip_io/mprj_io_drive_sel[40] = 1        
                                           |                                           
Net: soc/la_oenb[59]                       |Net: \mprj_io_in[20]                       
  mgmt_core_wrapper/la_oenb[59] = 1        |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_oenb_mprj[59] = 1        |  chip_io/mprj_io_in[20] = 1               
                                           |                                           
Net: soc/la_oenb[5]                        |Net: \mprj_io_ie[20]                       
  mgmt_core_wrapper/la_oenb[5] = 1         |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_oenb_mprj[5] = 1         |  chip_io/mprj_io_ie[20] = 1               
                                           |                                           
Net: soc/la_oenb[60]                       |Net: \mprj_io_out[20]                      
  mgmt_core_wrapper/la_oenb[60] = 1        |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_oenb_mprj[60] = 1        |  chip_io/mprj_io_out[20] = 1              
                                           |                                           
Net: soc/la_oenb[61]                       |Net: \mprj_io_oe[20]                       
  mgmt_core_wrapper/la_oenb[61] = 1        |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_oenb_mprj[61] = 1        |  chip_io/mprj_io_oe[20] = 1               
                                           |                                           
Net: soc/la_oenb[62]                       |Net: \mprj_io_pulldown_sel[20]             
  mgmt_core_wrapper/la_oenb[62] = 1        |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_oenb_mprj[62] = 1        |  chip_io/mprj_io_pulldown_sel[20] = 1     
                                           |                                           
Net: soc/la_oenb[63]                       |Net: \mprj_io_pullup_sel[20]               
  mgmt_core_wrapper/la_oenb[63] = 1        |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_oenb_mprj[63] = 1        |  chip_io/mprj_io_pullup_sel[20] = 1       
                                           |                                           
Net: soc/la_oenb[6]                        |Net: \mprj_io_schmitt_sel[20]              
  mgmt_core_wrapper/la_oenb[6] = 1         |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_oenb_mprj[6] = 1         |  chip_io/mprj_io_schmitt_sel[20] = 1      
                                           |                                           
Net: soc/la_oenb[7]                        |Net: \mprj_io_slew_sel[20]                 
  mgmt_core_wrapper/la_oenb[7] = 1         |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_oenb_mprj[7] = 1         |  chip_io/mprj_io_slew_sel[20] = 1         
                                           |                                           
Net: soc/la_oenb[8]                        |Net: \user_io_in[20]                       
  mgmt_core_wrapper/la_oenb[8] = 1         |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_oenb_mprj[8] = 1         |  user_project_wrapper/io_in[20] = 1       
                                           |                                           
Net: soc/la_oenb[9]                        |Net: \user_io_oeb[20]                      
  mgmt_core_wrapper/la_oenb[9] = 1         |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_oenb_mprj[9] = 1         |  user_project_wrapper/io_oeb[20] = 1      
                                           |                                           
Net: soc/la_output[0]                      |Net: \user_io_out[20]                      
  mgmt_core_wrapper/la_output[0] = 1       |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[0] = 1     |  user_project_wrapper/io_out[20] = 1      
                                           |                                           
Net: soc/la_output[10]                     |Net: \mgmt_io_in[21]                       
  mgmt_core_wrapper/la_output[10] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[10] = 1    |  housekeeping/mgmt_gpio_in[21] = 1        
                                           |                                           
Net: soc/la_output[11]                     |Net: \mgmt_io_out[21]                      
  mgmt_core_wrapper/la_output[11] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[11] = 1    |  housekeeping/mgmt_gpio_out[21] = 1       
                                           |                                           
Net: soc/la_output[12]                     |Net: \mprj_io_drive_sel[43]                
  mgmt_core_wrapper/la_output[12] = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_out_mprj[12] = 1    |  chip_io/mprj_io_drive_sel[43] = 1        
                                           |                                           
Net: soc/la_output[13]                     |Net: \mprj_io_drive_sel[42]                
  mgmt_core_wrapper/la_output[13] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_out_mprj[13] = 1    |  chip_io/mprj_io_drive_sel[42] = 1        
                                           |                                           
Net: soc/la_output[14]                     |Net: \mprj_io_in[21]                       
  mgmt_core_wrapper/la_output[14] = 1      |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_out_mprj[14] = 1    |  chip_io/mprj_io_in[21] = 1               
                                           |                                           
Net: soc/la_output[15]                     |Net: \mprj_io_ie[21]                       
  mgmt_core_wrapper/la_output[15] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_out_mprj[15] = 1    |  chip_io/mprj_io_ie[21] = 1               
                                           |                                           
Net: soc/la_output[16]                     |Net: \mprj_io_out[21]                      
  mgmt_core_wrapper/la_output[16] = 1      |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_out_mprj[16] = 1    |  chip_io/mprj_io_out[21] = 1              
                                           |                                           
Net: soc/la_output[17]                     |Net: \mprj_io_oe[21]                       
  mgmt_core_wrapper/la_output[17] = 1      |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_out_mprj[17] = 1    |  chip_io/mprj_io_oe[21] = 1               
                                           |                                           
Net: soc/la_output[18]                     |Net: \mprj_io_pulldown_sel[21]             
  mgmt_core_wrapper/la_output[18] = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_out_mprj[18] = 1    |  chip_io/mprj_io_pulldown_sel[21] = 1     
                                           |                                           
Net: soc/la_output[19]                     |Net: \mprj_io_pullup_sel[21]               
  mgmt_core_wrapper/la_output[19] = 1      |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_out_mprj[19] = 1    |  chip_io/mprj_io_pullup_sel[21] = 1       
                                           |                                           
Net: soc/la_output[1]                      |Net: \mprj_io_schmitt_sel[21]              
  mgmt_core_wrapper/la_output[1] = 1       |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_out_mprj[1] = 1     |  chip_io/mprj_io_schmitt_sel[21] = 1      
                                           |                                           
Net: soc/la_output[20]                     |Net: \mprj_io_slew_sel[21]                 
  mgmt_core_wrapper/la_output[20] = 1      |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_out_mprj[20] = 1    |  chip_io/mprj_io_slew_sel[21] = 1         
                                           |                                           
Net: soc/la_output[21]                     |Net: \user_io_in[21]                       
  mgmt_core_wrapper/la_output[21] = 1      |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[21] = 1    |  user_project_wrapper/io_in[21] = 1       
                                           |                                           
Net: soc/la_output[22]                     |Net: \user_io_oeb[21]                      
  mgmt_core_wrapper/la_output[22] = 1      |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_out_mprj[22] = 1    |  user_project_wrapper/io_oeb[21] = 1      
                                           |                                           
Net: soc/la_output[23]                     |Net: \user_io_out[21]                      
  mgmt_core_wrapper/la_output[23] = 1      |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[23] = 1    |  user_project_wrapper/io_out[21] = 1      
                                           |                                           
Net: soc/la_output[24]                     |Net: \mgmt_io_in[22]                       
  mgmt_core_wrapper/la_output[24] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[24] = 1    |  housekeeping/mgmt_gpio_in[22] = 1        
                                           |                                           
Net: soc/la_output[25]                     |Net: \mgmt_io_out[22]                      
  mgmt_core_wrapper/la_output[25] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[25] = 1    |  housekeeping/mgmt_gpio_out[22] = 1       
                                           |                                           
Net: soc/la_output[26]                     |Net: \mprj_io_drive_sel[45]                
  mgmt_core_wrapper/la_output[26] = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_out_mprj[26] = 1    |  chip_io/mprj_io_drive_sel[45] = 1        
                                           |                                           
Net: soc/la_output[27]                     |Net: \mprj_io_drive_sel[44]                
  mgmt_core_wrapper/la_output[27] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_out_mprj[27] = 1    |  chip_io/mprj_io_drive_sel[44] = 1        
                                           |                                           
Net: soc/la_output[28]                     |Net: \mprj_io_in[22]                       
  mgmt_core_wrapper/la_output[28] = 1      |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_out_mprj[28] = 1    |  chip_io/mprj_io_in[22] = 1               
                                           |                                           
Net: soc/la_output[29]                     |Net: \mprj_io_ie[22]                       
  mgmt_core_wrapper/la_output[29] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_out_mprj[29] = 1    |  chip_io/mprj_io_ie[22] = 1               
                                           |                                           
Net: soc/la_output[2]                      |Net: \mprj_io_out[22]                      
  mgmt_core_wrapper/la_output[2] = 1       |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_out_mprj[2] = 1     |  chip_io/mprj_io_out[22] = 1              
                                           |                                           
Net: soc/la_output[30]                     |Net: \mprj_io_oe[22]                       
  mgmt_core_wrapper/la_output[30] = 1      |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_out_mprj[30] = 1    |  chip_io/mprj_io_oe[22] = 1               
                                           |                                           
Net: soc/la_output[31]                     |Net: \mprj_io_pulldown_sel[22]             
  mgmt_core_wrapper/la_output[31] = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_out_mprj[31] = 1    |  chip_io/mprj_io_pulldown_sel[22] = 1     
                                           |                                           
Net: soc/la_output[32]                     |Net: \mprj_io_pullup_sel[22]               
  mgmt_core_wrapper/la_output[32] = 1      |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_out_mprj[32] = 1    |  chip_io/mprj_io_pullup_sel[22] = 1       
                                           |                                           
Net: soc/la_output[33]                     |Net: \mprj_io_schmitt_sel[22]              
  mgmt_core_wrapper/la_output[33] = 1      |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_out_mprj[33] = 1    |  chip_io/mprj_io_schmitt_sel[22] = 1      
                                           |                                           
Net: soc/la_output[34]                     |Net: \mprj_io_slew_sel[22]                 
  mgmt_core_wrapper/la_output[34] = 1      |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_out_mprj[34] = 1    |  chip_io/mprj_io_slew_sel[22] = 1         
                                           |                                           
Net: soc/la_output[35]                     |Net: \user_io_in[22]                       
  mgmt_core_wrapper/la_output[35] = 1      |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[35] = 1    |  user_project_wrapper/io_in[22] = 1       
                                           |                                           
Net: soc/la_output[36]                     |Net: \user_io_oeb[22]                      
  mgmt_core_wrapper/la_output[36] = 1      |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_out_mprj[36] = 1    |  user_project_wrapper/io_oeb[22] = 1      
                                           |                                           
Net: soc/la_output[37]                     |Net: \user_io_out[22]                      
  mgmt_core_wrapper/la_output[37] = 1      |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[37] = 1    |  user_project_wrapper/io_out[22] = 1      
                                           |                                           
Net: soc/la_output[38]                     |Net: \mgmt_io_in[23]                       
  mgmt_core_wrapper/la_output[38] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[38] = 1    |  housekeeping/mgmt_gpio_in[23] = 1        
                                           |                                           
Net: soc/la_output[39]                     |Net: \mgmt_io_out[23]                      
  mgmt_core_wrapper/la_output[39] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[39] = 1    |  housekeeping/mgmt_gpio_out[23] = 1       
                                           |                                           
Net: soc/la_output[3]                      |Net: \mprj_io_drive_sel[47]                
  mgmt_core_wrapper/la_output[3] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_out_mprj[3] = 1     |  chip_io/mprj_io_drive_sel[47] = 1        
                                           |                                           
Net: soc/la_output[40]                     |Net: \mprj_io_drive_sel[46]                
  mgmt_core_wrapper/la_output[40] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_out_mprj[40] = 1    |  chip_io/mprj_io_drive_sel[46] = 1        
                                           |                                           
Net: soc/la_output[41]                     |Net: \mprj_io_in[23]                       
  mgmt_core_wrapper/la_output[41] = 1      |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_out_mprj[41] = 1    |  chip_io/mprj_io_in[23] = 1               
                                           |                                           
Net: soc/la_output[42]                     |Net: \mprj_io_ie[23]                       
  mgmt_core_wrapper/la_output[42] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_out_mprj[42] = 1    |  chip_io/mprj_io_ie[23] = 1               
                                           |                                           
Net: soc/la_output[43]                     |Net: \mprj_io_out[23]                      
  mgmt_core_wrapper/la_output[43] = 1      |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_out_mprj[43] = 1    |  chip_io/mprj_io_out[23] = 1              
                                           |                                           
Net: soc/la_output[44]                     |Net: \mprj_io_oe[23]                       
  mgmt_core_wrapper/la_output[44] = 1      |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_out_mprj[44] = 1    |  chip_io/mprj_io_oe[23] = 1               
                                           |                                           
Net: soc/la_output[45]                     |Net: \mprj_io_pulldown_sel[23]             
  mgmt_core_wrapper/la_output[45] = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_out_mprj[45] = 1    |  chip_io/mprj_io_pulldown_sel[23] = 1     
                                           |                                           
Net: soc/la_output[46]                     |Net: \mprj_io_pullup_sel[23]               
  mgmt_core_wrapper/la_output[46] = 1      |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_out_mprj[46] = 1    |  chip_io/mprj_io_pullup_sel[23] = 1       
                                           |                                           
Net: soc/la_output[47]                     |Net: \mprj_io_schmitt_sel[23]              
  mgmt_core_wrapper/la_output[47] = 1      |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_out_mprj[47] = 1    |  chip_io/mprj_io_schmitt_sel[23] = 1      
                                           |                                           
Net: soc/la_output[48]                     |Net: \mprj_io_slew_sel[23]                 
  mgmt_core_wrapper/la_output[48] = 1      |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_out_mprj[48] = 1    |  chip_io/mprj_io_slew_sel[23] = 1         
                                           |                                           
Net: soc/la_output[49]                     |Net: \user_io_in[23]                       
  mgmt_core_wrapper/la_output[49] = 1      |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[49] = 1    |  user_project_wrapper/io_in[23] = 1       
                                           |                                           
Net: soc/la_output[4]                      |Net: \user_io_oeb[23]                      
  mgmt_core_wrapper/la_output[4] = 1       |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_out_mprj[4] = 1     |  user_project_wrapper/io_oeb[23] = 1      
                                           |                                           
Net: soc/la_output[50]                     |Net: \user_io_out[23]                      
  mgmt_core_wrapper/la_output[50] = 1      |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[50] = 1    |  user_project_wrapper/io_out[23] = 1      
                                           |                                           
Net: soc/la_output[51]                     |Net: \mgmt_io_in[24]                       
  mgmt_core_wrapper/la_output[51] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[51] = 1    |  housekeeping/mgmt_gpio_in[24] = 1        
                                           |                                           
Net: soc/la_output[52]                     |Net: \mgmt_io_out[24]                      
  mgmt_core_wrapper/la_output[52] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[52] = 1    |  housekeeping/mgmt_gpio_out[24] = 1       
                                           |                                           
Net: soc/la_output[53]                     |Net: \mprj_io_drive_sel[49]                
  mgmt_core_wrapper/la_output[53] = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_out_mprj[53] = 1    |  chip_io/mprj_io_drive_sel[49] = 1        
                                           |                                           
Net: soc/la_output[54]                     |Net: \mprj_io_drive_sel[48]                
  mgmt_core_wrapper/la_output[54] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/la_data_out_mprj[54] = 1    |  chip_io/mprj_io_drive_sel[48] = 1        
                                           |                                           
Net: soc/la_output[55]                     |Net: \mprj_io_in[24]                       
  mgmt_core_wrapper/la_output[55] = 1      |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/la_data_out_mprj[55] = 1    |  chip_io/mprj_io_in[24] = 1               
                                           |                                           
Net: soc/la_output[56]                     |Net: \mprj_io_ie[24]                       
  mgmt_core_wrapper/la_output[56] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/la_data_out_mprj[56] = 1    |  chip_io/mprj_io_ie[24] = 1               
                                           |                                           
Net: soc/la_output[57]                     |Net: \mprj_io_out[24]                      
  mgmt_core_wrapper/la_output[57] = 1      |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/la_data_out_mprj[57] = 1    |  chip_io/mprj_io_out[24] = 1              
                                           |                                           
Net: soc/la_output[58]                     |Net: \mprj_io_oe[24]                       
  mgmt_core_wrapper/la_output[58] = 1      |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/la_data_out_mprj[58] = 1    |  chip_io/mprj_io_oe[24] = 1               
                                           |                                           
Net: soc/la_output[59]                     |Net: \mprj_io_pulldown_sel[24]             
  mgmt_core_wrapper/la_output[59] = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/la_data_out_mprj[59] = 1    |  chip_io/mprj_io_pulldown_sel[24] = 1     
                                           |                                           
Net: soc/la_output[5]                      |Net: \mprj_io_pullup_sel[24]               
  mgmt_core_wrapper/la_output[5] = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/la_data_out_mprj[5] = 1     |  chip_io/mprj_io_pullup_sel[24] = 1       
                                           |                                           
Net: soc/la_output[60]                     |Net: \mprj_io_schmitt_sel[24]              
  mgmt_core_wrapper/la_output[60] = 1      |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/la_data_out_mprj[60] = 1    |  chip_io/mprj_io_schmitt_sel[24] = 1      
                                           |                                           
Net: soc/la_output[61]                     |Net: \mprj_io_slew_sel[24]                 
  mgmt_core_wrapper/la_output[61] = 1      |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/la_data_out_mprj[61] = 1    |  chip_io/mprj_io_slew_sel[24] = 1         
                                           |                                           
Net: soc/la_output[62]                     |Net: \user_io_in[24]                       
  mgmt_core_wrapper/la_output[62] = 1      |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[62] = 1    |  user_project_wrapper/io_in[24] = 1       
                                           |                                           
Net: soc/la_output[63]                     |Net: \user_io_oeb[24]                      
  mgmt_core_wrapper/la_output[63] = 1      |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/la_data_out_mprj[63] = 1    |  user_project_wrapper/io_oeb[24] = 1      
                                           |                                           
Net: soc/la_output[6]                      |Net: \user_io_out[24]                      
  mgmt_core_wrapper/la_output[6] = 1       |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[6] = 1     |  user_project_wrapper/io_out[24] = 1      
                                           |                                           
Net: soc/la_output[7]                      |Net: \mgmt_io_in[25]                       
  mgmt_core_wrapper/la_output[7] = 1       |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/la_data_out_mprj[7] = 1     |  housekeeping/mgmt_gpio_in[25] = 1        
                                           |                                           
Net: soc/la_output[8]                      |Net: \mgmt_io_out[25]                      
  mgmt_core_wrapper/la_output[8] = 1       |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/la_data_out_mprj[8] = 1     |  housekeeping/mgmt_gpio_out[25] = 1       
                                           |                                           
Net: soc/la_output[9]                      |Net: \mprj_io_drive_sel[51]                
  mgmt_core_wrapper/la_output[9] = 1       |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/la_data_out_mprj[9] = 1     |  chip_io/mprj_io_drive_sel[51] = 1        
                                           |                                           
Net: soc/mprj_ack_i                        |Net: \mprj_io_drive_sel[50]                
  mgmt_core_wrapper/mprj_ack_i = 1         |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/mprj_ack_i_core = 1         |  chip_io/mprj_io_drive_sel[50] = 1        
                                           |                                           
Net: soc/mprj_cyc_o                        |Net: \mprj_io_in[25]                       
  mgmt_core_wrapper/mprj_cyc_o = 1         |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/mprj_cyc_o_core = 1         |  chip_io/mprj_io_in[25] = 1               
                                           |                                           
Net: soc/mprj_dat_i[0]                     |Net: \mprj_io_ie[25]                       
  mgmt_core_wrapper/mprj_dat_i[0] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/mprj_dat_i_core[0] = 1      |  chip_io/mprj_io_ie[25] = 1               
                                           |                                           
Net: soc/mprj_dat_i[10]                    |Net: \mprj_io_out[25]                      
  mgmt_core_wrapper/mprj_dat_i[10] = 1     |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/mprj_dat_i_core[10] = 1     |  chip_io/mprj_io_out[25] = 1              
                                           |                                           
Net: soc/mprj_dat_i[11]                    |Net: \mprj_io_oe[25]                       
  mgmt_core_wrapper/mprj_dat_i[11] = 1     |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/mprj_dat_i_core[11] = 1     |  chip_io/mprj_io_oe[25] = 1               
                                           |                                           
Net: soc/mprj_dat_i[12]                    |Net: \mprj_io_pulldown_sel[25]             
  mgmt_core_wrapper/mprj_dat_i[12] = 1     |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/mprj_dat_i_core[12] = 1     |  chip_io/mprj_io_pulldown_sel[25] = 1     
                                           |                                           
Net: soc/mprj_dat_i[13]                    |Net: \mprj_io_pullup_sel[25]               
  mgmt_core_wrapper/mprj_dat_i[13] = 1     |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/mprj_dat_i_core[13] = 1     |  chip_io/mprj_io_pullup_sel[25] = 1       
                                           |                                           
Net: soc/mprj_dat_i[14]                    |Net: \mprj_io_schmitt_sel[25]              
  mgmt_core_wrapper/mprj_dat_i[14] = 1     |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/mprj_dat_i_core[14] = 1     |  chip_io/mprj_io_schmitt_sel[25] = 1      
                                           |                                           
Net: soc/mprj_dat_i[15]                    |Net: \mprj_io_slew_sel[25]                 
  mgmt_core_wrapper/mprj_dat_i[15] = 1     |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/mprj_dat_i_core[15] = 1     |  chip_io/mprj_io_slew_sel[25] = 1         
                                           |                                           
Net: soc/mprj_dat_i[16]                    |Net: \user_io_in[25]                       
  mgmt_core_wrapper/mprj_dat_i[16] = 1     |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/mprj_dat_i_core[16] = 1     |  user_project_wrapper/io_in[25] = 1       
                                           |                                           
Net: soc/mprj_dat_i[17]                    |Net: \user_io_oeb[25]                      
  mgmt_core_wrapper/mprj_dat_i[17] = 1     |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/mprj_dat_i_core[17] = 1     |  user_project_wrapper/io_oeb[25] = 1      
                                           |                                           
Net: soc/mprj_dat_i[18]                    |Net: \user_io_out[25]                      
  mgmt_core_wrapper/mprj_dat_i[18] = 1     |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/mprj_dat_i_core[18] = 1     |  user_project_wrapper/io_out[25] = 1      
                                           |                                           
Net: soc/mprj_dat_i[19]                    |Net: \mgmt_io_in[26]                       
  mgmt_core_wrapper/mprj_dat_i[19] = 1     |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/mprj_dat_i_core[19] = 1     |  housekeeping/mgmt_gpio_in[26] = 1        
                                           |                                           
Net: soc/mprj_dat_i[1]                     |Net: \mgmt_io_out[26]                      
  mgmt_core_wrapper/mprj_dat_i[1] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/mprj_dat_i_core[1] = 1      |  housekeeping/mgmt_gpio_out[26] = 1       
                                           |                                           
Net: soc/mprj_dat_i[20]                    |Net: \mprj_io_drive_sel[53]                
  mgmt_core_wrapper/mprj_dat_i[20] = 1     |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/mprj_dat_i_core[20] = 1     |  chip_io/mprj_io_drive_sel[53] = 1        
                                           |                                           
Net: soc/mprj_dat_i[21]                    |Net: \mprj_io_drive_sel[52]                
  mgmt_core_wrapper/mprj_dat_i[21] = 1     |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/mprj_dat_i_core[21] = 1     |  chip_io/mprj_io_drive_sel[52] = 1        
                                           |                                           
Net: soc/mprj_dat_i[22]                    |Net: \mprj_io_in[26]                       
  mgmt_core_wrapper/mprj_dat_i[22] = 1     |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/mprj_dat_i_core[22] = 1     |  chip_io/mprj_io_in[26] = 1               
                                           |                                           
Net: soc/mprj_dat_i[23]                    |Net: \mprj_io_ie[26]                       
  mgmt_core_wrapper/mprj_dat_i[23] = 1     |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/mprj_dat_i_core[23] = 1     |  chip_io/mprj_io_ie[26] = 1               
                                           |                                           
Net: soc/mprj_dat_i[24]                    |Net: \mprj_io_out[26]                      
  mgmt_core_wrapper/mprj_dat_i[24] = 1     |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/mprj_dat_i_core[24] = 1     |  chip_io/mprj_io_out[26] = 1              
                                           |                                           
Net: soc/mprj_dat_i[25]                    |Net: \mprj_io_oe[26]                       
  mgmt_core_wrapper/mprj_dat_i[25] = 1     |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/mprj_dat_i_core[25] = 1     |  chip_io/mprj_io_oe[26] = 1               
                                           |                                           
Net: soc/mprj_dat_i[26]                    |Net: \mprj_io_pulldown_sel[26]             
  mgmt_core_wrapper/mprj_dat_i[26] = 1     |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/mprj_dat_i_core[26] = 1     |  chip_io/mprj_io_pulldown_sel[26] = 1     
                                           |                                           
Net: soc/mprj_dat_i[27]                    |Net: \mprj_io_pullup_sel[26]               
  mgmt_core_wrapper/mprj_dat_i[27] = 1     |  gpio_control_block/pad_gpio_pullup_sel = 
  mgmt_protect/mprj_dat_i_core[27] = 1     |  chip_io/mprj_io_pullup_sel[26] = 1       
                                           |                                           
Net: soc/mprj_dat_i[28]                    |Net: \mprj_io_schmitt_sel[26]              
  mgmt_core_wrapper/mprj_dat_i[28] = 1     |  gpio_control_block/pad_gpio_schmitt_sel  
  mgmt_protect/mprj_dat_i_core[28] = 1     |  chip_io/mprj_io_schmitt_sel[26] = 1      
                                           |                                           
Net: soc/mprj_dat_i[29]                    |Net: \mprj_io_slew_sel[26]                 
  mgmt_core_wrapper/mprj_dat_i[29] = 1     |  gpio_control_block/pad_gpio_slew_sel = 1 
  mgmt_protect/mprj_dat_i_core[29] = 1     |  chip_io/mprj_io_slew_sel[26] = 1         
                                           |                                           
Net: soc/mprj_dat_i[2]                     |Net: \user_io_in[26]                       
  mgmt_core_wrapper/mprj_dat_i[2] = 1      |  gpio_control_block/user_gpio_in = 1      
  mgmt_protect/mprj_dat_i_core[2] = 1      |  user_project_wrapper/io_in[26] = 1       
                                           |                                           
Net: soc/mprj_dat_i[30]                    |Net: \user_io_oeb[26]                      
  mgmt_core_wrapper/mprj_dat_i[30] = 1     |  gpio_control_block/user_gpio_oeb = 1     
  mgmt_protect/mprj_dat_i_core[30] = 1     |  user_project_wrapper/io_oeb[26] = 1      
                                           |                                           
Net: soc/mprj_dat_i[31]                    |Net: \user_io_out[26]                      
  mgmt_core_wrapper/mprj_dat_i[31] = 1     |  gpio_control_block/user_gpio_out = 1     
  mgmt_protect/mprj_dat_i_core[31] = 1     |  user_project_wrapper/io_out[26] = 1      
                                           |                                           
Net: soc/mprj_dat_i[3]                     |Net: \mgmt_io_in[27]                       
  mgmt_core_wrapper/mprj_dat_i[3] = 1      |  gpio_control_block/mgmt_gpio_in = 1      
  mgmt_protect/mprj_dat_i_core[3] = 1      |  housekeeping/mgmt_gpio_in[27] = 1        
                                           |                                           
Net: soc/mprj_dat_i[4]                     |Net: \mgmt_io_out[27]                      
  mgmt_core_wrapper/mprj_dat_i[4] = 1      |  gpio_control_block/mgmt_gpio_out = 1     
  mgmt_protect/mprj_dat_i_core[4] = 1      |  housekeeping/mgmt_gpio_out[27] = 1       
                                           |                                           
Net: soc/mprj_dat_i[5]                     |Net: \mprj_io_drive_sel[55]                
  mgmt_core_wrapper/mprj_dat_i[5] = 1      |  gpio_control_block/pad_gpio_drive_sel[1] 
  mgmt_protect/mprj_dat_i_core[5] = 1      |  chip_io/mprj_io_drive_sel[55] = 1        
                                           |                                           
Net: soc/mprj_dat_i[6]                     |Net: \mprj_io_drive_sel[54]                
  mgmt_core_wrapper/mprj_dat_i[6] = 1      |  gpio_control_block/pad_gpio_drive_sel[0] 
  mgmt_protect/mprj_dat_i_core[6] = 1      |  chip_io/mprj_io_drive_sel[54] = 1        
                                           |                                           
Net: soc/mprj_dat_i[7]                     |Net: \mprj_io_in[27]                       
  mgmt_core_wrapper/mprj_dat_i[7] = 1      |  gpio_control_block/pad_gpio_in = 1       
  mgmt_protect/mprj_dat_i_core[7] = 1      |  chip_io/mprj_io_in[27] = 1               
                                           |                                           
Net: soc/mprj_dat_i[8]                     |Net: \mprj_io_ie[27]                       
  mgmt_core_wrapper/mprj_dat_i[8] = 1      |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/mprj_dat_i_core[8] = 1      |  chip_io/mprj_io_ie[27] = 1               
                                           |                                           
Net: soc/mprj_dat_i[9]                     |Net: \mprj_io_out[27]                      
  mgmt_core_wrapper/mprj_dat_i[9] = 1      |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/mprj_dat_i_core[9] = 1      |  chip_io/mprj_io_out[27] = 1              
                                           |                                           
Net: soc/mprj_stb_o                        |Net: \mprj_io_oe[27]                       
  mgmt_core_wrapper/mprj_stb_o = 1         |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/mprj_stb_o_core = 1         |  chip_io/mprj_io_oe[27] = 1               
                                           |                                           
Net: soc/mprj_wb_iena                      |Net: \mprj_io_pulldown_sel[27]             
  mgmt_core_wrapper/mprj_wb_iena = 1       |  gpio_control_block/pad_gpio_pulldown_sel 
  mgmt_protect/mprj_iena_wb = 1            |  chip_io/mprj_io_pulldown_sel[27] = 1     
                                           |                                           
Net: soc/qspi_enabled                      |Net: \mprj_io_pullup_sel[27]               
  mgmt_core_wrapper/qspi_enabled = 1       |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/qspi_enabled = 1            |  chip_io/mprj_io_pullup_sel[27] = 1       
                                           |                                           
Net: soc/ser_rx                            |Net: \mprj_io_schmitt_sel[27]              
  mgmt_core_wrapper/ser_rx = 1             |  gpio_control_block/pad_gpio_schmitt_sel  
  housekeeping/ser_rx = 1                  |  chip_io/mprj_io_schmitt_sel[27] = 1      
                                           |                                           
Net: soc/ser_tx                            |Net: \mprj_io_slew_sel[27]                 
  mgmt_core_wrapper/ser_tx = 1             |  gpio_control_block/pad_gpio_slew_sel = 1 
  housekeeping/ser_tx = 1                  |  chip_io/mprj_io_slew_sel[27] = 1         
                                           |                                           
Net: soc/spi_csb                           |Net: \user_io_in[27]                       
  mgmt_core_wrapper/spi_csb = 1            |  gpio_control_block/user_gpio_in = 1      
  housekeeping/spi_csb = 1                 |  user_project_wrapper/io_in[27] = 1       
                                           |                                           
Net: soc/spi_enabled                       |Net: \user_io_oeb[27]                      
  mgmt_core_wrapper/spi_enabled = 1        |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/spi_enabled = 1             |  user_project_wrapper/io_oeb[27] = 1      
                                           |                                           
Net: soc/spi_sck                           |Net: \user_io_out[27]                      
  mgmt_core_wrapper/spi_sck = 1            |  gpio_control_block/user_gpio_out = 1     
  housekeeping/spi_sck = 1                 |  user_project_wrapper/io_out[27] = 1      
                                           |                                           
Net: soc/spi_sdi                           |Net: \mgmt_io_in[28]                       
  mgmt_core_wrapper/spi_sdi = 1            |  gpio_control_block/mgmt_gpio_in = 1      
  housekeeping/spi_sdi = 1                 |  housekeeping/mgmt_gpio_in[28] = 1        
                                           |                                           
Net: soc/spi_sdo                           |Net: \mgmt_io_out[28]                      
  mgmt_core_wrapper/spi_sdo = 1            |  gpio_control_block/mgmt_gpio_out = 1     
  housekeeping/spi_sdo = 1                 |  housekeeping/mgmt_gpio_out[28] = 1       
                                           |                                           
Net: soc/spi_sdoenb                        |Net: \mprj_io_drive_sel[57]                
  mgmt_core_wrapper/spi_sdoenb = 1         |  gpio_control_block/pad_gpio_drive_sel[1] 
  housekeeping/spi_sdoenb = 1              |  chip_io/mprj_io_drive_sel[57] = 1        
                                           |                                           
Net: soc/trap                              |Net: \mprj_io_drive_sel[56]                
  mgmt_core_wrapper/trap = 1               |  gpio_control_block/pad_gpio_drive_sel[0] 
  housekeeping/trap = 1                    |  chip_io/mprj_io_drive_sel[56] = 1        
                                           |                                           
Net: soc/uart_enabled                      |Net: \mprj_io_in[28]                       
  mgmt_core_wrapper/uart_enabled = 1       |  gpio_control_block/pad_gpio_in = 1       
  housekeeping/uart_enabled = 1            |  chip_io/mprj_io_in[28] = 1               
                                           |                                           
Net: soc/user_irq_ena[0]                   |Net: \mprj_io_ie[28]                       
  mgmt_core_wrapper/user_irq_ena[0] = 1    |  gpio_control_block/pad_gpio_inen = 1     
  mgmt_protect/user_irq_ena[0] = 1         |  chip_io/mprj_io_ie[28] = 1               
                                           |                                           
Net: soc/user_irq_ena[1]                   |Net: \mprj_io_out[28]                      
  mgmt_core_wrapper/user_irq_ena[1] = 1    |  gpio_control_block/pad_gpio_out = 1      
  mgmt_protect/user_irq_ena[1] = 1         |  chip_io/mprj_io_out[28] = 1              
                                           |                                           
Net: soc/user_irq_ena[2]                   |Net: \mprj_io_oe[28]                       
  mgmt_core_wrapper/user_irq_ena[2] = 1    |  gpio_control_block/pad_gpio_outen = 1    
  mgmt_protect/user_irq_ena[2] = 1         |  chip_io/mprj_io_oe[28] = 1               
                                           |                                           
Net: housekeeping/mgmt_gpio_in[28]         |Net: \mprj_io_pulldown_sel[28]             
  gpio_control_block/mgmt_gpio_in = 1      |  gpio_control_block/pad_gpio_pulldown_sel 
  housekeeping/mgmt_gpio_in[28] = 1        |  chip_io/mprj_io_pulldown_sel[28] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[28]        |Net: \mprj_io_pullup_sel[28]               
  gpio_control_block/mgmt_gpio_out = 1     |  gpio_control_block/pad_gpio_pullup_sel = 
  housekeeping/mgmt_gpio_out[28] = 1       |  chip_io/mprj_io_pullup_sel[28] = 1       
                                           |                                           
Net: mprj/io_in[28]                        |Net: \mprj_io_schmitt_sel[28]              
  gpio_control_block/user_gpio_in = 1      |  gpio_control_block/pad_gpio_schmitt_sel  
  user_project_wrapper/io_in[28] = 1       |  chip_io/mprj_io_schmitt_sel[28] = 1      
                                           |                                           
Net: mprj/io_oeb[28]                       |Net: \mprj_io_slew_sel[28]                 
  gpio_control_block/user_gpio_oeb = 1     |  gpio_control_block/pad_gpio_slew_sel = 1 
  user_project_wrapper/io_oeb[28] = 1      |  chip_io/mprj_io_slew_sel[28] = 1         
                                           |                                           
Net: mprj/io_out[28]                       |Net: \user_io_in[28]                       
  gpio_control_block/user_gpio_out = 1     |  gpio_control_block/user_gpio_in = 1      
  user_project_wrapper/io_out[28] = 1      |  user_project_wrapper/io_in[28] = 1       
                                           |                                           
Net: simple_por_0/porb                     |Net: \user_io_oeb[28]                      
  simple_por/porb = 1                      |  gpio_control_block/user_gpio_oeb = 1     
  housekeeping/porb = 1                    |  user_project_wrapper/io_oeb[28] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_in[12]         |Net: \user_io_out[28]                      
  gpio_control_block/mgmt_gpio_in = 1      |  gpio_control_block/user_gpio_out = 1     
  housekeeping/mgmt_gpio_in[12] = 1        |  user_project_wrapper/io_out[28] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_out[12]        |Net: debug_in                              
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/debug_in = 1                
  housekeeping/mgmt_gpio_out[12] = 1       |  mgmt_core_wrapper/debug_in = 1           
                                           |                                           
Net: mprj/io_in[12]                        |Net: debug_mode                            
  gpio_control_block/user_gpio_in = 1      |  housekeeping/debug_mode = 1              
  user_project_wrapper/io_in[12] = 1       |  mgmt_core_wrapper/debug_mode = 1         
                                           |                                           
Net: mprj/io_oeb[12]                       |Net: debug_oeb                             
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/debug_oeb = 1               
  user_project_wrapper/io_oeb[12] = 1      |  mgmt_core_wrapper/debug_oeb = 1          
                                           |                                           
Net: mprj/io_out[12]                       |Net: debug_out                             
  gpio_control_block/user_gpio_out = 1     |  housekeeping/debug_out = 1               
  user_project_wrapper/io_out[12] = 1      |  mgmt_core_wrapper/debug_out = 1          
                                           |                                           
Net: housekeeping/mgmt_gpio_in[31]         |Net: \irq_spi[2]                           
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/irq[2] = 1                  
  housekeeping/mgmt_gpio_in[31] = 1        |  mgmt_core_wrapper/irq[5] = 1             
                                           |                                           
Net: housekeeping/mgmt_gpio_out[31]        |Net: \irq_spi[1]                           
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/irq[1] = 1                  
  housekeeping/mgmt_gpio_out[31] = 1       |  mgmt_core_wrapper/irq[4] = 1             
                                           |                                           
Net: mprj/io_in[31]                        |Net: \irq_spi[0]                           
  gpio_control_block/user_gpio_in = 1      |  housekeeping/irq[0] = 1                  
  user_project_wrapper/io_in[31] = 1       |  mgmt_core_wrapper/irq[3] = 1             
                                           |                                           
Net: mprj/io_oeb[31]                       |Net: \mask_rev[31]                         
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/mask_rev_in[31] = 1         
  user_project_wrapper/io_oeb[31] = 1      |  user_id_programming/mask_rev[31] = 1     
                                           |                                           
Net: mprj/io_out[31]                       |Net: \mask_rev[30]                         
  gpio_control_block/user_gpio_out = 1     |  housekeeping/mask_rev_in[30] = 1         
  user_project_wrapper/io_out[31] = 1      |  user_id_programming/mask_rev[30] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[3]          |Net: \mask_rev[29]                         
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/mask_rev_in[29] = 1         
  housekeeping/mgmt_gpio_in[3] = 1         |  user_id_programming/mask_rev[29] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[3]         |Net: \mask_rev[28]                         
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/mask_rev_in[28] = 1         
  housekeeping/mgmt_gpio_out[3] = 1        |  user_id_programming/mask_rev[28] = 1     
                                           |                                           
Net: mprj/io_in[3]                         |Net: \mask_rev[27]                         
  gpio_control_block/user_gpio_in = 1      |  housekeeping/mask_rev_in[27] = 1         
  user_project_wrapper/io_in[3] = 1        |  user_id_programming/mask_rev[27] = 1     
                                           |                                           
Net: mprj/io_oeb[3]                        |Net: \mask_rev[26]                         
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/mask_rev_in[26] = 1         
  user_project_wrapper/io_oeb[3] = 1       |  user_id_programming/mask_rev[26] = 1     
                                           |                                           
Net: mprj/io_out[3]                        |Net: \mask_rev[25]                         
  gpio_control_block/user_gpio_out = 1     |  housekeeping/mask_rev_in[25] = 1         
  user_project_wrapper/io_out[3] = 1       |  user_id_programming/mask_rev[25] = 1     
                                           |                                           
Net: clock_ctrl/ext_clk_sel                |Net: \mask_rev[24]                         
  caravel_clocking/ext_clk_sel = 1         |  housekeeping/mask_rev_in[24] = 1         
  housekeeping/pll_bypass = 1              |  user_id_programming/mask_rev[24] = 1     
                                           |                                           
Net: housekeeping/reset                    |Net: \mask_rev[23]                         
  caravel_clocking/ext_reset = 1           |  housekeeping/mask_rev_in[23] = 1         
  housekeeping/reset = 1                   |  user_id_programming/mask_rev[23] = 1     
                                           |                                           
Net: clock_ctrl/sel2[0]                    |Net: \mask_rev[22]                         
  caravel_clocking/sel2[0] = 1             |  housekeeping/mask_rev_in[22] = 1         
  housekeeping/pll90_sel[0] = 1            |  user_id_programming/mask_rev[22] = 1     
                                           |                                           
Net: clock_ctrl/sel2[1]                    |Net: \mask_rev[21]                         
  caravel_clocking/sel2[1] = 1             |  housekeeping/mask_rev_in[21] = 1         
  housekeeping/pll90_sel[1] = 1            |  user_id_programming/mask_rev[21] = 1     
                                           |                                           
Net: clock_ctrl/sel2[2]                    |Net: \mask_rev[20]                         
  caravel_clocking/sel2[2] = 1             |  housekeeping/mask_rev_in[20] = 1         
  housekeeping/pll90_sel[2] = 1            |  user_id_programming/mask_rev[20] = 1     
                                           |                                           
Net: clock_ctrl/sel[0]                     |Net: \mask_rev[19]                         
  caravel_clocking/sel[0] = 1              |  housekeeping/mask_rev_in[19] = 1         
  housekeeping/pll_sel[0] = 1              |  user_id_programming/mask_rev[19] = 1     
                                           |                                           
Net: clock_ctrl/sel[1]                     |Net: \mask_rev[18]                         
  caravel_clocking/sel[1] = 1              |  housekeeping/mask_rev_in[18] = 1         
  housekeeping/pll_sel[1] = 1              |  user_id_programming/mask_rev[18] = 1     
                                           |                                           
Net: clock_ctrl/sel[2]                     |Net: \mask_rev[17]                         
  caravel_clocking/sel[2] = 1              |  housekeeping/mask_rev_in[17] = 1         
  housekeeping/pll_sel[2] = 1              |  user_id_programming/mask_rev[17] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[26]         |Net: \mask_rev[16]                         
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/mask_rev_in[16] = 1         
  housekeeping/mgmt_gpio_in[26] = 1        |  user_id_programming/mask_rev[16] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[26]        |Net: \mask_rev[15]                         
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/mask_rev_in[15] = 1         
  housekeeping/mgmt_gpio_out[26] = 1       |  user_id_programming/mask_rev[15] = 1     
                                           |                                           
Net: mprj/io_in[26]                        |Net: \mask_rev[14]                         
  gpio_control_block/user_gpio_in = 1      |  housekeeping/mask_rev_in[14] = 1         
  user_project_wrapper/io_in[26] = 1       |  user_id_programming/mask_rev[14] = 1     
                                           |                                           
Net: mprj/io_oeb[26]                       |Net: \mask_rev[13]                         
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/mask_rev_in[13] = 1         
  user_project_wrapper/io_oeb[26] = 1      |  user_id_programming/mask_rev[13] = 1     
                                           |                                           
Net: mprj/io_out[26]                       |Net: \mask_rev[12]                         
  gpio_control_block/user_gpio_out = 1     |  housekeeping/mask_rev_in[12] = 1         
  user_project_wrapper/io_out[26] = 1      |  user_id_programming/mask_rev[12] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[10]         |Net: \mask_rev[11]                         
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/mask_rev_in[11] = 1         
  housekeeping/mgmt_gpio_in[10] = 1        |  user_id_programming/mask_rev[11] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[10]        |Net: \mask_rev[10]                         
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/mask_rev_in[10] = 1         
  housekeeping/mgmt_gpio_out[10] = 1       |  user_id_programming/mask_rev[10] = 1     
                                           |                                           
Net: mprj/io_in[10]                        |Net: \mask_rev[9]                          
  gpio_control_block/user_gpio_in = 1      |  housekeeping/mask_rev_in[9] = 1          
  user_project_wrapper/io_in[10] = 1       |  user_id_programming/mask_rev[9] = 1      
                                           |                                           
Net: mprj/io_oeb[10]                       |Net: \mask_rev[8]                          
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/mask_rev_in[8] = 1          
  user_project_wrapper/io_oeb[10] = 1      |  user_id_programming/mask_rev[8] = 1      
                                           |                                           
Net: mprj/io_out[10]                       |Net: \mask_rev[7]                          
  gpio_control_block/user_gpio_out = 1     |  housekeeping/mask_rev_in[7] = 1          
  user_project_wrapper/io_out[10] = 1      |  user_id_programming/mask_rev[7] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_in[29]         |Net: \mask_rev[6]                          
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/mask_rev_in[6] = 1          
  housekeeping/mgmt_gpio_in[29] = 1        |  user_id_programming/mask_rev[6] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_out[29]        |Net: \mask_rev[5]                          
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/mask_rev_in[5] = 1          
  housekeeping/mgmt_gpio_out[29] = 1       |  user_id_programming/mask_rev[5] = 1      
                                           |                                           
Net: mprj/io_in[29]                        |Net: \mask_rev[4]                          
  gpio_control_block/user_gpio_in = 1      |  housekeeping/mask_rev_in[4] = 1          
  user_project_wrapper/io_in[29] = 1       |  user_id_programming/mask_rev[4] = 1      
                                           |                                           
Net: mprj/io_oeb[29]                       |Net: \mask_rev[3]                          
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/mask_rev_in[3] = 1          
  user_project_wrapper/io_oeb[29] = 1      |  user_id_programming/mask_rev[3] = 1      
                                           |                                           
Net: mprj/io_out[29]                       |Net: \mask_rev[2]                          
  gpio_control_block/user_gpio_out = 1     |  housekeeping/mask_rev_in[2] = 1          
  user_project_wrapper/io_out[29] = 1      |  user_id_programming/mask_rev[2] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_in[18]         |Net: \mask_rev[1]                          
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/mask_rev_in[1] = 1          
  housekeeping/mgmt_gpio_in[18] = 1        |  user_id_programming/mask_rev[1] = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_out[18]        |Net: \mask_rev[0]                          
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/mask_rev_in[0] = 1          
  housekeeping/mgmt_gpio_out[18] = 1       |  user_id_programming/mask_rev[0] = 1      
                                           |                                           
Net: mprj/io_in[18]                        |Net: flash_clk_frame                       
  gpio_control_block/user_gpio_in = 1      |  housekeeping/pad_flash_clk = 1           
  user_project_wrapper/io_in[18] = 1       |  chip_io/flash_clk_core = 1               
                                           |                                           
Net: mprj/io_oeb[18]                       |Net: flash_clk_oe                          
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/pad_flash_clk_oe = 1        
  user_project_wrapper/io_oeb[18] = 1      |  chip_io/flash_clk_oe_core = 1            
                                           |                                           
Net: mprj/io_out[18]                       |Net: flash_csb_frame                       
  gpio_control_block/user_gpio_out = 1     |  housekeeping/pad_flash_csb = 1           
  user_project_wrapper/io_out[18] = 1      |  chip_io/flash_csb_core = 1               
                                           |                                           
Net: housekeeping/mgmt_gpio_in[24]         |Net: flash_csb_oe                          
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/pad_flash_csb_oe = 1        
  housekeeping/mgmt_gpio_in[24] = 1        |  chip_io/flash_csb_oe_core = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_out[24]        |Net: flash_io0_di                          
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/pad_flash_io0_di = 1        
  housekeeping/mgmt_gpio_out[24] = 1       |  chip_io/flash_io0_di_core = 1            
                                           |                                           
Net: mprj/io_in[24]                        |Net: flash_io0_do                          
  gpio_control_block/user_gpio_in = 1      |  housekeeping/pad_flash_io0_do = 1        
  user_project_wrapper/io_in[24] = 1       |  chip_io/flash_io0_do_core = 1            
                                           |                                           
Net: mprj/io_oeb[24]                       |Net: flash_io0_ie                          
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/pad_flash_io0_ie = 1        
  user_project_wrapper/io_oeb[24] = 1      |  chip_io/flash_io0_ie_core = 1            
                                           |                                           
Net: mprj/io_out[24]                       |Net: flash_io0_oe                          
  gpio_control_block/user_gpio_out = 1     |  housekeeping/pad_flash_io0_oe = 1        
  user_project_wrapper/io_out[24] = 1      |  chip_io/flash_io0_oe_core = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_in[8]          |Net: flash_io1_di                          
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/pad_flash_io1_di = 1        
  housekeeping/mgmt_gpio_in[8] = 1         |  chip_io/flash_io1_di_core = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_out[8]         |Net: flash_io1_do                          
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/pad_flash_io1_do = 1        
  housekeeping/mgmt_gpio_out[8] = 1        |  chip_io/flash_io1_do_core = 1            
                                           |                                           
Net: mprj/io_in[8]                         |Net: flash_io1_ie                          
  gpio_control_block/user_gpio_in = 1      |  housekeeping/pad_flash_io1_ie = 1        
  user_project_wrapper/io_in[8] = 1        |  chip_io/flash_io1_ie_core = 1            
                                           |                                           
Net: mprj/io_oeb[8]                        |Net: flash_io1_oe                          
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/pad_flash_io1_oe = 1        
  user_project_wrapper/io_oeb[8] = 1       |  chip_io/flash_io1_oe_core = 1            
                                           |                                           
Net: mprj/io_out[8]                        |Net: spi_pll_dco_ena                       
  gpio_control_block/user_gpio_out = 1     |  housekeeping/pll_dco_ena = 1             
  user_project_wrapper/io_out[8] = 1       |  digital_pll/dco = 1                      
                                           |                                           
Net: user_id_value/mask_rev[0]             |Net: \spi_pll_div[4]                       
  user_id_programming/mask_rev[0] = 1      |  housekeeping/pll_div[4] = 1              
  housekeeping/mask_rev_in[0] = 1          |  digital_pll/div[4] = 1                   
                                           |                                           
Net: user_id_value/mask_rev[10]            |Net: \spi_pll_div[3]                       
  user_id_programming/mask_rev[10] = 1     |  housekeeping/pll_div[3] = 1              
  housekeeping/mask_rev_in[10] = 1         |  digital_pll/div[3] = 1                   
                                           |                                           
Net: user_id_value/mask_rev[11]            |Net: \spi_pll_div[2]                       
  user_id_programming/mask_rev[11] = 1     |  housekeeping/pll_div[2] = 1              
  housekeeping/mask_rev_in[11] = 1         |  digital_pll/div[2] = 1                   
                                           |                                           
Net: user_id_value/mask_rev[12]            |Net: \spi_pll_div[1]                       
  user_id_programming/mask_rev[12] = 1     |  housekeeping/pll_div[1] = 1              
  housekeeping/mask_rev_in[12] = 1         |  digital_pll/div[1] = 1                   
                                           |                                           
Net: user_id_value/mask_rev[13]            |Net: \spi_pll_div[0]                       
  user_id_programming/mask_rev[13] = 1     |  housekeeping/pll_div[0] = 1              
  housekeeping/mask_rev_in[13] = 1         |  digital_pll/div[0] = 1                   
                                           |                                           
Net: user_id_value/mask_rev[14]            |Net: spi_pll_ena                           
  user_id_programming/mask_rev[14] = 1     |  housekeeping/pll_ena = 1                 
  housekeeping/mask_rev_in[14] = 1         |  digital_pll/enable = 1                   
                                           |                                           
Net: user_id_value/mask_rev[15]            |Net: \spi_pll_trim[25]                     
  user_id_programming/mask_rev[15] = 1     |  housekeeping/pll_trim[25] = 1            
  housekeeping/mask_rev_in[15] = 1         |  digital_pll/ext_trim[25] = 1             
                                           |                                           
Net: user_id_value/mask_rev[16]            |Net: \spi_pll_trim[24]                     
  user_id_programming/mask_rev[16] = 1     |  housekeeping/pll_trim[24] = 1            
  housekeeping/mask_rev_in[16] = 1         |  digital_pll/ext_trim[24] = 1             
                                           |                                           
Net: user_id_value/mask_rev[17]            |Net: \spi_pll_trim[23]                     
  user_id_programming/mask_rev[17] = 1     |  housekeeping/pll_trim[23] = 1            
  housekeeping/mask_rev_in[17] = 1         |  digital_pll/ext_trim[23] = 1             
                                           |                                           
Net: user_id_value/mask_rev[18]            |Net: \spi_pll_trim[22]                     
  user_id_programming/mask_rev[18] = 1     |  housekeeping/pll_trim[22] = 1            
  housekeeping/mask_rev_in[18] = 1         |  digital_pll/ext_trim[22] = 1             
                                           |                                           
Net: user_id_value/mask_rev[19]            |Net: \spi_pll_trim[21]                     
  user_id_programming/mask_rev[19] = 1     |  housekeeping/pll_trim[21] = 1            
  housekeeping/mask_rev_in[19] = 1         |  digital_pll/ext_trim[21] = 1             
                                           |                                           
Net: user_id_value/mask_rev[1]             |Net: \spi_pll_trim[20]                     
  user_id_programming/mask_rev[1] = 1      |  housekeeping/pll_trim[20] = 1            
  housekeeping/mask_rev_in[1] = 1          |  digital_pll/ext_trim[20] = 1             
                                           |                                           
Net: user_id_value/mask_rev[20]            |Net: \spi_pll_trim[19]                     
  user_id_programming/mask_rev[20] = 1     |  housekeeping/pll_trim[19] = 1            
  housekeeping/mask_rev_in[20] = 1         |  digital_pll/ext_trim[19] = 1             
                                           |                                           
Net: user_id_value/mask_rev[21]            |Net: \spi_pll_trim[18]                     
  user_id_programming/mask_rev[21] = 1     |  housekeeping/pll_trim[18] = 1            
  housekeeping/mask_rev_in[21] = 1         |  digital_pll/ext_trim[18] = 1             
                                           |                                           
Net: user_id_value/mask_rev[22]            |Net: \spi_pll_trim[17]                     
  user_id_programming/mask_rev[22] = 1     |  housekeeping/pll_trim[17] = 1            
  housekeeping/mask_rev_in[22] = 1         |  digital_pll/ext_trim[17] = 1             
                                           |                                           
Net: user_id_value/mask_rev[23]            |Net: \spi_pll_trim[16]                     
  user_id_programming/mask_rev[23] = 1     |  housekeeping/pll_trim[16] = 1            
  housekeeping/mask_rev_in[23] = 1         |  digital_pll/ext_trim[16] = 1             
                                           |                                           
Net: user_id_value/mask_rev[24]            |Net: \spi_pll_trim[15]                     
  user_id_programming/mask_rev[24] = 1     |  housekeeping/pll_trim[15] = 1            
  housekeeping/mask_rev_in[24] = 1         |  digital_pll/ext_trim[15] = 1             
                                           |                                           
Net: user_id_value/mask_rev[25]            |Net: \spi_pll_trim[14]                     
  user_id_programming/mask_rev[25] = 1     |  housekeeping/pll_trim[14] = 1            
  housekeeping/mask_rev_in[25] = 1         |  digital_pll/ext_trim[14] = 1             
                                           |                                           
Net: user_id_value/mask_rev[26]            |Net: \spi_pll_trim[13]                     
  user_id_programming/mask_rev[26] = 1     |  housekeeping/pll_trim[13] = 1            
  housekeeping/mask_rev_in[26] = 1         |  digital_pll/ext_trim[13] = 1             
                                           |                                           
Net: user_id_value/mask_rev[27]            |Net: \spi_pll_trim[12]                     
  user_id_programming/mask_rev[27] = 1     |  housekeeping/pll_trim[12] = 1            
  housekeeping/mask_rev_in[27] = 1         |  digital_pll/ext_trim[12] = 1             
                                           |                                           
Net: user_id_value/mask_rev[28]            |Net: \spi_pll_trim[11]                     
  user_id_programming/mask_rev[28] = 1     |  housekeeping/pll_trim[11] = 1            
  housekeeping/mask_rev_in[28] = 1         |  digital_pll/ext_trim[11] = 1             
                                           |                                           
Net: user_id_value/mask_rev[29]            |Net: \spi_pll_trim[10]                     
  user_id_programming/mask_rev[29] = 1     |  housekeeping/pll_trim[10] = 1            
  housekeeping/mask_rev_in[29] = 1         |  digital_pll/ext_trim[10] = 1             
                                           |                                           
Net: user_id_value/mask_rev[2]             |Net: \spi_pll_trim[9]                      
  user_id_programming/mask_rev[2] = 1      |  housekeeping/pll_trim[9] = 1             
  housekeeping/mask_rev_in[2] = 1          |  digital_pll/ext_trim[9] = 1              
                                           |                                           
Net: user_id_value/mask_rev[30]            |Net: \spi_pll_trim[8]                      
  user_id_programming/mask_rev[30] = 1     |  housekeeping/pll_trim[8] = 1             
  housekeeping/mask_rev_in[30] = 1         |  digital_pll/ext_trim[8] = 1              
                                           |                                           
Net: user_id_value/mask_rev[31]            |Net: \spi_pll_trim[7]                      
  user_id_programming/mask_rev[31] = 1     |  housekeeping/pll_trim[7] = 1             
  housekeeping/mask_rev_in[31] = 1         |  digital_pll/ext_trim[7] = 1              
                                           |                                           
Net: user_id_value/mask_rev[3]             |Net: \spi_pll_trim[6]                      
  user_id_programming/mask_rev[3] = 1      |  housekeeping/pll_trim[6] = 1             
  housekeeping/mask_rev_in[3] = 1          |  digital_pll/ext_trim[6] = 1              
                                           |                                           
Net: user_id_value/mask_rev[4]             |Net: \spi_pll_trim[5]                      
  user_id_programming/mask_rev[4] = 1      |  housekeeping/pll_trim[5] = 1             
  housekeeping/mask_rev_in[4] = 1          |  digital_pll/ext_trim[5] = 1              
                                           |                                           
Net: user_id_value/mask_rev[5]             |Net: \spi_pll_trim[4]                      
  user_id_programming/mask_rev[5] = 1      |  housekeeping/pll_trim[4] = 1             
  housekeeping/mask_rev_in[5] = 1          |  digital_pll/ext_trim[4] = 1              
                                           |                                           
Net: user_id_value/mask_rev[6]             |Net: \spi_pll_trim[3]                      
  user_id_programming/mask_rev[6] = 1      |  housekeeping/pll_trim[3] = 1             
  housekeeping/mask_rev_in[6] = 1          |  digital_pll/ext_trim[3] = 1              
                                           |                                           
Net: user_id_value/mask_rev[7]             |Net: \spi_pll_trim[2]                      
  user_id_programming/mask_rev[7] = 1      |  housekeeping/pll_trim[2] = 1             
  housekeeping/mask_rev_in[7] = 1          |  digital_pll/ext_trim[2] = 1              
                                           |                                           
Net: user_id_value/mask_rev[8]             |Net: \spi_pll_trim[1]                      
  user_id_programming/mask_rev[8] = 1      |  housekeeping/pll_trim[1] = 1             
  housekeeping/mask_rev_in[8] = 1          |  digital_pll/ext_trim[1] = 1              
                                           |                                           
Net: user_id_value/mask_rev[9]             |Net: \spi_pll_trim[0]                      
  user_id_programming/mask_rev[9] = 1      |  housekeeping/pll_trim[0] = 1             
  housekeeping/mask_rev_in[9] = 1          |  digital_pll/ext_trim[0] = 1              
                                           |                                           
Net: housekeeping/mgmt_gpio_in[22]         |Net: porb                                  
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/porb = 1                    
  housekeeping/mgmt_gpio_in[22] = 1        |  simple_por/porb = 1                      
                                           |                                           
Net: housekeeping/mgmt_gpio_out[22]        |Net: qspi_enabled                          
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/qspi_enabled = 1            
  housekeeping/mgmt_gpio_out[22] = 1       |  mgmt_core_wrapper/qspi_enabled = 1       
                                           |                                           
Net: mprj/io_in[22]                        |Net: ser_rx                                
  gpio_control_block/user_gpio_in = 1      |  housekeeping/ser_rx = 1                  
  user_project_wrapper/io_in[22] = 1       |  mgmt_core_wrapper/ser_rx = 1             
                                           |                                           
Net: mprj/io_oeb[22]                       |Net: ser_tx                                
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/ser_tx = 1                  
  user_project_wrapper/io_oeb[22] = 1      |  mgmt_core_wrapper/ser_tx = 1             
                                           |                                           
Net: mprj/io_out[22]                       |Net: spi_csb                               
  gpio_control_block/user_gpio_out = 1     |  housekeeping/spi_csb = 1                 
  user_project_wrapper/io_out[22] = 1      |  mgmt_core_wrapper/spi_csb = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_in[0]          |Net: spi_enabled                           
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/spi_enabled = 1             
  housekeeping/mgmt_gpio_in[0] = 1         |  mgmt_core_wrapper/spi_enabled = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[0]         |Net: spi_sck                               
  gpio_control_block/mgmt_gpio_oeb = 1     |  housekeeping/spi_sck = 1                 
  housekeeping/mgmt_gpio_oeb[0] = 1        |  mgmt_core_wrapper/spi_sck = 1            
                                           |                                           
Net: housekeeping/mgmt_gpio_out[0]         |Net: spi_sdi                               
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/spi_sdi = 1                 
  housekeeping/mgmt_gpio_out[0] = 1        |  mgmt_core_wrapper/spi_sdi = 1            
                                           |                                           
Net: housekeeping/serial_data_1            |Net: spi_sdo                               
  gpio_control_block/serial_data_in = 1    |  housekeeping/spi_sdo = 1                 
  housekeeping/serial_data_1 = 1           |  mgmt_core_wrapper/spi_sdo = 1            
                                           |                                           
Net: mprj/io_in[0]                         |Net: spi_sdoenb                            
  gpio_control_block/user_gpio_in = 1      |  housekeeping/spi_sdoenb = 1              
  user_project_wrapper/io_in[0] = 1        |  mgmt_core_wrapper/spi_sdoenb = 1         
                                           |                                           
Net: mprj/io_oeb[0]                        |Net: flash_clk_core                        
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/spimemio_flash_clk = 1      
  user_project_wrapper/io_oeb[0] = 1       |  mgmt_core_wrapper/flash_clk = 1          
                                           |                                           
Net: mprj/io_out[0]                        |Net: flash_csb_core                        
  gpio_control_block/user_gpio_out = 1     |  housekeeping/spimemio_flash_csb = 1      
  user_project_wrapper/io_out[0] = 1       |  mgmt_core_wrapper/flash_csb = 1          
                                           |                                           
Net: housekeeping/mgmt_gpio_in[17]         |Net: flash_io0_di_core                     
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/spimemio_flash_io0_di = 1   
  housekeeping/mgmt_gpio_in[17] = 1        |  mgmt_core_wrapper/flash_io0_di = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_out[17]        |Net: flash_io0_do_core                     
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/spimemio_flash_io0_do = 1   
  housekeeping/mgmt_gpio_out[17] = 1       |  mgmt_core_wrapper/flash_io0_do = 1       
                                           |                                           
Net: mprj/io_in[17]                        |Net: flash_io0_oeb_core                    
  gpio_control_block/user_gpio_in = 1      |  housekeeping/spimemio_flash_io0_oeb = 1  
  user_project_wrapper/io_in[17] = 1       |  mgmt_core_wrapper/flash_io0_oeb = 1      
                                           |                                           
Net: mprj/io_oeb[17]                       |Net: flash_io1_di_core                     
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/spimemio_flash_io1_di = 1   
  user_project_wrapper/io_oeb[17] = 1      |  mgmt_core_wrapper/flash_io1_di = 1       
                                           |                                           
Net: mprj/io_out[17]                       |Net: flash_io1_do_core                     
  gpio_control_block/user_gpio_out = 1     |  housekeeping/spimemio_flash_io1_do = 1   
  user_project_wrapper/io_out[17] = 1      |  mgmt_core_wrapper/flash_io1_do = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_in[20]         |Net: flash_io1_oeb_core                    
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/spimemio_flash_io1_oeb = 1  
  housekeeping/mgmt_gpio_in[20] = 1        |  mgmt_core_wrapper/flash_io1_oeb = 1      
                                           |                                           
Net: housekeeping/mgmt_gpio_out[20]        |Net: flash_io2_di_core                     
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/spimemio_flash_io2_di = 1   
  housekeeping/mgmt_gpio_out[20] = 1       |  mgmt_core_wrapper/flash_io2_di = 1       
                                           |                                           
Net: mprj/io_in[20]                        |Net: flash_io2_do_core                     
  gpio_control_block/user_gpio_in = 1      |  housekeeping/spimemio_flash_io2_do = 1   
  user_project_wrapper/io_in[20] = 1       |  mgmt_core_wrapper/flash_io2_do = 1       
                                           |                                           
Net: mprj/io_oeb[20]                       |Net: flash_io2_oeb_core                    
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/spimemio_flash_io2_oeb = 1  
  user_project_wrapper/io_oeb[20] = 1      |  mgmt_core_wrapper/flash_io2_oeb = 1      
                                           |                                           
Net: mprj/io_out[20]                       |Net: flash_io3_di_core                     
  gpio_control_block/user_gpio_out = 1     |  housekeeping/spimemio_flash_io3_di = 1   
  user_project_wrapper/io_out[20] = 1      |  mgmt_core_wrapper/flash_io3_di = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_in[15]         |Net: flash_io3_do_core                     
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/spimemio_flash_io3_do = 1   
  housekeeping/mgmt_gpio_in[15] = 1        |  mgmt_core_wrapper/flash_io3_do = 1       
                                           |                                           
Net: housekeeping/mgmt_gpio_out[15]        |Net: flash_io3_oeb_core                    
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/spimemio_flash_io3_oeb = 1  
  housekeeping/mgmt_gpio_out[15] = 1       |  mgmt_core_wrapper/flash_io3_oeb = 1      
                                           |                                           
Net: mprj/io_in[15]                        |Net: trap                                  
  gpio_control_block/user_gpio_in = 1      |  housekeeping/trap = 1                    
  user_project_wrapper/io_in[15] = 1       |  mgmt_core_wrapper/trap = 1               
                                           |                                           
Net: mprj/io_oeb[15]                       |Net: uart_enabled                          
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/uart_enabled = 1            
  user_project_wrapper/io_oeb[15] = 1      |  mgmt_core_wrapper/uart_enabled = 1       
                                           |                                           
Net: mprj/io_out[15]                       |Net: hk_ack_i                              
  gpio_control_block/user_gpio_out = 1     |  housekeeping/wb_ack_o = 1                
  user_project_wrapper/io_out[15] = 1      |  mgmt_core_wrapper/hk_ack_i = 1           
                                           |                                           
Net: housekeeping/mgmt_gpio_in[6]          |Net: hk_cyc_o                              
  gpio_control_block/mgmt_gpio_in = 1      |  housekeeping/wb_cyc_i = 1                
  housekeeping/mgmt_gpio_in[6] = 1         |  mgmt_core_wrapper/hk_cyc_o = 1           
                                           |                                           
Net: housekeeping/mgmt_gpio_out[6]         |Net: \hk_dat_i[31]                         
  gpio_control_block/mgmt_gpio_out = 1     |  housekeeping/wb_dat_o[31] = 1            
  housekeeping/mgmt_gpio_out[6] = 1        |  mgmt_core_wrapper/hk_dat_i[31] = 1       
                                           |                                           
Net: mprj/io_in[6]                         |Net: \hk_dat_i[30]                         
  gpio_control_block/user_gpio_in = 1      |  housekeeping/wb_dat_o[30] = 1            
  user_project_wrapper/io_in[6] = 1        |  mgmt_core_wrapper/hk_dat_i[30] = 1       
                                           |                                           
Net: mprj/io_oeb[6]                        |Net: \hk_dat_i[29]                         
  gpio_control_block/user_gpio_oeb = 1     |  housekeeping/wb_dat_o[29] = 1            
  user_project_wrapper/io_oeb[6] = 1       |  mgmt_core_wrapper/hk_dat_i[29] = 1       
                                           |                                           
Net: mprj/io_out[6]                        |Net: \hk_dat_i[28]                         
  gpio_control_block/user_gpio_out = 1     |  housekeeping/wb_dat_o[28] = 1            
  user_project_wrapper/io_out[6] = 1       |  mgmt_core_wrapper/hk_dat_i[28] = 1       
                                           |                                           
Net: mprj/la_data_in[0]                    |Net: \hk_dat_i[27]                         
  mgmt_protect/la_data_in_core[0] = 1      |  housekeeping/wb_dat_o[27] = 1            
  user_project_wrapper/la_data_in[0] = 1   |  mgmt_core_wrapper/hk_dat_i[27] = 1       
                                           |                                           
Net: mprj/la_data_in[10]                   |Net: \hk_dat_i[26]                         
  mgmt_protect/la_data_in_core[10] = 1     |  housekeeping/wb_dat_o[26] = 1            
  user_project_wrapper/la_data_in[10] = 1  |  mgmt_core_wrapper/hk_dat_i[26] = 1       
                                           |                                           
Net: mprj/la_data_in[11]                   |Net: \hk_dat_i[25]                         
  mgmt_protect/la_data_in_core[11] = 1     |  housekeeping/wb_dat_o[25] = 1            
  user_project_wrapper/la_data_in[11] = 1  |  mgmt_core_wrapper/hk_dat_i[25] = 1       
                                           |                                           
Net: mprj/la_data_in[12]                   |Net: \hk_dat_i[24]                         
  mgmt_protect/la_data_in_core[12] = 1     |  housekeeping/wb_dat_o[24] = 1            
  user_project_wrapper/la_data_in[12] = 1  |  mgmt_core_wrapper/hk_dat_i[24] = 1       
                                           |                                           
Net: mprj/la_data_in[13]                   |Net: \hk_dat_i[23]                         
  mgmt_protect/la_data_in_core[13] = 1     |  housekeeping/wb_dat_o[23] = 1            
  user_project_wrapper/la_data_in[13] = 1  |  mgmt_core_wrapper/hk_dat_i[23] = 1       
                                           |                                           
Net: mprj/la_data_in[14]                   |Net: \hk_dat_i[22]                         
  mgmt_protect/la_data_in_core[14] = 1     |  housekeeping/wb_dat_o[22] = 1            
  user_project_wrapper/la_data_in[14] = 1  |  mgmt_core_wrapper/hk_dat_i[22] = 1       
                                           |                                           
Net: mprj/la_data_in[15]                   |Net: \hk_dat_i[21]                         
  mgmt_protect/la_data_in_core[15] = 1     |  housekeeping/wb_dat_o[21] = 1            
  user_project_wrapper/la_data_in[15] = 1  |  mgmt_core_wrapper/hk_dat_i[21] = 1       
                                           |                                           
Net: mprj/la_data_in[16]                   |Net: \hk_dat_i[20]                         
  mgmt_protect/la_data_in_core[16] = 1     |  housekeeping/wb_dat_o[20] = 1            
  user_project_wrapper/la_data_in[16] = 1  |  mgmt_core_wrapper/hk_dat_i[20] = 1       
                                           |                                           
Net: mprj/la_data_in[17]                   |Net: \hk_dat_i[19]                         
  mgmt_protect/la_data_in_core[17] = 1     |  housekeeping/wb_dat_o[19] = 1            
  user_project_wrapper/la_data_in[17] = 1  |  mgmt_core_wrapper/hk_dat_i[19] = 1       
                                           |                                           
Net: mprj/la_data_in[18]                   |Net: \hk_dat_i[18]                         
  mgmt_protect/la_data_in_core[18] = 1     |  housekeeping/wb_dat_o[18] = 1            
  user_project_wrapper/la_data_in[18] = 1  |  mgmt_core_wrapper/hk_dat_i[18] = 1       
                                           |                                           
Net: mprj/la_data_in[19]                   |Net: \hk_dat_i[17]                         
  mgmt_protect/la_data_in_core[19] = 1     |  housekeeping/wb_dat_o[17] = 1            
  user_project_wrapper/la_data_in[19] = 1  |  mgmt_core_wrapper/hk_dat_i[17] = 1       
                                           |                                           
Net: mprj/la_data_in[1]                    |Net: \hk_dat_i[16]                         
  mgmt_protect/la_data_in_core[1] = 1      |  housekeeping/wb_dat_o[16] = 1            
  user_project_wrapper/la_data_in[1] = 1   |  mgmt_core_wrapper/hk_dat_i[16] = 1       
                                           |                                           
Net: mprj/la_data_in[20]                   |Net: \hk_dat_i[15]                         
  mgmt_protect/la_data_in_core[20] = 1     |  housekeeping/wb_dat_o[15] = 1            
  user_project_wrapper/la_data_in[20] = 1  |  mgmt_core_wrapper/hk_dat_i[15] = 1       
                                           |                                           
Net: mprj/la_data_in[21]                   |Net: \hk_dat_i[14]                         
  mgmt_protect/la_data_in_core[21] = 1     |  housekeeping/wb_dat_o[14] = 1            
  user_project_wrapper/la_data_in[21] = 1  |  mgmt_core_wrapper/hk_dat_i[14] = 1       
                                           |                                           
Net: mprj/la_data_in[22]                   |Net: \hk_dat_i[13]                         
  mgmt_protect/la_data_in_core[22] = 1     |  housekeeping/wb_dat_o[13] = 1            
  user_project_wrapper/la_data_in[22] = 1  |  mgmt_core_wrapper/hk_dat_i[13] = 1       
                                           |                                           
Net: mprj/la_data_in[23]                   |Net: \hk_dat_i[12]                         
  mgmt_protect/la_data_in_core[23] = 1     |  housekeeping/wb_dat_o[12] = 1            
  user_project_wrapper/la_data_in[23] = 1  |  mgmt_core_wrapper/hk_dat_i[12] = 1       
                                           |                                           
Net: mprj/la_data_in[24]                   |Net: \hk_dat_i[11]                         
  mgmt_protect/la_data_in_core[24] = 1     |  housekeeping/wb_dat_o[11] = 1            
  user_project_wrapper/la_data_in[24] = 1  |  mgmt_core_wrapper/hk_dat_i[11] = 1       
                                           |                                           
Net: mprj/la_data_in[25]                   |Net: \hk_dat_i[10]                         
  mgmt_protect/la_data_in_core[25] = 1     |  housekeeping/wb_dat_o[10] = 1            
  user_project_wrapper/la_data_in[25] = 1  |  mgmt_core_wrapper/hk_dat_i[10] = 1       
                                           |                                           
Net: mprj/la_data_in[26]                   |Net: \hk_dat_i[9]                          
  mgmt_protect/la_data_in_core[26] = 1     |  housekeeping/wb_dat_o[9] = 1             
  user_project_wrapper/la_data_in[26] = 1  |  mgmt_core_wrapper/hk_dat_i[9] = 1        
                                           |                                           
Net: mprj/la_data_in[27]                   |Net: \hk_dat_i[8]                          
  mgmt_protect/la_data_in_core[27] = 1     |  housekeeping/wb_dat_o[8] = 1             
  user_project_wrapper/la_data_in[27] = 1  |  mgmt_core_wrapper/hk_dat_i[8] = 1        
                                           |                                           
Net: mprj/la_data_in[28]                   |Net: \hk_dat_i[7]                          
  mgmt_protect/la_data_in_core[28] = 1     |  housekeeping/wb_dat_o[7] = 1             
  user_project_wrapper/la_data_in[28] = 1  |  mgmt_core_wrapper/hk_dat_i[7] = 1        
                                           |                                           
Net: mprj/la_data_in[29]                   |Net: \hk_dat_i[6]                          
  mgmt_protect/la_data_in_core[29] = 1     |  housekeeping/wb_dat_o[6] = 1             
  user_project_wrapper/la_data_in[29] = 1  |  mgmt_core_wrapper/hk_dat_i[6] = 1        
                                           |                                           
Net: mprj/la_data_in[2]                    |Net: \hk_dat_i[5]                          
  mgmt_protect/la_data_in_core[2] = 1      |  housekeeping/wb_dat_o[5] = 1             
  user_project_wrapper/la_data_in[2] = 1   |  mgmt_core_wrapper/hk_dat_i[5] = 1        
                                           |                                           
Net: mprj/la_data_in[30]                   |Net: \hk_dat_i[4]                          
  mgmt_protect/la_data_in_core[30] = 1     |  housekeeping/wb_dat_o[4] = 1             
  user_project_wrapper/la_data_in[30] = 1  |  mgmt_core_wrapper/hk_dat_i[4] = 1        
                                           |                                           
Net: mprj/la_data_in[31]                   |Net: \hk_dat_i[3]                          
  mgmt_protect/la_data_in_core[31] = 1     |  housekeeping/wb_dat_o[3] = 1             
  user_project_wrapper/la_data_in[31] = 1  |  mgmt_core_wrapper/hk_dat_i[3] = 1        
                                           |                                           
Net: mprj/la_data_in[32]                   |Net: \hk_dat_i[2]                          
  mgmt_protect/la_data_in_core[32] = 1     |  housekeeping/wb_dat_o[2] = 1             
  user_project_wrapper/la_data_in[32] = 1  |  mgmt_core_wrapper/hk_dat_i[2] = 1        
                                           |                                           
Net: mprj/la_data_in[33]                   |Net: \hk_dat_i[1]                          
  mgmt_protect/la_data_in_core[33] = 1     |  housekeeping/wb_dat_o[1] = 1             
  user_project_wrapper/la_data_in[33] = 1  |  mgmt_core_wrapper/hk_dat_i[1] = 1        
                                           |                                           
Net: mprj/la_data_in[34]                   |Net: \hk_dat_i[0]                          
  mgmt_protect/la_data_in_core[34] = 1     |  housekeeping/wb_dat_o[0] = 1             
  user_project_wrapper/la_data_in[34] = 1  |  mgmt_core_wrapper/hk_dat_i[0] = 1        
                                           |                                           
Net: mprj/la_data_in[35]                   |Net: hk_stb_o                              
  mgmt_protect/la_data_in_core[35] = 1     |  housekeeping/wb_stb_i = 1                
  user_project_wrapper/la_data_in[35] = 1  |  mgmt_core_wrapper/hk_stb_o = 1           
                                           |                                           
Net: mprj/la_data_in[36]                   |Net: \la_data_in_user[63]                  
  mgmt_protect/la_data_in_core[36] = 1     |  mgmt_protect/la_data_in_core[63] = 1     
  user_project_wrapper/la_data_in[36] = 1  |  user_project_wrapper/la_data_in[63] = 1  
                                           |                                           
Net: mprj/la_data_in[37]                   |Net: \la_data_in_user[62]                  
  mgmt_protect/la_data_in_core[37] = 1     |  mgmt_protect/la_data_in_core[62] = 1     
  user_project_wrapper/la_data_in[37] = 1  |  user_project_wrapper/la_data_in[62] = 1  
                                           |                                           
Net: mprj/la_data_in[38]                   |Net: \la_data_in_user[61]                  
  mgmt_protect/la_data_in_core[38] = 1     |  mgmt_protect/la_data_in_core[61] = 1     
  user_project_wrapper/la_data_in[38] = 1  |  user_project_wrapper/la_data_in[61] = 1  
                                           |                                           
Net: mprj/la_data_in[39]                   |Net: \la_data_in_user[60]                  
  mgmt_protect/la_data_in_core[39] = 1     |  mgmt_protect/la_data_in_core[60] = 1     
  user_project_wrapper/la_data_in[39] = 1  |  user_project_wrapper/la_data_in[60] = 1  
                                           |                                           
Net: mprj/la_data_in[3]                    |Net: \la_data_in_user[59]                  
  mgmt_protect/la_data_in_core[3] = 1      |  mgmt_protect/la_data_in_core[59] = 1     
  user_project_wrapper/la_data_in[3] = 1   |  user_project_wrapper/la_data_in[59] = 1  
                                           |                                           
Net: mprj/la_data_in[40]                   |Net: \la_data_in_user[58]                  
  mgmt_protect/la_data_in_core[40] = 1     |  mgmt_protect/la_data_in_core[58] = 1     
  user_project_wrapper/la_data_in[40] = 1  |  user_project_wrapper/la_data_in[58] = 1  
                                           |                                           
Net: mprj/la_data_in[41]                   |Net: \la_data_in_user[57]                  
  mgmt_protect/la_data_in_core[41] = 1     |  mgmt_protect/la_data_in_core[57] = 1     
  user_project_wrapper/la_data_in[41] = 1  |  user_project_wrapper/la_data_in[57] = 1  
                                           |                                           
Net: mprj/la_data_in[42]                   |Net: \la_data_in_user[56]                  
  mgmt_protect/la_data_in_core[42] = 1     |  mgmt_protect/la_data_in_core[56] = 1     
  user_project_wrapper/la_data_in[42] = 1  |  user_project_wrapper/la_data_in[56] = 1  
                                           |                                           
Net: mprj/la_data_in[43]                   |Net: \la_data_in_user[55]                  
  mgmt_protect/la_data_in_core[43] = 1     |  mgmt_protect/la_data_in_core[55] = 1     
  user_project_wrapper/la_data_in[43] = 1  |  user_project_wrapper/la_data_in[55] = 1  
                                           |                                           
Net: mprj/la_data_in[44]                   |Net: \la_data_in_user[54]                  
  mgmt_protect/la_data_in_core[44] = 1     |  mgmt_protect/la_data_in_core[54] = 1     
  user_project_wrapper/la_data_in[44] = 1  |  user_project_wrapper/la_data_in[54] = 1  
                                           |                                           
Net: mprj/la_data_in[45]                   |Net: \la_data_in_user[53]                  
  mgmt_protect/la_data_in_core[45] = 1     |  mgmt_protect/la_data_in_core[53] = 1     
  user_project_wrapper/la_data_in[45] = 1  |  user_project_wrapper/la_data_in[53] = 1  
                                           |                                           
Net: mprj/la_data_in[46]                   |Net: \la_data_in_user[52]                  
  mgmt_protect/la_data_in_core[46] = 1     |  mgmt_protect/la_data_in_core[52] = 1     
  user_project_wrapper/la_data_in[46] = 1  |  user_project_wrapper/la_data_in[52] = 1  
                                           |                                           
Net: mprj/la_data_in[47]                   |Net: \la_data_in_user[51]                  
  mgmt_protect/la_data_in_core[47] = 1     |  mgmt_protect/la_data_in_core[51] = 1     
  user_project_wrapper/la_data_in[47] = 1  |  user_project_wrapper/la_data_in[51] = 1  
                                           |                                           
Net: mprj/la_data_in[48]                   |Net: \la_data_in_user[50]                  
  mgmt_protect/la_data_in_core[48] = 1     |  mgmt_protect/la_data_in_core[50] = 1     
  user_project_wrapper/la_data_in[48] = 1  |  user_project_wrapper/la_data_in[50] = 1  
                                           |                                           
Net: mprj/la_data_in[49]                   |Net: \la_data_in_user[49]                  
  mgmt_protect/la_data_in_core[49] = 1     |  mgmt_protect/la_data_in_core[49] = 1     
  user_project_wrapper/la_data_in[49] = 1  |  user_project_wrapper/la_data_in[49] = 1  
                                           |                                           
Net: mprj/la_data_in[4]                    |Net: \la_data_in_user[48]                  
  mgmt_protect/la_data_in_core[4] = 1      |  mgmt_protect/la_data_in_core[48] = 1     
  user_project_wrapper/la_data_in[4] = 1   |  user_project_wrapper/la_data_in[48] = 1  
                                           |                                           
Net: mprj/la_data_in[50]                   |Net: \la_data_in_user[47]                  
  mgmt_protect/la_data_in_core[50] = 1     |  mgmt_protect/la_data_in_core[47] = 1     
  user_project_wrapper/la_data_in[50] = 1  |  user_project_wrapper/la_data_in[47] = 1  
                                           |                                           
Net: mprj/la_data_in[51]                   |Net: \la_data_in_user[46]                  
  mgmt_protect/la_data_in_core[51] = 1     |  mgmt_protect/la_data_in_core[46] = 1     
  user_project_wrapper/la_data_in[51] = 1  |  user_project_wrapper/la_data_in[46] = 1  
                                           |                                           
Net: mprj/la_data_in[52]                   |Net: \la_data_in_user[45]                  
  mgmt_protect/la_data_in_core[52] = 1     |  mgmt_protect/la_data_in_core[45] = 1     
  user_project_wrapper/la_data_in[52] = 1  |  user_project_wrapper/la_data_in[45] = 1  
                                           |                                           
Net: mprj/la_data_in[53]                   |Net: \la_data_in_user[44]                  
  mgmt_protect/la_data_in_core[53] = 1     |  mgmt_protect/la_data_in_core[44] = 1     
  user_project_wrapper/la_data_in[53] = 1  |  user_project_wrapper/la_data_in[44] = 1  
                                           |                                           
Net: mprj/la_data_in[54]                   |Net: \la_data_in_user[43]                  
  mgmt_protect/la_data_in_core[54] = 1     |  mgmt_protect/la_data_in_core[43] = 1     
  user_project_wrapper/la_data_in[54] = 1  |  user_project_wrapper/la_data_in[43] = 1  
                                           |                                           
Net: mprj/la_data_in[55]                   |Net: \la_data_in_user[42]                  
  mgmt_protect/la_data_in_core[55] = 1     |  mgmt_protect/la_data_in_core[42] = 1     
  user_project_wrapper/la_data_in[55] = 1  |  user_project_wrapper/la_data_in[42] = 1  
                                           |                                           
Net: mprj/la_data_in[56]                   |Net: \la_data_in_user[41]                  
  mgmt_protect/la_data_in_core[56] = 1     |  mgmt_protect/la_data_in_core[41] = 1     
  user_project_wrapper/la_data_in[56] = 1  |  user_project_wrapper/la_data_in[41] = 1  
                                           |                                           
Net: mprj/la_data_in[57]                   |Net: \la_data_in_user[40]                  
  mgmt_protect/la_data_in_core[57] = 1     |  mgmt_protect/la_data_in_core[40] = 1     
  user_project_wrapper/la_data_in[57] = 1  |  user_project_wrapper/la_data_in[40] = 1  
                                           |                                           
Net: mprj/la_data_in[58]                   |Net: \la_data_in_user[39]                  
  mgmt_protect/la_data_in_core[58] = 1     |  mgmt_protect/la_data_in_core[39] = 1     
  user_project_wrapper/la_data_in[58] = 1  |  user_project_wrapper/la_data_in[39] = 1  
                                           |                                           
Net: mprj/la_data_in[59]                   |Net: \la_data_in_user[38]                  
  mgmt_protect/la_data_in_core[59] = 1     |  mgmt_protect/la_data_in_core[38] = 1     
  user_project_wrapper/la_data_in[59] = 1  |  user_project_wrapper/la_data_in[38] = 1  
                                           |                                           
Net: mprj/la_data_in[5]                    |Net: \la_data_in_user[37]                  
  mgmt_protect/la_data_in_core[5] = 1      |  mgmt_protect/la_data_in_core[37] = 1     
  user_project_wrapper/la_data_in[5] = 1   |  user_project_wrapper/la_data_in[37] = 1  
                                           |                                           
Net: mprj/la_data_in[60]                   |Net: \la_data_in_user[36]                  
  mgmt_protect/la_data_in_core[60] = 1     |  mgmt_protect/la_data_in_core[36] = 1     
  user_project_wrapper/la_data_in[60] = 1  |  user_project_wrapper/la_data_in[36] = 1  
                                           |                                           
Net: mprj/la_data_in[61]                   |Net: \la_data_in_user[35]                  
  mgmt_protect/la_data_in_core[61] = 1     |  mgmt_protect/la_data_in_core[35] = 1     
  user_project_wrapper/la_data_in[61] = 1  |  user_project_wrapper/la_data_in[35] = 1  
                                           |                                           
Net: mprj/la_data_in[62]                   |Net: \la_data_in_user[34]                  
  mgmt_protect/la_data_in_core[62] = 1     |  mgmt_protect/la_data_in_core[34] = 1     
  user_project_wrapper/la_data_in[62] = 1  |  user_project_wrapper/la_data_in[34] = 1  
                                           |                                           
Net: mprj/la_data_in[63]                   |Net: \la_data_in_user[33]                  
  mgmt_protect/la_data_in_core[63] = 1     |  mgmt_protect/la_data_in_core[33] = 1     
  user_project_wrapper/la_data_in[63] = 1  |  user_project_wrapper/la_data_in[33] = 1  
                                           |                                           
Net: mprj/la_data_in[6]                    |Net: \la_data_in_user[32]                  
  mgmt_protect/la_data_in_core[6] = 1      |  mgmt_protect/la_data_in_core[32] = 1     
  user_project_wrapper/la_data_in[6] = 1   |  user_project_wrapper/la_data_in[32] = 1  
                                           |                                           
Net: mprj/la_data_in[7]                    |Net: \la_data_in_user[31]                  
  mgmt_protect/la_data_in_core[7] = 1      |  mgmt_protect/la_data_in_core[31] = 1     
  user_project_wrapper/la_data_in[7] = 1   |  user_project_wrapper/la_data_in[31] = 1  
                                           |                                           
Net: mprj/la_data_in[8]                    |Net: \la_data_in_user[30]                  
  mgmt_protect/la_data_in_core[8] = 1      |  mgmt_protect/la_data_in_core[30] = 1     
  user_project_wrapper/la_data_in[8] = 1   |  user_project_wrapper/la_data_in[30] = 1  
                                           |                                           
Net: mprj/la_data_in[9]                    |Net: \la_data_in_user[29]                  
  mgmt_protect/la_data_in_core[9] = 1      |  mgmt_protect/la_data_in_core[29] = 1     
  user_project_wrapper/la_data_in[9] = 1   |  user_project_wrapper/la_data_in[29] = 1  
                                           |                                           
Net: mprj/la_data_out[0]                   |Net: \la_data_in_user[28]                  
  mgmt_protect/la_data_out_core[0] = 1     |  mgmt_protect/la_data_in_core[28] = 1     
  user_project_wrapper/la_data_out[0] = 1  |  user_project_wrapper/la_data_in[28] = 1  
                                           |                                           
Net: mprj/la_data_out[10]                  |Net: \la_data_in_user[27]                  
  mgmt_protect/la_data_out_core[10] = 1    |  mgmt_protect/la_data_in_core[27] = 1     
  user_project_wrapper/la_data_out[10] = 1 |  user_project_wrapper/la_data_in[27] = 1  
                                           |                                           
Net: mprj/la_data_out[11]                  |Net: \la_data_in_user[26]                  
  mgmt_protect/la_data_out_core[11] = 1    |  mgmt_protect/la_data_in_core[26] = 1     
  user_project_wrapper/la_data_out[11] = 1 |  user_project_wrapper/la_data_in[26] = 1  
                                           |                                           
Net: mprj/la_data_out[12]                  |Net: \la_data_in_user[25]                  
  mgmt_protect/la_data_out_core[12] = 1    |  mgmt_protect/la_data_in_core[25] = 1     
  user_project_wrapper/la_data_out[12] = 1 |  user_project_wrapper/la_data_in[25] = 1  
                                           |                                           
Net: mprj/la_data_out[13]                  |Net: \la_data_in_user[24]                  
  mgmt_protect/la_data_out_core[13] = 1    |  mgmt_protect/la_data_in_core[24] = 1     
  user_project_wrapper/la_data_out[13] = 1 |  user_project_wrapper/la_data_in[24] = 1  
                                           |                                           
Net: mprj/la_data_out[14]                  |Net: \la_data_in_user[23]                  
  mgmt_protect/la_data_out_core[14] = 1    |  mgmt_protect/la_data_in_core[23] = 1     
  user_project_wrapper/la_data_out[14] = 1 |  user_project_wrapper/la_data_in[23] = 1  
                                           |                                           
Net: mprj/la_data_out[15]                  |Net: \la_data_in_user[22]                  
  mgmt_protect/la_data_out_core[15] = 1    |  mgmt_protect/la_data_in_core[22] = 1     
  user_project_wrapper/la_data_out[15] = 1 |  user_project_wrapper/la_data_in[22] = 1  
                                           |                                           
Net: mprj/la_data_out[16]                  |Net: \la_data_in_user[21]                  
  mgmt_protect/la_data_out_core[16] = 1    |  mgmt_protect/la_data_in_core[21] = 1     
  user_project_wrapper/la_data_out[16] = 1 |  user_project_wrapper/la_data_in[21] = 1  
                                           |                                           
Net: mprj/la_data_out[17]                  |Net: \la_data_in_user[20]                  
  mgmt_protect/la_data_out_core[17] = 1    |  mgmt_protect/la_data_in_core[20] = 1     
  user_project_wrapper/la_data_out[17] = 1 |  user_project_wrapper/la_data_in[20] = 1  
                                           |                                           
Net: mprj/la_data_out[18]                  |Net: \la_data_in_user[19]                  
  mgmt_protect/la_data_out_core[18] = 1    |  mgmt_protect/la_data_in_core[19] = 1     
  user_project_wrapper/la_data_out[18] = 1 |  user_project_wrapper/la_data_in[19] = 1  
                                           |                                           
Net: mprj/la_data_out[19]                  |Net: \la_data_in_user[18]                  
  mgmt_protect/la_data_out_core[19] = 1    |  mgmt_protect/la_data_in_core[18] = 1     
  user_project_wrapper/la_data_out[19] = 1 |  user_project_wrapper/la_data_in[18] = 1  
                                           |                                           
Net: mprj/la_data_out[1]                   |Net: \la_data_in_user[17]                  
  mgmt_protect/la_data_out_core[1] = 1     |  mgmt_protect/la_data_in_core[17] = 1     
  user_project_wrapper/la_data_out[1] = 1  |  user_project_wrapper/la_data_in[17] = 1  
                                           |                                           
Net: mprj/la_data_out[20]                  |Net: \la_data_in_user[16]                  
  mgmt_protect/la_data_out_core[20] = 1    |  mgmt_protect/la_data_in_core[16] = 1     
  user_project_wrapper/la_data_out[20] = 1 |  user_project_wrapper/la_data_in[16] = 1  
                                           |                                           
Net: mprj/la_data_out[21]                  |Net: \la_data_in_user[15]                  
  mgmt_protect/la_data_out_core[21] = 1    |  mgmt_protect/la_data_in_core[15] = 1     
  user_project_wrapper/la_data_out[21] = 1 |  user_project_wrapper/la_data_in[15] = 1  
                                           |                                           
Net: mprj/la_data_out[22]                  |Net: \la_data_in_user[14]                  
  mgmt_protect/la_data_out_core[22] = 1    |  mgmt_protect/la_data_in_core[14] = 1     
  user_project_wrapper/la_data_out[22] = 1 |  user_project_wrapper/la_data_in[14] = 1  
                                           |                                           
Net: mprj/la_data_out[23]                  |Net: \la_data_in_user[13]                  
  mgmt_protect/la_data_out_core[23] = 1    |  mgmt_protect/la_data_in_core[13] = 1     
  user_project_wrapper/la_data_out[23] = 1 |  user_project_wrapper/la_data_in[13] = 1  
                                           |                                           
Net: mprj/la_data_out[24]                  |Net: \la_data_in_user[12]                  
  mgmt_protect/la_data_out_core[24] = 1    |  mgmt_protect/la_data_in_core[12] = 1     
  user_project_wrapper/la_data_out[24] = 1 |  user_project_wrapper/la_data_in[12] = 1  
                                           |                                           
Net: mprj/la_data_out[25]                  |Net: \la_data_in_user[11]                  
  mgmt_protect/la_data_out_core[25] = 1    |  mgmt_protect/la_data_in_core[11] = 1     
  user_project_wrapper/la_data_out[25] = 1 |  user_project_wrapper/la_data_in[11] = 1  
                                           |                                           
Net: mprj/la_data_out[26]                  |Net: \la_data_in_user[10]                  
  mgmt_protect/la_data_out_core[26] = 1    |  mgmt_protect/la_data_in_core[10] = 1     
  user_project_wrapper/la_data_out[26] = 1 |  user_project_wrapper/la_data_in[10] = 1  
                                           |                                           
Net: mprj/la_data_out[27]                  |Net: \la_data_in_user[9]                   
  mgmt_protect/la_data_out_core[27] = 1    |  mgmt_protect/la_data_in_core[9] = 1      
  user_project_wrapper/la_data_out[27] = 1 |  user_project_wrapper/la_data_in[9] = 1   
                                           |                                           
Net: mprj/la_data_out[28]                  |Net: \la_data_in_user[8]                   
  mgmt_protect/la_data_out_core[28] = 1    |  mgmt_protect/la_data_in_core[8] = 1      
  user_project_wrapper/la_data_out[28] = 1 |  user_project_wrapper/la_data_in[8] = 1   
                                           |                                           
Net: mprj/la_data_out[29]                  |Net: \la_data_in_user[7]                   
  mgmt_protect/la_data_out_core[29] = 1    |  mgmt_protect/la_data_in_core[7] = 1      
  user_project_wrapper/la_data_out[29] = 1 |  user_project_wrapper/la_data_in[7] = 1   
                                           |                                           
Net: mprj/la_data_out[2]                   |Net: \la_data_in_user[6]                   
  mgmt_protect/la_data_out_core[2] = 1     |  mgmt_protect/la_data_in_core[6] = 1      
  user_project_wrapper/la_data_out[2] = 1  |  user_project_wrapper/la_data_in[6] = 1   
                                           |                                           
Net: mprj/la_data_out[30]                  |Net: \la_data_in_user[5]                   
  mgmt_protect/la_data_out_core[30] = 1    |  mgmt_protect/la_data_in_core[5] = 1      
  user_project_wrapper/la_data_out[30] = 1 |  user_project_wrapper/la_data_in[5] = 1   
                                           |                                           
Net: mprj/la_data_out[31]                  |Net: \la_data_in_user[4]                   
  mgmt_protect/la_data_out_core[31] = 1    |  mgmt_protect/la_data_in_core[4] = 1      
  user_project_wrapper/la_data_out[31] = 1 |  user_project_wrapper/la_data_in[4] = 1   
                                           |                                           
Net: mprj/la_data_out[32]                  |Net: \la_data_in_user[3]                   
  mgmt_protect/la_data_out_core[32] = 1    |  mgmt_protect/la_data_in_core[3] = 1      
  user_project_wrapper/la_data_out[32] = 1 |  user_project_wrapper/la_data_in[3] = 1   
                                           |                                           
Net: mprj/la_data_out[33]                  |Net: \la_data_in_user[2]                   
  mgmt_protect/la_data_out_core[33] = 1    |  mgmt_protect/la_data_in_core[2] = 1      
  user_project_wrapper/la_data_out[33] = 1 |  user_project_wrapper/la_data_in[2] = 1   
                                           |                                           
Net: mprj/la_data_out[34]                  |Net: \la_data_in_user[1]                   
  mgmt_protect/la_data_out_core[34] = 1    |  mgmt_protect/la_data_in_core[1] = 1      
  user_project_wrapper/la_data_out[34] = 1 |  user_project_wrapper/la_data_in[1] = 1   
                                           |                                           
Net: mprj/la_data_out[35]                  |Net: \la_data_in_user[0]                   
  mgmt_protect/la_data_out_core[35] = 1    |  mgmt_protect/la_data_in_core[0] = 1      
  user_project_wrapper/la_data_out[35] = 1 |  user_project_wrapper/la_data_in[0] = 1   
                                           |                                           
Net: mprj/la_data_out[36]                  |Net: \la_data_in_mprj[63]                  
  mgmt_protect/la_data_out_core[36] = 1    |  mgmt_protect/la_data_in_mprj[63] = 1     
  user_project_wrapper/la_data_out[36] = 1 |  mgmt_core_wrapper/la_input[63] = 1       
                                           |                                           
Net: mprj/la_data_out[37]                  |Net: \la_data_in_mprj[62]                  
  mgmt_protect/la_data_out_core[37] = 1    |  mgmt_protect/la_data_in_mprj[62] = 1     
  user_project_wrapper/la_data_out[37] = 1 |  mgmt_core_wrapper/la_input[62] = 1       
                                           |                                           
Net: mprj/la_data_out[38]                  |Net: \la_data_in_mprj[61]                  
  mgmt_protect/la_data_out_core[38] = 1    |  mgmt_protect/la_data_in_mprj[61] = 1     
  user_project_wrapper/la_data_out[38] = 1 |  mgmt_core_wrapper/la_input[61] = 1       
                                           |                                           
Net: mprj/la_data_out[39]                  |Net: \la_data_in_mprj[60]                  
  mgmt_protect/la_data_out_core[39] = 1    |  mgmt_protect/la_data_in_mprj[60] = 1     
  user_project_wrapper/la_data_out[39] = 1 |  mgmt_core_wrapper/la_input[60] = 1       
                                           |                                           
Net: mprj/la_data_out[3]                   |Net: \la_data_in_mprj[59]                  
  mgmt_protect/la_data_out_core[3] = 1     |  mgmt_protect/la_data_in_mprj[59] = 1     
  user_project_wrapper/la_data_out[3] = 1  |  mgmt_core_wrapper/la_input[59] = 1       
                                           |                                           
Net: mprj/la_data_out[40]                  |Net: \la_data_in_mprj[58]                  
  mgmt_protect/la_data_out_core[40] = 1    |  mgmt_protect/la_data_in_mprj[58] = 1     
  user_project_wrapper/la_data_out[40] = 1 |  mgmt_core_wrapper/la_input[58] = 1       
                                           |                                           
Net: mprj/la_data_out[41]                  |Net: \la_data_in_mprj[57]                  
  mgmt_protect/la_data_out_core[41] = 1    |  mgmt_protect/la_data_in_mprj[57] = 1     
  user_project_wrapper/la_data_out[41] = 1 |  mgmt_core_wrapper/la_input[57] = 1       
                                           |                                           
Net: mprj/la_data_out[42]                  |Net: \la_data_in_mprj[56]                  
  mgmt_protect/la_data_out_core[42] = 1    |  mgmt_protect/la_data_in_mprj[56] = 1     
  user_project_wrapper/la_data_out[42] = 1 |  mgmt_core_wrapper/la_input[56] = 1       
                                           |                                           
Net: mprj/la_data_out[43]                  |Net: \la_data_in_mprj[55]                  
  mgmt_protect/la_data_out_core[43] = 1    |  mgmt_protect/la_data_in_mprj[55] = 1     
  user_project_wrapper/la_data_out[43] = 1 |  mgmt_core_wrapper/la_input[55] = 1       
                                           |                                           
Net: mprj/la_data_out[44]                  |Net: \la_data_in_mprj[54]                  
  mgmt_protect/la_data_out_core[44] = 1    |  mgmt_protect/la_data_in_mprj[54] = 1     
  user_project_wrapper/la_data_out[44] = 1 |  mgmt_core_wrapper/la_input[54] = 1       
                                           |                                           
Net: mprj/la_data_out[45]                  |Net: \la_data_in_mprj[53]                  
  mgmt_protect/la_data_out_core[45] = 1    |  mgmt_protect/la_data_in_mprj[53] = 1     
  user_project_wrapper/la_data_out[45] = 1 |  mgmt_core_wrapper/la_input[53] = 1       
                                           |                                           
Net: mprj/la_data_out[46]                  |Net: \la_data_in_mprj[52]                  
  mgmt_protect/la_data_out_core[46] = 1    |  mgmt_protect/la_data_in_mprj[52] = 1     
  user_project_wrapper/la_data_out[46] = 1 |  mgmt_core_wrapper/la_input[52] = 1       
                                           |                                           
Net: mprj/la_data_out[47]                  |Net: \la_data_in_mprj[51]                  
  mgmt_protect/la_data_out_core[47] = 1    |  mgmt_protect/la_data_in_mprj[51] = 1     
  user_project_wrapper/la_data_out[47] = 1 |  mgmt_core_wrapper/la_input[51] = 1       
                                           |                                           
Net: mprj/la_data_out[48]                  |Net: \la_data_in_mprj[50]                  
  mgmt_protect/la_data_out_core[48] = 1    |  mgmt_protect/la_data_in_mprj[50] = 1     
  user_project_wrapper/la_data_out[48] = 1 |  mgmt_core_wrapper/la_input[50] = 1       
                                           |                                           
Net: mprj/la_data_out[49]                  |Net: \la_data_in_mprj[49]                  
  mgmt_protect/la_data_out_core[49] = 1    |  mgmt_protect/la_data_in_mprj[49] = 1     
  user_project_wrapper/la_data_out[49] = 1 |  mgmt_core_wrapper/la_input[49] = 1       
                                           |                                           
Net: mprj/la_data_out[4]                   |Net: \la_data_in_mprj[48]                  
  mgmt_protect/la_data_out_core[4] = 1     |  mgmt_protect/la_data_in_mprj[48] = 1     
  user_project_wrapper/la_data_out[4] = 1  |  mgmt_core_wrapper/la_input[48] = 1       
                                           |                                           
Net: mprj/la_data_out[50]                  |Net: \la_data_in_mprj[47]                  
  mgmt_protect/la_data_out_core[50] = 1    |  mgmt_protect/la_data_in_mprj[47] = 1     
  user_project_wrapper/la_data_out[50] = 1 |  mgmt_core_wrapper/la_input[47] = 1       
                                           |                                           
Net: mprj/la_data_out[51]                  |Net: \la_data_in_mprj[46]                  
  mgmt_protect/la_data_out_core[51] = 1    |  mgmt_protect/la_data_in_mprj[46] = 1     
  user_project_wrapper/la_data_out[51] = 1 |  mgmt_core_wrapper/la_input[46] = 1       
                                           |                                           
Net: mprj/la_data_out[52]                  |Net: \la_data_in_mprj[45]                  
  mgmt_protect/la_data_out_core[52] = 1    |  mgmt_protect/la_data_in_mprj[45] = 1     
  user_project_wrapper/la_data_out[52] = 1 |  mgmt_core_wrapper/la_input[45] = 1       
                                           |                                           
Net: mprj/la_data_out[53]                  |Net: \la_data_in_mprj[44]                  
  mgmt_protect/la_data_out_core[53] = 1    |  mgmt_protect/la_data_in_mprj[44] = 1     
  user_project_wrapper/la_data_out[53] = 1 |  mgmt_core_wrapper/la_input[44] = 1       
                                           |                                           
Net: mprj/la_data_out[54]                  |Net: \la_data_in_mprj[43]                  
  mgmt_protect/la_data_out_core[54] = 1    |  mgmt_protect/la_data_in_mprj[43] = 1     
  user_project_wrapper/la_data_out[54] = 1 |  mgmt_core_wrapper/la_input[43] = 1       
                                           |                                           
Net: mprj/la_data_out[55]                  |Net: \la_data_in_mprj[42]                  
  mgmt_protect/la_data_out_core[55] = 1    |  mgmt_protect/la_data_in_mprj[42] = 1     
  user_project_wrapper/la_data_out[55] = 1 |  mgmt_core_wrapper/la_input[42] = 1       
                                           |                                           
Net: mprj/la_data_out[56]                  |Net: \la_data_in_mprj[41]                  
  mgmt_protect/la_data_out_core[56] = 1    |  mgmt_protect/la_data_in_mprj[41] = 1     
  user_project_wrapper/la_data_out[56] = 1 |  mgmt_core_wrapper/la_input[41] = 1       
                                           |                                           
Net: mprj/la_data_out[57]                  |Net: \la_data_in_mprj[40]                  
  mgmt_protect/la_data_out_core[57] = 1    |  mgmt_protect/la_data_in_mprj[40] = 1     
  user_project_wrapper/la_data_out[57] = 1 |  mgmt_core_wrapper/la_input[40] = 1       
                                           |                                           
Net: mprj/la_data_out[58]                  |Net: \la_data_in_mprj[39]                  
  mgmt_protect/la_data_out_core[58] = 1    |  mgmt_protect/la_data_in_mprj[39] = 1     
  user_project_wrapper/la_data_out[58] = 1 |  mgmt_core_wrapper/la_input[39] = 1       
                                           |                                           
Net: mprj/la_data_out[59]                  |Net: \la_data_in_mprj[38]                  
  mgmt_protect/la_data_out_core[59] = 1    |  mgmt_protect/la_data_in_mprj[38] = 1     
  user_project_wrapper/la_data_out[59] = 1 |  mgmt_core_wrapper/la_input[38] = 1       
                                           |                                           
Net: mprj/la_data_out[5]                   |Net: \la_data_in_mprj[37]                  
  mgmt_protect/la_data_out_core[5] = 1     |  mgmt_protect/la_data_in_mprj[37] = 1     
  user_project_wrapper/la_data_out[5] = 1  |  mgmt_core_wrapper/la_input[37] = 1       
                                           |                                           
Net: mprj/la_data_out[60]                  |Net: \la_data_in_mprj[36]                  
  mgmt_protect/la_data_out_core[60] = 1    |  mgmt_protect/la_data_in_mprj[36] = 1     
  user_project_wrapper/la_data_out[60] = 1 |  mgmt_core_wrapper/la_input[36] = 1       
                                           |                                           
Net: mprj/la_data_out[61]                  |Net: \la_data_in_mprj[35]                  
  mgmt_protect/la_data_out_core[61] = 1    |  mgmt_protect/la_data_in_mprj[35] = 1     
  user_project_wrapper/la_data_out[61] = 1 |  mgmt_core_wrapper/la_input[35] = 1       
                                           |                                           
Net: mprj/la_data_out[62]                  |Net: \la_data_in_mprj[34]                  
  mgmt_protect/la_data_out_core[62] = 1    |  mgmt_protect/la_data_in_mprj[34] = 1     
  user_project_wrapper/la_data_out[62] = 1 |  mgmt_core_wrapper/la_input[34] = 1       
                                           |                                           
Net: mprj/la_data_out[63]                  |Net: \la_data_in_mprj[33]                  
  mgmt_protect/la_data_out_core[63] = 1    |  mgmt_protect/la_data_in_mprj[33] = 1     
  user_project_wrapper/la_data_out[63] = 1 |  mgmt_core_wrapper/la_input[33] = 1       
                                           |                                           
Net: mprj/la_data_out[6]                   |Net: \la_data_in_mprj[32]                  
  mgmt_protect/la_data_out_core[6] = 1     |  mgmt_protect/la_data_in_mprj[32] = 1     
  user_project_wrapper/la_data_out[6] = 1  |  mgmt_core_wrapper/la_input[32] = 1       
                                           |                                           
Net: mprj/la_data_out[7]                   |Net: \la_data_in_mprj[31]                  
  mgmt_protect/la_data_out_core[7] = 1     |  mgmt_protect/la_data_in_mprj[31] = 1     
  user_project_wrapper/la_data_out[7] = 1  |  mgmt_core_wrapper/la_input[31] = 1       
                                           |                                           
Net: mprj/la_data_out[8]                   |Net: \la_data_in_mprj[30]                  
  mgmt_protect/la_data_out_core[8] = 1     |  mgmt_protect/la_data_in_mprj[30] = 1     
  user_project_wrapper/la_data_out[8] = 1  |  mgmt_core_wrapper/la_input[30] = 1       
                                           |                                           
Net: mprj/la_data_out[9]                   |Net: \la_data_in_mprj[29]                  
  mgmt_protect/la_data_out_core[9] = 1     |  mgmt_protect/la_data_in_mprj[29] = 1     
  user_project_wrapper/la_data_out[9] = 1  |  mgmt_core_wrapper/la_input[29] = 1       
                                           |                                           
Net: mprj/la_oenb[0]                       |Net: \la_data_in_mprj[28]                  
  mgmt_protect/la_oenb_core[0] = 1         |  mgmt_protect/la_data_in_mprj[28] = 1     
  user_project_wrapper/la_oenb[0] = 1      |  mgmt_core_wrapper/la_input[28] = 1       
                                           |                                           
Net: mprj/la_oenb[10]                      |Net: \la_data_in_mprj[27]                  
  mgmt_protect/la_oenb_core[10] = 1        |  mgmt_protect/la_data_in_mprj[27] = 1     
  user_project_wrapper/la_oenb[10] = 1     |  mgmt_core_wrapper/la_input[27] = 1       
                                           |                                           
Net: mprj/la_oenb[11]                      |Net: \la_data_in_mprj[26]                  
  mgmt_protect/la_oenb_core[11] = 1        |  mgmt_protect/la_data_in_mprj[26] = 1     
  user_project_wrapper/la_oenb[11] = 1     |  mgmt_core_wrapper/la_input[26] = 1       
                                           |                                           
Net: mprj/la_oenb[12]                      |Net: \la_data_in_mprj[25]                  
  mgmt_protect/la_oenb_core[12] = 1        |  mgmt_protect/la_data_in_mprj[25] = 1     
  user_project_wrapper/la_oenb[12] = 1     |  mgmt_core_wrapper/la_input[25] = 1       
                                           |                                           
Net: mprj/la_oenb[13]                      |Net: \la_data_in_mprj[24]                  
  mgmt_protect/la_oenb_core[13] = 1        |  mgmt_protect/la_data_in_mprj[24] = 1     
  user_project_wrapper/la_oenb[13] = 1     |  mgmt_core_wrapper/la_input[24] = 1       
                                           |                                           
Net: mprj/la_oenb[14]                      |Net: \la_data_in_mprj[23]                  
  mgmt_protect/la_oenb_core[14] = 1        |  mgmt_protect/la_data_in_mprj[23] = 1     
  user_project_wrapper/la_oenb[14] = 1     |  mgmt_core_wrapper/la_input[23] = 1       
                                           |                                           
Net: mprj/la_oenb[15]                      |Net: \la_data_in_mprj[22]                  
  mgmt_protect/la_oenb_core[15] = 1        |  mgmt_protect/la_data_in_mprj[22] = 1     
  user_project_wrapper/la_oenb[15] = 1     |  mgmt_core_wrapper/la_input[22] = 1       
                                           |                                           
Net: mprj/la_oenb[16]                      |Net: \la_data_in_mprj[21]                  
  mgmt_protect/la_oenb_core[16] = 1        |  mgmt_protect/la_data_in_mprj[21] = 1     
  user_project_wrapper/la_oenb[16] = 1     |  mgmt_core_wrapper/la_input[21] = 1       
                                           |                                           
Net: mprj/la_oenb[17]                      |Net: \la_data_in_mprj[20]                  
  mgmt_protect/la_oenb_core[17] = 1        |  mgmt_protect/la_data_in_mprj[20] = 1     
  user_project_wrapper/la_oenb[17] = 1     |  mgmt_core_wrapper/la_input[20] = 1       
                                           |                                           
Net: mprj/la_oenb[18]                      |Net: \la_data_in_mprj[19]                  
  mgmt_protect/la_oenb_core[18] = 1        |  mgmt_protect/la_data_in_mprj[19] = 1     
  user_project_wrapper/la_oenb[18] = 1     |  mgmt_core_wrapper/la_input[19] = 1       
                                           |                                           
Net: mprj/la_oenb[19]                      |Net: \la_data_in_mprj[18]                  
  mgmt_protect/la_oenb_core[19] = 1        |  mgmt_protect/la_data_in_mprj[18] = 1     
  user_project_wrapper/la_oenb[19] = 1     |  mgmt_core_wrapper/la_input[18] = 1       
                                           |                                           
Net: mprj/la_oenb[1]                       |Net: \la_data_in_mprj[17]                  
  mgmt_protect/la_oenb_core[1] = 1         |  mgmt_protect/la_data_in_mprj[17] = 1     
  user_project_wrapper/la_oenb[1] = 1      |  mgmt_core_wrapper/la_input[17] = 1       
                                           |                                           
Net: mprj/la_oenb[20]                      |Net: \la_data_in_mprj[16]                  
  mgmt_protect/la_oenb_core[20] = 1        |  mgmt_protect/la_data_in_mprj[16] = 1     
  user_project_wrapper/la_oenb[20] = 1     |  mgmt_core_wrapper/la_input[16] = 1       
                                           |                                           
Net: mprj/la_oenb[21]                      |Net: \la_data_in_mprj[15]                  
  mgmt_protect/la_oenb_core[21] = 1        |  mgmt_protect/la_data_in_mprj[15] = 1     
  user_project_wrapper/la_oenb[21] = 1     |  mgmt_core_wrapper/la_input[15] = 1       
                                           |                                           
Net: mprj/la_oenb[22]                      |Net: \la_data_in_mprj[14]                  
  mgmt_protect/la_oenb_core[22] = 1        |  mgmt_protect/la_data_in_mprj[14] = 1     
  user_project_wrapper/la_oenb[22] = 1     |  mgmt_core_wrapper/la_input[14] = 1       
                                           |                                           
Net: mprj/la_oenb[23]                      |Net: \la_data_in_mprj[13]                  
  mgmt_protect/la_oenb_core[23] = 1        |  mgmt_protect/la_data_in_mprj[13] = 1     
  user_project_wrapper/la_oenb[23] = 1     |  mgmt_core_wrapper/la_input[13] = 1       
                                           |                                           
Net: mprj/la_oenb[24]                      |Net: \la_data_in_mprj[12]                  
  mgmt_protect/la_oenb_core[24] = 1        |  mgmt_protect/la_data_in_mprj[12] = 1     
  user_project_wrapper/la_oenb[24] = 1     |  mgmt_core_wrapper/la_input[12] = 1       
                                           |                                           
Net: mprj/la_oenb[25]                      |Net: \la_data_in_mprj[11]                  
  mgmt_protect/la_oenb_core[25] = 1        |  mgmt_protect/la_data_in_mprj[11] = 1     
  user_project_wrapper/la_oenb[25] = 1     |  mgmt_core_wrapper/la_input[11] = 1       
                                           |                                           
Net: mprj/la_oenb[26]                      |Net: \la_data_in_mprj[10]                  
  mgmt_protect/la_oenb_core[26] = 1        |  mgmt_protect/la_data_in_mprj[10] = 1     
  user_project_wrapper/la_oenb[26] = 1     |  mgmt_core_wrapper/la_input[10] = 1       
                                           |                                           
Net: mprj/la_oenb[27]                      |Net: \la_data_in_mprj[9]                   
  mgmt_protect/la_oenb_core[27] = 1        |  mgmt_protect/la_data_in_mprj[9] = 1      
  user_project_wrapper/la_oenb[27] = 1     |  mgmt_core_wrapper/la_input[9] = 1        
                                           |                                           
Net: mprj/la_oenb[28]                      |Net: \la_data_in_mprj[8]                   
  mgmt_protect/la_oenb_core[28] = 1        |  mgmt_protect/la_data_in_mprj[8] = 1      
  user_project_wrapper/la_oenb[28] = 1     |  mgmt_core_wrapper/la_input[8] = 1        
                                           |                                           
Net: mprj/la_oenb[29]                      |Net: \la_data_in_mprj[7]                   
  mgmt_protect/la_oenb_core[29] = 1        |  mgmt_protect/la_data_in_mprj[7] = 1      
  user_project_wrapper/la_oenb[29] = 1     |  mgmt_core_wrapper/la_input[7] = 1        
                                           |                                           
Net: mprj/la_oenb[2]                       |Net: \la_data_in_mprj[6]                   
  mgmt_protect/la_oenb_core[2] = 1         |  mgmt_protect/la_data_in_mprj[6] = 1      
  user_project_wrapper/la_oenb[2] = 1      |  mgmt_core_wrapper/la_input[6] = 1        
                                           |                                           
Net: mprj/la_oenb[30]                      |Net: \la_data_in_mprj[5]                   
  mgmt_protect/la_oenb_core[30] = 1        |  mgmt_protect/la_data_in_mprj[5] = 1      
  user_project_wrapper/la_oenb[30] = 1     |  mgmt_core_wrapper/la_input[5] = 1        
                                           |                                           
Net: mprj/la_oenb[31]                      |Net: \la_data_in_mprj[4]                   
  mgmt_protect/la_oenb_core[31] = 1        |  mgmt_protect/la_data_in_mprj[4] = 1      
  user_project_wrapper/la_oenb[31] = 1     |  mgmt_core_wrapper/la_input[4] = 1        
                                           |                                           
Net: mprj/la_oenb[32]                      |Net: \la_data_in_mprj[3]                   
  mgmt_protect/la_oenb_core[32] = 1        |  mgmt_protect/la_data_in_mprj[3] = 1      
  user_project_wrapper/la_oenb[32] = 1     |  mgmt_core_wrapper/la_input[3] = 1        
                                           |                                           
Net: mprj/la_oenb[33]                      |Net: \la_data_in_mprj[2]                   
  mgmt_protect/la_oenb_core[33] = 1        |  mgmt_protect/la_data_in_mprj[2] = 1      
  user_project_wrapper/la_oenb[33] = 1     |  mgmt_core_wrapper/la_input[2] = 1        
                                           |                                           
Net: mprj/la_oenb[34]                      |Net: \la_data_in_mprj[1]                   
  mgmt_protect/la_oenb_core[34] = 1        |  mgmt_protect/la_data_in_mprj[1] = 1      
  user_project_wrapper/la_oenb[34] = 1     |  mgmt_core_wrapper/la_input[1] = 1        
                                           |                                           
Net: mprj/la_oenb[35]                      |Net: \la_data_in_mprj[0]                   
  mgmt_protect/la_oenb_core[35] = 1        |  mgmt_protect/la_data_in_mprj[0] = 1      
  user_project_wrapper/la_oenb[35] = 1     |  mgmt_core_wrapper/la_input[0] = 1        
                                           |                                           
Net: mprj/la_oenb[36]                      |Net: \la_data_out_user[63]                 
  mgmt_protect/la_oenb_core[36] = 1        |  mgmt_protect/la_data_out_core[63] = 1    
  user_project_wrapper/la_oenb[36] = 1     |  user_project_wrapper/la_data_out[63] = 1 
                                           |                                           
Net: mprj/la_oenb[37]                      |Net: \la_data_out_user[62]                 
  mgmt_protect/la_oenb_core[37] = 1        |  mgmt_protect/la_data_out_core[62] = 1    
  user_project_wrapper/la_oenb[37] = 1     |  user_project_wrapper/la_data_out[62] = 1 
                                           |                                           
Net: mprj/la_oenb[38]                      |Net: \la_data_out_user[61]                 
  mgmt_protect/la_oenb_core[38] = 1        |  mgmt_protect/la_data_out_core[61] = 1    
  user_project_wrapper/la_oenb[38] = 1     |  user_project_wrapper/la_data_out[61] = 1 
                                           |                                           
Net: mprj/la_oenb[39]                      |Net: \la_data_out_user[60]                 
  mgmt_protect/la_oenb_core[39] = 1        |  mgmt_protect/la_data_out_core[60] = 1    
  user_project_wrapper/la_oenb[39] = 1     |  user_project_wrapper/la_data_out[60] = 1 
                                           |                                           
Net: mprj/la_oenb[3]                       |Net: \la_data_out_user[59]                 
  mgmt_protect/la_oenb_core[3] = 1         |  mgmt_protect/la_data_out_core[59] = 1    
  user_project_wrapper/la_oenb[3] = 1      |  user_project_wrapper/la_data_out[59] = 1 
                                           |                                           
Net: mprj/la_oenb[40]                      |Net: \la_data_out_user[58]                 
  mgmt_protect/la_oenb_core[40] = 1        |  mgmt_protect/la_data_out_core[58] = 1    
  user_project_wrapper/la_oenb[40] = 1     |  user_project_wrapper/la_data_out[58] = 1 
                                           |                                           
Net: mprj/la_oenb[41]                      |Net: \la_data_out_user[57]                 
  mgmt_protect/la_oenb_core[41] = 1        |  mgmt_protect/la_data_out_core[57] = 1    
  user_project_wrapper/la_oenb[41] = 1     |  user_project_wrapper/la_data_out[57] = 1 
                                           |                                           
Net: mprj/la_oenb[42]                      |Net: \la_data_out_user[56]                 
  mgmt_protect/la_oenb_core[42] = 1        |  mgmt_protect/la_data_out_core[56] = 1    
  user_project_wrapper/la_oenb[42] = 1     |  user_project_wrapper/la_data_out[56] = 1 
                                           |                                           
Net: mprj/la_oenb[43]                      |Net: \la_data_out_user[55]                 
  mgmt_protect/la_oenb_core[43] = 1        |  mgmt_protect/la_data_out_core[55] = 1    
  user_project_wrapper/la_oenb[43] = 1     |  user_project_wrapper/la_data_out[55] = 1 
                                           |                                           
Net: mprj/la_oenb[44]                      |Net: \la_data_out_user[54]                 
  mgmt_protect/la_oenb_core[44] = 1        |  mgmt_protect/la_data_out_core[54] = 1    
  user_project_wrapper/la_oenb[44] = 1     |  user_project_wrapper/la_data_out[54] = 1 
                                           |                                           
Net: mprj/la_oenb[45]                      |Net: \la_data_out_user[53]                 
  mgmt_protect/la_oenb_core[45] = 1        |  mgmt_protect/la_data_out_core[53] = 1    
  user_project_wrapper/la_oenb[45] = 1     |  user_project_wrapper/la_data_out[53] = 1 
                                           |                                           
Net: mprj/la_oenb[46]                      |Net: \la_data_out_user[52]                 
  mgmt_protect/la_oenb_core[46] = 1        |  mgmt_protect/la_data_out_core[52] = 1    
  user_project_wrapper/la_oenb[46] = 1     |  user_project_wrapper/la_data_out[52] = 1 
                                           |                                           
Net: mprj/la_oenb[47]                      |Net: \la_data_out_user[51]                 
  mgmt_protect/la_oenb_core[47] = 1        |  mgmt_protect/la_data_out_core[51] = 1    
  user_project_wrapper/la_oenb[47] = 1     |  user_project_wrapper/la_data_out[51] = 1 
                                           |                                           
Net: mprj/la_oenb[48]                      |Net: \la_data_out_user[50]                 
  mgmt_protect/la_oenb_core[48] = 1        |  mgmt_protect/la_data_out_core[50] = 1    
  user_project_wrapper/la_oenb[48] = 1     |  user_project_wrapper/la_data_out[50] = 1 
                                           |                                           
Net: mprj/la_oenb[49]                      |Net: \la_data_out_user[49]                 
  mgmt_protect/la_oenb_core[49] = 1        |  mgmt_protect/la_data_out_core[49] = 1    
  user_project_wrapper/la_oenb[49] = 1     |  user_project_wrapper/la_data_out[49] = 1 
                                           |                                           
Net: mprj/la_oenb[4]                       |Net: \la_data_out_user[48]                 
  mgmt_protect/la_oenb_core[4] = 1         |  mgmt_protect/la_data_out_core[48] = 1    
  user_project_wrapper/la_oenb[4] = 1      |  user_project_wrapper/la_data_out[48] = 1 
                                           |                                           
Net: mprj/la_oenb[50]                      |Net: \la_data_out_user[47]                 
  mgmt_protect/la_oenb_core[50] = 1        |  mgmt_protect/la_data_out_core[47] = 1    
  user_project_wrapper/la_oenb[50] = 1     |  user_project_wrapper/la_data_out[47] = 1 
                                           |                                           
Net: mprj/la_oenb[51]                      |Net: \la_data_out_user[46]                 
  mgmt_protect/la_oenb_core[51] = 1        |  mgmt_protect/la_data_out_core[46] = 1    
  user_project_wrapper/la_oenb[51] = 1     |  user_project_wrapper/la_data_out[46] = 1 
                                           |                                           
Net: mprj/la_oenb[52]                      |Net: \la_data_out_user[45]                 
  mgmt_protect/la_oenb_core[52] = 1        |  mgmt_protect/la_data_out_core[45] = 1    
  user_project_wrapper/la_oenb[52] = 1     |  user_project_wrapper/la_data_out[45] = 1 
                                           |                                           
Net: mprj/la_oenb[53]                      |Net: \la_data_out_user[44]                 
  mgmt_protect/la_oenb_core[53] = 1        |  mgmt_protect/la_data_out_core[44] = 1    
  user_project_wrapper/la_oenb[53] = 1     |  user_project_wrapper/la_data_out[44] = 1 
                                           |                                           
Net: mprj/la_oenb[54]                      |Net: \la_data_out_user[43]                 
  mgmt_protect/la_oenb_core[54] = 1        |  mgmt_protect/la_data_out_core[43] = 1    
  user_project_wrapper/la_oenb[54] = 1     |  user_project_wrapper/la_data_out[43] = 1 
                                           |                                           
Net: mprj/la_oenb[55]                      |Net: \la_data_out_user[42]                 
  mgmt_protect/la_oenb_core[55] = 1        |  mgmt_protect/la_data_out_core[42] = 1    
  user_project_wrapper/la_oenb[55] = 1     |  user_project_wrapper/la_data_out[42] = 1 
                                           |                                           
Net: mprj/la_oenb[56]                      |Net: \la_data_out_user[41]                 
  mgmt_protect/la_oenb_core[56] = 1        |  mgmt_protect/la_data_out_core[41] = 1    
  user_project_wrapper/la_oenb[56] = 1     |  user_project_wrapper/la_data_out[41] = 1 
                                           |                                           
Net: mprj/la_oenb[57]                      |Net: \la_data_out_user[40]                 
  mgmt_protect/la_oenb_core[57] = 1        |  mgmt_protect/la_data_out_core[40] = 1    
  user_project_wrapper/la_oenb[57] = 1     |  user_project_wrapper/la_data_out[40] = 1 
                                           |                                           
Net: mprj/la_oenb[58]                      |Net: \la_data_out_user[39]                 
  mgmt_protect/la_oenb_core[58] = 1        |  mgmt_protect/la_data_out_core[39] = 1    
  user_project_wrapper/la_oenb[58] = 1     |  user_project_wrapper/la_data_out[39] = 1 
                                           |                                           
Net: mprj/la_oenb[59]                      |Net: \la_data_out_user[38]                 
  mgmt_protect/la_oenb_core[59] = 1        |  mgmt_protect/la_data_out_core[38] = 1    
  user_project_wrapper/la_oenb[59] = 1     |  user_project_wrapper/la_data_out[38] = 1 
                                           |                                           
Net: mprj/la_oenb[5]                       |Net: \la_data_out_user[37]                 
  mgmt_protect/la_oenb_core[5] = 1         |  mgmt_protect/la_data_out_core[37] = 1    
  user_project_wrapper/la_oenb[5] = 1      |  user_project_wrapper/la_data_out[37] = 1 
                                           |                                           
Net: mprj/la_oenb[60]                      |Net: \la_data_out_user[36]                 
  mgmt_protect/la_oenb_core[60] = 1        |  mgmt_protect/la_data_out_core[36] = 1    
  user_project_wrapper/la_oenb[60] = 1     |  user_project_wrapper/la_data_out[36] = 1 
                                           |                                           
Net: mprj/la_oenb[61]                      |Net: \la_data_out_user[35]                 
  mgmt_protect/la_oenb_core[61] = 1        |  mgmt_protect/la_data_out_core[35] = 1    
  user_project_wrapper/la_oenb[61] = 1     |  user_project_wrapper/la_data_out[35] = 1 
                                           |                                           
Net: mprj/la_oenb[62]                      |Net: \la_data_out_user[34]                 
  mgmt_protect/la_oenb_core[62] = 1        |  mgmt_protect/la_data_out_core[34] = 1    
  user_project_wrapper/la_oenb[62] = 1     |  user_project_wrapper/la_data_out[34] = 1 
                                           |                                           
Net: mprj/la_oenb[63]                      |Net: \la_data_out_user[33]                 
  mgmt_protect/la_oenb_core[63] = 1        |  mgmt_protect/la_data_out_core[33] = 1    
  user_project_wrapper/la_oenb[63] = 1     |  user_project_wrapper/la_data_out[33] = 1 
                                           |                                           
Net: mprj/la_oenb[6]                       |Net: \la_data_out_user[32]                 
  mgmt_protect/la_oenb_core[6] = 1         |  mgmt_protect/la_data_out_core[32] = 1    
  user_project_wrapper/la_oenb[6] = 1      |  user_project_wrapper/la_data_out[32] = 1 
                                           |                                           
Net: mprj/la_oenb[7]                       |Net: \la_data_out_user[31]                 
  mgmt_protect/la_oenb_core[7] = 1         |  mgmt_protect/la_data_out_core[31] = 1    
  user_project_wrapper/la_oenb[7] = 1      |  user_project_wrapper/la_data_out[31] = 1 
                                           |                                           
Net: mprj/la_oenb[8]                       |Net: \la_data_out_user[30]                 
  mgmt_protect/la_oenb_core[8] = 1         |  mgmt_protect/la_data_out_core[30] = 1    
  user_project_wrapper/la_oenb[8] = 1      |  user_project_wrapper/la_data_out[30] = 1 
                                           |                                           
Net: mprj/la_oenb[9]                       |Net: \la_data_out_user[29]                 
  mgmt_protect/la_oenb_core[9] = 1         |  mgmt_protect/la_data_out_core[29] = 1    
  user_project_wrapper/la_oenb[9] = 1      |  user_project_wrapper/la_data_out[29] = 1 
                                           |                                           
Net: mprj/wbs_ack_o                        |Net: \la_data_out_user[28]                 
  mgmt_protect/mprj_ack_i_user = 1         |  mgmt_protect/la_data_out_core[28] = 1    
  user_project_wrapper/wbs_ack_o = 1       |  user_project_wrapper/la_data_out[28] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[0]                     |Net: \la_data_out_user[27]                 
  mgmt_protect/mprj_adr_o_user[0] = 1      |  mgmt_protect/la_data_out_core[27] = 1    
  user_project_wrapper/wbs_adr_i[0] = 1    |  user_project_wrapper/la_data_out[27] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[10]                    |Net: \la_data_out_user[26]                 
  mgmt_protect/mprj_adr_o_user[10] = 1     |  mgmt_protect/la_data_out_core[26] = 1    
  user_project_wrapper/wbs_adr_i[10] = 1   |  user_project_wrapper/la_data_out[26] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[11]                    |Net: \la_data_out_user[25]                 
  mgmt_protect/mprj_adr_o_user[11] = 1     |  mgmt_protect/la_data_out_core[25] = 1    
  user_project_wrapper/wbs_adr_i[11] = 1   |  user_project_wrapper/la_data_out[25] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[12]                    |Net: \la_data_out_user[24]                 
  mgmt_protect/mprj_adr_o_user[12] = 1     |  mgmt_protect/la_data_out_core[24] = 1    
  user_project_wrapper/wbs_adr_i[12] = 1   |  user_project_wrapper/la_data_out[24] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[13]                    |Net: \la_data_out_user[23]                 
  mgmt_protect/mprj_adr_o_user[13] = 1     |  mgmt_protect/la_data_out_core[23] = 1    
  user_project_wrapper/wbs_adr_i[13] = 1   |  user_project_wrapper/la_data_out[23] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[14]                    |Net: \la_data_out_user[22]                 
  mgmt_protect/mprj_adr_o_user[14] = 1     |  mgmt_protect/la_data_out_core[22] = 1    
  user_project_wrapper/wbs_adr_i[14] = 1   |  user_project_wrapper/la_data_out[22] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[15]                    |Net: \la_data_out_user[21]                 
  mgmt_protect/mprj_adr_o_user[15] = 1     |  mgmt_protect/la_data_out_core[21] = 1    
  user_project_wrapper/wbs_adr_i[15] = 1   |  user_project_wrapper/la_data_out[21] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[16]                    |Net: \la_data_out_user[20]                 
  mgmt_protect/mprj_adr_o_user[16] = 1     |  mgmt_protect/la_data_out_core[20] = 1    
  user_project_wrapper/wbs_adr_i[16] = 1   |  user_project_wrapper/la_data_out[20] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[17]                    |Net: \la_data_out_user[19]                 
  mgmt_protect/mprj_adr_o_user[17] = 1     |  mgmt_protect/la_data_out_core[19] = 1    
  user_project_wrapper/wbs_adr_i[17] = 1   |  user_project_wrapper/la_data_out[19] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[18]                    |Net: \la_data_out_user[18]                 
  mgmt_protect/mprj_adr_o_user[18] = 1     |  mgmt_protect/la_data_out_core[18] = 1    
  user_project_wrapper/wbs_adr_i[18] = 1   |  user_project_wrapper/la_data_out[18] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[19]                    |Net: \la_data_out_user[17]                 
  mgmt_protect/mprj_adr_o_user[19] = 1     |  mgmt_protect/la_data_out_core[17] = 1    
  user_project_wrapper/wbs_adr_i[19] = 1   |  user_project_wrapper/la_data_out[17] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[1]                     |Net: \la_data_out_user[16]                 
  mgmt_protect/mprj_adr_o_user[1] = 1      |  mgmt_protect/la_data_out_core[16] = 1    
  user_project_wrapper/wbs_adr_i[1] = 1    |  user_project_wrapper/la_data_out[16] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[20]                    |Net: \la_data_out_user[15]                 
  mgmt_protect/mprj_adr_o_user[20] = 1     |  mgmt_protect/la_data_out_core[15] = 1    
  user_project_wrapper/wbs_adr_i[20] = 1   |  user_project_wrapper/la_data_out[15] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[21]                    |Net: \la_data_out_user[14]                 
  mgmt_protect/mprj_adr_o_user[21] = 1     |  mgmt_protect/la_data_out_core[14] = 1    
  user_project_wrapper/wbs_adr_i[21] = 1   |  user_project_wrapper/la_data_out[14] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[22]                    |Net: \la_data_out_user[13]                 
  mgmt_protect/mprj_adr_o_user[22] = 1     |  mgmt_protect/la_data_out_core[13] = 1    
  user_project_wrapper/wbs_adr_i[22] = 1   |  user_project_wrapper/la_data_out[13] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[23]                    |Net: \la_data_out_user[12]                 
  mgmt_protect/mprj_adr_o_user[23] = 1     |  mgmt_protect/la_data_out_core[12] = 1    
  user_project_wrapper/wbs_adr_i[23] = 1   |  user_project_wrapper/la_data_out[12] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[24]                    |Net: \la_data_out_user[11]                 
  mgmt_protect/mprj_adr_o_user[24] = 1     |  mgmt_protect/la_data_out_core[11] = 1    
  user_project_wrapper/wbs_adr_i[24] = 1   |  user_project_wrapper/la_data_out[11] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[25]                    |Net: \la_data_out_user[10]                 
  mgmt_protect/mprj_adr_o_user[25] = 1     |  mgmt_protect/la_data_out_core[10] = 1    
  user_project_wrapper/wbs_adr_i[25] = 1   |  user_project_wrapper/la_data_out[10] = 1 
                                           |                                           
Net: mprj/wbs_adr_i[26]                    |Net: \la_data_out_user[9]                  
  mgmt_protect/mprj_adr_o_user[26] = 1     |  mgmt_protect/la_data_out_core[9] = 1     
  user_project_wrapper/wbs_adr_i[26] = 1   |  user_project_wrapper/la_data_out[9] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[27]                    |Net: \la_data_out_user[8]                  
  mgmt_protect/mprj_adr_o_user[27] = 1     |  mgmt_protect/la_data_out_core[8] = 1     
  user_project_wrapper/wbs_adr_i[27] = 1   |  user_project_wrapper/la_data_out[8] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[28]                    |Net: \la_data_out_user[7]                  
  mgmt_protect/mprj_adr_o_user[28] = 1     |  mgmt_protect/la_data_out_core[7] = 1     
  user_project_wrapper/wbs_adr_i[28] = 1   |  user_project_wrapper/la_data_out[7] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[29]                    |Net: \la_data_out_user[6]                  
  mgmt_protect/mprj_adr_o_user[29] = 1     |  mgmt_protect/la_data_out_core[6] = 1     
  user_project_wrapper/wbs_adr_i[29] = 1   |  user_project_wrapper/la_data_out[6] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[2]                     |Net: \la_data_out_user[5]                  
  mgmt_protect/mprj_adr_o_user[2] = 1      |  mgmt_protect/la_data_out_core[5] = 1     
  user_project_wrapper/wbs_adr_i[2] = 1    |  user_project_wrapper/la_data_out[5] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[30]                    |Net: \la_data_out_user[4]                  
  mgmt_protect/mprj_adr_o_user[30] = 1     |  mgmt_protect/la_data_out_core[4] = 1     
  user_project_wrapper/wbs_adr_i[30] = 1   |  user_project_wrapper/la_data_out[4] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[31]                    |Net: \la_data_out_user[3]                  
  mgmt_protect/mprj_adr_o_user[31] = 1     |  mgmt_protect/la_data_out_core[3] = 1     
  user_project_wrapper/wbs_adr_i[31] = 1   |  user_project_wrapper/la_data_out[3] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[3]                     |Net: \la_data_out_user[2]                  
  mgmt_protect/mprj_adr_o_user[3] = 1      |  mgmt_protect/la_data_out_core[2] = 1     
  user_project_wrapper/wbs_adr_i[3] = 1    |  user_project_wrapper/la_data_out[2] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[4]                     |Net: \la_data_out_user[1]                  
  mgmt_protect/mprj_adr_o_user[4] = 1      |  mgmt_protect/la_data_out_core[1] = 1     
  user_project_wrapper/wbs_adr_i[4] = 1    |  user_project_wrapper/la_data_out[1] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[5]                     |Net: \la_data_out_user[0]                  
  mgmt_protect/mprj_adr_o_user[5] = 1      |  mgmt_protect/la_data_out_core[0] = 1     
  user_project_wrapper/wbs_adr_i[5] = 1    |  user_project_wrapper/la_data_out[0] = 1  
                                           |                                           
Net: mprj/wbs_adr_i[6]                     |Net: \la_data_out_mprj[63]                 
  mgmt_protect/mprj_adr_o_user[6] = 1      |  mgmt_protect/la_data_out_mprj[63] = 1    
  user_project_wrapper/wbs_adr_i[6] = 1    |  mgmt_core_wrapper/la_output[63] = 1      
                                           |                                           
Net: mprj/wbs_adr_i[7]                     |Net: \la_data_out_mprj[62]                 
  mgmt_protect/mprj_adr_o_user[7] = 1      |  mgmt_protect/la_data_out_mprj[62] = 1    
  user_project_wrapper/wbs_adr_i[7] = 1    |  mgmt_core_wrapper/la_output[62] = 1      
                                           |                                           
Net: mprj/wbs_adr_i[8]                     |Net: \la_data_out_mprj[61]                 
  mgmt_protect/mprj_adr_o_user[8] = 1      |  mgmt_protect/la_data_out_mprj[61] = 1    
  user_project_wrapper/wbs_adr_i[8] = 1    |  mgmt_core_wrapper/la_output[61] = 1      
                                           |                                           
Net: mprj/wbs_adr_i[9]                     |Net: \la_data_out_mprj[60]                 
  mgmt_protect/mprj_adr_o_user[9] = 1      |  mgmt_protect/la_data_out_mprj[60] = 1    
  user_project_wrapper/wbs_adr_i[9] = 1    |  mgmt_core_wrapper/la_output[60] = 1      
                                           |                                           
Net: mprj/wbs_cyc_i                        |Net: \la_data_out_mprj[59]                 
  mgmt_protect/mprj_cyc_o_user = 1         |  mgmt_protect/la_data_out_mprj[59] = 1    
  user_project_wrapper/wbs_cyc_i = 1       |  mgmt_core_wrapper/la_output[59] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[0]                     |Net: \la_data_out_mprj[58]                 
  mgmt_protect/mprj_dat_i_user[0] = 1      |  mgmt_protect/la_data_out_mprj[58] = 1    
  user_project_wrapper/wbs_dat_o[0] = 1    |  mgmt_core_wrapper/la_output[58] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[10]                    |Net: \la_data_out_mprj[57]                 
  mgmt_protect/mprj_dat_i_user[10] = 1     |  mgmt_protect/la_data_out_mprj[57] = 1    
  user_project_wrapper/wbs_dat_o[10] = 1   |  mgmt_core_wrapper/la_output[57] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[11]                    |Net: \la_data_out_mprj[56]                 
  mgmt_protect/mprj_dat_i_user[11] = 1     |  mgmt_protect/la_data_out_mprj[56] = 1    
  user_project_wrapper/wbs_dat_o[11] = 1   |  mgmt_core_wrapper/la_output[56] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[12]                    |Net: \la_data_out_mprj[55]                 
  mgmt_protect/mprj_dat_i_user[12] = 1     |  mgmt_protect/la_data_out_mprj[55] = 1    
  user_project_wrapper/wbs_dat_o[12] = 1   |  mgmt_core_wrapper/la_output[55] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[13]                    |Net: \la_data_out_mprj[54]                 
  mgmt_protect/mprj_dat_i_user[13] = 1     |  mgmt_protect/la_data_out_mprj[54] = 1    
  user_project_wrapper/wbs_dat_o[13] = 1   |  mgmt_core_wrapper/la_output[54] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[14]                    |Net: \la_data_out_mprj[53]                 
  mgmt_protect/mprj_dat_i_user[14] = 1     |  mgmt_protect/la_data_out_mprj[53] = 1    
  user_project_wrapper/wbs_dat_o[14] = 1   |  mgmt_core_wrapper/la_output[53] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[15]                    |Net: \la_data_out_mprj[52]                 
  mgmt_protect/mprj_dat_i_user[15] = 1     |  mgmt_protect/la_data_out_mprj[52] = 1    
  user_project_wrapper/wbs_dat_o[15] = 1   |  mgmt_core_wrapper/la_output[52] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[16]                    |Net: \la_data_out_mprj[51]                 
  mgmt_protect/mprj_dat_i_user[16] = 1     |  mgmt_protect/la_data_out_mprj[51] = 1    
  user_project_wrapper/wbs_dat_o[16] = 1   |  mgmt_core_wrapper/la_output[51] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[17]                    |Net: \la_data_out_mprj[50]                 
  mgmt_protect/mprj_dat_i_user[17] = 1     |  mgmt_protect/la_data_out_mprj[50] = 1    
  user_project_wrapper/wbs_dat_o[17] = 1   |  mgmt_core_wrapper/la_output[50] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[18]                    |Net: \la_data_out_mprj[49]                 
  mgmt_protect/mprj_dat_i_user[18] = 1     |  mgmt_protect/la_data_out_mprj[49] = 1    
  user_project_wrapper/wbs_dat_o[18] = 1   |  mgmt_core_wrapper/la_output[49] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[19]                    |Net: \la_data_out_mprj[48]                 
  mgmt_protect/mprj_dat_i_user[19] = 1     |  mgmt_protect/la_data_out_mprj[48] = 1    
  user_project_wrapper/wbs_dat_o[19] = 1   |  mgmt_core_wrapper/la_output[48] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[1]                     |Net: \la_data_out_mprj[47]                 
  mgmt_protect/mprj_dat_i_user[1] = 1      |  mgmt_protect/la_data_out_mprj[47] = 1    
  user_project_wrapper/wbs_dat_o[1] = 1    |  mgmt_core_wrapper/la_output[47] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[20]                    |Net: \la_data_out_mprj[46]                 
  mgmt_protect/mprj_dat_i_user[20] = 1     |  mgmt_protect/la_data_out_mprj[46] = 1    
  user_project_wrapper/wbs_dat_o[20] = 1   |  mgmt_core_wrapper/la_output[46] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[21]                    |Net: \la_data_out_mprj[45]                 
  mgmt_protect/mprj_dat_i_user[21] = 1     |  mgmt_protect/la_data_out_mprj[45] = 1    
  user_project_wrapper/wbs_dat_o[21] = 1   |  mgmt_core_wrapper/la_output[45] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[22]                    |Net: \la_data_out_mprj[44]                 
  mgmt_protect/mprj_dat_i_user[22] = 1     |  mgmt_protect/la_data_out_mprj[44] = 1    
  user_project_wrapper/wbs_dat_o[22] = 1   |  mgmt_core_wrapper/la_output[44] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[23]                    |Net: \la_data_out_mprj[43]                 
  mgmt_protect/mprj_dat_i_user[23] = 1     |  mgmt_protect/la_data_out_mprj[43] = 1    
  user_project_wrapper/wbs_dat_o[23] = 1   |  mgmt_core_wrapper/la_output[43] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[24]                    |Net: \la_data_out_mprj[42]                 
  mgmt_protect/mprj_dat_i_user[24] = 1     |  mgmt_protect/la_data_out_mprj[42] = 1    
  user_project_wrapper/wbs_dat_o[24] = 1   |  mgmt_core_wrapper/la_output[42] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[25]                    |Net: \la_data_out_mprj[41]                 
  mgmt_protect/mprj_dat_i_user[25] = 1     |  mgmt_protect/la_data_out_mprj[41] = 1    
  user_project_wrapper/wbs_dat_o[25] = 1   |  mgmt_core_wrapper/la_output[41] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[26]                    |Net: \la_data_out_mprj[40]                 
  mgmt_protect/mprj_dat_i_user[26] = 1     |  mgmt_protect/la_data_out_mprj[40] = 1    
  user_project_wrapper/wbs_dat_o[26] = 1   |  mgmt_core_wrapper/la_output[40] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[27]                    |Net: \la_data_out_mprj[39]                 
  mgmt_protect/mprj_dat_i_user[27] = 1     |  mgmt_protect/la_data_out_mprj[39] = 1    
  user_project_wrapper/wbs_dat_o[27] = 1   |  mgmt_core_wrapper/la_output[39] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[28]                    |Net: \la_data_out_mprj[38]                 
  mgmt_protect/mprj_dat_i_user[28] = 1     |  mgmt_protect/la_data_out_mprj[38] = 1    
  user_project_wrapper/wbs_dat_o[28] = 1   |  mgmt_core_wrapper/la_output[38] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[29]                    |Net: \la_data_out_mprj[37]                 
  mgmt_protect/mprj_dat_i_user[29] = 1     |  mgmt_protect/la_data_out_mprj[37] = 1    
  user_project_wrapper/wbs_dat_o[29] = 1   |  mgmt_core_wrapper/la_output[37] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[2]                     |Net: \la_data_out_mprj[36]                 
  mgmt_protect/mprj_dat_i_user[2] = 1      |  mgmt_protect/la_data_out_mprj[36] = 1    
  user_project_wrapper/wbs_dat_o[2] = 1    |  mgmt_core_wrapper/la_output[36] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[30]                    |Net: \la_data_out_mprj[35]                 
  mgmt_protect/mprj_dat_i_user[30] = 1     |  mgmt_protect/la_data_out_mprj[35] = 1    
  user_project_wrapper/wbs_dat_o[30] = 1   |  mgmt_core_wrapper/la_output[35] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[31]                    |Net: \la_data_out_mprj[34]                 
  mgmt_protect/mprj_dat_i_user[31] = 1     |  mgmt_protect/la_data_out_mprj[34] = 1    
  user_project_wrapper/wbs_dat_o[31] = 1   |  mgmt_core_wrapper/la_output[34] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[3]                     |Net: \la_data_out_mprj[33]                 
  mgmt_protect/mprj_dat_i_user[3] = 1      |  mgmt_protect/la_data_out_mprj[33] = 1    
  user_project_wrapper/wbs_dat_o[3] = 1    |  mgmt_core_wrapper/la_output[33] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[4]                     |Net: \la_data_out_mprj[32]                 
  mgmt_protect/mprj_dat_i_user[4] = 1      |  mgmt_protect/la_data_out_mprj[32] = 1    
  user_project_wrapper/wbs_dat_o[4] = 1    |  mgmt_core_wrapper/la_output[32] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[5]                     |Net: \la_data_out_mprj[31]                 
  mgmt_protect/mprj_dat_i_user[5] = 1      |  mgmt_protect/la_data_out_mprj[31] = 1    
  user_project_wrapper/wbs_dat_o[5] = 1    |  mgmt_core_wrapper/la_output[31] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[6]                     |Net: \la_data_out_mprj[30]                 
  mgmt_protect/mprj_dat_i_user[6] = 1      |  mgmt_protect/la_data_out_mprj[30] = 1    
  user_project_wrapper/wbs_dat_o[6] = 1    |  mgmt_core_wrapper/la_output[30] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[7]                     |Net: \la_data_out_mprj[29]                 
  mgmt_protect/mprj_dat_i_user[7] = 1      |  mgmt_protect/la_data_out_mprj[29] = 1    
  user_project_wrapper/wbs_dat_o[7] = 1    |  mgmt_core_wrapper/la_output[29] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[8]                     |Net: \la_data_out_mprj[28]                 
  mgmt_protect/mprj_dat_i_user[8] = 1      |  mgmt_protect/la_data_out_mprj[28] = 1    
  user_project_wrapper/wbs_dat_o[8] = 1    |  mgmt_core_wrapper/la_output[28] = 1      
                                           |                                           
Net: mprj/wbs_dat_o[9]                     |Net: \la_data_out_mprj[27]                 
  mgmt_protect/mprj_dat_i_user[9] = 1      |  mgmt_protect/la_data_out_mprj[27] = 1    
  user_project_wrapper/wbs_dat_o[9] = 1    |  mgmt_core_wrapper/la_output[27] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[0]                     |Net: \la_data_out_mprj[26]                 
  mgmt_protect/mprj_dat_o_user[0] = 1      |  mgmt_protect/la_data_out_mprj[26] = 1    
  user_project_wrapper/wbs_dat_i[0] = 1    |  mgmt_core_wrapper/la_output[26] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[10]                    |Net: \la_data_out_mprj[25]                 
  mgmt_protect/mprj_dat_o_user[10] = 1     |  mgmt_protect/la_data_out_mprj[25] = 1    
  user_project_wrapper/wbs_dat_i[10] = 1   |  mgmt_core_wrapper/la_output[25] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[11]                    |Net: \la_data_out_mprj[24]                 
  mgmt_protect/mprj_dat_o_user[11] = 1     |  mgmt_protect/la_data_out_mprj[24] = 1    
  user_project_wrapper/wbs_dat_i[11] = 1   |  mgmt_core_wrapper/la_output[24] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[12]                    |Net: \la_data_out_mprj[23]                 
  mgmt_protect/mprj_dat_o_user[12] = 1     |  mgmt_protect/la_data_out_mprj[23] = 1    
  user_project_wrapper/wbs_dat_i[12] = 1   |  mgmt_core_wrapper/la_output[23] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[13]                    |Net: \la_data_out_mprj[22]                 
  mgmt_protect/mprj_dat_o_user[13] = 1     |  mgmt_protect/la_data_out_mprj[22] = 1    
  user_project_wrapper/wbs_dat_i[13] = 1   |  mgmt_core_wrapper/la_output[22] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[14]                    |Net: \la_data_out_mprj[21]                 
  mgmt_protect/mprj_dat_o_user[14] = 1     |  mgmt_protect/la_data_out_mprj[21] = 1    
  user_project_wrapper/wbs_dat_i[14] = 1   |  mgmt_core_wrapper/la_output[21] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[15]                    |Net: \la_data_out_mprj[20]                 
  mgmt_protect/mprj_dat_o_user[15] = 1     |  mgmt_protect/la_data_out_mprj[20] = 1    
  user_project_wrapper/wbs_dat_i[15] = 1   |  mgmt_core_wrapper/la_output[20] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[16]                    |Net: \la_data_out_mprj[19]                 
  mgmt_protect/mprj_dat_o_user[16] = 1     |  mgmt_protect/la_data_out_mprj[19] = 1    
  user_project_wrapper/wbs_dat_i[16] = 1   |  mgmt_core_wrapper/la_output[19] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[17]                    |Net: \la_data_out_mprj[18]                 
  mgmt_protect/mprj_dat_o_user[17] = 1     |  mgmt_protect/la_data_out_mprj[18] = 1    
  user_project_wrapper/wbs_dat_i[17] = 1   |  mgmt_core_wrapper/la_output[18] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[18]                    |Net: \la_data_out_mprj[17]                 
  mgmt_protect/mprj_dat_o_user[18] = 1     |  mgmt_protect/la_data_out_mprj[17] = 1    
  user_project_wrapper/wbs_dat_i[18] = 1   |  mgmt_core_wrapper/la_output[17] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[19]                    |Net: \la_data_out_mprj[16]                 
  mgmt_protect/mprj_dat_o_user[19] = 1     |  mgmt_protect/la_data_out_mprj[16] = 1    
  user_project_wrapper/wbs_dat_i[19] = 1   |  mgmt_core_wrapper/la_output[16] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[1]                     |Net: \la_data_out_mprj[15]                 
  mgmt_protect/mprj_dat_o_user[1] = 1      |  mgmt_protect/la_data_out_mprj[15] = 1    
  user_project_wrapper/wbs_dat_i[1] = 1    |  mgmt_core_wrapper/la_output[15] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[20]                    |Net: \la_data_out_mprj[14]                 
  mgmt_protect/mprj_dat_o_user[20] = 1     |  mgmt_protect/la_data_out_mprj[14] = 1    
  user_project_wrapper/wbs_dat_i[20] = 1   |  mgmt_core_wrapper/la_output[14] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[21]                    |Net: \la_data_out_mprj[13]                 
  mgmt_protect/mprj_dat_o_user[21] = 1     |  mgmt_protect/la_data_out_mprj[13] = 1    
  user_project_wrapper/wbs_dat_i[21] = 1   |  mgmt_core_wrapper/la_output[13] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[22]                    |Net: \la_data_out_mprj[12]                 
  mgmt_protect/mprj_dat_o_user[22] = 1     |  mgmt_protect/la_data_out_mprj[12] = 1    
  user_project_wrapper/wbs_dat_i[22] = 1   |  mgmt_core_wrapper/la_output[12] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[23]                    |Net: \la_data_out_mprj[11]                 
  mgmt_protect/mprj_dat_o_user[23] = 1     |  mgmt_protect/la_data_out_mprj[11] = 1    
  user_project_wrapper/wbs_dat_i[23] = 1   |  mgmt_core_wrapper/la_output[11] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[24]                    |Net: \la_data_out_mprj[10]                 
  mgmt_protect/mprj_dat_o_user[24] = 1     |  mgmt_protect/la_data_out_mprj[10] = 1    
  user_project_wrapper/wbs_dat_i[24] = 1   |  mgmt_core_wrapper/la_output[10] = 1      
                                           |                                           
Net: mprj/wbs_dat_i[25]                    |Net: \la_data_out_mprj[9]                  
  mgmt_protect/mprj_dat_o_user[25] = 1     |  mgmt_protect/la_data_out_mprj[9] = 1     
  user_project_wrapper/wbs_dat_i[25] = 1   |  mgmt_core_wrapper/la_output[9] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[26]                    |Net: \la_data_out_mprj[8]                  
  mgmt_protect/mprj_dat_o_user[26] = 1     |  mgmt_protect/la_data_out_mprj[8] = 1     
  user_project_wrapper/wbs_dat_i[26] = 1   |  mgmt_core_wrapper/la_output[8] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[27]                    |Net: \la_data_out_mprj[7]                  
  mgmt_protect/mprj_dat_o_user[27] = 1     |  mgmt_protect/la_data_out_mprj[7] = 1     
  user_project_wrapper/wbs_dat_i[27] = 1   |  mgmt_core_wrapper/la_output[7] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[28]                    |Net: \la_data_out_mprj[6]                  
  mgmt_protect/mprj_dat_o_user[28] = 1     |  mgmt_protect/la_data_out_mprj[6] = 1     
  user_project_wrapper/wbs_dat_i[28] = 1   |  mgmt_core_wrapper/la_output[6] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[29]                    |Net: \la_data_out_mprj[5]                  
  mgmt_protect/mprj_dat_o_user[29] = 1     |  mgmt_protect/la_data_out_mprj[5] = 1     
  user_project_wrapper/wbs_dat_i[29] = 1   |  mgmt_core_wrapper/la_output[5] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[2]                     |Net: \la_data_out_mprj[4]                  
  mgmt_protect/mprj_dat_o_user[2] = 1      |  mgmt_protect/la_data_out_mprj[4] = 1     
  user_project_wrapper/wbs_dat_i[2] = 1    |  mgmt_core_wrapper/la_output[4] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[30]                    |Net: \la_data_out_mprj[3]                  
  mgmt_protect/mprj_dat_o_user[30] = 1     |  mgmt_protect/la_data_out_mprj[3] = 1     
  user_project_wrapper/wbs_dat_i[30] = 1   |  mgmt_core_wrapper/la_output[3] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[31]                    |Net: \la_data_out_mprj[2]                  
  mgmt_protect/mprj_dat_o_user[31] = 1     |  mgmt_protect/la_data_out_mprj[2] = 1     
  user_project_wrapper/wbs_dat_i[31] = 1   |  mgmt_core_wrapper/la_output[2] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[3]                     |Net: \la_data_out_mprj[1]                  
  mgmt_protect/mprj_dat_o_user[3] = 1      |  mgmt_protect/la_data_out_mprj[1] = 1     
  user_project_wrapper/wbs_dat_i[3] = 1    |  mgmt_core_wrapper/la_output[1] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[4]                     |Net: \la_data_out_mprj[0]                  
  mgmt_protect/mprj_dat_o_user[4] = 1      |  mgmt_protect/la_data_out_mprj[0] = 1     
  user_project_wrapper/wbs_dat_i[4] = 1    |  mgmt_core_wrapper/la_output[0] = 1       
                                           |                                           
Net: mprj/wbs_dat_i[5]                     |Net: \la_iena_mprj[63]                     
  mgmt_protect/mprj_dat_o_user[5] = 1      |  mgmt_protect/la_iena_mprj[63] = 1        
  user_project_wrapper/wbs_dat_i[5] = 1    |  mgmt_core_wrapper/la_iena[63] = 1        
                                           |                                           
Net: mprj/wbs_dat_i[6]                     |Net: \la_iena_mprj[62]                     
  mgmt_protect/mprj_dat_o_user[6] = 1      |  mgmt_protect/la_iena_mprj[62] = 1        
  user_project_wrapper/wbs_dat_i[6] = 1    |  mgmt_core_wrapper/la_iena[62] = 1        
                                           |                                           
Net: mprj/wbs_dat_i[7]                     |Net: \la_iena_mprj[61]                     
  mgmt_protect/mprj_dat_o_user[7] = 1      |  mgmt_protect/la_iena_mprj[61] = 1        
  user_project_wrapper/wbs_dat_i[7] = 1    |  mgmt_core_wrapper/la_iena[61] = 1        
                                           |                                           
Net: mprj/wbs_dat_i[8]                     |Net: \la_iena_mprj[60]                     
  mgmt_protect/mprj_dat_o_user[8] = 1      |  mgmt_protect/la_iena_mprj[60] = 1        
  user_project_wrapper/wbs_dat_i[8] = 1    |  mgmt_core_wrapper/la_iena[60] = 1        
                                           |                                           
Net: mprj/wbs_dat_i[9]                     |Net: \la_iena_mprj[59]                     
  mgmt_protect/mprj_dat_o_user[9] = 1      |  mgmt_protect/la_iena_mprj[59] = 1        
  user_project_wrapper/wbs_dat_i[9] = 1    |  mgmt_core_wrapper/la_iena[59] = 1        
                                           |                                           
Net: mprj/wbs_sel_i[0]                     |Net: \la_iena_mprj[58]                     
  mgmt_protect/mprj_sel_o_user[0] = 1      |  mgmt_protect/la_iena_mprj[58] = 1        
  user_project_wrapper/wbs_sel_i[0] = 1    |  mgmt_core_wrapper/la_iena[58] = 1        
                                           |                                           
Net: mprj/wbs_sel_i[1]                     |Net: \la_iena_mprj[57]                     
  mgmt_protect/mprj_sel_o_user[1] = 1      |  mgmt_protect/la_iena_mprj[57] = 1        
  user_project_wrapper/wbs_sel_i[1] = 1    |  mgmt_core_wrapper/la_iena[57] = 1        
                                           |                                           
Net: mprj/wbs_sel_i[2]                     |Net: \la_iena_mprj[56]                     
  mgmt_protect/mprj_sel_o_user[2] = 1      |  mgmt_protect/la_iena_mprj[56] = 1        
  user_project_wrapper/wbs_sel_i[2] = 1    |  mgmt_core_wrapper/la_iena[56] = 1        
                                           |                                           
Net: mprj/wbs_sel_i[3]                     |Net: \la_iena_mprj[55]                     
  mgmt_protect/mprj_sel_o_user[3] = 1      |  mgmt_protect/la_iena_mprj[55] = 1        
  user_project_wrapper/wbs_sel_i[3] = 1    |  mgmt_core_wrapper/la_iena[55] = 1        
                                           |                                           
Net: mprj/wbs_stb_i                        |Net: \la_iena_mprj[54]                     
  mgmt_protect/mprj_stb_o_user = 1         |  mgmt_protect/la_iena_mprj[54] = 1        
  user_project_wrapper/wbs_stb_i = 1       |  mgmt_core_wrapper/la_iena[54] = 1        
                                           |                                           
Net: mprj/wbs_we_i                         |Net: \la_iena_mprj[53]                     
  mgmt_protect/mprj_we_o_user = 1          |  mgmt_protect/la_iena_mprj[53] = 1        
  user_project_wrapper/wbs_we_i = 1        |  mgmt_core_wrapper/la_iena[53] = 1        
                                           |                                           
Net: mprj/wb_clk_i                         |Net: \la_iena_mprj[52]                     
  mgmt_protect/user_clock = 1              |  mgmt_protect/la_iena_mprj[52] = 1        
  user_project_wrapper/wb_clk_i = 1        |  mgmt_core_wrapper/la_iena[52] = 1        
                                           |                                           
Net: mprj/user_clock2                      |Net: \la_iena_mprj[51]                     
  mgmt_protect/user_clock2 = 1             |  mgmt_protect/la_iena_mprj[51] = 1        
  user_project_wrapper/user_clock2 = 1     |  mgmt_core_wrapper/la_iena[51] = 1        
                                           |                                           
Net: mprj/user_irq[0]                      |Net: \la_iena_mprj[50]                     
  mgmt_protect/user_irq_core[0] = 1        |  mgmt_protect/la_iena_mprj[50] = 1        
  user_project_wrapper/user_irq[0] = 1     |  mgmt_core_wrapper/la_iena[50] = 1        
                                           |                                           
Net: mprj/user_irq[1]                      |Net: \la_iena_mprj[49]                     
  mgmt_protect/user_irq_core[1] = 1        |  mgmt_protect/la_iena_mprj[49] = 1        
  user_project_wrapper/user_irq[1] = 1     |  mgmt_core_wrapper/la_iena[49] = 1        
                                           |                                           
Net: mprj/user_irq[2]                      |Net: \la_iena_mprj[48]                     
  mgmt_protect/user_irq_core[2] = 1        |  mgmt_protect/la_iena_mprj[48] = 1        
  user_project_wrapper/user_irq[2] = 1     |  mgmt_core_wrapper/la_iena[48] = 1        
                                           |                                           
Net: mprj/wb_rst_i                         |Net: \la_iena_mprj[47]                     
  mgmt_protect/user_reset = 1              |  mgmt_protect/la_iena_mprj[47] = 1        
  user_project_wrapper/wb_rst_i = 1        |  mgmt_core_wrapper/la_iena[47] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[34]         |Net: \la_iena_mprj[46]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[46] = 1        
  housekeeping/mgmt_gpio_in[34] = 1        |  mgmt_core_wrapper/la_iena[46] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[34]        |Net: \la_iena_mprj[45]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[45] = 1        
  housekeeping/mgmt_gpio_out[34] = 1       |  mgmt_core_wrapper/la_iena[45] = 1        
                                           |                                           
Net: mprj/io_in[34]                        |Net: \la_iena_mprj[44]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[44] = 1        
  user_project_wrapper/io_in[34] = 1       |  mgmt_core_wrapper/la_iena[44] = 1        
                                           |                                           
Net: mprj/io_oeb[34]                       |Net: \la_iena_mprj[43]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[43] = 1        
  user_project_wrapper/io_oeb[34] = 1      |  mgmt_core_wrapper/la_iena[43] = 1        
                                           |                                           
Net: mprj/io_out[34]                       |Net: \la_iena_mprj[42]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[42] = 1        
  user_project_wrapper/io_out[34] = 1      |  mgmt_core_wrapper/la_iena[42] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[36]         |Net: \la_iena_mprj[41]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[41] = 1        
  housekeeping/mgmt_gpio_in[36] = 1        |  mgmt_core_wrapper/la_iena[41] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[36]        |Net: \la_iena_mprj[40]                     
  gpio_control_block/mgmt_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[40] = 1        
  housekeeping/mgmt_gpio_oeb[36] = 1       |  mgmt_core_wrapper/la_iena[40] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[36]        |Net: \la_iena_mprj[39]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[39] = 1        
  housekeeping/mgmt_gpio_out[36] = 1       |  mgmt_core_wrapper/la_iena[39] = 1        
                                           |                                           
Net: mprj/io_in[36]                        |Net: \la_iena_mprj[38]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[38] = 1        
  user_project_wrapper/io_in[36] = 1       |  mgmt_core_wrapper/la_iena[38] = 1        
                                           |                                           
Net: mprj/io_oeb[36]                       |Net: \la_iena_mprj[37]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[37] = 1        
  user_project_wrapper/io_oeb[36] = 1      |  mgmt_core_wrapper/la_iena[37] = 1        
                                           |                                           
Net: mprj/io_out[36]                       |Net: \la_iena_mprj[36]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[36] = 1        
  user_project_wrapper/io_out[36] = 1      |  mgmt_core_wrapper/la_iena[36] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[13]         |Net: \la_iena_mprj[35]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[35] = 1        
  housekeeping/mgmt_gpio_in[13] = 1        |  mgmt_core_wrapper/la_iena[35] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[13]        |Net: \la_iena_mprj[34]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[34] = 1        
  housekeeping/mgmt_gpio_out[13] = 1       |  mgmt_core_wrapper/la_iena[34] = 1        
                                           |                                           
Net: mprj/io_in[13]                        |Net: \la_iena_mprj[33]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[33] = 1        
  user_project_wrapper/io_in[13] = 1       |  mgmt_core_wrapper/la_iena[33] = 1        
                                           |                                           
Net: mprj/io_oeb[13]                       |Net: \la_iena_mprj[32]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[32] = 1        
  user_project_wrapper/io_oeb[13] = 1      |  mgmt_core_wrapper/la_iena[32] = 1        
                                           |                                           
Net: mprj/io_out[13]                       |Net: \la_iena_mprj[31]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[31] = 1        
  user_project_wrapper/io_out[13] = 1      |  mgmt_core_wrapper/la_iena[31] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[32]         |Net: \la_iena_mprj[30]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[30] = 1        
  housekeeping/mgmt_gpio_in[32] = 1        |  mgmt_core_wrapper/la_iena[30] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[32]        |Net: \la_iena_mprj[29]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[29] = 1        
  housekeeping/mgmt_gpio_out[32] = 1       |  mgmt_core_wrapper/la_iena[29] = 1        
                                           |                                           
Net: mprj/io_in[32]                        |Net: \la_iena_mprj[28]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[28] = 1        
  user_project_wrapper/io_in[32] = 1       |  mgmt_core_wrapper/la_iena[28] = 1        
                                           |                                           
Net: mprj/io_oeb[32]                       |Net: \la_iena_mprj[27]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[27] = 1        
  user_project_wrapper/io_oeb[32] = 1      |  mgmt_core_wrapper/la_iena[27] = 1        
                                           |                                           
Net: mprj/io_out[32]                       |Net: \la_iena_mprj[26]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[26] = 1        
  user_project_wrapper/io_out[32] = 1      |  mgmt_core_wrapper/la_iena[26] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[4]          |Net: \la_iena_mprj[25]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[25] = 1        
  housekeeping/mgmt_gpio_in[4] = 1         |  mgmt_core_wrapper/la_iena[25] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[4]         |Net: \la_iena_mprj[24]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[24] = 1        
  housekeeping/mgmt_gpio_out[4] = 1        |  mgmt_core_wrapper/la_iena[24] = 1        
                                           |                                           
Net: mprj/io_in[4]                         |Net: \la_iena_mprj[23]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[23] = 1        
  user_project_wrapper/io_in[4] = 1        |  mgmt_core_wrapper/la_iena[23] = 1        
                                           |                                           
Net: mprj/io_oeb[4]                        |Net: \la_iena_mprj[22]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[22] = 1        
  user_project_wrapper/io_oeb[4] = 1       |  mgmt_core_wrapper/la_iena[22] = 1        
                                           |                                           
Net: mprj/io_out[4]                        |Net: \la_iena_mprj[21]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[21] = 1        
  user_project_wrapper/io_out[4] = 1       |  mgmt_core_wrapper/la_iena[21] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[27]         |Net: \la_iena_mprj[20]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[20] = 1        
  housekeeping/mgmt_gpio_in[27] = 1        |  mgmt_core_wrapper/la_iena[20] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[27]        |Net: \la_iena_mprj[19]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[19] = 1        
  housekeeping/mgmt_gpio_out[27] = 1       |  mgmt_core_wrapper/la_iena[19] = 1        
                                           |                                           
Net: mprj/io_in[27]                        |Net: \la_iena_mprj[18]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[18] = 1        
  user_project_wrapper/io_in[27] = 1       |  mgmt_core_wrapper/la_iena[18] = 1        
                                           |                                           
Net: mprj/io_oeb[27]                       |Net: \la_iena_mprj[17]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[17] = 1        
  user_project_wrapper/io_oeb[27] = 1      |  mgmt_core_wrapper/la_iena[17] = 1        
                                           |                                           
Net: mprj/io_out[27]                       |Net: \la_iena_mprj[16]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[16] = 1        
  user_project_wrapper/io_out[27] = 1      |  mgmt_core_wrapper/la_iena[16] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[11]         |Net: \la_iena_mprj[15]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[15] = 1        
  housekeeping/mgmt_gpio_in[11] = 1        |  mgmt_core_wrapper/la_iena[15] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[11]        |Net: \la_iena_mprj[14]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[14] = 1        
  housekeeping/mgmt_gpio_out[11] = 1       |  mgmt_core_wrapper/la_iena[14] = 1        
                                           |                                           
Net: mprj/io_in[11]                        |Net: \la_iena_mprj[13]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[13] = 1        
  user_project_wrapper/io_in[11] = 1       |  mgmt_core_wrapper/la_iena[13] = 1        
                                           |                                           
Net: mprj/io_oeb[11]                       |Net: \la_iena_mprj[12]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[12] = 1        
  user_project_wrapper/io_oeb[11] = 1      |  mgmt_core_wrapper/la_iena[12] = 1        
                                           |                                           
Net: mprj/io_out[11]                       |Net: \la_iena_mprj[11]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[11] = 1        
  user_project_wrapper/io_out[11] = 1      |  mgmt_core_wrapper/la_iena[11] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_in[30]         |Net: \la_iena_mprj[10]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[10] = 1        
  housekeeping/mgmt_gpio_in[30] = 1        |  mgmt_core_wrapper/la_iena[10] = 1        
                                           |                                           
Net: housekeeping/mgmt_gpio_out[30]        |Net: \la_iena_mprj[9]                      
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[9] = 1         
  housekeeping/mgmt_gpio_out[30] = 1       |  mgmt_core_wrapper/la_iena[9] = 1         
                                           |                                           
Net: mprj/io_in[30]                        |Net: \la_iena_mprj[8]                      
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[8] = 1         
  user_project_wrapper/io_in[30] = 1       |  mgmt_core_wrapper/la_iena[8] = 1         
                                           |                                           
Net: mprj/io_oeb[30]                       |Net: \la_iena_mprj[7]                      
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[7] = 1         
  user_project_wrapper/io_oeb[30] = 1      |  mgmt_core_wrapper/la_iena[7] = 1         
                                           |                                           
Net: mprj/io_out[30]                       |Net: \la_iena_mprj[6]                      
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[6] = 1         
  user_project_wrapper/io_out[30] = 1      |  mgmt_core_wrapper/la_iena[6] = 1         
                                           |                                           
Net: housekeeping/mgmt_gpio_in[2]          |Net: \la_iena_mprj[5]                      
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[5] = 1         
  housekeeping/mgmt_gpio_in[2] = 1         |  mgmt_core_wrapper/la_iena[5] = 1         
                                           |                                           
Net: housekeeping/mgmt_gpio_out[2]         |Net: \la_iena_mprj[4]                      
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_iena_mprj[4] = 1         
  housekeeping/mgmt_gpio_out[2] = 1        |  mgmt_core_wrapper/la_iena[4] = 1         
                                           |                                           
Net: mprj/io_in[2]                         |Net: \la_iena_mprj[3]                      
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_iena_mprj[3] = 1         
  user_project_wrapper/io_in[2] = 1        |  mgmt_core_wrapper/la_iena[3] = 1         
                                           |                                           
Net: mprj/io_oeb[2]                        |Net: \la_iena_mprj[2]                      
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_iena_mprj[2] = 1         
  user_project_wrapper/io_oeb[2] = 1       |  mgmt_core_wrapper/la_iena[2] = 1         
                                           |                                           
Net: mprj/io_out[2]                        |Net: \la_iena_mprj[1]                      
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_iena_mprj[1] = 1         
  user_project_wrapper/io_out[2] = 1       |  mgmt_core_wrapper/la_iena[1] = 1         
                                           |                                           
Net: housekeeping/mgmt_gpio_in[25]         |Net: \la_iena_mprj[0]                      
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_iena_mprj[0] = 1         
  housekeeping/mgmt_gpio_in[25] = 1        |  mgmt_core_wrapper/la_iena[0] = 1         
                                           |                                           
Net: housekeeping/mgmt_gpio_out[25]        |Net: \la_oenb_user[63]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_oenb_core[63] = 1        
  housekeeping/mgmt_gpio_out[25] = 1       |  user_project_wrapper/la_oenb[63] = 1     
                                           |                                           
Net: mprj/io_in[25]                        |Net: \la_oenb_user[62]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_oenb_core[62] = 1        
  user_project_wrapper/io_in[25] = 1       |  user_project_wrapper/la_oenb[62] = 1     
                                           |                                           
Net: mprj/io_oeb[25]                       |Net: \la_oenb_user[61]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_oenb_core[61] = 1        
  user_project_wrapper/io_oeb[25] = 1      |  user_project_wrapper/la_oenb[61] = 1     
                                           |                                           
Net: mprj/io_out[25]                       |Net: \la_oenb_user[60]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_oenb_core[60] = 1        
  user_project_wrapper/io_out[25] = 1      |  user_project_wrapper/la_oenb[60] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[9]          |Net: \la_oenb_user[59]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_oenb_core[59] = 1        
  housekeeping/mgmt_gpio_in[9] = 1         |  user_project_wrapper/la_oenb[59] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[9]         |Net: \la_oenb_user[58]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_oenb_core[58] = 1        
  housekeeping/mgmt_gpio_out[9] = 1        |  user_project_wrapper/la_oenb[58] = 1     
                                           |                                           
Net: mprj/io_in[9]                         |Net: \la_oenb_user[57]                     
  gpio_control_block/user_gpio_in = 1      |  mgmt_protect/la_oenb_core[57] = 1        
  user_project_wrapper/io_in[9] = 1        |  user_project_wrapper/la_oenb[57] = 1     
                                           |                                           
Net: mprj/io_oeb[9]                        |Net: \la_oenb_user[56]                     
  gpio_control_block/user_gpio_oeb = 1     |  mgmt_protect/la_oenb_core[56] = 1        
  user_project_wrapper/io_oeb[9] = 1       |  user_project_wrapper/la_oenb[56] = 1     
                                           |                                           
Net: mprj/io_out[9]                        |Net: \la_oenb_user[55]                     
  gpio_control_block/user_gpio_out = 1     |  mgmt_protect/la_oenb_core[55] = 1        
  user_project_wrapper/io_out[9] = 1       |  user_project_wrapper/la_oenb[55] = 1     
                                           |                                           
Net: mprj/io_in[16]                        |Net: \la_oenb_user[54]                     
  user_project_wrapper/io_in[16] = 1       |  mgmt_protect/la_oenb_core[54] = 1        
  gpio_control_block/user_gpio_in = 1      |  user_project_wrapper/la_oenb[54] = 1     
                                           |                                           
Net: mprj/io_in[1]                         |Net: \la_oenb_user[53]                     
  user_project_wrapper/io_in[1] = 1        |  mgmt_protect/la_oenb_core[53] = 1        
  gpio_control_block/user_gpio_in = 1      |  user_project_wrapper/la_oenb[53] = 1     
                                           |                                           
Net: mprj/io_in[21]                        |Net: \la_oenb_user[52]                     
  user_project_wrapper/io_in[21] = 1       |  mgmt_protect/la_oenb_core[52] = 1        
  gpio_control_block/user_gpio_in = 1      |  user_project_wrapper/la_oenb[52] = 1     
                                           |                                           
Net: mprj/io_in[23]                        |Net: \la_oenb_user[51]                     
  user_project_wrapper/io_in[23] = 1       |  mgmt_protect/la_oenb_core[51] = 1        
  gpio_control_block/user_gpio_in = 1      |  user_project_wrapper/la_oenb[51] = 1     
                                           |                                           
Net: mprj/io_in[37]                        |Net: \la_oenb_user[50]                     
  user_project_wrapper/io_in[37] = 1       |  mgmt_protect/la_oenb_core[50] = 1        
  gpio_control_block/user_gpio_in = 1      |  user_project_wrapper/la_oenb[50] = 1     
                                           |                                           
Net: mprj/io_in[7]                         |Net: \la_oenb_user[49]                     
  user_project_wrapper/io_in[7] = 1        |  mgmt_protect/la_oenb_core[49] = 1        
  gpio_control_block/user_gpio_in = 1      |  user_project_wrapper/la_oenb[49] = 1     
                                           |                                           
Net: mprj/io_oeb[16]                       |Net: \la_oenb_user[48]                     
  user_project_wrapper/io_oeb[16] = 1      |  mgmt_protect/la_oenb_core[48] = 1        
  gpio_control_block/user_gpio_oeb = 1     |  user_project_wrapper/la_oenb[48] = 1     
                                           |                                           
Net: mprj/io_oeb[1]                        |Net: \la_oenb_user[47]                     
  user_project_wrapper/io_oeb[1] = 1       |  mgmt_protect/la_oenb_core[47] = 1        
  gpio_control_block/user_gpio_oeb = 1     |  user_project_wrapper/la_oenb[47] = 1     
                                           |                                           
Net: mprj/io_oeb[21]                       |Net: \la_oenb_user[46]                     
  user_project_wrapper/io_oeb[21] = 1      |  mgmt_protect/la_oenb_core[46] = 1        
  gpio_control_block/user_gpio_oeb = 1     |  user_project_wrapper/la_oenb[46] = 1     
                                           |                                           
Net: mprj/io_oeb[23]                       |Net: \la_oenb_user[45]                     
  user_project_wrapper/io_oeb[23] = 1      |  mgmt_protect/la_oenb_core[45] = 1        
  gpio_control_block/user_gpio_oeb = 1     |  user_project_wrapper/la_oenb[45] = 1     
                                           |                                           
Net: mprj/io_oeb[37]                       |Net: \la_oenb_user[44]                     
  user_project_wrapper/io_oeb[37] = 1      |  mgmt_protect/la_oenb_core[44] = 1        
  gpio_control_block/user_gpio_oeb = 1     |  user_project_wrapper/la_oenb[44] = 1     
                                           |                                           
Net: mprj/io_oeb[7]                        |Net: \la_oenb_user[43]                     
  user_project_wrapper/io_oeb[7] = 1       |  mgmt_protect/la_oenb_core[43] = 1        
  gpio_control_block/user_gpio_oeb = 1     |  user_project_wrapper/la_oenb[43] = 1     
                                           |                                           
Net: mprj/io_out[16]                       |Net: \la_oenb_user[42]                     
  user_project_wrapper/io_out[16] = 1      |  mgmt_protect/la_oenb_core[42] = 1        
  gpio_control_block/user_gpio_out = 1     |  user_project_wrapper/la_oenb[42] = 1     
                                           |                                           
Net: mprj/io_out[1]                        |Net: \la_oenb_user[41]                     
  user_project_wrapper/io_out[1] = 1       |  mgmt_protect/la_oenb_core[41] = 1        
  gpio_control_block/user_gpio_out = 1     |  user_project_wrapper/la_oenb[41] = 1     
                                           |                                           
Net: mprj/io_out[21]                       |Net: \la_oenb_user[40]                     
  user_project_wrapper/io_out[21] = 1      |  mgmt_protect/la_oenb_core[40] = 1        
  gpio_control_block/user_gpio_out = 1     |  user_project_wrapper/la_oenb[40] = 1     
                                           |                                           
Net: mprj/io_out[23]                       |Net: \la_oenb_user[39]                     
  user_project_wrapper/io_out[23] = 1      |  mgmt_protect/la_oenb_core[39] = 1        
  gpio_control_block/user_gpio_out = 1     |  user_project_wrapper/la_oenb[39] = 1     
                                           |                                           
Net: mprj/io_out[37]                       |Net: \la_oenb_user[38]                     
  user_project_wrapper/io_out[37] = 1      |  mgmt_protect/la_oenb_core[38] = 1        
  gpio_control_block/user_gpio_out = 1     |  user_project_wrapper/la_oenb[38] = 1     
                                           |                                           
Net: mprj/io_out[7]                        |Net: \la_oenb_user[37]                     
  user_project_wrapper/io_out[7] = 1       |  mgmt_protect/la_oenb_core[37] = 1        
  gpio_control_block/user_gpio_out = 1     |  user_project_wrapper/la_oenb[37] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[23]         |Net: \la_oenb_user[36]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_oenb_core[36] = 1        
  housekeeping/mgmt_gpio_in[23] = 1        |  user_project_wrapper/la_oenb[36] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[23]        |Net: \la_oenb_user[35]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_oenb_core[35] = 1        
  housekeeping/mgmt_gpio_out[23] = 1       |  user_project_wrapper/la_oenb[35] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[1]          |Net: \la_oenb_user[34]                     
  gpio_control_block/mgmt_gpio_in = 1      |  mgmt_protect/la_oenb_core[34] = 1        
  housekeeping/mgmt_gpio_in[1] = 1         |  user_project_wrapper/la_oenb[34] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[1]         |Net: \la_oenb_user[33]                     
  gpio_control_block/mgmt_gpio_oeb = 1     |  mgmt_protect/la_oenb_core[33] = 1        
  housekeeping/mgmt_gpio_oeb[1] = 1        |  user_project_wrapper/la_oenb[33] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[1]         |Net: \la_oenb_user[32]                     
  gpio_control_block/mgmt_gpio_out = 1     |  mgmt_protect/la_oenb_core[32] = 1        
  housekeeping/mgmt_gpio_out[1] = 1        |  user_project_wrapper/la_oenb[32] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[16]         |Net: \la_oenb_user[31]                     
  housekeeping/mgmt_gpio_in[16] = 1        |  mgmt_protect/la_oenb_core[31] = 1        
  gpio_control_block/mgmt_gpio_in = 1      |  user_project_wrapper/la_oenb[31] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[21]         |Net: \la_oenb_user[30]                     
  housekeeping/mgmt_gpio_in[21] = 1        |  mgmt_protect/la_oenb_core[30] = 1        
  gpio_control_block/mgmt_gpio_in = 1      |  user_project_wrapper/la_oenb[30] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[37]         |Net: \la_oenb_user[29]                     
  housekeeping/mgmt_gpio_in[37] = 1        |  mgmt_protect/la_oenb_core[29] = 1        
  gpio_control_block/mgmt_gpio_in = 1      |  user_project_wrapper/la_oenb[29] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_in[7]          |Net: \la_oenb_user[28]                     
  housekeeping/mgmt_gpio_in[7] = 1         |  mgmt_protect/la_oenb_core[28] = 1        
  gpio_control_block/mgmt_gpio_in = 1      |  user_project_wrapper/la_oenb[28] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_oeb[37]        |Net: \la_oenb_user[27]                     
  housekeeping/mgmt_gpio_oeb[37] = 1       |  mgmt_protect/la_oenb_core[27] = 1        
  gpio_control_block/mgmt_gpio_oeb = 1     |  user_project_wrapper/la_oenb[27] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[16]        |Net: \la_oenb_user[26]                     
  housekeeping/mgmt_gpio_out[16] = 1       |  mgmt_protect/la_oenb_core[26] = 1        
  gpio_control_block/mgmt_gpio_out = 1     |  user_project_wrapper/la_oenb[26] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[21]        |Net: \la_oenb_user[25]                     
  housekeeping/mgmt_gpio_out[21] = 1       |  mgmt_protect/la_oenb_core[25] = 1        
  gpio_control_block/mgmt_gpio_out = 1     |  user_project_wrapper/la_oenb[25] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[37]        |Net: \la_oenb_user[24]                     
  housekeeping/mgmt_gpio_out[37] = 1       |  mgmt_protect/la_oenb_core[24] = 1        
  gpio_control_block/mgmt_gpio_out = 1     |  user_project_wrapper/la_oenb[24] = 1     
                                           |                                           
Net: housekeeping/mgmt_gpio_out[7]         |Net: \la_oenb_user[23]                     
  housekeeping/mgmt_gpio_out[7] = 1        |  mgmt_protect/la_oenb_core[23] = 1        
  gpio_control_block/mgmt_gpio_out = 1     |  user_project_wrapper/la_oenb[23] = 1     
                                           |                                           
Net: housekeeping/serial_data_2            |Net: \la_oenb_user[22]                     
  housekeeping/serial_data_2 = 1           |  mgmt_protect/la_oenb_core[22] = 1        
  gpio_control_block/serial_data_in = 1    |  user_project_wrapper/la_oenb[22] = 1     
                                           |                                           
Net: pll/osc                               |Net: \la_oenb_user[21]                     
  digital_pll/osc = 1                      |  mgmt_protect/la_oenb_core[21] = 1        
  chip_io/clock_core = 1                   |  user_project_wrapper/la_oenb[21] = 1     
  caravel_clocking/ext_clk = 1             |                                           
                                           |                                           
Net: pll/resetb                            |Net: \la_oenb_user[20]                     
  digital_pll/resetb = 1                   |  mgmt_protect/la_oenb_core[20] = 1        
  chip_io/resetb_core = 1                  |  user_project_wrapper/la_oenb[20] = 1     
  caravel_clocking/resetb = 1              |                                           
                                           |                                           
Net: padframe/mprj_io_drive_sel[63]        |Net: \la_oenb_user[19]                     
  chip_io/mprj_io_drive_sel[63] = 1        |  mgmt_protect/la_oenb_core[19] = 1        
  gpio_control_block/pad_gpio_drive_sel[1] |  user_project_wrapper/la_oenb[19] = 1     
  gpio_control_block/pad_gpio_drive_sel[0] |                                           
                                           |                                           
Net: soc/mprj_adr_o[0]                     |Net: \la_oenb_user[18]                     
  mgmt_core_wrapper/mprj_adr_o[0] = 1      |  mgmt_protect/la_oenb_core[18] = 1        
  mgmt_protect/mprj_adr_o_core[0] = 1      |  user_project_wrapper/la_oenb[18] = 1     
  housekeeping/wb_adr_i[0] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[10]                    |Net: \la_oenb_user[17]                     
  mgmt_core_wrapper/mprj_adr_o[10] = 1     |  mgmt_protect/la_oenb_core[17] = 1        
  mgmt_protect/mprj_adr_o_core[10] = 1     |  user_project_wrapper/la_oenb[17] = 1     
  housekeeping/wb_adr_i[10] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[11]                    |Net: \la_oenb_user[16]                     
  mgmt_core_wrapper/mprj_adr_o[11] = 1     |  mgmt_protect/la_oenb_core[16] = 1        
  mgmt_protect/mprj_adr_o_core[11] = 1     |  user_project_wrapper/la_oenb[16] = 1     
  housekeeping/wb_adr_i[11] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[12]                    |Net: \la_oenb_user[15]                     
  mgmt_core_wrapper/mprj_adr_o[12] = 1     |  mgmt_protect/la_oenb_core[15] = 1        
  mgmt_protect/mprj_adr_o_core[12] = 1     |  user_project_wrapper/la_oenb[15] = 1     
  housekeeping/wb_adr_i[12] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[13]                    |Net: \la_oenb_user[14]                     
  mgmt_core_wrapper/mprj_adr_o[13] = 1     |  mgmt_protect/la_oenb_core[14] = 1        
  mgmt_protect/mprj_adr_o_core[13] = 1     |  user_project_wrapper/la_oenb[14] = 1     
  housekeeping/wb_adr_i[13] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[14]                    |Net: \la_oenb_user[13]                     
  mgmt_core_wrapper/mprj_adr_o[14] = 1     |  mgmt_protect/la_oenb_core[13] = 1        
  mgmt_protect/mprj_adr_o_core[14] = 1     |  user_project_wrapper/la_oenb[13] = 1     
  housekeeping/wb_adr_i[14] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[15]                    |Net: \la_oenb_user[12]                     
  mgmt_core_wrapper/mprj_adr_o[15] = 1     |  mgmt_protect/la_oenb_core[12] = 1        
  mgmt_protect/mprj_adr_o_core[15] = 1     |  user_project_wrapper/la_oenb[12] = 1     
  housekeeping/wb_adr_i[15] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[16]                    |Net: \la_oenb_user[11]                     
  mgmt_core_wrapper/mprj_adr_o[16] = 1     |  mgmt_protect/la_oenb_core[11] = 1        
  mgmt_protect/mprj_adr_o_core[16] = 1     |  user_project_wrapper/la_oenb[11] = 1     
  housekeeping/wb_adr_i[16] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[17]                    |Net: \la_oenb_user[10]                     
  mgmt_core_wrapper/mprj_adr_o[17] = 1     |  mgmt_protect/la_oenb_core[10] = 1        
  mgmt_protect/mprj_adr_o_core[17] = 1     |  user_project_wrapper/la_oenb[10] = 1     
  housekeeping/wb_adr_i[17] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[18]                    |Net: \la_oenb_user[9]                      
  mgmt_core_wrapper/mprj_adr_o[18] = 1     |  mgmt_protect/la_oenb_core[9] = 1         
  mgmt_protect/mprj_adr_o_core[18] = 1     |  user_project_wrapper/la_oenb[9] = 1      
  housekeeping/wb_adr_i[18] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[19]                    |Net: \la_oenb_user[8]                      
  mgmt_core_wrapper/mprj_adr_o[19] = 1     |  mgmt_protect/la_oenb_core[8] = 1         
  mgmt_protect/mprj_adr_o_core[19] = 1     |  user_project_wrapper/la_oenb[8] = 1      
  housekeeping/wb_adr_i[19] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[1]                     |Net: \la_oenb_user[7]                      
  mgmt_core_wrapper/mprj_adr_o[1] = 1      |  mgmt_protect/la_oenb_core[7] = 1         
  mgmt_protect/mprj_adr_o_core[1] = 1      |  user_project_wrapper/la_oenb[7] = 1      
  housekeeping/wb_adr_i[1] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[20]                    |Net: \la_oenb_user[6]                      
  mgmt_core_wrapper/mprj_adr_o[20] = 1     |  mgmt_protect/la_oenb_core[6] = 1         
  mgmt_protect/mprj_adr_o_core[20] = 1     |  user_project_wrapper/la_oenb[6] = 1      
  housekeeping/wb_adr_i[20] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[21]                    |Net: \la_oenb_user[5]                      
  mgmt_core_wrapper/mprj_adr_o[21] = 1     |  mgmt_protect/la_oenb_core[5] = 1         
  mgmt_protect/mprj_adr_o_core[21] = 1     |  user_project_wrapper/la_oenb[5] = 1      
  housekeeping/wb_adr_i[21] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[22]                    |Net: \la_oenb_user[4]                      
  mgmt_core_wrapper/mprj_adr_o[22] = 1     |  mgmt_protect/la_oenb_core[4] = 1         
  mgmt_protect/mprj_adr_o_core[22] = 1     |  user_project_wrapper/la_oenb[4] = 1      
  housekeeping/wb_adr_i[22] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[23]                    |Net: \la_oenb_user[3]                      
  mgmt_core_wrapper/mprj_adr_o[23] = 1     |  mgmt_protect/la_oenb_core[3] = 1         
  mgmt_protect/mprj_adr_o_core[23] = 1     |  user_project_wrapper/la_oenb[3] = 1      
  housekeeping/wb_adr_i[23] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[24]                    |Net: \la_oenb_user[2]                      
  mgmt_core_wrapper/mprj_adr_o[24] = 1     |  mgmt_protect/la_oenb_core[2] = 1         
  mgmt_protect/mprj_adr_o_core[24] = 1     |  user_project_wrapper/la_oenb[2] = 1      
  housekeeping/wb_adr_i[24] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[25]                    |Net: \la_oenb_user[1]                      
  mgmt_core_wrapper/mprj_adr_o[25] = 1     |  mgmt_protect/la_oenb_core[1] = 1         
  mgmt_protect/mprj_adr_o_core[25] = 1     |  user_project_wrapper/la_oenb[1] = 1      
  housekeeping/wb_adr_i[25] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[26]                    |Net: \la_oenb_user[0]                      
  mgmt_core_wrapper/mprj_adr_o[26] = 1     |  mgmt_protect/la_oenb_core[0] = 1         
  mgmt_protect/mprj_adr_o_core[26] = 1     |  user_project_wrapper/la_oenb[0] = 1      
  housekeeping/wb_adr_i[26] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[27]                    |Net: \la_oenb_mprj[63]                     
  mgmt_core_wrapper/mprj_adr_o[27] = 1     |  mgmt_protect/la_oenb_mprj[63] = 1        
  mgmt_protect/mprj_adr_o_core[27] = 1     |  mgmt_core_wrapper/la_oenb[63] = 1        
  housekeeping/wb_adr_i[27] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[28]                    |Net: \la_oenb_mprj[62]                     
  mgmt_core_wrapper/mprj_adr_o[28] = 1     |  mgmt_protect/la_oenb_mprj[62] = 1        
  mgmt_protect/mprj_adr_o_core[28] = 1     |  mgmt_core_wrapper/la_oenb[62] = 1        
  housekeeping/wb_adr_i[28] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[29]                    |Net: \la_oenb_mprj[61]                     
  mgmt_core_wrapper/mprj_adr_o[29] = 1     |  mgmt_protect/la_oenb_mprj[61] = 1        
  mgmt_protect/mprj_adr_o_core[29] = 1     |  mgmt_core_wrapper/la_oenb[61] = 1        
  housekeeping/wb_adr_i[29] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[2]                     |Net: \la_oenb_mprj[60]                     
  mgmt_core_wrapper/mprj_adr_o[2] = 1      |  mgmt_protect/la_oenb_mprj[60] = 1        
  mgmt_protect/mprj_adr_o_core[2] = 1      |  mgmt_core_wrapper/la_oenb[60] = 1        
  housekeeping/wb_adr_i[2] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[30]                    |Net: \la_oenb_mprj[59]                     
  mgmt_core_wrapper/mprj_adr_o[30] = 1     |  mgmt_protect/la_oenb_mprj[59] = 1        
  mgmt_protect/mprj_adr_o_core[30] = 1     |  mgmt_core_wrapper/la_oenb[59] = 1        
  housekeeping/wb_adr_i[30] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[31]                    |Net: \la_oenb_mprj[58]                     
  mgmt_core_wrapper/mprj_adr_o[31] = 1     |  mgmt_protect/la_oenb_mprj[58] = 1        
  mgmt_protect/mprj_adr_o_core[31] = 1     |  mgmt_core_wrapper/la_oenb[58] = 1        
  housekeeping/wb_adr_i[31] = 1            |                                           
                                           |                                           
Net: soc/mprj_adr_o[3]                     |Net: \la_oenb_mprj[57]                     
  mgmt_core_wrapper/mprj_adr_o[3] = 1      |  mgmt_protect/la_oenb_mprj[57] = 1        
  mgmt_protect/mprj_adr_o_core[3] = 1      |  mgmt_core_wrapper/la_oenb[57] = 1        
  housekeeping/wb_adr_i[3] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[4]                     |Net: \la_oenb_mprj[56]                     
  mgmt_core_wrapper/mprj_adr_o[4] = 1      |  mgmt_protect/la_oenb_mprj[56] = 1        
  mgmt_protect/mprj_adr_o_core[4] = 1      |  mgmt_core_wrapper/la_oenb[56] = 1        
  housekeeping/wb_adr_i[4] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[5]                     |Net: \la_oenb_mprj[55]                     
  mgmt_core_wrapper/mprj_adr_o[5] = 1      |  mgmt_protect/la_oenb_mprj[55] = 1        
  mgmt_protect/mprj_adr_o_core[5] = 1      |  mgmt_core_wrapper/la_oenb[55] = 1        
  housekeeping/wb_adr_i[5] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[6]                     |Net: \la_oenb_mprj[54]                     
  mgmt_core_wrapper/mprj_adr_o[6] = 1      |  mgmt_protect/la_oenb_mprj[54] = 1        
  mgmt_protect/mprj_adr_o_core[6] = 1      |  mgmt_core_wrapper/la_oenb[54] = 1        
  housekeeping/wb_adr_i[6] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[7]                     |Net: \la_oenb_mprj[53]                     
  mgmt_core_wrapper/mprj_adr_o[7] = 1      |  mgmt_protect/la_oenb_mprj[53] = 1        
  mgmt_protect/mprj_adr_o_core[7] = 1      |  mgmt_core_wrapper/la_oenb[53] = 1        
  housekeeping/wb_adr_i[7] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[8]                     |Net: \la_oenb_mprj[52]                     
  mgmt_core_wrapper/mprj_adr_o[8] = 1      |  mgmt_protect/la_oenb_mprj[52] = 1        
  mgmt_protect/mprj_adr_o_core[8] = 1      |  mgmt_core_wrapper/la_oenb[52] = 1        
  housekeeping/wb_adr_i[8] = 1             |                                           
                                           |                                           
Net: soc/mprj_adr_o[9]                     |Net: \la_oenb_mprj[51]                     
  mgmt_core_wrapper/mprj_adr_o[9] = 1      |  mgmt_protect/la_oenb_mprj[51] = 1        
  mgmt_protect/mprj_adr_o_core[9] = 1      |  mgmt_core_wrapper/la_oenb[51] = 1        
  housekeeping/wb_adr_i[9] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[0]                     |Net: \la_oenb_mprj[50]                     
  mgmt_core_wrapper/mprj_dat_o[0] = 1      |  mgmt_protect/la_oenb_mprj[50] = 1        
  mgmt_protect/mprj_dat_o_core[0] = 1      |  mgmt_core_wrapper/la_oenb[50] = 1        
  housekeeping/wb_dat_i[0] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[10]                    |Net: \la_oenb_mprj[49]                     
  mgmt_core_wrapper/mprj_dat_o[10] = 1     |  mgmt_protect/la_oenb_mprj[49] = 1        
  mgmt_protect/mprj_dat_o_core[10] = 1     |  mgmt_core_wrapper/la_oenb[49] = 1        
  housekeeping/wb_dat_i[10] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[11]                    |Net: \la_oenb_mprj[48]                     
  mgmt_core_wrapper/mprj_dat_o[11] = 1     |  mgmt_protect/la_oenb_mprj[48] = 1        
  mgmt_protect/mprj_dat_o_core[11] = 1     |  mgmt_core_wrapper/la_oenb[48] = 1        
  housekeeping/wb_dat_i[11] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[12]                    |Net: \la_oenb_mprj[47]                     
  mgmt_core_wrapper/mprj_dat_o[12] = 1     |  mgmt_protect/la_oenb_mprj[47] = 1        
  mgmt_protect/mprj_dat_o_core[12] = 1     |  mgmt_core_wrapper/la_oenb[47] = 1        
  housekeeping/wb_dat_i[12] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[13]                    |Net: \la_oenb_mprj[46]                     
  mgmt_core_wrapper/mprj_dat_o[13] = 1     |  mgmt_protect/la_oenb_mprj[46] = 1        
  mgmt_protect/mprj_dat_o_core[13] = 1     |  mgmt_core_wrapper/la_oenb[46] = 1        
  housekeeping/wb_dat_i[13] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[14]                    |Net: \la_oenb_mprj[45]                     
  mgmt_core_wrapper/mprj_dat_o[14] = 1     |  mgmt_protect/la_oenb_mprj[45] = 1        
  mgmt_protect/mprj_dat_o_core[14] = 1     |  mgmt_core_wrapper/la_oenb[45] = 1        
  housekeeping/wb_dat_i[14] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[15]                    |Net: \la_oenb_mprj[44]                     
  mgmt_core_wrapper/mprj_dat_o[15] = 1     |  mgmt_protect/la_oenb_mprj[44] = 1        
  mgmt_protect/mprj_dat_o_core[15] = 1     |  mgmt_core_wrapper/la_oenb[44] = 1        
  housekeeping/wb_dat_i[15] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[16]                    |Net: \la_oenb_mprj[43]                     
  mgmt_core_wrapper/mprj_dat_o[16] = 1     |  mgmt_protect/la_oenb_mprj[43] = 1        
  mgmt_protect/mprj_dat_o_core[16] = 1     |  mgmt_core_wrapper/la_oenb[43] = 1        
  housekeeping/wb_dat_i[16] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[17]                    |Net: \la_oenb_mprj[42]                     
  mgmt_core_wrapper/mprj_dat_o[17] = 1     |  mgmt_protect/la_oenb_mprj[42] = 1        
  mgmt_protect/mprj_dat_o_core[17] = 1     |  mgmt_core_wrapper/la_oenb[42] = 1        
  housekeeping/wb_dat_i[17] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[18]                    |Net: \la_oenb_mprj[41]                     
  mgmt_core_wrapper/mprj_dat_o[18] = 1     |  mgmt_protect/la_oenb_mprj[41] = 1        
  mgmt_protect/mprj_dat_o_core[18] = 1     |  mgmt_core_wrapper/la_oenb[41] = 1        
  housekeeping/wb_dat_i[18] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[19]                    |Net: \la_oenb_mprj[40]                     
  mgmt_core_wrapper/mprj_dat_o[19] = 1     |  mgmt_protect/la_oenb_mprj[40] = 1        
  mgmt_protect/mprj_dat_o_core[19] = 1     |  mgmt_core_wrapper/la_oenb[40] = 1        
  housekeeping/wb_dat_i[19] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[1]                     |Net: \la_oenb_mprj[39]                     
  mgmt_core_wrapper/mprj_dat_o[1] = 1      |  mgmt_protect/la_oenb_mprj[39] = 1        
  mgmt_protect/mprj_dat_o_core[1] = 1      |  mgmt_core_wrapper/la_oenb[39] = 1        
  housekeeping/wb_dat_i[1] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[20]                    |Net: \la_oenb_mprj[38]                     
  mgmt_core_wrapper/mprj_dat_o[20] = 1     |  mgmt_protect/la_oenb_mprj[38] = 1        
  mgmt_protect/mprj_dat_o_core[20] = 1     |  mgmt_core_wrapper/la_oenb[38] = 1        
  housekeeping/wb_dat_i[20] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[21]                    |Net: \la_oenb_mprj[37]                     
  mgmt_core_wrapper/mprj_dat_o[21] = 1     |  mgmt_protect/la_oenb_mprj[37] = 1        
  mgmt_protect/mprj_dat_o_core[21] = 1     |  mgmt_core_wrapper/la_oenb[37] = 1        
  housekeeping/wb_dat_i[21] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[22]                    |Net: \la_oenb_mprj[36]                     
  mgmt_core_wrapper/mprj_dat_o[22] = 1     |  mgmt_protect/la_oenb_mprj[36] = 1        
  mgmt_protect/mprj_dat_o_core[22] = 1     |  mgmt_core_wrapper/la_oenb[36] = 1        
  housekeeping/wb_dat_i[22] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[23]                    |Net: \la_oenb_mprj[35]                     
  mgmt_core_wrapper/mprj_dat_o[23] = 1     |  mgmt_protect/la_oenb_mprj[35] = 1        
  mgmt_protect/mprj_dat_o_core[23] = 1     |  mgmt_core_wrapper/la_oenb[35] = 1        
  housekeeping/wb_dat_i[23] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[24]                    |Net: \la_oenb_mprj[34]                     
  mgmt_core_wrapper/mprj_dat_o[24] = 1     |  mgmt_protect/la_oenb_mprj[34] = 1        
  mgmt_protect/mprj_dat_o_core[24] = 1     |  mgmt_core_wrapper/la_oenb[34] = 1        
  housekeeping/wb_dat_i[24] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[25]                    |Net: \la_oenb_mprj[33]                     
  mgmt_core_wrapper/mprj_dat_o[25] = 1     |  mgmt_protect/la_oenb_mprj[33] = 1        
  mgmt_protect/mprj_dat_o_core[25] = 1     |  mgmt_core_wrapper/la_oenb[33] = 1        
  housekeeping/wb_dat_i[25] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[26]                    |Net: \la_oenb_mprj[32]                     
  mgmt_core_wrapper/mprj_dat_o[26] = 1     |  mgmt_protect/la_oenb_mprj[32] = 1        
  mgmt_protect/mprj_dat_o_core[26] = 1     |  mgmt_core_wrapper/la_oenb[32] = 1        
  housekeeping/wb_dat_i[26] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[27]                    |Net: \la_oenb_mprj[31]                     
  mgmt_core_wrapper/mprj_dat_o[27] = 1     |  mgmt_protect/la_oenb_mprj[31] = 1        
  mgmt_protect/mprj_dat_o_core[27] = 1     |  mgmt_core_wrapper/la_oenb[31] = 1        
  housekeeping/wb_dat_i[27] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[28]                    |Net: \la_oenb_mprj[30]                     
  mgmt_core_wrapper/mprj_dat_o[28] = 1     |  mgmt_protect/la_oenb_mprj[30] = 1        
  mgmt_protect/mprj_dat_o_core[28] = 1     |  mgmt_core_wrapper/la_oenb[30] = 1        
  housekeeping/wb_dat_i[28] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[29]                    |Net: \la_oenb_mprj[29]                     
  mgmt_core_wrapper/mprj_dat_o[29] = 1     |  mgmt_protect/la_oenb_mprj[29] = 1        
  mgmt_protect/mprj_dat_o_core[29] = 1     |  mgmt_core_wrapper/la_oenb[29] = 1        
  housekeeping/wb_dat_i[29] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[2]                     |Net: \la_oenb_mprj[28]                     
  mgmt_core_wrapper/mprj_dat_o[2] = 1      |  mgmt_protect/la_oenb_mprj[28] = 1        
  mgmt_protect/mprj_dat_o_core[2] = 1      |  mgmt_core_wrapper/la_oenb[28] = 1        
  housekeeping/wb_dat_i[2] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[30]                    |Net: \la_oenb_mprj[27]                     
  mgmt_core_wrapper/mprj_dat_o[30] = 1     |  mgmt_protect/la_oenb_mprj[27] = 1        
  mgmt_protect/mprj_dat_o_core[30] = 1     |  mgmt_core_wrapper/la_oenb[27] = 1        
  housekeeping/wb_dat_i[30] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[31]                    |Net: \la_oenb_mprj[26]                     
  mgmt_core_wrapper/mprj_dat_o[31] = 1     |  mgmt_protect/la_oenb_mprj[26] = 1        
  mgmt_protect/mprj_dat_o_core[31] = 1     |  mgmt_core_wrapper/la_oenb[26] = 1        
  housekeeping/wb_dat_i[31] = 1            |                                           
                                           |                                           
Net: soc/mprj_dat_o[3]                     |Net: \la_oenb_mprj[25]                     
  mgmt_core_wrapper/mprj_dat_o[3] = 1      |  mgmt_protect/la_oenb_mprj[25] = 1        
  mgmt_protect/mprj_dat_o_core[3] = 1      |  mgmt_core_wrapper/la_oenb[25] = 1        
  housekeeping/wb_dat_i[3] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[4]                     |Net: \la_oenb_mprj[24]                     
  mgmt_core_wrapper/mprj_dat_o[4] = 1      |  mgmt_protect/la_oenb_mprj[24] = 1        
  mgmt_protect/mprj_dat_o_core[4] = 1      |  mgmt_core_wrapper/la_oenb[24] = 1        
  housekeeping/wb_dat_i[4] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[5]                     |Net: \la_oenb_mprj[23]                     
  mgmt_core_wrapper/mprj_dat_o[5] = 1      |  mgmt_protect/la_oenb_mprj[23] = 1        
  mgmt_protect/mprj_dat_o_core[5] = 1      |  mgmt_core_wrapper/la_oenb[23] = 1        
  housekeeping/wb_dat_i[5] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[6]                     |Net: \la_oenb_mprj[22]                     
  mgmt_core_wrapper/mprj_dat_o[6] = 1      |  mgmt_protect/la_oenb_mprj[22] = 1        
  mgmt_protect/mprj_dat_o_core[6] = 1      |  mgmt_core_wrapper/la_oenb[22] = 1        
  housekeeping/wb_dat_i[6] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[7]                     |Net: \la_oenb_mprj[21]                     
  mgmt_core_wrapper/mprj_dat_o[7] = 1      |  mgmt_protect/la_oenb_mprj[21] = 1        
  mgmt_protect/mprj_dat_o_core[7] = 1      |  mgmt_core_wrapper/la_oenb[21] = 1        
  housekeeping/wb_dat_i[7] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[8]                     |Net: \la_oenb_mprj[20]                     
  mgmt_core_wrapper/mprj_dat_o[8] = 1      |  mgmt_protect/la_oenb_mprj[20] = 1        
  mgmt_protect/mprj_dat_o_core[8] = 1      |  mgmt_core_wrapper/la_oenb[20] = 1        
  housekeeping/wb_dat_i[8] = 1             |                                           
                                           |                                           
Net: soc/mprj_dat_o[9]                     |Net: \la_oenb_mprj[19]                     
  mgmt_core_wrapper/mprj_dat_o[9] = 1      |  mgmt_protect/la_oenb_mprj[19] = 1        
  mgmt_protect/mprj_dat_o_core[9] = 1      |  mgmt_core_wrapper/la_oenb[19] = 1        
  housekeeping/wb_dat_i[9] = 1             |                                           
                                           |                                           
Net: soc/mprj_sel_o[0]                     |Net: \la_oenb_mprj[18]                     
  mgmt_core_wrapper/mprj_sel_o[0] = 1      |  mgmt_protect/la_oenb_mprj[18] = 1        
  mgmt_protect/mprj_sel_o_core[0] = 1      |  mgmt_core_wrapper/la_oenb[18] = 1        
  housekeeping/wb_sel_i[0] = 1             |                                           
                                           |                                           
Net: soc/mprj_sel_o[1]                     |Net: \la_oenb_mprj[17]                     
  mgmt_core_wrapper/mprj_sel_o[1] = 1      |  mgmt_protect/la_oenb_mprj[17] = 1        
  mgmt_protect/mprj_sel_o_core[1] = 1      |  mgmt_core_wrapper/la_oenb[17] = 1        
  housekeeping/wb_sel_i[1] = 1             |                                           
                                           |                                           
Net: soc/mprj_sel_o[2]                     |Net: \la_oenb_mprj[16]                     
  mgmt_core_wrapper/mprj_sel_o[2] = 1      |  mgmt_protect/la_oenb_mprj[16] = 1        
  mgmt_protect/mprj_sel_o_core[2] = 1      |  mgmt_core_wrapper/la_oenb[16] = 1        
  housekeeping/wb_sel_i[2] = 1             |                                           
                                           |                                           
Net: soc/mprj_sel_o[3]                     |Net: \la_oenb_mprj[15]                     
  mgmt_core_wrapper/mprj_sel_o[3] = 1      |  mgmt_protect/la_oenb_mprj[15] = 1        
  mgmt_protect/mprj_sel_o_core[3] = 1      |  mgmt_core_wrapper/la_oenb[15] = 1        
  housekeeping/wb_sel_i[3] = 1             |                                           
                                           |                                           
Net: soc/mprj_we_o                         |Net: \la_oenb_mprj[14]                     
  mgmt_core_wrapper/mprj_we_o = 1          |  mgmt_protect/la_oenb_mprj[14] = 1        
  mgmt_protect/mprj_we_o_core = 1          |  mgmt_core_wrapper/la_oenb[14] = 1        
  housekeeping/wb_we_i = 1                 |                                           
                                           |                                           
Net: clock_ctrl/user_clk                   |Net: \la_oenb_mprj[13]                     
  caravel_clocking/user_clk = 1            |  mgmt_protect/la_oenb_mprj[13] = 1        
  mgmt_protect/caravel_clk2 = 1            |  mgmt_core_wrapper/la_oenb[13] = 1        
  housekeeping/user_clock = 1              |                                           
                                           |                                           
Net: housekeeping/serial_resetn            |Net: \la_oenb_mprj[12]                     
  gpio_control_block/resetn = 2            |  mgmt_protect/la_oenb_mprj[12] = 1        
  housekeeping/serial_resetn = 1           |  mgmt_core_wrapper/la_oenb[12] = 1        
                                           |                                           
Net: housekeeping/serial_clock             |Net: \la_oenb_mprj[11]                     
  gpio_control_block/serial_clock = 2      |  mgmt_protect/la_oenb_mprj[11] = 1        
  housekeeping/serial_clock = 1            |  mgmt_core_wrapper/la_oenb[11] = 1        
                                           |                                           
Net: housekeeping/serial_load              |Net: \la_oenb_mprj[10]                     
  gpio_control_block/serial_load = 2       |  mgmt_protect/la_oenb_mprj[10] = 1        
  housekeeping/serial_load = 1             |  mgmt_core_wrapper/la_oenb[10] = 1        
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[9]                      
                                           |  mgmt_protect/la_oenb_mprj[9] = 1         
                                           |  mgmt_core_wrapper/la_oenb[9] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[8]                      
                                           |  mgmt_protect/la_oenb_mprj[8] = 1         
                                           |  mgmt_core_wrapper/la_oenb[8] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[7]                      
                                           |  mgmt_protect/la_oenb_mprj[7] = 1         
                                           |  mgmt_core_wrapper/la_oenb[7] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[6]                      
                                           |  mgmt_protect/la_oenb_mprj[6] = 1         
                                           |  mgmt_core_wrapper/la_oenb[6] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[5]                      
                                           |  mgmt_protect/la_oenb_mprj[5] = 1         
                                           |  mgmt_core_wrapper/la_oenb[5] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[4]                      
                                           |  mgmt_protect/la_oenb_mprj[4] = 1         
                                           |  mgmt_core_wrapper/la_oenb[4] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[3]                      
                                           |  mgmt_protect/la_oenb_mprj[3] = 1         
                                           |  mgmt_core_wrapper/la_oenb[3] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[2]                      
                                           |  mgmt_protect/la_oenb_mprj[2] = 1         
                                           |  mgmt_core_wrapper/la_oenb[2] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[1]                      
                                           |  mgmt_protect/la_oenb_mprj[1] = 1         
                                           |  mgmt_core_wrapper/la_oenb[1] = 1         
                                           |                                           
(no matching net)                          |Net: \la_oenb_mprj[0]                      
                                           |  mgmt_protect/la_oenb_mprj[0] = 1         
                                           |  mgmt_core_wrapper/la_oenb[0] = 1         
                                           |                                           
(no matching net)                          |Net: mprj_ack_i_core                       
                                           |  mgmt_protect/mprj_ack_i_core = 1         
                                           |  mgmt_core_wrapper/mprj_ack_i = 1         
                                           |                                           
(no matching net)                          |Net: mprj_ack_i_user                       
                                           |  mgmt_protect/mprj_ack_i_user = 1         
                                           |  user_project_wrapper/wbs_ack_o = 1       
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[31]                  
                                           |  mgmt_protect/mprj_adr_o_user[31] = 1     
                                           |  user_project_wrapper/wbs_adr_i[31] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[30]                  
                                           |  mgmt_protect/mprj_adr_o_user[30] = 1     
                                           |  user_project_wrapper/wbs_adr_i[30] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[29]                  
                                           |  mgmt_protect/mprj_adr_o_user[29] = 1     
                                           |  user_project_wrapper/wbs_adr_i[29] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[28]                  
                                           |  mgmt_protect/mprj_adr_o_user[28] = 1     
                                           |  user_project_wrapper/wbs_adr_i[28] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[27]                  
                                           |  mgmt_protect/mprj_adr_o_user[27] = 1     
                                           |  user_project_wrapper/wbs_adr_i[27] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[26]                  
                                           |  mgmt_protect/mprj_adr_o_user[26] = 1     
                                           |  user_project_wrapper/wbs_adr_i[26] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[25]                  
                                           |  mgmt_protect/mprj_adr_o_user[25] = 1     
                                           |  user_project_wrapper/wbs_adr_i[25] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[24]                  
                                           |  mgmt_protect/mprj_adr_o_user[24] = 1     
                                           |  user_project_wrapper/wbs_adr_i[24] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[23]                  
                                           |  mgmt_protect/mprj_adr_o_user[23] = 1     
                                           |  user_project_wrapper/wbs_adr_i[23] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[22]                  
                                           |  mgmt_protect/mprj_adr_o_user[22] = 1     
                                           |  user_project_wrapper/wbs_adr_i[22] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[21]                  
                                           |  mgmt_protect/mprj_adr_o_user[21] = 1     
                                           |  user_project_wrapper/wbs_adr_i[21] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[20]                  
                                           |  mgmt_protect/mprj_adr_o_user[20] = 1     
                                           |  user_project_wrapper/wbs_adr_i[20] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[19]                  
                                           |  mgmt_protect/mprj_adr_o_user[19] = 1     
                                           |  user_project_wrapper/wbs_adr_i[19] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[18]                  
                                           |  mgmt_protect/mprj_adr_o_user[18] = 1     
                                           |  user_project_wrapper/wbs_adr_i[18] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[17]                  
                                           |  mgmt_protect/mprj_adr_o_user[17] = 1     
                                           |  user_project_wrapper/wbs_adr_i[17] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[16]                  
                                           |  mgmt_protect/mprj_adr_o_user[16] = 1     
                                           |  user_project_wrapper/wbs_adr_i[16] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[15]                  
                                           |  mgmt_protect/mprj_adr_o_user[15] = 1     
                                           |  user_project_wrapper/wbs_adr_i[15] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[14]                  
                                           |  mgmt_protect/mprj_adr_o_user[14] = 1     
                                           |  user_project_wrapper/wbs_adr_i[14] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[13]                  
                                           |  mgmt_protect/mprj_adr_o_user[13] = 1     
                                           |  user_project_wrapper/wbs_adr_i[13] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[12]                  
                                           |  mgmt_protect/mprj_adr_o_user[12] = 1     
                                           |  user_project_wrapper/wbs_adr_i[12] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[11]                  
                                           |  mgmt_protect/mprj_adr_o_user[11] = 1     
                                           |  user_project_wrapper/wbs_adr_i[11] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[10]                  
                                           |  mgmt_protect/mprj_adr_o_user[10] = 1     
                                           |  user_project_wrapper/wbs_adr_i[10] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[9]                   
                                           |  mgmt_protect/mprj_adr_o_user[9] = 1      
                                           |  user_project_wrapper/wbs_adr_i[9] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[8]                   
                                           |  mgmt_protect/mprj_adr_o_user[8] = 1      
                                           |  user_project_wrapper/wbs_adr_i[8] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[7]                   
                                           |  mgmt_protect/mprj_adr_o_user[7] = 1      
                                           |  user_project_wrapper/wbs_adr_i[7] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[6]                   
                                           |  mgmt_protect/mprj_adr_o_user[6] = 1      
                                           |  user_project_wrapper/wbs_adr_i[6] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[5]                   
                                           |  mgmt_protect/mprj_adr_o_user[5] = 1      
                                           |  user_project_wrapper/wbs_adr_i[5] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[4]                   
                                           |  mgmt_protect/mprj_adr_o_user[4] = 1      
                                           |  user_project_wrapper/wbs_adr_i[4] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[3]                   
                                           |  mgmt_protect/mprj_adr_o_user[3] = 1      
                                           |  user_project_wrapper/wbs_adr_i[3] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[2]                   
                                           |  mgmt_protect/mprj_adr_o_user[2] = 1      
                                           |  user_project_wrapper/wbs_adr_i[2] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[1]                   
                                           |  mgmt_protect/mprj_adr_o_user[1] = 1      
                                           |  user_project_wrapper/wbs_adr_i[1] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_user[0]                   
                                           |  mgmt_protect/mprj_adr_o_user[0] = 1      
                                           |  user_project_wrapper/wbs_adr_i[0] = 1    
                                           |                                           
(no matching net)                          |Net: mprj_cyc_o_core                       
                                           |  mgmt_protect/mprj_cyc_o_core = 1         
                                           |  mgmt_core_wrapper/mprj_cyc_o = 1         
                                           |                                           
(no matching net)                          |Net: mprj_cyc_o_user                       
                                           |  mgmt_protect/mprj_cyc_o_user = 1         
                                           |  user_project_wrapper/wbs_cyc_i = 1       
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[31]                  
                                           |  mgmt_protect/mprj_dat_i_core[31] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[31] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[30]                  
                                           |  mgmt_protect/mprj_dat_i_core[30] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[30] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[29]                  
                                           |  mgmt_protect/mprj_dat_i_core[29] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[29] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[28]                  
                                           |  mgmt_protect/mprj_dat_i_core[28] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[28] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[27]                  
                                           |  mgmt_protect/mprj_dat_i_core[27] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[27] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[26]                  
                                           |  mgmt_protect/mprj_dat_i_core[26] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[26] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[25]                  
                                           |  mgmt_protect/mprj_dat_i_core[25] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[25] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[24]                  
                                           |  mgmt_protect/mprj_dat_i_core[24] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[24] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[23]                  
                                           |  mgmt_protect/mprj_dat_i_core[23] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[23] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[22]                  
                                           |  mgmt_protect/mprj_dat_i_core[22] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[22] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[21]                  
                                           |  mgmt_protect/mprj_dat_i_core[21] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[21] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[20]                  
                                           |  mgmt_protect/mprj_dat_i_core[20] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[20] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[19]                  
                                           |  mgmt_protect/mprj_dat_i_core[19] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[19] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[18]                  
                                           |  mgmt_protect/mprj_dat_i_core[18] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[18] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[17]                  
                                           |  mgmt_protect/mprj_dat_i_core[17] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[17] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[16]                  
                                           |  mgmt_protect/mprj_dat_i_core[16] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[16] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[15]                  
                                           |  mgmt_protect/mprj_dat_i_core[15] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[15] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[14]                  
                                           |  mgmt_protect/mprj_dat_i_core[14] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[14] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[13]                  
                                           |  mgmt_protect/mprj_dat_i_core[13] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[13] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[12]                  
                                           |  mgmt_protect/mprj_dat_i_core[12] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[12] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[11]                  
                                           |  mgmt_protect/mprj_dat_i_core[11] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[11] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[10]                  
                                           |  mgmt_protect/mprj_dat_i_core[10] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_i[10] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[9]                   
                                           |  mgmt_protect/mprj_dat_i_core[9] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[9] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[8]                   
                                           |  mgmt_protect/mprj_dat_i_core[8] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[8] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[7]                   
                                           |  mgmt_protect/mprj_dat_i_core[7] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[7] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[6]                   
                                           |  mgmt_protect/mprj_dat_i_core[6] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[6] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[5]                   
                                           |  mgmt_protect/mprj_dat_i_core[5] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[5] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[4]                   
                                           |  mgmt_protect/mprj_dat_i_core[4] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[4] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[3]                   
                                           |  mgmt_protect/mprj_dat_i_core[3] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[3] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[2]                   
                                           |  mgmt_protect/mprj_dat_i_core[2] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[2] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[1]                   
                                           |  mgmt_protect/mprj_dat_i_core[1] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[1] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_core[0]                   
                                           |  mgmt_protect/mprj_dat_i_core[0] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_i[0] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[31]                  
                                           |  mgmt_protect/mprj_dat_i_user[31] = 1     
                                           |  user_project_wrapper/wbs_dat_o[31] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[30]                  
                                           |  mgmt_protect/mprj_dat_i_user[30] = 1     
                                           |  user_project_wrapper/wbs_dat_o[30] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[29]                  
                                           |  mgmt_protect/mprj_dat_i_user[29] = 1     
                                           |  user_project_wrapper/wbs_dat_o[29] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[28]                  
                                           |  mgmt_protect/mprj_dat_i_user[28] = 1     
                                           |  user_project_wrapper/wbs_dat_o[28] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[27]                  
                                           |  mgmt_protect/mprj_dat_i_user[27] = 1     
                                           |  user_project_wrapper/wbs_dat_o[27] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[26]                  
                                           |  mgmt_protect/mprj_dat_i_user[26] = 1     
                                           |  user_project_wrapper/wbs_dat_o[26] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[25]                  
                                           |  mgmt_protect/mprj_dat_i_user[25] = 1     
                                           |  user_project_wrapper/wbs_dat_o[25] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[24]                  
                                           |  mgmt_protect/mprj_dat_i_user[24] = 1     
                                           |  user_project_wrapper/wbs_dat_o[24] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[23]                  
                                           |  mgmt_protect/mprj_dat_i_user[23] = 1     
                                           |  user_project_wrapper/wbs_dat_o[23] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[22]                  
                                           |  mgmt_protect/mprj_dat_i_user[22] = 1     
                                           |  user_project_wrapper/wbs_dat_o[22] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[21]                  
                                           |  mgmt_protect/mprj_dat_i_user[21] = 1     
                                           |  user_project_wrapper/wbs_dat_o[21] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[20]                  
                                           |  mgmt_protect/mprj_dat_i_user[20] = 1     
                                           |  user_project_wrapper/wbs_dat_o[20] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[19]                  
                                           |  mgmt_protect/mprj_dat_i_user[19] = 1     
                                           |  user_project_wrapper/wbs_dat_o[19] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[18]                  
                                           |  mgmt_protect/mprj_dat_i_user[18] = 1     
                                           |  user_project_wrapper/wbs_dat_o[18] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[17]                  
                                           |  mgmt_protect/mprj_dat_i_user[17] = 1     
                                           |  user_project_wrapper/wbs_dat_o[17] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[16]                  
                                           |  mgmt_protect/mprj_dat_i_user[16] = 1     
                                           |  user_project_wrapper/wbs_dat_o[16] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[15]                  
                                           |  mgmt_protect/mprj_dat_i_user[15] = 1     
                                           |  user_project_wrapper/wbs_dat_o[15] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[14]                  
                                           |  mgmt_protect/mprj_dat_i_user[14] = 1     
                                           |  user_project_wrapper/wbs_dat_o[14] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[13]                  
                                           |  mgmt_protect/mprj_dat_i_user[13] = 1     
                                           |  user_project_wrapper/wbs_dat_o[13] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[12]                  
                                           |  mgmt_protect/mprj_dat_i_user[12] = 1     
                                           |  user_project_wrapper/wbs_dat_o[12] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[11]                  
                                           |  mgmt_protect/mprj_dat_i_user[11] = 1     
                                           |  user_project_wrapper/wbs_dat_o[11] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[10]                  
                                           |  mgmt_protect/mprj_dat_i_user[10] = 1     
                                           |  user_project_wrapper/wbs_dat_o[10] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[9]                   
                                           |  mgmt_protect/mprj_dat_i_user[9] = 1      
                                           |  user_project_wrapper/wbs_dat_o[9] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[8]                   
                                           |  mgmt_protect/mprj_dat_i_user[8] = 1      
                                           |  user_project_wrapper/wbs_dat_o[8] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[7]                   
                                           |  mgmt_protect/mprj_dat_i_user[7] = 1      
                                           |  user_project_wrapper/wbs_dat_o[7] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[6]                   
                                           |  mgmt_protect/mprj_dat_i_user[6] = 1      
                                           |  user_project_wrapper/wbs_dat_o[6] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[5]                   
                                           |  mgmt_protect/mprj_dat_i_user[5] = 1      
                                           |  user_project_wrapper/wbs_dat_o[5] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[4]                   
                                           |  mgmt_protect/mprj_dat_i_user[4] = 1      
                                           |  user_project_wrapper/wbs_dat_o[4] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[3]                   
                                           |  mgmt_protect/mprj_dat_i_user[3] = 1      
                                           |  user_project_wrapper/wbs_dat_o[3] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[2]                   
                                           |  mgmt_protect/mprj_dat_i_user[2] = 1      
                                           |  user_project_wrapper/wbs_dat_o[2] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[1]                   
                                           |  mgmt_protect/mprj_dat_i_user[1] = 1      
                                           |  user_project_wrapper/wbs_dat_o[1] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_i_user[0]                   
                                           |  mgmt_protect/mprj_dat_i_user[0] = 1      
                                           |  user_project_wrapper/wbs_dat_o[0] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[31]                  
                                           |  mgmt_protect/mprj_dat_o_user[31] = 1     
                                           |  user_project_wrapper/wbs_dat_i[31] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[30]                  
                                           |  mgmt_protect/mprj_dat_o_user[30] = 1     
                                           |  user_project_wrapper/wbs_dat_i[30] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[29]                  
                                           |  mgmt_protect/mprj_dat_o_user[29] = 1     
                                           |  user_project_wrapper/wbs_dat_i[29] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[28]                  
                                           |  mgmt_protect/mprj_dat_o_user[28] = 1     
                                           |  user_project_wrapper/wbs_dat_i[28] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[27]                  
                                           |  mgmt_protect/mprj_dat_o_user[27] = 1     
                                           |  user_project_wrapper/wbs_dat_i[27] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[26]                  
                                           |  mgmt_protect/mprj_dat_o_user[26] = 1     
                                           |  user_project_wrapper/wbs_dat_i[26] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[25]                  
                                           |  mgmt_protect/mprj_dat_o_user[25] = 1     
                                           |  user_project_wrapper/wbs_dat_i[25] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[24]                  
                                           |  mgmt_protect/mprj_dat_o_user[24] = 1     
                                           |  user_project_wrapper/wbs_dat_i[24] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[23]                  
                                           |  mgmt_protect/mprj_dat_o_user[23] = 1     
                                           |  user_project_wrapper/wbs_dat_i[23] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[22]                  
                                           |  mgmt_protect/mprj_dat_o_user[22] = 1     
                                           |  user_project_wrapper/wbs_dat_i[22] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[21]                  
                                           |  mgmt_protect/mprj_dat_o_user[21] = 1     
                                           |  user_project_wrapper/wbs_dat_i[21] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[20]                  
                                           |  mgmt_protect/mprj_dat_o_user[20] = 1     
                                           |  user_project_wrapper/wbs_dat_i[20] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[19]                  
                                           |  mgmt_protect/mprj_dat_o_user[19] = 1     
                                           |  user_project_wrapper/wbs_dat_i[19] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[18]                  
                                           |  mgmt_protect/mprj_dat_o_user[18] = 1     
                                           |  user_project_wrapper/wbs_dat_i[18] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[17]                  
                                           |  mgmt_protect/mprj_dat_o_user[17] = 1     
                                           |  user_project_wrapper/wbs_dat_i[17] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[16]                  
                                           |  mgmt_protect/mprj_dat_o_user[16] = 1     
                                           |  user_project_wrapper/wbs_dat_i[16] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[15]                  
                                           |  mgmt_protect/mprj_dat_o_user[15] = 1     
                                           |  user_project_wrapper/wbs_dat_i[15] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[14]                  
                                           |  mgmt_protect/mprj_dat_o_user[14] = 1     
                                           |  user_project_wrapper/wbs_dat_i[14] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[13]                  
                                           |  mgmt_protect/mprj_dat_o_user[13] = 1     
                                           |  user_project_wrapper/wbs_dat_i[13] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[12]                  
                                           |  mgmt_protect/mprj_dat_o_user[12] = 1     
                                           |  user_project_wrapper/wbs_dat_i[12] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[11]                  
                                           |  mgmt_protect/mprj_dat_o_user[11] = 1     
                                           |  user_project_wrapper/wbs_dat_i[11] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[10]                  
                                           |  mgmt_protect/mprj_dat_o_user[10] = 1     
                                           |  user_project_wrapper/wbs_dat_i[10] = 1   
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[9]                   
                                           |  mgmt_protect/mprj_dat_o_user[9] = 1      
                                           |  user_project_wrapper/wbs_dat_i[9] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[8]                   
                                           |  mgmt_protect/mprj_dat_o_user[8] = 1      
                                           |  user_project_wrapper/wbs_dat_i[8] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[7]                   
                                           |  mgmt_protect/mprj_dat_o_user[7] = 1      
                                           |  user_project_wrapper/wbs_dat_i[7] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[6]                   
                                           |  mgmt_protect/mprj_dat_o_user[6] = 1      
                                           |  user_project_wrapper/wbs_dat_i[6] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[5]                   
                                           |  mgmt_protect/mprj_dat_o_user[5] = 1      
                                           |  user_project_wrapper/wbs_dat_i[5] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[4]                   
                                           |  mgmt_protect/mprj_dat_o_user[4] = 1      
                                           |  user_project_wrapper/wbs_dat_i[4] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[3]                   
                                           |  mgmt_protect/mprj_dat_o_user[3] = 1      
                                           |  user_project_wrapper/wbs_dat_i[3] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[2]                   
                                           |  mgmt_protect/mprj_dat_o_user[2] = 1      
                                           |  user_project_wrapper/wbs_dat_i[2] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[1]                   
                                           |  mgmt_protect/mprj_dat_o_user[1] = 1      
                                           |  user_project_wrapper/wbs_dat_i[1] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_user[0]                   
                                           |  mgmt_protect/mprj_dat_o_user[0] = 1      
                                           |  user_project_wrapper/wbs_dat_i[0] = 1    
                                           |                                           
(no matching net)                          |Net: mprj_iena_wb                          
                                           |  mgmt_protect/mprj_iena_wb = 1            
                                           |  mgmt_core_wrapper/mprj_wb_iena = 1       
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_user[3]                   
                                           |  mgmt_protect/mprj_sel_o_user[3] = 1      
                                           |  user_project_wrapper/wbs_sel_i[3] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_user[2]                   
                                           |  mgmt_protect/mprj_sel_o_user[2] = 1      
                                           |  user_project_wrapper/wbs_sel_i[2] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_user[1]                   
                                           |  mgmt_protect/mprj_sel_o_user[1] = 1      
                                           |  user_project_wrapper/wbs_sel_i[1] = 1    
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_user[0]                   
                                           |  mgmt_protect/mprj_sel_o_user[0] = 1      
                                           |  user_project_wrapper/wbs_sel_i[0] = 1    
                                           |                                           
(no matching net)                          |Net: mprj_stb_o_core                       
                                           |  mgmt_protect/mprj_stb_o_core = 1         
                                           |  mgmt_core_wrapper/mprj_stb_o = 1         
                                           |                                           
(no matching net)                          |Net: mprj_stb_o_user                       
                                           |  mgmt_protect/mprj_stb_o_user = 1         
                                           |  user_project_wrapper/wbs_stb_i = 1       
                                           |                                           
(no matching net)                          |Net: mprj_we_o_user                        
                                           |  mgmt_protect/mprj_we_o_user = 1          
                                           |  user_project_wrapper/wbs_we_i = 1        
                                           |                                           
(no matching net)                          |Net: mprj_clock                            
                                           |  mgmt_protect/user_clock = 1              
                                           |  user_project_wrapper/wb_clk_i = 1        
                                           |                                           
(no matching net)                          |Net: mprj_clock2                           
                                           |  mgmt_protect/user_clock2 = 1             
                                           |  user_project_wrapper/user_clock2 = 1     
                                           |                                           
(no matching net)                          |Net: \user_irq[2]                          
                                           |  mgmt_protect/user_irq[2] = 1             
                                           |  mgmt_core_wrapper/irq[2] = 1             
                                           |                                           
(no matching net)                          |Net: \user_irq[1]                          
                                           |  mgmt_protect/user_irq[1] = 1             
                                           |  mgmt_core_wrapper/irq[1] = 1             
                                           |                                           
(no matching net)                          |Net: \user_irq[0]                          
                                           |  mgmt_protect/user_irq[0] = 1             
                                           |  mgmt_core_wrapper/irq[0] = 1             
                                           |                                           
(no matching net)                          |Net: \user_irq_core[2]                     
                                           |  mgmt_protect/user_irq_core[2] = 1        
                                           |  user_project_wrapper/user_irq[2] = 1     
                                           |                                           
(no matching net)                          |Net: \user_irq_core[1]                     
                                           |  mgmt_protect/user_irq_core[1] = 1        
                                           |  user_project_wrapper/user_irq[1] = 1     
                                           |                                           
(no matching net)                          |Net: \user_irq_core[0]                     
                                           |  mgmt_protect/user_irq_core[0] = 1        
                                           |  user_project_wrapper/user_irq[0] = 1     
                                           |                                           
(no matching net)                          |Net: \user_irq_ena[2]                      
                                           |  mgmt_protect/user_irq_ena[2] = 1         
                                           |  mgmt_core_wrapper/user_irq_ena[2] = 1    
                                           |                                           
(no matching net)                          |Net: \user_irq_ena[1]                      
                                           |  mgmt_protect/user_irq_ena[1] = 1         
                                           |  mgmt_core_wrapper/user_irq_ena[1] = 1    
                                           |                                           
(no matching net)                          |Net: \user_irq_ena[0]                      
                                           |  mgmt_protect/user_irq_ena[0] = 1         
                                           |  mgmt_core_wrapper/user_irq_ena[0] = 1    
                                           |                                           
(no matching net)                          |Net: mprj_reset                            
                                           |  mgmt_protect/user_reset = 1              
                                           |  user_project_wrapper/wb_rst_i = 1        
                                           |                                           
(no matching net)                          |Net: \gpio_drive_select_core[1]            
                                           |  chip_io/gpio_drive_select_core[1] = 1    
                                           |  mgmt_core_wrapper/gpio_mode1_pad = 1     
                                           |                                           
(no matching net)                          |Net: \gpio_drive_select_core[0]            
                                           |  chip_io/gpio_drive_select_core[0] = 1    
                                           |  mgmt_core_wrapper/gpio_mode0_pad = 1     
                                           |                                           
(no matching net)                          |Net: gpio_in_core                          
                                           |  chip_io/gpio_in_core = 1                 
                                           |  mgmt_core_wrapper/gpio_in_pad = 1        
                                           |                                           
(no matching net)                          |Net: gpio_inenb_core                       
                                           |  chip_io/gpio_inen_core = 1               
                                           |  mgmt_core_wrapper/gpio_inenb_pad = 1     
                                           |                                           
(no matching net)                          |Net: gpio_out_core                         
                                           |  chip_io/gpio_out_core = 1                
                                           |  mgmt_core_wrapper/gpio_out_pad = 1       
                                           |                                           
(no matching net)                          |Net: gpio_outenb_core                      
                                           |  chip_io/gpio_outen_core = 1              
                                           |  mgmt_core_wrapper/gpio_outenb_pad = 1    
                                           |                                           
(no matching net)                          |Net: clock_core                            
                                           |  caravel_clocking/ext_clk = 1             
                                           |  chip_io/clock_core = 1                   
                                           |  digital_pll/osc = 1                      
                                           |                                           
(no matching net)                          |Net: rstb                                  
                                           |  caravel_clocking/resetb = 1              
                                           |  chip_io/resetb_core = 1                  
                                           |  digital_pll/resetb = 1                   
                                           |                                           
(no matching net)                          |Net: caravel_clk2                          
                                           |  caravel_clocking/user_clk = 1            
                                           |  housekeeping/user_clock = 1              
                                           |  mgmt_protect/caravel_clk2 = 1            
                                           |                                           
(no matching net)                          |Net: \gpio_resetn_1_shifted[0]             
                                           |  gpio_control_block/resetn = 2            
                                           |  housekeeping/serial_resetn = 1           
                                           |                                           
(no matching net)                          |Net: \gpio_clock_1_shifted[0]              
                                           |  gpio_control_block/serial_clock = 2      
                                           |  housekeeping/serial_clock = 1            
                                           |                                           
(no matching net)                          |Net: \gpio_load_1_shifted[0]               
                                           |  gpio_control_block/serial_load = 2       
                                           |  housekeeping/serial_load = 1             
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[31]                  
                                           |  housekeeping/wb_adr_i[31] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[31] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[31] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[30]                  
                                           |  housekeeping/wb_adr_i[30] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[30] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[30] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[29]                  
                                           |  housekeeping/wb_adr_i[29] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[29] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[29] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[28]                  
                                           |  housekeeping/wb_adr_i[28] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[28] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[28] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[27]                  
                                           |  housekeeping/wb_adr_i[27] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[27] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[27] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[26]                  
                                           |  housekeeping/wb_adr_i[26] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[26] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[26] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[25]                  
                                           |  housekeeping/wb_adr_i[25] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[25] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[25] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[24]                  
                                           |  housekeeping/wb_adr_i[24] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[24] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[24] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[23]                  
                                           |  housekeeping/wb_adr_i[23] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[23] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[23] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[22]                  
                                           |  housekeeping/wb_adr_i[22] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[22] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[22] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[21]                  
                                           |  housekeeping/wb_adr_i[21] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[21] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[21] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[20]                  
                                           |  housekeeping/wb_adr_i[20] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[20] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[20] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[19]                  
                                           |  housekeeping/wb_adr_i[19] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[19] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[19] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[18]                  
                                           |  housekeeping/wb_adr_i[18] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[18] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[18] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[17]                  
                                           |  housekeeping/wb_adr_i[17] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[17] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[17] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[16]                  
                                           |  housekeeping/wb_adr_i[16] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[16] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[16] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[15]                  
                                           |  housekeeping/wb_adr_i[15] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[15] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[15] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[14]                  
                                           |  housekeeping/wb_adr_i[14] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[14] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[14] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[13]                  
                                           |  housekeeping/wb_adr_i[13] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[13] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[13] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[12]                  
                                           |  housekeeping/wb_adr_i[12] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[12] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[12] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[11]                  
                                           |  housekeeping/wb_adr_i[11] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[11] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[11] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[10]                  
                                           |  housekeeping/wb_adr_i[10] = 1            
                                           |  mgmt_protect/mprj_adr_o_core[10] = 1     
                                           |  mgmt_core_wrapper/mprj_adr_o[10] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[9]                   
                                           |  housekeeping/wb_adr_i[9] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[9] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[9] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[8]                   
                                           |  housekeeping/wb_adr_i[8] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[8] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[8] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[7]                   
                                           |  housekeeping/wb_adr_i[7] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[7] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[7] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[6]                   
                                           |  housekeeping/wb_adr_i[6] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[6] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[6] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[5]                   
                                           |  housekeeping/wb_adr_i[5] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[5] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[5] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[4]                   
                                           |  housekeeping/wb_adr_i[4] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[4] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[4] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[3]                   
                                           |  housekeeping/wb_adr_i[3] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[3] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[3] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[2]                   
                                           |  housekeeping/wb_adr_i[2] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[2] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[2] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[1]                   
                                           |  housekeeping/wb_adr_i[1] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[1] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[1] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_adr_o_core[0]                   
                                           |  housekeeping/wb_adr_i[0] = 1             
                                           |  mgmt_protect/mprj_adr_o_core[0] = 1      
                                           |  mgmt_core_wrapper/mprj_adr_o[0] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[31]                  
                                           |  housekeeping/wb_dat_i[31] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[31] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[31] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[30]                  
                                           |  housekeeping/wb_dat_i[30] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[30] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[30] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[29]                  
                                           |  housekeeping/wb_dat_i[29] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[29] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[29] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[28]                  
                                           |  housekeeping/wb_dat_i[28] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[28] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[28] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[27]                  
                                           |  housekeeping/wb_dat_i[27] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[27] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[27] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[26]                  
                                           |  housekeeping/wb_dat_i[26] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[26] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[26] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[25]                  
                                           |  housekeeping/wb_dat_i[25] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[25] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[25] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[24]                  
                                           |  housekeeping/wb_dat_i[24] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[24] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[24] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[23]                  
                                           |  housekeeping/wb_dat_i[23] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[23] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[23] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[22]                  
                                           |  housekeeping/wb_dat_i[22] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[22] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[22] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[21]                  
                                           |  housekeeping/wb_dat_i[21] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[21] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[21] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[20]                  
                                           |  housekeeping/wb_dat_i[20] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[20] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[20] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[19]                  
                                           |  housekeeping/wb_dat_i[19] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[19] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[19] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[18]                  
                                           |  housekeeping/wb_dat_i[18] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[18] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[18] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[17]                  
                                           |  housekeeping/wb_dat_i[17] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[17] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[17] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[16]                  
                                           |  housekeeping/wb_dat_i[16] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[16] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[16] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[15]                  
                                           |  housekeeping/wb_dat_i[15] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[15] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[15] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[14]                  
                                           |  housekeeping/wb_dat_i[14] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[14] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[14] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[13]                  
                                           |  housekeeping/wb_dat_i[13] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[13] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[13] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[12]                  
                                           |  housekeeping/wb_dat_i[12] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[12] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[12] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[11]                  
                                           |  housekeeping/wb_dat_i[11] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[11] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[11] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[10]                  
                                           |  housekeeping/wb_dat_i[10] = 1            
                                           |  mgmt_protect/mprj_dat_o_core[10] = 1     
                                           |  mgmt_core_wrapper/mprj_dat_o[10] = 1     
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[9]                   
                                           |  housekeeping/wb_dat_i[9] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[9] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[9] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[8]                   
                                           |  housekeeping/wb_dat_i[8] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[8] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[8] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[7]                   
                                           |  housekeeping/wb_dat_i[7] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[7] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[7] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[6]                   
                                           |  housekeeping/wb_dat_i[6] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[6] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[6] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[5]                   
                                           |  housekeeping/wb_dat_i[5] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[5] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[5] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[4]                   
                                           |  housekeeping/wb_dat_i[4] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[4] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[4] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[3]                   
                                           |  housekeeping/wb_dat_i[3] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[3] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[3] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[2]                   
                                           |  housekeeping/wb_dat_i[2] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[2] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[2] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[1]                   
                                           |  housekeeping/wb_dat_i[1] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[1] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[1] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_dat_o_core[0]                   
                                           |  housekeeping/wb_dat_i[0] = 1             
                                           |  mgmt_protect/mprj_dat_o_core[0] = 1      
                                           |  mgmt_core_wrapper/mprj_dat_o[0] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_core[3]                   
                                           |  housekeeping/wb_sel_i[3] = 1             
                                           |  mgmt_protect/mprj_sel_o_core[3] = 1      
                                           |  mgmt_core_wrapper/mprj_sel_o[3] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_core[2]                   
                                           |  housekeeping/wb_sel_i[2] = 1             
                                           |  mgmt_protect/mprj_sel_o_core[2] = 1      
                                           |  mgmt_core_wrapper/mprj_sel_o[2] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_core[1]                   
                                           |  housekeeping/wb_sel_i[1] = 1             
                                           |  mgmt_protect/mprj_sel_o_core[1] = 1      
                                           |  mgmt_core_wrapper/mprj_sel_o[1] = 1      
                                           |                                           
(no matching net)                          |Net: \mprj_sel_o_core[0]                   
                                           |  housekeeping/wb_sel_i[0] = 1             
                                           |  mgmt_protect/mprj_sel_o_core[0] = 1      
                                           |  mgmt_core_wrapper/mprj_sel_o[0] = 1      
                                           |                                           
(no matching net)                          |Net: mprj_we_o_core                        
                                           |  housekeeping/wb_we_i = 1                 
                                           |  mgmt_protect/mprj_we_o_core = 1          
                                           |  mgmt_core_wrapper/mprj_we_o = 1          
                                           |                                           
(no matching net)                          |Net: pwr_ctrl_nc                           
                                           |  housekeeping/pwr_ctrl_out = 1            
                                           |                                           
(no matching net)                          |Net: _noconnect_1_                         
                                           |  gpio_control_block/zero = 1              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: soc/core_rstn                         |Net: caravel_rstn                          
  mgmt_core_wrapper/core_rstn = 1          |  caravel_clocking/resetb_sync = 1         
  caravel_clocking/resetb_sync = 1         |  housekeeping/wb_rstn_i = 1               
  mgmt_protect/caravel_rstn = 1            |  mgmt_protect/caravel_rstn = 1            
  housekeeping/wb_rstn_i = 1               |  mgmt_core_wrapper/core_rstn = 1          
                                           |                                           
Net: soc/core_clk                          |Net: caravel_clk                           
  mgmt_core_wrapper/core_clk = 1           |  caravel_clocking/core_clk = 1            
  caravel_clocking/core_clk = 1            |  housekeeping/wb_clk_i = 1                
  mgmt_protect/caravel_clk = 1             |  mgmt_protect/caravel_clk = 1             
  housekeeping/wb_clk_i = 1                |  mgmt_core_wrapper/core_clk = 1           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: soc/VSS                               |(no matching net)                          
  gpio_control_block/VSS = 38              |                                           
  digital_pll/VSS = 1                      |                                           
  chip_io/GF_NI_COR_3/VSS = 1              |                                           
  mgmt_core_wrapper/VSS = 1                |                                           
  simple_por/vss = 1                       |                                           
  caravel_clocking/VSS = 1                 |                                           
  spare_logic_block/VSS = 4                |                                           
  mgmt_protect/VSS = 1                     |                                           
  user_project_wrapper/vss = 1             |                                           
  housekeeping/VSS = 1                     |                                           
                                           |                                           
Net: soc/VDD                               |(no matching net)                          
  gpio_control_block/VDD = 38              |                                           
  digital_pll/VDD = 1                      |                                           
  chip_io/GF_NI_COR_3/VDD = 1              |                                           
  mgmt_core_wrapper/VDD = 1                |                                           
  simple_por/vdd = 1                       |                                           
  caravel_clocking/VDD = 1                 |                                           
  spare_logic_block/VDD = 4                |                                           
  mgmt_protect/VDD = 1                     |                                           
  user_project_wrapper/vdd = 1             |                                           
  housekeeping/VDD = 1                     |                                           
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: caravel                         |Circuit 2: caravel                         

---------------------------------------------------------------------------------------
(no matching instance)                     |Instance: gpio_defaults_block_29           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_defaults_block_2[0]        
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_defaults_block_2[1]        
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_defaults_block_2[2]        
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_30           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_31           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_32           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_33           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_34           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_36           
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_5            
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_6            
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: gpio_defaults_block_7            
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_defaults_block_0[1]        
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: housekeeping                     |Instance: housekeeping                     
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  debug_in = 2                             |  debug_in = 2                             
  debug_mode = 2                           |  debug_mode = 2                           
  debug_oeb = 2                            |  debug_oeb = 2                            
  debug_out = 2                            |  debug_out = 2                            
  irq[0] = 2                               |  irq[0] = 2                               
  irq[1] = 2                               |  irq[1] = 2                               
  irq[2] = 2                               |  irq[2] = 2                               
  mask_rev_in[0] = 2                       |  mask_rev_in[0] = 2                       
  mask_rev_in[10] = 2                      |  mask_rev_in[10] = 2                      
  mask_rev_in[11] = 2                      |  mask_rev_in[11] = 2                      
  mask_rev_in[12] = 2                      |  mask_rev_in[12] = 2                      
  mask_rev_in[13] = 2                      |  mask_rev_in[13] = 2                      
  mask_rev_in[14] = 2                      |  mask_rev_in[14] = 2                      
  mask_rev_in[15] = 2                      |  mask_rev_in[15] = 2                      
  mask_rev_in[16] = 2                      |  mask_rev_in[16] = 2                      
  mask_rev_in[17] = 2                      |  mask_rev_in[17] = 2                      
  mask_rev_in[18] = 2                      |  mask_rev_in[18] = 2                      
  mask_rev_in[19] = 2                      |  mask_rev_in[19] = 2                      
  mask_rev_in[1] = 2                       |  mask_rev_in[1] = 2                       
  mask_rev_in[20] = 2                      |  mask_rev_in[20] = 2                      
  mask_rev_in[21] = 2                      |  mask_rev_in[21] = 2                      
  mask_rev_in[22] = 2                      |  mask_rev_in[22] = 2                      
  mask_rev_in[23] = 2                      |  mask_rev_in[23] = 2                      
  mask_rev_in[24] = 2                      |  mask_rev_in[24] = 2                      
  mask_rev_in[25] = 2                      |  mask_rev_in[25] = 2                      
  mask_rev_in[26] = 2                      |  mask_rev_in[26] = 2                      
  mask_rev_in[27] = 2                      |  mask_rev_in[27] = 2                      
  mask_rev_in[28] = 2                      |  mask_rev_in[28] = 2                      
  mask_rev_in[29] = 2                      |  mask_rev_in[29] = 2                      
  mask_rev_in[2] = 2                       |  mask_rev_in[2] = 2                       
  mask_rev_in[30] = 2                      |  mask_rev_in[30] = 2                      
  mask_rev_in[31] = 2                      |  mask_rev_in[31] = 2                      
  mask_rev_in[3] = 2                       |  mask_rev_in[3] = 2                       
  mask_rev_in[4] = 2                       |  mask_rev_in[4] = 2                       
  mask_rev_in[5] = 2                       |  mask_rev_in[5] = 2                       
  mask_rev_in[6] = 2                       |  mask_rev_in[6] = 2                       
  mask_rev_in[7] = 2                       |  mask_rev_in[7] = 2                       
  mask_rev_in[8] = 2                       |  mask_rev_in[8] = 2                       
  mask_rev_in[9] = 2                       |  mask_rev_in[9] = 2                       
  mgmt_gpio_in[0] = 2                      |  mgmt_gpio_in[0] = 2                      
  mgmt_gpio_in[10] = 2                     |  mgmt_gpio_in[10] = 2                     
  mgmt_gpio_in[11] = 2                     |  mgmt_gpio_in[11] = 2                     
  mgmt_gpio_in[12] = 2                     |  mgmt_gpio_in[12] = 2                     
  mgmt_gpio_in[13] = 2                     |  mgmt_gpio_in[13] = 2                     
  mgmt_gpio_in[14] = 2                     |  mgmt_gpio_in[14] = 2                     
  mgmt_gpio_in[15] = 2                     |  mgmt_gpio_in[15] = 2                     
  mgmt_gpio_in[16] = 2                     |  mgmt_gpio_in[16] = 2                     
  mgmt_gpio_in[17] = 2                     |  mgmt_gpio_in[17] = 2                     
  mgmt_gpio_in[18] = 2                     |  mgmt_gpio_in[18] = 2                     
  mgmt_gpio_in[19] = 2                     |  mgmt_gpio_in[19] = 2                     
  mgmt_gpio_in[1] = 2                      |  mgmt_gpio_in[1] = 2                      
  mgmt_gpio_in[20] = 2                     |  mgmt_gpio_in[20] = 2                     
  mgmt_gpio_in[21] = 2                     |  mgmt_gpio_in[21] = 2                     
  mgmt_gpio_in[22] = 2                     |  mgmt_gpio_in[22] = 2                     
  mgmt_gpio_in[23] = 2                     |  mgmt_gpio_in[23] = 2                     
  mgmt_gpio_in[24] = 2                     |  mgmt_gpio_in[24] = 2                     
  mgmt_gpio_in[25] = 2                     |  mgmt_gpio_in[25] = 2                     
  mgmt_gpio_in[26] = 2                     |  mgmt_gpio_in[26] = 2                     
  mgmt_gpio_in[27] = 2                     |  mgmt_gpio_in[27] = 2                     
  mgmt_gpio_in[28] = 2                     |  mgmt_gpio_in[28] = 2                     
  mgmt_gpio_in[29] = 2                     |  mgmt_gpio_in[29] = 2                     
  mgmt_gpio_in[2] = 2                      |  mgmt_gpio_in[2] = 2                      
  mgmt_gpio_in[30] = 2                     |  mgmt_gpio_in[30] = 2                     
  mgmt_gpio_in[31] = 2                     |  mgmt_gpio_in[31] = 2                     
  mgmt_gpio_in[32] = 2                     |  mgmt_gpio_in[32] = 2                     
  mgmt_gpio_in[33] = 2                     |  mgmt_gpio_in[33] = 2                     
  mgmt_gpio_in[34] = 2                     |  mgmt_gpio_in[34] = 2                     
  mgmt_gpio_in[35] = 2                     |  mgmt_gpio_in[35] = 2                     
  mgmt_gpio_in[36] = 2                     |  mgmt_gpio_in[36] = 2                     
  mgmt_gpio_in[37] = 2                     |  mgmt_gpio_in[37] = 2                     
  mgmt_gpio_in[3] = 2                      |  mgmt_gpio_in[3] = 2                      
  mgmt_gpio_in[4] = 2                      |  mgmt_gpio_in[4] = 2                      
  mgmt_gpio_in[5] = 2                      |  mgmt_gpio_in[5] = 2                      
  mgmt_gpio_in[6] = 2                      |  mgmt_gpio_in[6] = 2                      
  mgmt_gpio_in[7] = 2                      |  mgmt_gpio_in[7] = 2                      
  mgmt_gpio_in[8] = 2                      |  mgmt_gpio_in[8] = 2                      
  mgmt_gpio_in[9] = 2                      |  mgmt_gpio_in[9] = 2                      
  mgmt_gpio_oeb[0] = 2                     |  mgmt_gpio_oeb[0] = 2                     
  mgmt_gpio_oeb[10] = 1                    |  mgmt_gpio_oeb[10] = 1                    
  mgmt_gpio_oeb[11] = 1                    |  mgmt_gpio_oeb[11] = 1                    
  mgmt_gpio_oeb[12] = 1                    |  mgmt_gpio_oeb[12] = 1                    
  mgmt_gpio_oeb[13] = 1                    |  mgmt_gpio_oeb[13] = 1                    
  mgmt_gpio_oeb[14] = 1                    |  mgmt_gpio_oeb[14] = 1                    
  mgmt_gpio_oeb[15] = 1                    |  mgmt_gpio_oeb[15] = 1                    
  mgmt_gpio_oeb[16] = 1                    |  mgmt_gpio_oeb[16] = 1                    
  mgmt_gpio_oeb[17] = 1                    |  mgmt_gpio_oeb[17] = 1                    
  mgmt_gpio_oeb[18] = 1                    |  mgmt_gpio_oeb[18] = 1                    
  mgmt_gpio_oeb[19] = 1                    |  mgmt_gpio_oeb[19] = 1                    
  mgmt_gpio_oeb[1] = 2                     |  mgmt_gpio_oeb[1] = 2                     
  mgmt_gpio_oeb[20] = 1                    |  mgmt_gpio_oeb[20] = 1                    
  mgmt_gpio_oeb[21] = 1                    |  mgmt_gpio_oeb[21] = 1                    
  mgmt_gpio_oeb[22] = 1                    |  mgmt_gpio_oeb[22] = 1                    
  mgmt_gpio_oeb[23] = 1                    |  mgmt_gpio_oeb[23] = 1                    
  mgmt_gpio_oeb[24] = 1                    |  mgmt_gpio_oeb[24] = 1                    
  mgmt_gpio_oeb[25] = 1                    |  mgmt_gpio_oeb[25] = 1                    
  mgmt_gpio_oeb[26] = 1                    |  mgmt_gpio_oeb[26] = 1                    
  mgmt_gpio_oeb[27] = 1                    |  mgmt_gpio_oeb[27] = 1                    
  mgmt_gpio_oeb[28] = 1                    |  mgmt_gpio_oeb[28] = 1                    
  mgmt_gpio_oeb[29] = 1                    |  mgmt_gpio_oeb[29] = 1                    
  mgmt_gpio_oeb[2] = 1                     |  mgmt_gpio_oeb[2] = 1                     
  mgmt_gpio_oeb[30] = 1                    |  mgmt_gpio_oeb[30] = 1                    
  mgmt_gpio_oeb[31] = 1                    |  mgmt_gpio_oeb[31] = 1                    
  mgmt_gpio_oeb[32] = 1                    |  mgmt_gpio_oeb[32] = 1                    
  mgmt_gpio_oeb[33] = 1                    |  mgmt_gpio_oeb[33] = 1                    
  mgmt_gpio_oeb[34] = 1                    |  mgmt_gpio_oeb[34] = 1                    
  mgmt_gpio_oeb[35] = 2                    |  mgmt_gpio_oeb[35] = 2                    
  mgmt_gpio_oeb[36] = 2                    |  mgmt_gpio_oeb[36] = 2                    
  mgmt_gpio_oeb[37] = 2                    |  mgmt_gpio_oeb[37] = 2                    
  mgmt_gpio_oeb[3] = 1                     |  mgmt_gpio_oeb[3] = 1                     
  mgmt_gpio_oeb[4] = 1                     |  mgmt_gpio_oeb[4] = 1                     
  mgmt_gpio_oeb[5] = 1                     |  mgmt_gpio_oeb[5] = 1                     
  mgmt_gpio_oeb[6] = 1                     |  mgmt_gpio_oeb[6] = 1                     
  mgmt_gpio_oeb[7] = 1                     |  mgmt_gpio_oeb[7] = 1                     
  mgmt_gpio_oeb[8] = 1                     |  mgmt_gpio_oeb[8] = 1                     
  mgmt_gpio_oeb[9] = 1                     |  mgmt_gpio_oeb[9] = 1                     
  mgmt_gpio_out[0] = 2                     |  mgmt_gpio_out[0] = 2                     
  mgmt_gpio_out[10] = 2                    |  mgmt_gpio_out[10] = 2                    
  mgmt_gpio_out[11] = 2                    |  mgmt_gpio_out[11] = 2                    
  mgmt_gpio_out[12] = 2                    |  mgmt_gpio_out[12] = 2                    
  mgmt_gpio_out[13] = 2                    |  mgmt_gpio_out[13] = 2                    
  mgmt_gpio_out[14] = 2                    |  mgmt_gpio_out[14] = 2                    
  mgmt_gpio_out[15] = 2                    |  mgmt_gpio_out[15] = 2                    
  mgmt_gpio_out[16] = 2                    |  mgmt_gpio_out[16] = 2                    
  mgmt_gpio_out[17] = 2                    |  mgmt_gpio_out[17] = 2                    
  mgmt_gpio_out[18] = 2                    |  mgmt_gpio_out[18] = 2                    
  mgmt_gpio_out[19] = 2                    |  mgmt_gpio_out[19] = 2                    
  mgmt_gpio_out[1] = 2                     |  mgmt_gpio_out[1] = 2                     
  mgmt_gpio_out[20] = 2                    |  mgmt_gpio_out[20] = 2                    
  mgmt_gpio_out[21] = 2                    |  mgmt_gpio_out[21] = 2                    
  mgmt_gpio_out[22] = 2                    |  mgmt_gpio_out[22] = 2                    
  mgmt_gpio_out[23] = 2                    |  mgmt_gpio_out[23] = 2                    
  mgmt_gpio_out[24] = 2                    |  mgmt_gpio_out[24] = 2                    
  mgmt_gpio_out[25] = 2                    |  mgmt_gpio_out[25] = 2                    
  mgmt_gpio_out[26] = 2                    |  mgmt_gpio_out[26] = 2                    
  mgmt_gpio_out[27] = 2                    |  mgmt_gpio_out[27] = 2                    
  mgmt_gpio_out[28] = 2                    |  mgmt_gpio_out[28] = 2                    
  mgmt_gpio_out[29] = 2                    |  mgmt_gpio_out[29] = 2                    
  mgmt_gpio_out[2] = 2                     |  mgmt_gpio_out[2] = 2                     
  mgmt_gpio_out[30] = 2                    |  mgmt_gpio_out[30] = 2                    
  mgmt_gpio_out[31] = 2                    |  mgmt_gpio_out[31] = 2                    
  mgmt_gpio_out[32] = 2                    |  mgmt_gpio_out[32] = 2                    
  mgmt_gpio_out[33] = 2                    |  mgmt_gpio_out[33] = 2                    
  mgmt_gpio_out[34] = 2                    |  mgmt_gpio_out[34] = 2                    
  mgmt_gpio_out[35] = 2                    |  mgmt_gpio_out[35] = 2                    
  mgmt_gpio_out[36] = 2                    |  mgmt_gpio_out[36] = 2                    
  mgmt_gpio_out[37] = 2                    |  mgmt_gpio_out[37] = 2                    
  mgmt_gpio_out[3] = 2                     |  mgmt_gpio_out[3] = 2                     
  mgmt_gpio_out[4] = 2                     |  mgmt_gpio_out[4] = 2                     
  mgmt_gpio_out[5] = 2                     |  mgmt_gpio_out[5] = 2                     
  mgmt_gpio_out[6] = 2                     |  mgmt_gpio_out[6] = 2                     
  mgmt_gpio_out[7] = 2                     |  mgmt_gpio_out[7] = 2                     
  mgmt_gpio_out[8] = 2                     |  mgmt_gpio_out[8] = 2                     
  mgmt_gpio_out[9] = 2                     |  mgmt_gpio_out[9] = 2                     
  pad_flash_clk = 2                        |  pad_flash_clk = 2                        
  pad_flash_clk_oe = 2                     |  pad_flash_clk_oe = 2                     
  pad_flash_csb = 2                        |  pad_flash_csb = 2                        
  pad_flash_csb_oe = 2                     |  pad_flash_csb_oe = 2                     
  pad_flash_io0_di = 2                     |  pad_flash_io0_di = 2                     
  pad_flash_io0_do = 2                     |  pad_flash_io0_do = 2                     
  pad_flash_io0_ie = 2                     |  pad_flash_io0_ie = 2                     
  pad_flash_io0_oe = 2                     |  pad_flash_io0_oe = 2                     
  pad_flash_io1_di = 2                     |  pad_flash_io1_di = 2                     
  pad_flash_io1_do = 2                     |  pad_flash_io1_do = 2                     
  pad_flash_io1_ie = 2                     |  pad_flash_io1_ie = 2                     
  pad_flash_io1_oe = 2                     |  pad_flash_io1_oe = 2                     
  pll90_sel[0] = 2                         |  pll90_sel[0] = 2                         
  pll90_sel[1] = 2                         |  pll90_sel[1] = 2                         
  pll90_sel[2] = 2                         |  pll90_sel[2] = 2                         
  pll_bypass = 2                           |  pll_bypass = 2                           
  pll_dco_ena = 2                          |  pll_dco_ena = 2                          
  pll_div[0] = 2                           |  pll_div[0] = 2                           
  pll_div[1] = 2                           |  pll_div[1] = 2                           
  pll_div[2] = 2                           |  pll_div[2] = 2                           
  pll_div[3] = 2                           |  pll_div[3] = 2                           
  pll_div[4] = 2                           |  pll_div[4] = 2                           
  pll_ena = 2                              |  pll_ena = 2                              
  pll_sel[0] = 2                           |  pll_sel[0] = 2                           
  pll_sel[1] = 2                           |  pll_sel[1] = 2                           
  pll_sel[2] = 2                           |  pll_sel[2] = 2                           
  pll_trim[0] = 2                          |  pll_trim[0] = 2                          
  pll_trim[10] = 2                         |  pll_trim[10] = 2                         
  pll_trim[11] = 2                         |  pll_trim[11] = 2                         
  pll_trim[12] = 2                         |  pll_trim[12] = 2                         
  pll_trim[13] = 2                         |  pll_trim[13] = 2                         
  pll_trim[14] = 2                         |  pll_trim[14] = 2                         
  pll_trim[15] = 2                         |  pll_trim[15] = 2                         
  pll_trim[16] = 2                         |  pll_trim[16] = 2                         
  pll_trim[17] = 2                         |  pll_trim[17] = 2                         
  pll_trim[18] = 2                         |  pll_trim[18] = 2                         
  pll_trim[19] = 2                         |  pll_trim[19] = 2                         
  pll_trim[1] = 2                          |  pll_trim[1] = 2                          
  pll_trim[20] = 2                         |  pll_trim[20] = 2                         
  pll_trim[21] = 2                         |  pll_trim[21] = 2                         
  pll_trim[22] = 2                         |  pll_trim[22] = 2                         
  pll_trim[23] = 2                         |  pll_trim[23] = 2                         
  pll_trim[24] = 2                         |  pll_trim[24] = 2                         
  pll_trim[25] = 2                         |  pll_trim[25] = 2                         
  pll_trim[2] = 2                          |  pll_trim[2] = 2                          
  pll_trim[3] = 2                          |  pll_trim[3] = 2                          
  pll_trim[4] = 2                          |  pll_trim[4] = 2                          
  pll_trim[5] = 2                          |  pll_trim[5] = 2                          
  pll_trim[6] = 2                          |  pll_trim[6] = 2                          
  pll_trim[7] = 2                          |  pll_trim[7] = 2                          
  pll_trim[8] = 2                          |  pll_trim[8] = 2                          
  pll_trim[9] = 2                          |  pll_trim[9] = 2                          
  porb = 2                                 |  porb = 2                                 
  pwr_ctrl_out = 1                         |  pwr_ctrl_out = 1                         
  qspi_enabled = 2                         |  qspi_enabled = 2                         
  reset = 2                                |  reset = 2                                
  ser_rx = 2                               |  ser_rx = 2                               
  ser_tx = 2                               |  ser_tx = 2                               
  serial_clock = 3                         |  serial_clock = 3                         
  serial_data_1 = 2                        |  serial_data_1 = 2                        
  serial_data_2 = 2                        |  serial_data_2 = 2                        
  serial_load = 3                          |  serial_load = 3                          
  serial_resetn = 3                        |  serial_resetn = 3                        
  spi_csb = 2                              |  spi_csb = 2                              
  spi_enabled = 2                          |  spi_enabled = 2                          
  spi_sck = 2                              |  spi_sck = 2                              
  spi_sdi = 2                              |  spi_sdi = 2                              
  spi_sdo = 2                              |  spi_sdo = 2                              
  spi_sdoenb = 2                           |  spi_sdoenb = 2                           
  spimemio_flash_clk = 2                   |  spimemio_flash_clk = 2                   
  spimemio_flash_csb = 2                   |  spimemio_flash_csb = 2                   
  spimemio_flash_io0_di = 2                |  spimemio_flash_io0_di = 2                
  spimemio_flash_io0_do = 2                |  spimemio_flash_io0_do = 2                
  spimemio_flash_io0_oeb = 2               |  spimemio_flash_io0_oeb = 2               
  spimemio_flash_io1_di = 2                |  spimemio_flash_io1_di = 2                
  spimemio_flash_io1_do = 2                |  spimemio_flash_io1_do = 2                
  spimemio_flash_io1_oeb = 2               |  spimemio_flash_io1_oeb = 2               
  spimemio_flash_io2_di = 2                |  spimemio_flash_io2_di = 2                
  spimemio_flash_io2_do = 2                |  spimemio_flash_io2_do = 2                
  spimemio_flash_io2_oeb = 2               |  spimemio_flash_io2_oeb = 2               
  spimemio_flash_io3_di = 2                |  spimemio_flash_io3_di = 2                
  spimemio_flash_io3_do = 2                |  spimemio_flash_io3_do = 2                
  spimemio_flash_io3_oeb = 2               |  spimemio_flash_io3_oeb = 2               
  trap = 2                                 |  trap = 2                                 
  uart_enabled = 2                         |  uart_enabled = 2                         
  user_clock = 3                           |  user_clock = 3                           
  wb_ack_o = 2                             |  wb_ack_o = 2                             
  wb_adr_i[0] = 3                          |  wb_adr_i[0] = 3                          
  wb_adr_i[10] = 3                         |  wb_adr_i[10] = 3                         
  wb_adr_i[11] = 3                         |  wb_adr_i[11] = 3                         
  wb_adr_i[12] = 3                         |  wb_adr_i[12] = 3                         
  wb_adr_i[13] = 3                         |  wb_adr_i[13] = 3                         
  wb_adr_i[14] = 3                         |  wb_adr_i[14] = 3                         
  wb_adr_i[15] = 3                         |  wb_adr_i[15] = 3                         
  wb_adr_i[16] = 3                         |  wb_adr_i[16] = 3                         
  wb_adr_i[17] = 3                         |  wb_adr_i[17] = 3                         
  wb_adr_i[18] = 3                         |  wb_adr_i[18] = 3                         
  wb_adr_i[19] = 3                         |  wb_adr_i[19] = 3                         
  wb_adr_i[1] = 3                          |  wb_adr_i[1] = 3                          
  wb_adr_i[20] = 3                         |  wb_adr_i[20] = 3                         
  wb_adr_i[21] = 3                         |  wb_adr_i[21] = 3                         
  wb_adr_i[22] = 3                         |  wb_adr_i[22] = 3                         
  wb_adr_i[23] = 3                         |  wb_adr_i[23] = 3                         
  wb_adr_i[24] = 3                         |  wb_adr_i[24] = 3                         
  wb_adr_i[25] = 3                         |  wb_adr_i[25] = 3                         
  wb_adr_i[26] = 3                         |  wb_adr_i[26] = 3                         
  wb_adr_i[27] = 3                         |  wb_adr_i[27] = 3                         
  wb_adr_i[28] = 3                         |  wb_adr_i[28] = 3                         
  wb_adr_i[29] = 3                         |  wb_adr_i[29] = 3                         
  wb_adr_i[2] = 3                          |  wb_adr_i[2] = 3                          
  wb_adr_i[30] = 3                         |  wb_adr_i[30] = 3                         
  wb_adr_i[31] = 3                         |  wb_adr_i[31] = 3                         
  wb_adr_i[3] = 3                          |  wb_adr_i[3] = 3                          
  wb_adr_i[4] = 3                          |  wb_adr_i[4] = 3                          
  wb_adr_i[5] = 3                          |  wb_adr_i[5] = 3                          
  wb_adr_i[6] = 3                          |  wb_adr_i[6] = 3                          
  wb_adr_i[7] = 3                          |  wb_adr_i[7] = 3                          
  wb_adr_i[8] = 3                          |  wb_adr_i[8] = 3                          
  wb_adr_i[9] = 3                          |  wb_adr_i[9] = 3                          
  wb_clk_i = 4                             |  wb_clk_i = 4                             
  wb_cyc_i = 2                             |  wb_cyc_i = 2                             
  wb_dat_i[0] = 3                          |  wb_dat_i[0] = 3                          
  wb_dat_i[10] = 3                         |  wb_dat_i[10] = 3                         
  wb_dat_i[11] = 3                         |  wb_dat_i[11] = 3                         
  wb_dat_i[12] = 3                         |  wb_dat_i[12] = 3                         
  wb_dat_i[13] = 3                         |  wb_dat_i[13] = 3                         
  wb_dat_i[14] = 3                         |  wb_dat_i[14] = 3                         
  wb_dat_i[15] = 3                         |  wb_dat_i[15] = 3                         
  wb_dat_i[16] = 3                         |  wb_dat_i[16] = 3                         
  wb_dat_i[17] = 3                         |  wb_dat_i[17] = 3                         
  wb_dat_i[18] = 3                         |  wb_dat_i[18] = 3                         
  wb_dat_i[19] = 3                         |  wb_dat_i[19] = 3                         
  wb_dat_i[1] = 3                          |  wb_dat_i[1] = 3                          
  wb_dat_i[20] = 3                         |  wb_dat_i[20] = 3                         
  wb_dat_i[21] = 3                         |  wb_dat_i[21] = 3                         
  wb_dat_i[22] = 3                         |  wb_dat_i[22] = 3                         
  wb_dat_i[23] = 3                         |  wb_dat_i[23] = 3                         
  wb_dat_i[24] = 3                         |  wb_dat_i[24] = 3                         
  wb_dat_i[25] = 3                         |  wb_dat_i[25] = 3                         
  wb_dat_i[26] = 3                         |  wb_dat_i[26] = 3                         
  wb_dat_i[27] = 3                         |  wb_dat_i[27] = 3                         
  wb_dat_i[28] = 3                         |  wb_dat_i[28] = 3                         
  wb_dat_i[29] = 3                         |  wb_dat_i[29] = 3                         
  wb_dat_i[2] = 3                          |  wb_dat_i[2] = 3                          
  wb_dat_i[30] = 3                         |  wb_dat_i[30] = 3                         
  wb_dat_i[31] = 3                         |  wb_dat_i[31] = 3                         
  wb_dat_i[3] = 3                          |  wb_dat_i[3] = 3                          
  wb_dat_i[4] = 3                          |  wb_dat_i[4] = 3                          
  wb_dat_i[5] = 3                          |  wb_dat_i[5] = 3                          
  wb_dat_i[6] = 3                          |  wb_dat_i[6] = 3                          
  wb_dat_i[7] = 3                          |  wb_dat_i[7] = 3                          
  wb_dat_i[8] = 3                          |  wb_dat_i[8] = 3                          
  wb_dat_i[9] = 3                          |  wb_dat_i[9] = 3                          
  wb_dat_o[0] = 2                          |  wb_dat_o[0] = 2                          
  wb_dat_o[10] = 2                         |  wb_dat_o[10] = 2                         
  wb_dat_o[11] = 2                         |  wb_dat_o[11] = 2                         
  wb_dat_o[12] = 2                         |  wb_dat_o[12] = 2                         
  wb_dat_o[13] = 2                         |  wb_dat_o[13] = 2                         
  wb_dat_o[14] = 2                         |  wb_dat_o[14] = 2                         
  wb_dat_o[15] = 2                         |  wb_dat_o[15] = 2                         
  wb_dat_o[16] = 2                         |  wb_dat_o[16] = 2                         
  wb_dat_o[17] = 2                         |  wb_dat_o[17] = 2                         
  wb_dat_o[18] = 2                         |  wb_dat_o[18] = 2                         
  wb_dat_o[19] = 2                         |  wb_dat_o[19] = 2                         
  wb_dat_o[1] = 2                          |  wb_dat_o[1] = 2                          
  wb_dat_o[20] = 2                         |  wb_dat_o[20] = 2                         
  wb_dat_o[21] = 2                         |  wb_dat_o[21] = 2                         
  wb_dat_o[22] = 2                         |  wb_dat_o[22] = 2                         
  wb_dat_o[23] = 2                         |  wb_dat_o[23] = 2                         
  wb_dat_o[24] = 2                         |  wb_dat_o[24] = 2                         
  wb_dat_o[25] = 2                         |  wb_dat_o[25] = 2                         
  wb_dat_o[26] = 2                         |  wb_dat_o[26] = 2                         
  wb_dat_o[27] = 2                         |  wb_dat_o[27] = 2                         
  wb_dat_o[28] = 2                         |  wb_dat_o[28] = 2                         
  wb_dat_o[29] = 2                         |  wb_dat_o[29] = 2                         
  wb_dat_o[2] = 2                          |  wb_dat_o[2] = 2                          
  wb_dat_o[30] = 2                         |  wb_dat_o[30] = 2                         
  wb_dat_o[31] = 2                         |  wb_dat_o[31] = 2                         
  wb_dat_o[3] = 2                          |  wb_dat_o[3] = 2                          
  wb_dat_o[4] = 2                          |  wb_dat_o[4] = 2                          
  wb_dat_o[5] = 2                          |  wb_dat_o[5] = 2                          
  wb_dat_o[6] = 2                          |  wb_dat_o[6] = 2                          
  wb_dat_o[7] = 2                          |  wb_dat_o[7] = 2                          
  wb_dat_o[8] = 2                          |  wb_dat_o[8] = 2                          
  wb_dat_o[9] = 2                          |  wb_dat_o[9] = 2                          
  wb_rstn_i = 4                            |  wb_rstn_i = 4                            
  wb_sel_i[0] = 3                          |  wb_sel_i[0] = 3                          
  wb_sel_i[1] = 3                          |  wb_sel_i[1] = 3                          
  wb_sel_i[2] = 3                          |  wb_sel_i[2] = 3                          
  wb_sel_i[3] = 3                          |  wb_sel_i[3] = 3                          
  wb_stb_i = 2                             |  wb_stb_i = 2                             
  wb_we_i = 3                              |  wb_we_i = 3                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: user_project_wrapper:mprj        |Instance: mprj                             
  io_in[0] = 2                             |  io_in[0] = 2                             
  io_in[10] = 2                            |  io_in[10] = 2                            
  io_in[11] = 2                            |  io_in[11] = 2                            
  io_in[12] = 2                            |  io_in[12] = 2                            
  io_in[13] = 2                            |  io_in[13] = 2                            
  io_in[14] = 2                            |  io_in[14] = 2                            
  io_in[15] = 2                            |  io_in[15] = 2                            
  io_in[16] = 2                            |  io_in[16] = 2                            
  io_in[17] = 2                            |  io_in[17] = 2                            
  io_in[18] = 2                            |  io_in[18] = 2                            
  io_in[19] = 2                            |  io_in[19] = 2                            
  io_in[1] = 2                             |  io_in[1] = 2                             
  io_in[20] = 2                            |  io_in[20] = 2                            
  io_in[21] = 2                            |  io_in[21] = 2                            
  io_in[22] = 2                            |  io_in[22] = 2                            
  io_in[23] = 2                            |  io_in[23] = 2                            
  io_in[24] = 2                            |  io_in[24] = 2                            
  io_in[25] = 2                            |  io_in[25] = 2                            
  io_in[26] = 2                            |  io_in[26] = 2                            
  io_in[27] = 2                            |  io_in[27] = 2                            
  io_in[28] = 2                            |  io_in[28] = 2                            
  io_in[29] = 2                            |  io_in[29] = 2                            
  io_in[2] = 2                             |  io_in[2] = 2                             
  io_in[30] = 2                            |  io_in[30] = 2                            
  io_in[31] = 2                            |  io_in[31] = 2                            
  io_in[32] = 2                            |  io_in[32] = 2                            
  io_in[33] = 2                            |  io_in[33] = 2                            
  io_in[34] = 2                            |  io_in[34] = 2                            
  io_in[35] = 2                            |  io_in[35] = 2                            
  io_in[36] = 2                            |  io_in[36] = 2                            
  io_in[37] = 2                            |  io_in[37] = 2                            
  io_in[3] = 2                             |  io_in[3] = 2                             
  io_in[4] = 2                             |  io_in[4] = 2                             
  io_in[5] = 2                             |  io_in[5] = 2                             
  io_in[6] = 2                             |  io_in[6] = 2                             
  io_in[7] = 2                             |  io_in[7] = 2                             
  io_in[8] = 2                             |  io_in[8] = 2                             
  io_in[9] = 2                             |  io_in[9] = 2                             
  io_oeb[0] = 2                            |  io_oeb[0] = 2                            
  io_oeb[10] = 2                           |  io_oeb[10] = 2                           
  io_oeb[11] = 2                           |  io_oeb[11] = 2                           
  io_oeb[12] = 2                           |  io_oeb[12] = 2                           
  io_oeb[13] = 2                           |  io_oeb[13] = 2                           
  io_oeb[14] = 2                           |  io_oeb[14] = 2                           
  io_oeb[15] = 2                           |  io_oeb[15] = 2                           
  io_oeb[16] = 2                           |  io_oeb[16] = 2                           
  io_oeb[17] = 2                           |  io_oeb[17] = 2                           
  io_oeb[18] = 2                           |  io_oeb[18] = 2                           
  io_oeb[19] = 2                           |  io_oeb[19] = 2                           
  io_oeb[1] = 2                            |  io_oeb[1] = 2                            
  io_oeb[20] = 2                           |  io_oeb[20] = 2                           
  io_oeb[21] = 2                           |  io_oeb[21] = 2                           
  io_oeb[22] = 2                           |  io_oeb[22] = 2                           
  io_oeb[23] = 2                           |  io_oeb[23] = 2                           
  io_oeb[24] = 2                           |  io_oeb[24] = 2                           
  io_oeb[25] = 2                           |  io_oeb[25] = 2                           
  io_oeb[26] = 2                           |  io_oeb[26] = 2                           
  io_oeb[27] = 2                           |  io_oeb[27] = 2                           
  io_oeb[28] = 2                           |  io_oeb[28] = 2                           
  io_oeb[29] = 2                           |  io_oeb[29] = 2                           
  io_oeb[2] = 2                            |  io_oeb[2] = 2                            
  io_oeb[30] = 2                           |  io_oeb[30] = 2                           
  io_oeb[31] = 2                           |  io_oeb[31] = 2                           
  io_oeb[32] = 2                           |  io_oeb[32] = 2                           
  io_oeb[33] = 2                           |  io_oeb[33] = 2                           
  io_oeb[34] = 2                           |  io_oeb[34] = 2                           
  io_oeb[35] = 2                           |  io_oeb[35] = 2                           
  io_oeb[36] = 2                           |  io_oeb[36] = 2                           
  io_oeb[37] = 2                           |  io_oeb[37] = 2                           
  io_oeb[3] = 2                            |  io_oeb[3] = 2                            
  io_oeb[4] = 2                            |  io_oeb[4] = 2                            
  io_oeb[5] = 2                            |  io_oeb[5] = 2                            
  io_oeb[6] = 2                            |  io_oeb[6] = 2                            
  io_oeb[7] = 2                            |  io_oeb[7] = 2                            
  io_oeb[8] = 2                            |  io_oeb[8] = 2                            
  io_oeb[9] = 2                            |  io_oeb[9] = 2                            
  io_out[0] = 2                            |  io_out[0] = 2                            
  io_out[10] = 2                           |  io_out[10] = 2                           
  io_out[11] = 2                           |  io_out[11] = 2                           
  io_out[12] = 2                           |  io_out[12] = 2                           
  io_out[13] = 2                           |  io_out[13] = 2                           
  io_out[14] = 2                           |  io_out[14] = 2                           
  io_out[15] = 2                           |  io_out[15] = 2                           
  io_out[16] = 2                           |  io_out[16] = 2                           
  io_out[17] = 2                           |  io_out[17] = 2                           
  io_out[18] = 2                           |  io_out[18] = 2                           
  io_out[19] = 2                           |  io_out[19] = 2                           
  io_out[1] = 2                            |  io_out[1] = 2                            
  io_out[20] = 2                           |  io_out[20] = 2                           
  io_out[21] = 2                           |  io_out[21] = 2                           
  io_out[22] = 2                           |  io_out[22] = 2                           
  io_out[23] = 2                           |  io_out[23] = 2                           
  io_out[24] = 2                           |  io_out[24] = 2                           
  io_out[25] = 2                           |  io_out[25] = 2                           
  io_out[26] = 2                           |  io_out[26] = 2                           
  io_out[27] = 2                           |  io_out[27] = 2                           
  io_out[28] = 2                           |  io_out[28] = 2                           
  io_out[29] = 2                           |  io_out[29] = 2                           
  io_out[2] = 2                            |  io_out[2] = 2                            
  io_out[30] = 2                           |  io_out[30] = 2                           
  io_out[31] = 2                           |  io_out[31] = 2                           
  io_out[32] = 2                           |  io_out[32] = 2                           
  io_out[33] = 2                           |  io_out[33] = 2                           
  io_out[34] = 2                           |  io_out[34] = 2                           
  io_out[35] = 2                           |  io_out[35] = 2                           
  io_out[36] = 2                           |  io_out[36] = 2                           
  io_out[37] = 2                           |  io_out[37] = 2                           
  io_out[3] = 2                            |  io_out[3] = 2                            
  io_out[4] = 2                            |  io_out[4] = 2                            
  io_out[5] = 2                            |  io_out[5] = 2                            
  io_out[6] = 2                            |  io_out[6] = 2                            
  io_out[7] = 2                            |  io_out[7] = 2                            
  io_out[8] = 2                            |  io_out[8] = 2                            
  io_out[9] = 2                            |  io_out[9] = 2                            
  la_data_in[0] = 2                        |  la_data_in[0] = 2                        
  la_data_in[10] = 2                       |  la_data_in[10] = 2                       
  la_data_in[11] = 2                       |  la_data_in[11] = 2                       
  la_data_in[12] = 2                       |  la_data_in[12] = 2                       
  la_data_in[13] = 2                       |  la_data_in[13] = 2                       
  la_data_in[14] = 2                       |  la_data_in[14] = 2                       
  la_data_in[15] = 2                       |  la_data_in[15] = 2                       
  la_data_in[16] = 2                       |  la_data_in[16] = 2                       
  la_data_in[17] = 2                       |  la_data_in[17] = 2                       
  la_data_in[18] = 2                       |  la_data_in[18] = 2                       
  la_data_in[19] = 2                       |  la_data_in[19] = 2                       
  la_data_in[1] = 2                        |  la_data_in[1] = 2                        
  la_data_in[20] = 2                       |  la_data_in[20] = 2                       
  la_data_in[21] = 2                       |  la_data_in[21] = 2                       
  la_data_in[22] = 2                       |  la_data_in[22] = 2                       
  la_data_in[23] = 2                       |  la_data_in[23] = 2                       
  la_data_in[24] = 2                       |  la_data_in[24] = 2                       
  la_data_in[25] = 2                       |  la_data_in[25] = 2                       
  la_data_in[26] = 2                       |  la_data_in[26] = 2                       
  la_data_in[27] = 2                       |  la_data_in[27] = 2                       
  la_data_in[28] = 2                       |  la_data_in[28] = 2                       
  la_data_in[29] = 2                       |  la_data_in[29] = 2                       
  la_data_in[2] = 2                        |  la_data_in[2] = 2                        
  la_data_in[30] = 2                       |  la_data_in[30] = 2                       
  la_data_in[31] = 2                       |  la_data_in[31] = 2                       
  la_data_in[32] = 2                       |  la_data_in[32] = 2                       
  la_data_in[33] = 2                       |  la_data_in[33] = 2                       
  la_data_in[34] = 2                       |  la_data_in[34] = 2                       
  la_data_in[35] = 2                       |  la_data_in[35] = 2                       
  la_data_in[36] = 2                       |  la_data_in[36] = 2                       
  la_data_in[37] = 2                       |  la_data_in[37] = 2                       
  la_data_in[38] = 2                       |  la_data_in[38] = 2                       
  la_data_in[39] = 2                       |  la_data_in[39] = 2                       
  la_data_in[3] = 2                        |  la_data_in[3] = 2                        
  la_data_in[40] = 2                       |  la_data_in[40] = 2                       
  la_data_in[41] = 2                       |  la_data_in[41] = 2                       
  la_data_in[42] = 2                       |  la_data_in[42] = 2                       
  la_data_in[43] = 2                       |  la_data_in[43] = 2                       
  la_data_in[44] = 2                       |  la_data_in[44] = 2                       
  la_data_in[45] = 2                       |  la_data_in[45] = 2                       
  la_data_in[46] = 2                       |  la_data_in[46] = 2                       
  la_data_in[47] = 2                       |  la_data_in[47] = 2                       
  la_data_in[48] = 2                       |  la_data_in[48] = 2                       
  la_data_in[49] = 2                       |  la_data_in[49] = 2                       
  la_data_in[4] = 2                        |  la_data_in[4] = 2                        
  la_data_in[50] = 2                       |  la_data_in[50] = 2                       
  la_data_in[51] = 2                       |  la_data_in[51] = 2                       
  la_data_in[52] = 2                       |  la_data_in[52] = 2                       
  la_data_in[53] = 2                       |  la_data_in[53] = 2                       
  la_data_in[54] = 2                       |  la_data_in[54] = 2                       
  la_data_in[55] = 2                       |  la_data_in[55] = 2                       
  la_data_in[56] = 2                       |  la_data_in[56] = 2                       
  la_data_in[57] = 2                       |  la_data_in[57] = 2                       
  la_data_in[58] = 2                       |  la_data_in[58] = 2                       
  la_data_in[59] = 2                       |  la_data_in[59] = 2                       
  la_data_in[5] = 2                        |  la_data_in[5] = 2                        
  la_data_in[60] = 2                       |  la_data_in[60] = 2                       
  la_data_in[61] = 2                       |  la_data_in[61] = 2                       
  la_data_in[62] = 2                       |  la_data_in[62] = 2                       
  la_data_in[63] = 2                       |  la_data_in[63] = 2                       
  la_data_in[6] = 2                        |  la_data_in[6] = 2                        
  la_data_in[7] = 2                        |  la_data_in[7] = 2                        
  la_data_in[8] = 2                        |  la_data_in[8] = 2                        
  la_data_in[9] = 2                        |  la_data_in[9] = 2                        
  la_data_out[0] = 2                       |  la_data_out[0] = 2                       
  la_data_out[10] = 2                      |  la_data_out[10] = 2                      
  la_data_out[11] = 2                      |  la_data_out[11] = 2                      
  la_data_out[12] = 2                      |  la_data_out[12] = 2                      
  la_data_out[13] = 2                      |  la_data_out[13] = 2                      
  la_data_out[14] = 2                      |  la_data_out[14] = 2                      
  la_data_out[15] = 2                      |  la_data_out[15] = 2                      
  la_data_out[16] = 2                      |  la_data_out[16] = 2                      
  la_data_out[17] = 2                      |  la_data_out[17] = 2                      
  la_data_out[18] = 2                      |  la_data_out[18] = 2                      
  la_data_out[19] = 2                      |  la_data_out[19] = 2                      
  la_data_out[1] = 2                       |  la_data_out[1] = 2                       
  la_data_out[20] = 2                      |  la_data_out[20] = 2                      
  la_data_out[21] = 2                      |  la_data_out[21] = 2                      
  la_data_out[22] = 2                      |  la_data_out[22] = 2                      
  la_data_out[23] = 2                      |  la_data_out[23] = 2                      
  la_data_out[24] = 2                      |  la_data_out[24] = 2                      
  la_data_out[25] = 2                      |  la_data_out[25] = 2                      
  la_data_out[26] = 2                      |  la_data_out[26] = 2                      
  la_data_out[27] = 2                      |  la_data_out[27] = 2                      
  la_data_out[28] = 2                      |  la_data_out[28] = 2                      
  la_data_out[29] = 2                      |  la_data_out[29] = 2                      
  la_data_out[2] = 2                       |  la_data_out[2] = 2                       
  la_data_out[30] = 2                      |  la_data_out[30] = 2                      
  la_data_out[31] = 2                      |  la_data_out[31] = 2                      
  la_data_out[32] = 2                      |  la_data_out[32] = 2                      
  la_data_out[33] = 2                      |  la_data_out[33] = 2                      
  la_data_out[34] = 2                      |  la_data_out[34] = 2                      
  la_data_out[35] = 2                      |  la_data_out[35] = 2                      
  la_data_out[36] = 2                      |  la_data_out[36] = 2                      
  la_data_out[37] = 2                      |  la_data_out[37] = 2                      
  la_data_out[38] = 2                      |  la_data_out[38] = 2                      
  la_data_out[39] = 2                      |  la_data_out[39] = 2                      
  la_data_out[3] = 2                       |  la_data_out[3] = 2                       
  la_data_out[40] = 2                      |  la_data_out[40] = 2                      
  la_data_out[41] = 2                      |  la_data_out[41] = 2                      
  la_data_out[42] = 2                      |  la_data_out[42] = 2                      
  la_data_out[43] = 2                      |  la_data_out[43] = 2                      
  la_data_out[44] = 2                      |  la_data_out[44] = 2                      
  la_data_out[45] = 2                      |  la_data_out[45] = 2                      
  la_data_out[46] = 2                      |  la_data_out[46] = 2                      
  la_data_out[47] = 2                      |  la_data_out[47] = 2                      
  la_data_out[48] = 2                      |  la_data_out[48] = 2                      
  la_data_out[49] = 2                      |  la_data_out[49] = 2                      
  la_data_out[4] = 2                       |  la_data_out[4] = 2                       
  la_data_out[50] = 2                      |  la_data_out[50] = 2                      
  la_data_out[51] = 2                      |  la_data_out[51] = 2                      
  la_data_out[52] = 2                      |  la_data_out[52] = 2                      
  la_data_out[53] = 2                      |  la_data_out[53] = 2                      
  la_data_out[54] = 2                      |  la_data_out[54] = 2                      
  la_data_out[55] = 2                      |  la_data_out[55] = 2                      
  la_data_out[56] = 2                      |  la_data_out[56] = 2                      
  la_data_out[57] = 2                      |  la_data_out[57] = 2                      
  la_data_out[58] = 2                      |  la_data_out[58] = 2                      
  la_data_out[59] = 2                      |  la_data_out[59] = 2                      
  la_data_out[5] = 2                       |  la_data_out[5] = 2                       
  la_data_out[60] = 2                      |  la_data_out[60] = 2                      
  la_data_out[61] = 2                      |  la_data_out[61] = 2                      
  la_data_out[62] = 2                      |  la_data_out[62] = 2                      
  la_data_out[63] = 2                      |  la_data_out[63] = 2                      
  la_data_out[6] = 2                       |  la_data_out[6] = 2                       
  la_data_out[7] = 2                       |  la_data_out[7] = 2                       
  la_data_out[8] = 2                       |  la_data_out[8] = 2                       
  la_data_out[9] = 2                       |  la_data_out[9] = 2                       
  la_oenb[0] = 2                           |  la_oenb[0] = 2                           
  la_oenb[10] = 2                          |  la_oenb[10] = 2                          
  la_oenb[11] = 2                          |  la_oenb[11] = 2                          
  la_oenb[12] = 2                          |  la_oenb[12] = 2                          
  la_oenb[13] = 2                          |  la_oenb[13] = 2                          
  la_oenb[14] = 2                          |  la_oenb[14] = 2                          
  la_oenb[15] = 2                          |  la_oenb[15] = 2                          
  la_oenb[16] = 2                          |  la_oenb[16] = 2                          
  la_oenb[17] = 2                          |  la_oenb[17] = 2                          
  la_oenb[18] = 2                          |  la_oenb[18] = 2                          
  la_oenb[19] = 2                          |  la_oenb[19] = 2                          
  la_oenb[1] = 2                           |  la_oenb[1] = 2                           
  la_oenb[20] = 2                          |  la_oenb[20] = 2                          
  la_oenb[21] = 2                          |  la_oenb[21] = 2                          
  la_oenb[22] = 2                          |  la_oenb[22] = 2                          
  la_oenb[23] = 2                          |  la_oenb[23] = 2                          
  la_oenb[24] = 2                          |  la_oenb[24] = 2                          
  la_oenb[25] = 2                          |  la_oenb[25] = 2                          
  la_oenb[26] = 2                          |  la_oenb[26] = 2                          
  la_oenb[27] = 2                          |  la_oenb[27] = 2                          
  la_oenb[28] = 2                          |  la_oenb[28] = 2                          
  la_oenb[29] = 2                          |  la_oenb[29] = 2                          
  la_oenb[2] = 2                           |  la_oenb[2] = 2                           
  la_oenb[30] = 2                          |  la_oenb[30] = 2                          
  la_oenb[31] = 2                          |  la_oenb[31] = 2                          
  la_oenb[32] = 2                          |  la_oenb[32] = 2                          
  la_oenb[33] = 2                          |  la_oenb[33] = 2                          
  la_oenb[34] = 2                          |  la_oenb[34] = 2                          
  la_oenb[35] = 2                          |  la_oenb[35] = 2                          
  la_oenb[36] = 2                          |  la_oenb[36] = 2                          
  la_oenb[37] = 2                          |  la_oenb[37] = 2                          
  la_oenb[38] = 2                          |  la_oenb[38] = 2                          
  la_oenb[39] = 2                          |  la_oenb[39] = 2                          
  la_oenb[3] = 2                           |  la_oenb[3] = 2                           
  la_oenb[40] = 2                          |  la_oenb[40] = 2                          
  la_oenb[41] = 2                          |  la_oenb[41] = 2                          
  la_oenb[42] = 2                          |  la_oenb[42] = 2                          
  la_oenb[43] = 2                          |  la_oenb[43] = 2                          
  la_oenb[44] = 2                          |  la_oenb[44] = 2                          
  la_oenb[45] = 2                          |  la_oenb[45] = 2                          
  la_oenb[46] = 2                          |  la_oenb[46] = 2                          
  la_oenb[47] = 2                          |  la_oenb[47] = 2                          
  la_oenb[48] = 2                          |  la_oenb[48] = 2                          
  la_oenb[49] = 2                          |  la_oenb[49] = 2                          
  la_oenb[4] = 2                           |  la_oenb[4] = 2                           
  la_oenb[50] = 2                          |  la_oenb[50] = 2                          
  la_oenb[51] = 2                          |  la_oenb[51] = 2                          
  la_oenb[52] = 2                          |  la_oenb[52] = 2                          
  la_oenb[53] = 2                          |  la_oenb[53] = 2                          
  la_oenb[54] = 2                          |  la_oenb[54] = 2                          
  la_oenb[55] = 2                          |  la_oenb[55] = 2                          
  la_oenb[56] = 2                          |  la_oenb[56] = 2                          
  la_oenb[57] = 2                          |  la_oenb[57] = 2                          
  la_oenb[58] = 2                          |  la_oenb[58] = 2                          
  la_oenb[59] = 2                          |  la_oenb[59] = 2                          
  la_oenb[5] = 2                           |  la_oenb[5] = 2                           
  la_oenb[60] = 2                          |  la_oenb[60] = 2                          
  la_oenb[61] = 2                          |  la_oenb[61] = 2                          
  la_oenb[62] = 2                          |  la_oenb[62] = 2                          
  la_oenb[63] = 2                          |  la_oenb[63] = 2                          
  la_oenb[6] = 2                           |  la_oenb[6] = 2                           
  la_oenb[7] = 2                           |  la_oenb[7] = 2                           
  la_oenb[8] = 2                           |  la_oenb[8] = 2                           
  la_oenb[9] = 2                           |  la_oenb[9] = 2                           
  user_clock2 = 2                          |  user_clock2 = 2                          
  user_irq[0] = 2                          |  user_irq[0] = 2                          
  user_irq[1] = 2                          |  user_irq[1] = 2                          
  user_irq[2] = 2                          |  user_irq[2] = 2                          
  vdd = 50                                 |  VDD = 85                                 
  vss = 50                                 |  VSS = 92                                 
  wb_clk_i = 2                             |  wb_clk_i = 2                             
  wb_rst_i = 2                             |  wb_rst_i = 2                             
  wbs_ack_o = 2                            |  wbs_ack_o = 2                            
  wbs_adr_i[0] = 2                         |  wbs_adr_i[0] = 2                         
  wbs_adr_i[10] = 2                        |  wbs_adr_i[10] = 2                        
  wbs_adr_i[11] = 2                        |  wbs_adr_i[11] = 2                        
  wbs_adr_i[12] = 2                        |  wbs_adr_i[12] = 2                        
  wbs_adr_i[13] = 2                        |  wbs_adr_i[13] = 2                        
  wbs_adr_i[14] = 2                        |  wbs_adr_i[14] = 2                        
  wbs_adr_i[15] = 2                        |  wbs_adr_i[15] = 2                        
  wbs_adr_i[16] = 2                        |  wbs_adr_i[16] = 2                        
  wbs_adr_i[17] = 2                        |  wbs_adr_i[17] = 2                        
  wbs_adr_i[18] = 2                        |  wbs_adr_i[18] = 2                        
  wbs_adr_i[19] = 2                        |  wbs_adr_i[19] = 2                        
  wbs_adr_i[1] = 2                         |  wbs_adr_i[1] = 2                         
  wbs_adr_i[20] = 2                        |  wbs_adr_i[20] = 2                        
  wbs_adr_i[21] = 2                        |  wbs_adr_i[21] = 2                        
  wbs_adr_i[22] = 2                        |  wbs_adr_i[22] = 2                        
  wbs_adr_i[23] = 2                        |  wbs_adr_i[23] = 2                        
  wbs_adr_i[24] = 2                        |  wbs_adr_i[24] = 2                        
  wbs_adr_i[25] = 2                        |  wbs_adr_i[25] = 2                        
  wbs_adr_i[26] = 2                        |  wbs_adr_i[26] = 2                        
  wbs_adr_i[27] = 2                        |  wbs_adr_i[27] = 2                        
  wbs_adr_i[28] = 2                        |  wbs_adr_i[28] = 2                        
  wbs_adr_i[29] = 2                        |  wbs_adr_i[29] = 2                        
  wbs_adr_i[2] = 2                         |  wbs_adr_i[2] = 2                         
  wbs_adr_i[30] = 2                        |  wbs_adr_i[30] = 2                        
  wbs_adr_i[31] = 2                        |  wbs_adr_i[31] = 2                        
  wbs_adr_i[3] = 2                         |  wbs_adr_i[3] = 2                         
  wbs_adr_i[4] = 2                         |  wbs_adr_i[4] = 2                         
  wbs_adr_i[5] = 2                         |  wbs_adr_i[5] = 2                         
  wbs_adr_i[6] = 2                         |  wbs_adr_i[6] = 2                         
  wbs_adr_i[7] = 2                         |  wbs_adr_i[7] = 2                         
  wbs_adr_i[8] = 2                         |  wbs_adr_i[8] = 2                         
  wbs_adr_i[9] = 2                         |  wbs_adr_i[9] = 2                         
  wbs_cyc_i = 2                            |  wbs_cyc_i = 2                            
  wbs_dat_i[0] = 2                         |  wbs_dat_i[0] = 2                         
  wbs_dat_i[10] = 2                        |  wbs_dat_i[10] = 2                        
  wbs_dat_i[11] = 2                        |  wbs_dat_i[11] = 2                        
  wbs_dat_i[12] = 2                        |  wbs_dat_i[12] = 2                        
  wbs_dat_i[13] = 2                        |  wbs_dat_i[13] = 2                        
  wbs_dat_i[14] = 2                        |  wbs_dat_i[14] = 2                        
  wbs_dat_i[15] = 2                        |  wbs_dat_i[15] = 2                        
  wbs_dat_i[16] = 2                        |  wbs_dat_i[16] = 2                        
  wbs_dat_i[17] = 2                        |  wbs_dat_i[17] = 2                        
  wbs_dat_i[18] = 2                        |  wbs_dat_i[18] = 2                        
  wbs_dat_i[19] = 2                        |  wbs_dat_i[19] = 2                        
  wbs_dat_i[1] = 2                         |  wbs_dat_i[1] = 2                         
  wbs_dat_i[20] = 2                        |  wbs_dat_i[20] = 2                        
  wbs_dat_i[21] = 2                        |  wbs_dat_i[21] = 2                        
  wbs_dat_i[22] = 2                        |  wbs_dat_i[22] = 2                        
  wbs_dat_i[23] = 2                        |  wbs_dat_i[23] = 2                        
  wbs_dat_i[24] = 2                        |  wbs_dat_i[24] = 2                        
  wbs_dat_i[25] = 2                        |  wbs_dat_i[25] = 2                        
  wbs_dat_i[26] = 2                        |  wbs_dat_i[26] = 2                        
  wbs_dat_i[27] = 2                        |  wbs_dat_i[27] = 2                        
  wbs_dat_i[28] = 2                        |  wbs_dat_i[28] = 2                        
  wbs_dat_i[29] = 2                        |  wbs_dat_i[29] = 2                        
  wbs_dat_i[2] = 2                         |  wbs_dat_i[2] = 2                         
  wbs_dat_i[30] = 2                        |  wbs_dat_i[30] = 2                        
  wbs_dat_i[31] = 2                        |  wbs_dat_i[31] = 2                        
  wbs_dat_i[3] = 2                         |  wbs_dat_i[3] = 2                         
  wbs_dat_i[4] = 2                         |  wbs_dat_i[4] = 2                         
  wbs_dat_i[5] = 2                         |  wbs_dat_i[5] = 2                         
  wbs_dat_i[6] = 2                         |  wbs_dat_i[6] = 2                         
  wbs_dat_i[7] = 2                         |  wbs_dat_i[7] = 2                         
  wbs_dat_i[8] = 2                         |  wbs_dat_i[8] = 2                         
  wbs_dat_i[9] = 2                         |  wbs_dat_i[9] = 2                         
  wbs_dat_o[0] = 2                         |  wbs_dat_o[0] = 2                         
  wbs_dat_o[10] = 2                        |  wbs_dat_o[10] = 2                        
  wbs_dat_o[11] = 2                        |  wbs_dat_o[11] = 2                        
  wbs_dat_o[12] = 2                        |  wbs_dat_o[12] = 2                        
  wbs_dat_o[13] = 2                        |  wbs_dat_o[13] = 2                        
  wbs_dat_o[14] = 2                        |  wbs_dat_o[14] = 2                        
  wbs_dat_o[15] = 2                        |  wbs_dat_o[15] = 2                        
  wbs_dat_o[16] = 2                        |  wbs_dat_o[16] = 2                        
  wbs_dat_o[17] = 2                        |  wbs_dat_o[17] = 2                        
  wbs_dat_o[18] = 2                        |  wbs_dat_o[18] = 2                        
  wbs_dat_o[19] = 2                        |  wbs_dat_o[19] = 2                        
  wbs_dat_o[1] = 2                         |  wbs_dat_o[1] = 2                         
  wbs_dat_o[20] = 2                        |  wbs_dat_o[20] = 2                        
  wbs_dat_o[21] = 2                        |  wbs_dat_o[21] = 2                        
  wbs_dat_o[22] = 2                        |  wbs_dat_o[22] = 2                        
  wbs_dat_o[23] = 2                        |  wbs_dat_o[23] = 2                        
  wbs_dat_o[24] = 2                        |  wbs_dat_o[24] = 2                        
  wbs_dat_o[25] = 2                        |  wbs_dat_o[25] = 2                        
  wbs_dat_o[26] = 2                        |  wbs_dat_o[26] = 2                        
  wbs_dat_o[27] = 2                        |  wbs_dat_o[27] = 2                        
  wbs_dat_o[28] = 2                        |  wbs_dat_o[28] = 2                        
  wbs_dat_o[29] = 2                        |  wbs_dat_o[29] = 2                        
  wbs_dat_o[2] = 2                         |  wbs_dat_o[2] = 2                         
  wbs_dat_o[30] = 2                        |  wbs_dat_o[30] = 2                        
  wbs_dat_o[31] = 2                        |  wbs_dat_o[31] = 2                        
  wbs_dat_o[3] = 2                         |  wbs_dat_o[3] = 2                         
  wbs_dat_o[4] = 2                         |  wbs_dat_o[4] = 2                         
  wbs_dat_o[5] = 2                         |  wbs_dat_o[5] = 2                         
  wbs_dat_o[6] = 2                         |  wbs_dat_o[6] = 2                         
  wbs_dat_o[7] = 2                         |  wbs_dat_o[7] = 2                         
  wbs_dat_o[8] = 2                         |  wbs_dat_o[8] = 2                         
  wbs_dat_o[9] = 2                         |  wbs_dat_o[9] = 2                         
  wbs_sel_i[0] = 2                         |  wbs_sel_i[0] = 2                         
  wbs_sel_i[1] = 2                         |  wbs_sel_i[1] = 2                         
  wbs_sel_i[2] = 2                         |  wbs_sel_i[2] = 2                         
  wbs_sel_i[3] = 2                         |  wbs_sel_i[3] = 2                         
  wbs_stb_i = 2                            |  wbs_stb_i = 2                            
  wbs_we_i = 2                             |  wbs_we_i = 2                             
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: mgmt_protect:mgmt_buffers        |Instance: mgmt_buffers                     
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  caravel_clk = 4                          |  caravel_clk = 4                          
  caravel_clk2 = 3                         |  caravel_clk2 = 3                         
  caravel_rstn = 4                         |  caravel_rstn = 4                         
  la_data_in_core[0] = 2                   |  la_data_in_core[0] = 2                   
  la_data_in_core[10] = 2                  |  la_data_in_core[10] = 2                  
  la_data_in_core[11] = 2                  |  la_data_in_core[11] = 2                  
  la_data_in_core[12] = 2                  |  la_data_in_core[12] = 2                  
  la_data_in_core[13] = 2                  |  la_data_in_core[13] = 2                  
  la_data_in_core[14] = 2                  |  la_data_in_core[14] = 2                  
  la_data_in_core[15] = 2                  |  la_data_in_core[15] = 2                  
  la_data_in_core[16] = 2                  |  la_data_in_core[16] = 2                  
  la_data_in_core[17] = 2                  |  la_data_in_core[17] = 2                  
  la_data_in_core[18] = 2                  |  la_data_in_core[18] = 2                  
  la_data_in_core[19] = 2                  |  la_data_in_core[19] = 2                  
  la_data_in_core[1] = 2                   |  la_data_in_core[1] = 2                   
  la_data_in_core[20] = 2                  |  la_data_in_core[20] = 2                  
  la_data_in_core[21] = 2                  |  la_data_in_core[21] = 2                  
  la_data_in_core[22] = 2                  |  la_data_in_core[22] = 2                  
  la_data_in_core[23] = 2                  |  la_data_in_core[23] = 2                  
  la_data_in_core[24] = 2                  |  la_data_in_core[24] = 2                  
  la_data_in_core[25] = 2                  |  la_data_in_core[25] = 2                  
  la_data_in_core[26] = 2                  |  la_data_in_core[26] = 2                  
  la_data_in_core[27] = 2                  |  la_data_in_core[27] = 2                  
  la_data_in_core[28] = 2                  |  la_data_in_core[28] = 2                  
  la_data_in_core[29] = 2                  |  la_data_in_core[29] = 2                  
  la_data_in_core[2] = 2                   |  la_data_in_core[2] = 2                   
  la_data_in_core[30] = 2                  |  la_data_in_core[30] = 2                  
  la_data_in_core[31] = 2                  |  la_data_in_core[31] = 2                  
  la_data_in_core[32] = 2                  |  la_data_in_core[32] = 2                  
  la_data_in_core[33] = 2                  |  la_data_in_core[33] = 2                  
  la_data_in_core[34] = 2                  |  la_data_in_core[34] = 2                  
  la_data_in_core[35] = 2                  |  la_data_in_core[35] = 2                  
  la_data_in_core[36] = 2                  |  la_data_in_core[36] = 2                  
  la_data_in_core[37] = 2                  |  la_data_in_core[37] = 2                  
  la_data_in_core[38] = 2                  |  la_data_in_core[38] = 2                  
  la_data_in_core[39] = 2                  |  la_data_in_core[39] = 2                  
  la_data_in_core[3] = 2                   |  la_data_in_core[3] = 2                   
  la_data_in_core[40] = 2                  |  la_data_in_core[40] = 2                  
  la_data_in_core[41] = 2                  |  la_data_in_core[41] = 2                  
  la_data_in_core[42] = 2                  |  la_data_in_core[42] = 2                  
  la_data_in_core[43] = 2                  |  la_data_in_core[43] = 2                  
  la_data_in_core[44] = 2                  |  la_data_in_core[44] = 2                  
  la_data_in_core[45] = 2                  |  la_data_in_core[45] = 2                  
  la_data_in_core[46] = 2                  |  la_data_in_core[46] = 2                  
  la_data_in_core[47] = 2                  |  la_data_in_core[47] = 2                  
  la_data_in_core[48] = 2                  |  la_data_in_core[48] = 2                  
  la_data_in_core[49] = 2                  |  la_data_in_core[49] = 2                  
  la_data_in_core[4] = 2                   |  la_data_in_core[4] = 2                   
  la_data_in_core[50] = 2                  |  la_data_in_core[50] = 2                  
  la_data_in_core[51] = 2                  |  la_data_in_core[51] = 2                  
  la_data_in_core[52] = 2                  |  la_data_in_core[52] = 2                  
  la_data_in_core[53] = 2                  |  la_data_in_core[53] = 2                  
  la_data_in_core[54] = 2                  |  la_data_in_core[54] = 2                  
  la_data_in_core[55] = 2                  |  la_data_in_core[55] = 2                  
  la_data_in_core[56] = 2                  |  la_data_in_core[56] = 2                  
  la_data_in_core[57] = 2                  |  la_data_in_core[57] = 2                  
  la_data_in_core[58] = 2                  |  la_data_in_core[58] = 2                  
  la_data_in_core[59] = 2                  |  la_data_in_core[59] = 2                  
  la_data_in_core[5] = 2                   |  la_data_in_core[5] = 2                   
  la_data_in_core[60] = 2                  |  la_data_in_core[60] = 2                  
  la_data_in_core[61] = 2                  |  la_data_in_core[61] = 2                  
  la_data_in_core[62] = 2                  |  la_data_in_core[62] = 2                  
  la_data_in_core[63] = 2                  |  la_data_in_core[63] = 2                  
  la_data_in_core[6] = 2                   |  la_data_in_core[6] = 2                   
  la_data_in_core[7] = 2                   |  la_data_in_core[7] = 2                   
  la_data_in_core[8] = 2                   |  la_data_in_core[8] = 2                   
  la_data_in_core[9] = 2                   |  la_data_in_core[9] = 2                   
  la_data_in_mprj[0] = 2                   |  la_data_in_mprj[0] = 2                   
  la_data_in_mprj[10] = 2                  |  la_data_in_mprj[10] = 2                  
  la_data_in_mprj[11] = 2                  |  la_data_in_mprj[11] = 2                  
  la_data_in_mprj[12] = 2                  |  la_data_in_mprj[12] = 2                  
  la_data_in_mprj[13] = 2                  |  la_data_in_mprj[13] = 2                  
  la_data_in_mprj[14] = 2                  |  la_data_in_mprj[14] = 2                  
  la_data_in_mprj[15] = 2                  |  la_data_in_mprj[15] = 2                  
  la_data_in_mprj[16] = 2                  |  la_data_in_mprj[16] = 2                  
  la_data_in_mprj[17] = 2                  |  la_data_in_mprj[17] = 2                  
  la_data_in_mprj[18] = 2                  |  la_data_in_mprj[18] = 2                  
  la_data_in_mprj[19] = 2                  |  la_data_in_mprj[19] = 2                  
  la_data_in_mprj[1] = 2                   |  la_data_in_mprj[1] = 2                   
  la_data_in_mprj[20] = 2                  |  la_data_in_mprj[20] = 2                  
  la_data_in_mprj[21] = 2                  |  la_data_in_mprj[21] = 2                  
  la_data_in_mprj[22] = 2                  |  la_data_in_mprj[22] = 2                  
  la_data_in_mprj[23] = 2                  |  la_data_in_mprj[23] = 2                  
  la_data_in_mprj[24] = 2                  |  la_data_in_mprj[24] = 2                  
  la_data_in_mprj[25] = 2                  |  la_data_in_mprj[25] = 2                  
  la_data_in_mprj[26] = 2                  |  la_data_in_mprj[26] = 2                  
  la_data_in_mprj[27] = 2                  |  la_data_in_mprj[27] = 2                  
  la_data_in_mprj[28] = 2                  |  la_data_in_mprj[28] = 2                  
  la_data_in_mprj[29] = 2                  |  la_data_in_mprj[29] = 2                  
  la_data_in_mprj[2] = 2                   |  la_data_in_mprj[2] = 2                   
  la_data_in_mprj[30] = 2                  |  la_data_in_mprj[30] = 2                  
  la_data_in_mprj[31] = 2                  |  la_data_in_mprj[31] = 2                  
  la_data_in_mprj[32] = 2                  |  la_data_in_mprj[32] = 2                  
  la_data_in_mprj[33] = 2                  |  la_data_in_mprj[33] = 2                  
  la_data_in_mprj[34] = 2                  |  la_data_in_mprj[34] = 2                  
  la_data_in_mprj[35] = 2                  |  la_data_in_mprj[35] = 2                  
  la_data_in_mprj[36] = 2                  |  la_data_in_mprj[36] = 2                  
  la_data_in_mprj[37] = 2                  |  la_data_in_mprj[37] = 2                  
  la_data_in_mprj[38] = 2                  |  la_data_in_mprj[38] = 2                  
  la_data_in_mprj[39] = 2                  |  la_data_in_mprj[39] = 2                  
  la_data_in_mprj[3] = 2                   |  la_data_in_mprj[3] = 2                   
  la_data_in_mprj[40] = 2                  |  la_data_in_mprj[40] = 2                  
  la_data_in_mprj[41] = 2                  |  la_data_in_mprj[41] = 2                  
  la_data_in_mprj[42] = 2                  |  la_data_in_mprj[42] = 2                  
  la_data_in_mprj[43] = 2                  |  la_data_in_mprj[43] = 2                  
  la_data_in_mprj[44] = 2                  |  la_data_in_mprj[44] = 2                  
  la_data_in_mprj[45] = 2                  |  la_data_in_mprj[45] = 2                  
  la_data_in_mprj[46] = 2                  |  la_data_in_mprj[46] = 2                  
  la_data_in_mprj[47] = 2                  |  la_data_in_mprj[47] = 2                  
  la_data_in_mprj[48] = 2                  |  la_data_in_mprj[48] = 2                  
  la_data_in_mprj[49] = 2                  |  la_data_in_mprj[49] = 2                  
  la_data_in_mprj[4] = 2                   |  la_data_in_mprj[4] = 2                   
  la_data_in_mprj[50] = 2                  |  la_data_in_mprj[50] = 2                  
  la_data_in_mprj[51] = 2                  |  la_data_in_mprj[51] = 2                  
  la_data_in_mprj[52] = 2                  |  la_data_in_mprj[52] = 2                  
  la_data_in_mprj[53] = 2                  |  la_data_in_mprj[53] = 2                  
  la_data_in_mprj[54] = 2                  |  la_data_in_mprj[54] = 2                  
  la_data_in_mprj[55] = 2                  |  la_data_in_mprj[55] = 2                  
  la_data_in_mprj[56] = 2                  |  la_data_in_mprj[56] = 2                  
  la_data_in_mprj[57] = 2                  |  la_data_in_mprj[57] = 2                  
  la_data_in_mprj[58] = 2                  |  la_data_in_mprj[58] = 2                  
  la_data_in_mprj[59] = 2                  |  la_data_in_mprj[59] = 2                  
  la_data_in_mprj[5] = 2                   |  la_data_in_mprj[5] = 2                   
  la_data_in_mprj[60] = 2                  |  la_data_in_mprj[60] = 2                  
  la_data_in_mprj[61] = 2                  |  la_data_in_mprj[61] = 2                  
  la_data_in_mprj[62] = 2                  |  la_data_in_mprj[62] = 2                  
  la_data_in_mprj[63] = 2                  |  la_data_in_mprj[63] = 2                  
  la_data_in_mprj[6] = 2                   |  la_data_in_mprj[6] = 2                   
  la_data_in_mprj[7] = 2                   |  la_data_in_mprj[7] = 2                   
  la_data_in_mprj[8] = 2                   |  la_data_in_mprj[8] = 2                   
  la_data_in_mprj[9] = 2                   |  la_data_in_mprj[9] = 2                   
  la_data_out_core[0] = 2                  |  la_data_out_core[0] = 2                  
  la_data_out_core[10] = 2                 |  la_data_out_core[10] = 2                 
  la_data_out_core[11] = 2                 |  la_data_out_core[11] = 2                 
  la_data_out_core[12] = 2                 |  la_data_out_core[12] = 2                 
  la_data_out_core[13] = 2                 |  la_data_out_core[13] = 2                 
  la_data_out_core[14] = 2                 |  la_data_out_core[14] = 2                 
  la_data_out_core[15] = 2                 |  la_data_out_core[15] = 2                 
  la_data_out_core[16] = 2                 |  la_data_out_core[16] = 2                 
  la_data_out_core[17] = 2                 |  la_data_out_core[17] = 2                 
  la_data_out_core[18] = 2                 |  la_data_out_core[18] = 2                 
  la_data_out_core[19] = 2                 |  la_data_out_core[19] = 2                 
  la_data_out_core[1] = 2                  |  la_data_out_core[1] = 2                  
  la_data_out_core[20] = 2                 |  la_data_out_core[20] = 2                 
  la_data_out_core[21] = 2                 |  la_data_out_core[21] = 2                 
  la_data_out_core[22] = 2                 |  la_data_out_core[22] = 2                 
  la_data_out_core[23] = 2                 |  la_data_out_core[23] = 2                 
  la_data_out_core[24] = 2                 |  la_data_out_core[24] = 2                 
  la_data_out_core[25] = 2                 |  la_data_out_core[25] = 2                 
  la_data_out_core[26] = 2                 |  la_data_out_core[26] = 2                 
  la_data_out_core[27] = 2                 |  la_data_out_core[27] = 2                 
  la_data_out_core[28] = 2                 |  la_data_out_core[28] = 2                 
  la_data_out_core[29] = 2                 |  la_data_out_core[29] = 2                 
  la_data_out_core[2] = 2                  |  la_data_out_core[2] = 2                  
  la_data_out_core[30] = 2                 |  la_data_out_core[30] = 2                 
  la_data_out_core[31] = 2                 |  la_data_out_core[31] = 2                 
  la_data_out_core[32] = 2                 |  la_data_out_core[32] = 2                 
  la_data_out_core[33] = 2                 |  la_data_out_core[33] = 2                 
  la_data_out_core[34] = 2                 |  la_data_out_core[34] = 2                 
  la_data_out_core[35] = 2                 |  la_data_out_core[35] = 2                 
  la_data_out_core[36] = 2                 |  la_data_out_core[36] = 2                 
  la_data_out_core[37] = 2                 |  la_data_out_core[37] = 2                 
  la_data_out_core[38] = 2                 |  la_data_out_core[38] = 2                 
  la_data_out_core[39] = 2                 |  la_data_out_core[39] = 2                 
  la_data_out_core[3] = 2                  |  la_data_out_core[3] = 2                  
  la_data_out_core[40] = 2                 |  la_data_out_core[40] = 2                 
  la_data_out_core[41] = 2                 |  la_data_out_core[41] = 2                 
  la_data_out_core[42] = 2                 |  la_data_out_core[42] = 2                 
  la_data_out_core[43] = 2                 |  la_data_out_core[43] = 2                 
  la_data_out_core[44] = 2                 |  la_data_out_core[44] = 2                 
  la_data_out_core[45] = 2                 |  la_data_out_core[45] = 2                 
  la_data_out_core[46] = 2                 |  la_data_out_core[46] = 2                 
  la_data_out_core[47] = 2                 |  la_data_out_core[47] = 2                 
  la_data_out_core[48] = 2                 |  la_data_out_core[48] = 2                 
  la_data_out_core[49] = 2                 |  la_data_out_core[49] = 2                 
  la_data_out_core[4] = 2                  |  la_data_out_core[4] = 2                  
  la_data_out_core[50] = 2                 |  la_data_out_core[50] = 2                 
  la_data_out_core[51] = 2                 |  la_data_out_core[51] = 2                 
  la_data_out_core[52] = 2                 |  la_data_out_core[52] = 2                 
  la_data_out_core[53] = 2                 |  la_data_out_core[53] = 2                 
  la_data_out_core[54] = 2                 |  la_data_out_core[54] = 2                 
  la_data_out_core[55] = 2                 |  la_data_out_core[55] = 2                 
  la_data_out_core[56] = 2                 |  la_data_out_core[56] = 2                 
  la_data_out_core[57] = 2                 |  la_data_out_core[57] = 2                 
  la_data_out_core[58] = 2                 |  la_data_out_core[58] = 2                 
  la_data_out_core[59] = 2                 |  la_data_out_core[59] = 2                 
  la_data_out_core[5] = 2                  |  la_data_out_core[5] = 2                  
  la_data_out_core[60] = 2                 |  la_data_out_core[60] = 2                 
  la_data_out_core[61] = 2                 |  la_data_out_core[61] = 2                 
  la_data_out_core[62] = 2                 |  la_data_out_core[62] = 2                 
  la_data_out_core[63] = 2                 |  la_data_out_core[63] = 2                 
  la_data_out_core[6] = 2                  |  la_data_out_core[6] = 2                  
  la_data_out_core[7] = 2                  |  la_data_out_core[7] = 2                  
  la_data_out_core[8] = 2                  |  la_data_out_core[8] = 2                  
  la_data_out_core[9] = 2                  |  la_data_out_core[9] = 2                  
  la_data_out_mprj[0] = 2                  |  la_data_out_mprj[0] = 2                  
  la_data_out_mprj[10] = 2                 |  la_data_out_mprj[10] = 2                 
  la_data_out_mprj[11] = 2                 |  la_data_out_mprj[11] = 2                 
  la_data_out_mprj[12] = 2                 |  la_data_out_mprj[12] = 2                 
  la_data_out_mprj[13] = 2                 |  la_data_out_mprj[13] = 2                 
  la_data_out_mprj[14] = 2                 |  la_data_out_mprj[14] = 2                 
  la_data_out_mprj[15] = 2                 |  la_data_out_mprj[15] = 2                 
  la_data_out_mprj[16] = 2                 |  la_data_out_mprj[16] = 2                 
  la_data_out_mprj[17] = 2                 |  la_data_out_mprj[17] = 2                 
  la_data_out_mprj[18] = 2                 |  la_data_out_mprj[18] = 2                 
  la_data_out_mprj[19] = 2                 |  la_data_out_mprj[19] = 2                 
  la_data_out_mprj[1] = 2                  |  la_data_out_mprj[1] = 2                  
  la_data_out_mprj[20] = 2                 |  la_data_out_mprj[20] = 2                 
  la_data_out_mprj[21] = 2                 |  la_data_out_mprj[21] = 2                 
  la_data_out_mprj[22] = 2                 |  la_data_out_mprj[22] = 2                 
  la_data_out_mprj[23] = 2                 |  la_data_out_mprj[23] = 2                 
  la_data_out_mprj[24] = 2                 |  la_data_out_mprj[24] = 2                 
  la_data_out_mprj[25] = 2                 |  la_data_out_mprj[25] = 2                 
  la_data_out_mprj[26] = 2                 |  la_data_out_mprj[26] = 2                 
  la_data_out_mprj[27] = 2                 |  la_data_out_mprj[27] = 2                 
  la_data_out_mprj[28] = 2                 |  la_data_out_mprj[28] = 2                 
  la_data_out_mprj[29] = 2                 |  la_data_out_mprj[29] = 2                 
  la_data_out_mprj[2] = 2                  |  la_data_out_mprj[2] = 2                  
  la_data_out_mprj[30] = 2                 |  la_data_out_mprj[30] = 2                 
  la_data_out_mprj[31] = 2                 |  la_data_out_mprj[31] = 2                 
  la_data_out_mprj[32] = 2                 |  la_data_out_mprj[32] = 2                 
  la_data_out_mprj[33] = 2                 |  la_data_out_mprj[33] = 2                 
  la_data_out_mprj[34] = 2                 |  la_data_out_mprj[34] = 2                 
  la_data_out_mprj[35] = 2                 |  la_data_out_mprj[35] = 2                 
  la_data_out_mprj[36] = 2                 |  la_data_out_mprj[36] = 2                 
  la_data_out_mprj[37] = 2                 |  la_data_out_mprj[37] = 2                 
  la_data_out_mprj[38] = 2                 |  la_data_out_mprj[38] = 2                 
  la_data_out_mprj[39] = 2                 |  la_data_out_mprj[39] = 2                 
  la_data_out_mprj[3] = 2                  |  la_data_out_mprj[3] = 2                  
  la_data_out_mprj[40] = 2                 |  la_data_out_mprj[40] = 2                 
  la_data_out_mprj[41] = 2                 |  la_data_out_mprj[41] = 2                 
  la_data_out_mprj[42] = 2                 |  la_data_out_mprj[42] = 2                 
  la_data_out_mprj[43] = 2                 |  la_data_out_mprj[43] = 2                 
  la_data_out_mprj[44] = 2                 |  la_data_out_mprj[44] = 2                 
  la_data_out_mprj[45] = 2                 |  la_data_out_mprj[45] = 2                 
  la_data_out_mprj[46] = 2                 |  la_data_out_mprj[46] = 2                 
  la_data_out_mprj[47] = 2                 |  la_data_out_mprj[47] = 2                 
  la_data_out_mprj[48] = 2                 |  la_data_out_mprj[48] = 2                 
  la_data_out_mprj[49] = 2                 |  la_data_out_mprj[49] = 2                 
  la_data_out_mprj[4] = 2                  |  la_data_out_mprj[4] = 2                  
  la_data_out_mprj[50] = 2                 |  la_data_out_mprj[50] = 2                 
  la_data_out_mprj[51] = 2                 |  la_data_out_mprj[51] = 2                 
  la_data_out_mprj[52] = 2                 |  la_data_out_mprj[52] = 2                 
  la_data_out_mprj[53] = 2                 |  la_data_out_mprj[53] = 2                 
  la_data_out_mprj[54] = 2                 |  la_data_out_mprj[54] = 2                 
  la_data_out_mprj[55] = 2                 |  la_data_out_mprj[55] = 2                 
  la_data_out_mprj[56] = 2                 |  la_data_out_mprj[56] = 2                 
  la_data_out_mprj[57] = 2                 |  la_data_out_mprj[57] = 2                 
  la_data_out_mprj[58] = 2                 |  la_data_out_mprj[58] = 2                 
  la_data_out_mprj[59] = 2                 |  la_data_out_mprj[59] = 2                 
  la_data_out_mprj[5] = 2                  |  la_data_out_mprj[5] = 2                  
  la_data_out_mprj[60] = 2                 |  la_data_out_mprj[60] = 2                 
  la_data_out_mprj[61] = 2                 |  la_data_out_mprj[61] = 2                 
  la_data_out_mprj[62] = 2                 |  la_data_out_mprj[62] = 2                 
  la_data_out_mprj[63] = 2                 |  la_data_out_mprj[63] = 2                 
  la_data_out_mprj[6] = 2                  |  la_data_out_mprj[6] = 2                  
  la_data_out_mprj[7] = 2                  |  la_data_out_mprj[7] = 2                  
  la_data_out_mprj[8] = 2                  |  la_data_out_mprj[8] = 2                  
  la_data_out_mprj[9] = 2                  |  la_data_out_mprj[9] = 2                  
  la_iena_mprj[0] = 2                      |  la_iena_mprj[0] = 2                      
  la_iena_mprj[10] = 2                     |  la_iena_mprj[10] = 2                     
  la_iena_mprj[11] = 2                     |  la_iena_mprj[11] = 2                     
  la_iena_mprj[12] = 2                     |  la_iena_mprj[12] = 2                     
  la_iena_mprj[13] = 2                     |  la_iena_mprj[13] = 2                     
  la_iena_mprj[14] = 2                     |  la_iena_mprj[14] = 2                     
  la_iena_mprj[15] = 2                     |  la_iena_mprj[15] = 2                     
  la_iena_mprj[16] = 2                     |  la_iena_mprj[16] = 2                     
  la_iena_mprj[17] = 2                     |  la_iena_mprj[17] = 2                     
  la_iena_mprj[18] = 2                     |  la_iena_mprj[18] = 2                     
  la_iena_mprj[19] = 2                     |  la_iena_mprj[19] = 2                     
  la_iena_mprj[1] = 2                      |  la_iena_mprj[1] = 2                      
  la_iena_mprj[20] = 2                     |  la_iena_mprj[20] = 2                     
  la_iena_mprj[21] = 2                     |  la_iena_mprj[21] = 2                     
  la_iena_mprj[22] = 2                     |  la_iena_mprj[22] = 2                     
  la_iena_mprj[23] = 2                     |  la_iena_mprj[23] = 2                     
  la_iena_mprj[24] = 2                     |  la_iena_mprj[24] = 2                     
  la_iena_mprj[25] = 2                     |  la_iena_mprj[25] = 2                     
  la_iena_mprj[26] = 2                     |  la_iena_mprj[26] = 2                     
  la_iena_mprj[27] = 2                     |  la_iena_mprj[27] = 2                     
  la_iena_mprj[28] = 2                     |  la_iena_mprj[28] = 2                     
  la_iena_mprj[29] = 2                     |  la_iena_mprj[29] = 2                     
  la_iena_mprj[2] = 2                      |  la_iena_mprj[2] = 2                      
  la_iena_mprj[30] = 2                     |  la_iena_mprj[30] = 2                     
  la_iena_mprj[31] = 2                     |  la_iena_mprj[31] = 2                     
  la_iena_mprj[32] = 2                     |  la_iena_mprj[32] = 2                     
  la_iena_mprj[33] = 2                     |  la_iena_mprj[33] = 2                     
  la_iena_mprj[34] = 2                     |  la_iena_mprj[34] = 2                     
  la_iena_mprj[35] = 2                     |  la_iena_mprj[35] = 2                     
  la_iena_mprj[36] = 2                     |  la_iena_mprj[36] = 2                     
  la_iena_mprj[37] = 2                     |  la_iena_mprj[37] = 2                     
  la_iena_mprj[38] = 2                     |  la_iena_mprj[38] = 2                     
  la_iena_mprj[39] = 2                     |  la_iena_mprj[39] = 2                     
  la_iena_mprj[3] = 2                      |  la_iena_mprj[3] = 2                      
  la_iena_mprj[40] = 2                     |  la_iena_mprj[40] = 2                     
  la_iena_mprj[41] = 2                     |  la_iena_mprj[41] = 2                     
  la_iena_mprj[42] = 2                     |  la_iena_mprj[42] = 2                     
  la_iena_mprj[43] = 2                     |  la_iena_mprj[43] = 2                     
  la_iena_mprj[44] = 2                     |  la_iena_mprj[44] = 2                     
  la_iena_mprj[45] = 2                     |  la_iena_mprj[45] = 2                     
  la_iena_mprj[46] = 2                     |  la_iena_mprj[46] = 2                     
  la_iena_mprj[47] = 2                     |  la_iena_mprj[47] = 2                     
  la_iena_mprj[48] = 2                     |  la_iena_mprj[48] = 2                     
  la_iena_mprj[49] = 2                     |  la_iena_mprj[49] = 2                     
  la_iena_mprj[4] = 2                      |  la_iena_mprj[4] = 2                      
  la_iena_mprj[50] = 2                     |  la_iena_mprj[50] = 2                     
  la_iena_mprj[51] = 2                     |  la_iena_mprj[51] = 2                     
  la_iena_mprj[52] = 2                     |  la_iena_mprj[52] = 2                     
  la_iena_mprj[53] = 2                     |  la_iena_mprj[53] = 2                     
  la_iena_mprj[54] = 2                     |  la_iena_mprj[54] = 2                     
  la_iena_mprj[55] = 2                     |  la_iena_mprj[55] = 2                     
  la_iena_mprj[56] = 2                     |  la_iena_mprj[56] = 2                     
  la_iena_mprj[57] = 2                     |  la_iena_mprj[57] = 2                     
  la_iena_mprj[58] = 2                     |  la_iena_mprj[58] = 2                     
  la_iena_mprj[59] = 2                     |  la_iena_mprj[59] = 2                     
  la_iena_mprj[5] = 2                      |  la_iena_mprj[5] = 2                      
  la_iena_mprj[60] = 2                     |  la_iena_mprj[60] = 2                     
  la_iena_mprj[61] = 2                     |  la_iena_mprj[61] = 2                     
  la_iena_mprj[62] = 2                     |  la_iena_mprj[62] = 2                     
  la_iena_mprj[63] = 2                     |  la_iena_mprj[63] = 2                     
  la_iena_mprj[6] = 2                      |  la_iena_mprj[6] = 2                      
  la_iena_mprj[7] = 2                      |  la_iena_mprj[7] = 2                      
  la_iena_mprj[8] = 2                      |  la_iena_mprj[8] = 2                      
  la_iena_mprj[9] = 2                      |  la_iena_mprj[9] = 2                      
  la_oenb_core[0] = 2                      |  la_oenb_core[0] = 2                      
  la_oenb_core[10] = 2                     |  la_oenb_core[10] = 2                     
  la_oenb_core[11] = 2                     |  la_oenb_core[11] = 2                     
  la_oenb_core[12] = 2                     |  la_oenb_core[12] = 2                     
  la_oenb_core[13] = 2                     |  la_oenb_core[13] = 2                     
  la_oenb_core[14] = 2                     |  la_oenb_core[14] = 2                     
  la_oenb_core[15] = 2                     |  la_oenb_core[15] = 2                     
  la_oenb_core[16] = 2                     |  la_oenb_core[16] = 2                     
  la_oenb_core[17] = 2                     |  la_oenb_core[17] = 2                     
  la_oenb_core[18] = 2                     |  la_oenb_core[18] = 2                     
  la_oenb_core[19] = 2                     |  la_oenb_core[19] = 2                     
  la_oenb_core[1] = 2                      |  la_oenb_core[1] = 2                      
  la_oenb_core[20] = 2                     |  la_oenb_core[20] = 2                     
  la_oenb_core[21] = 2                     |  la_oenb_core[21] = 2                     
  la_oenb_core[22] = 2                     |  la_oenb_core[22] = 2                     
  la_oenb_core[23] = 2                     |  la_oenb_core[23] = 2                     
  la_oenb_core[24] = 2                     |  la_oenb_core[24] = 2                     
  la_oenb_core[25] = 2                     |  la_oenb_core[25] = 2                     
  la_oenb_core[26] = 2                     |  la_oenb_core[26] = 2                     
  la_oenb_core[27] = 2                     |  la_oenb_core[27] = 2                     
  la_oenb_core[28] = 2                     |  la_oenb_core[28] = 2                     
  la_oenb_core[29] = 2                     |  la_oenb_core[29] = 2                     
  la_oenb_core[2] = 2                      |  la_oenb_core[2] = 2                      
  la_oenb_core[30] = 2                     |  la_oenb_core[30] = 2                     
  la_oenb_core[31] = 2                     |  la_oenb_core[31] = 2                     
  la_oenb_core[32] = 2                     |  la_oenb_core[32] = 2                     
  la_oenb_core[33] = 2                     |  la_oenb_core[33] = 2                     
  la_oenb_core[34] = 2                     |  la_oenb_core[34] = 2                     
  la_oenb_core[35] = 2                     |  la_oenb_core[35] = 2                     
  la_oenb_core[36] = 2                     |  la_oenb_core[36] = 2                     
  la_oenb_core[37] = 2                     |  la_oenb_core[37] = 2                     
  la_oenb_core[38] = 2                     |  la_oenb_core[38] = 2                     
  la_oenb_core[39] = 2                     |  la_oenb_core[39] = 2                     
  la_oenb_core[3] = 2                      |  la_oenb_core[3] = 2                      
  la_oenb_core[40] = 2                     |  la_oenb_core[40] = 2                     
  la_oenb_core[41] = 2                     |  la_oenb_core[41] = 2                     
  la_oenb_core[42] = 2                     |  la_oenb_core[42] = 2                     
  la_oenb_core[43] = 2                     |  la_oenb_core[43] = 2                     
  la_oenb_core[44] = 2                     |  la_oenb_core[44] = 2                     
  la_oenb_core[45] = 2                     |  la_oenb_core[45] = 2                     
  la_oenb_core[46] = 2                     |  la_oenb_core[46] = 2                     
  la_oenb_core[47] = 2                     |  la_oenb_core[47] = 2                     
  la_oenb_core[48] = 2                     |  la_oenb_core[48] = 2                     
  la_oenb_core[49] = 2                     |  la_oenb_core[49] = 2                     
  la_oenb_core[4] = 2                      |  la_oenb_core[4] = 2                      
  la_oenb_core[50] = 2                     |  la_oenb_core[50] = 2                     
  la_oenb_core[51] = 2                     |  la_oenb_core[51] = 2                     
  la_oenb_core[52] = 2                     |  la_oenb_core[52] = 2                     
  la_oenb_core[53] = 2                     |  la_oenb_core[53] = 2                     
  la_oenb_core[54] = 2                     |  la_oenb_core[54] = 2                     
  la_oenb_core[55] = 2                     |  la_oenb_core[55] = 2                     
  la_oenb_core[56] = 2                     |  la_oenb_core[56] = 2                     
  la_oenb_core[57] = 2                     |  la_oenb_core[57] = 2                     
  la_oenb_core[58] = 2                     |  la_oenb_core[58] = 2                     
  la_oenb_core[59] = 2                     |  la_oenb_core[59] = 2                     
  la_oenb_core[5] = 2                      |  la_oenb_core[5] = 2                      
  la_oenb_core[60] = 2                     |  la_oenb_core[60] = 2                     
  la_oenb_core[61] = 2                     |  la_oenb_core[61] = 2                     
  la_oenb_core[62] = 2                     |  la_oenb_core[62] = 2                     
  la_oenb_core[63] = 2                     |  la_oenb_core[63] = 2                     
  la_oenb_core[6] = 2                      |  la_oenb_core[6] = 2                      
  la_oenb_core[7] = 2                      |  la_oenb_core[7] = 2                      
  la_oenb_core[8] = 2                      |  la_oenb_core[8] = 2                      
  la_oenb_core[9] = 2                      |  la_oenb_core[9] = 2                      
  la_oenb_mprj[0] = 2                      |  la_oenb_mprj[0] = 2                      
  la_oenb_mprj[10] = 2                     |  la_oenb_mprj[10] = 2                     
  la_oenb_mprj[11] = 2                     |  la_oenb_mprj[11] = 2                     
  la_oenb_mprj[12] = 2                     |  la_oenb_mprj[12] = 2                     
  la_oenb_mprj[13] = 2                     |  la_oenb_mprj[13] = 2                     
  la_oenb_mprj[14] = 2                     |  la_oenb_mprj[14] = 2                     
  la_oenb_mprj[15] = 2                     |  la_oenb_mprj[15] = 2                     
  la_oenb_mprj[16] = 2                     |  la_oenb_mprj[16] = 2                     
  la_oenb_mprj[17] = 2                     |  la_oenb_mprj[17] = 2                     
  la_oenb_mprj[18] = 2                     |  la_oenb_mprj[18] = 2                     
  la_oenb_mprj[19] = 2                     |  la_oenb_mprj[19] = 2                     
  la_oenb_mprj[1] = 2                      |  la_oenb_mprj[1] = 2                      
  la_oenb_mprj[20] = 2                     |  la_oenb_mprj[20] = 2                     
  la_oenb_mprj[21] = 2                     |  la_oenb_mprj[21] = 2                     
  la_oenb_mprj[22] = 2                     |  la_oenb_mprj[22] = 2                     
  la_oenb_mprj[23] = 2                     |  la_oenb_mprj[23] = 2                     
  la_oenb_mprj[24] = 2                     |  la_oenb_mprj[24] = 2                     
  la_oenb_mprj[25] = 2                     |  la_oenb_mprj[25] = 2                     
  la_oenb_mprj[26] = 2                     |  la_oenb_mprj[26] = 2                     
  la_oenb_mprj[27] = 2                     |  la_oenb_mprj[27] = 2                     
  la_oenb_mprj[28] = 2                     |  la_oenb_mprj[28] = 2                     
  la_oenb_mprj[29] = 2                     |  la_oenb_mprj[29] = 2                     
  la_oenb_mprj[2] = 2                      |  la_oenb_mprj[2] = 2                      
  la_oenb_mprj[30] = 2                     |  la_oenb_mprj[30] = 2                     
  la_oenb_mprj[31] = 2                     |  la_oenb_mprj[31] = 2                     
  la_oenb_mprj[32] = 2                     |  la_oenb_mprj[32] = 2                     
  la_oenb_mprj[33] = 2                     |  la_oenb_mprj[33] = 2                     
  la_oenb_mprj[34] = 2                     |  la_oenb_mprj[34] = 2                     
  la_oenb_mprj[35] = 2                     |  la_oenb_mprj[35] = 2                     
  la_oenb_mprj[36] = 2                     |  la_oenb_mprj[36] = 2                     
  la_oenb_mprj[37] = 2                     |  la_oenb_mprj[37] = 2                     
  la_oenb_mprj[38] = 2                     |  la_oenb_mprj[38] = 2                     
  la_oenb_mprj[39] = 2                     |  la_oenb_mprj[39] = 2                     
  la_oenb_mprj[3] = 2                      |  la_oenb_mprj[3] = 2                      
  la_oenb_mprj[40] = 2                     |  la_oenb_mprj[40] = 2                     
  la_oenb_mprj[41] = 2                     |  la_oenb_mprj[41] = 2                     
  la_oenb_mprj[42] = 2                     |  la_oenb_mprj[42] = 2                     
  la_oenb_mprj[43] = 2                     |  la_oenb_mprj[43] = 2                     
  la_oenb_mprj[44] = 2                     |  la_oenb_mprj[44] = 2                     
  la_oenb_mprj[45] = 2                     |  la_oenb_mprj[45] = 2                     
  la_oenb_mprj[46] = 2                     |  la_oenb_mprj[46] = 2                     
  la_oenb_mprj[47] = 2                     |  la_oenb_mprj[47] = 2                     
  la_oenb_mprj[48] = 2                     |  la_oenb_mprj[48] = 2                     
  la_oenb_mprj[49] = 2                     |  la_oenb_mprj[49] = 2                     
  la_oenb_mprj[4] = 2                      |  la_oenb_mprj[4] = 2                      
  la_oenb_mprj[50] = 2                     |  la_oenb_mprj[50] = 2                     
  la_oenb_mprj[51] = 2                     |  la_oenb_mprj[51] = 2                     
  la_oenb_mprj[52] = 2                     |  la_oenb_mprj[52] = 2                     
  la_oenb_mprj[53] = 2                     |  la_oenb_mprj[53] = 2                     
  la_oenb_mprj[54] = 2                     |  la_oenb_mprj[54] = 2                     
  la_oenb_mprj[55] = 2                     |  la_oenb_mprj[55] = 2                     
  la_oenb_mprj[56] = 2                     |  la_oenb_mprj[56] = 2                     
  la_oenb_mprj[57] = 2                     |  la_oenb_mprj[57] = 2                     
  la_oenb_mprj[58] = 2                     |  la_oenb_mprj[58] = 2                     
  la_oenb_mprj[59] = 2                     |  la_oenb_mprj[59] = 2                     
  la_oenb_mprj[5] = 2                      |  la_oenb_mprj[5] = 2                      
  la_oenb_mprj[60] = 2                     |  la_oenb_mprj[60] = 2                     
  la_oenb_mprj[61] = 2                     |  la_oenb_mprj[61] = 2                     
  la_oenb_mprj[62] = 2                     |  la_oenb_mprj[62] = 2                     
  la_oenb_mprj[63] = 2                     |  la_oenb_mprj[63] = 2                     
  la_oenb_mprj[6] = 2                      |  la_oenb_mprj[6] = 2                      
  la_oenb_mprj[7] = 2                      |  la_oenb_mprj[7] = 2                      
  la_oenb_mprj[8] = 2                      |  la_oenb_mprj[8] = 2                      
  la_oenb_mprj[9] = 2                      |  la_oenb_mprj[9] = 2                      
  mprj_ack_i_core = 2                      |  mprj_ack_i_core = 2                      
  mprj_ack_i_user = 2                      |  mprj_ack_i_user = 2                      
  mprj_adr_o_core[0] = 3                   |  mprj_adr_o_core[0] = 3                   
  mprj_adr_o_core[10] = 3                  |  mprj_adr_o_core[10] = 3                  
  mprj_adr_o_core[11] = 3                  |  mprj_adr_o_core[11] = 3                  
  mprj_adr_o_core[12] = 3                  |  mprj_adr_o_core[12] = 3                  
  mprj_adr_o_core[13] = 3                  |  mprj_adr_o_core[13] = 3                  
  mprj_adr_o_core[14] = 3                  |  mprj_adr_o_core[14] = 3                  
  mprj_adr_o_core[15] = 3                  |  mprj_adr_o_core[15] = 3                  
  mprj_adr_o_core[16] = 3                  |  mprj_adr_o_core[16] = 3                  
  mprj_adr_o_core[17] = 3                  |  mprj_adr_o_core[17] = 3                  
  mprj_adr_o_core[18] = 3                  |  mprj_adr_o_core[18] = 3                  
  mprj_adr_o_core[19] = 3                  |  mprj_adr_o_core[19] = 3                  
  mprj_adr_o_core[1] = 3                   |  mprj_adr_o_core[1] = 3                   
  mprj_adr_o_core[20] = 3                  |  mprj_adr_o_core[20] = 3                  
  mprj_adr_o_core[21] = 3                  |  mprj_adr_o_core[21] = 3                  
  mprj_adr_o_core[22] = 3                  |  mprj_adr_o_core[22] = 3                  
  mprj_adr_o_core[23] = 3                  |  mprj_adr_o_core[23] = 3                  
  mprj_adr_o_core[24] = 3                  |  mprj_adr_o_core[24] = 3                  
  mprj_adr_o_core[25] = 3                  |  mprj_adr_o_core[25] = 3                  
  mprj_adr_o_core[26] = 3                  |  mprj_adr_o_core[26] = 3                  
  mprj_adr_o_core[27] = 3                  |  mprj_adr_o_core[27] = 3                  
  mprj_adr_o_core[28] = 3                  |  mprj_adr_o_core[28] = 3                  
  mprj_adr_o_core[29] = 3                  |  mprj_adr_o_core[29] = 3                  
  mprj_adr_o_core[2] = 3                   |  mprj_adr_o_core[2] = 3                   
  mprj_adr_o_core[30] = 3                  |  mprj_adr_o_core[30] = 3                  
  mprj_adr_o_core[31] = 3                  |  mprj_adr_o_core[31] = 3                  
  mprj_adr_o_core[3] = 3                   |  mprj_adr_o_core[3] = 3                   
  mprj_adr_o_core[4] = 3                   |  mprj_adr_o_core[4] = 3                   
  mprj_adr_o_core[5] = 3                   |  mprj_adr_o_core[5] = 3                   
  mprj_adr_o_core[6] = 3                   |  mprj_adr_o_core[6] = 3                   
  mprj_adr_o_core[7] = 3                   |  mprj_adr_o_core[7] = 3                   
  mprj_adr_o_core[8] = 3                   |  mprj_adr_o_core[8] = 3                   
  mprj_adr_o_core[9] = 3                   |  mprj_adr_o_core[9] = 3                   
  mprj_adr_o_user[0] = 2                   |  mprj_adr_o_user[0] = 2                   
  mprj_adr_o_user[10] = 2                  |  mprj_adr_o_user[10] = 2                  
  mprj_adr_o_user[11] = 2                  |  mprj_adr_o_user[11] = 2                  
  mprj_adr_o_user[12] = 2                  |  mprj_adr_o_user[12] = 2                  
  mprj_adr_o_user[13] = 2                  |  mprj_adr_o_user[13] = 2                  
  mprj_adr_o_user[14] = 2                  |  mprj_adr_o_user[14] = 2                  
  mprj_adr_o_user[15] = 2                  |  mprj_adr_o_user[15] = 2                  
  mprj_adr_o_user[16] = 2                  |  mprj_adr_o_user[16] = 2                  
  mprj_adr_o_user[17] = 2                  |  mprj_adr_o_user[17] = 2                  
  mprj_adr_o_user[18] = 2                  |  mprj_adr_o_user[18] = 2                  
  mprj_adr_o_user[19] = 2                  |  mprj_adr_o_user[19] = 2                  
  mprj_adr_o_user[1] = 2                   |  mprj_adr_o_user[1] = 2                   
  mprj_adr_o_user[20] = 2                  |  mprj_adr_o_user[20] = 2                  
  mprj_adr_o_user[21] = 2                  |  mprj_adr_o_user[21] = 2                  
  mprj_adr_o_user[22] = 2                  |  mprj_adr_o_user[22] = 2                  
  mprj_adr_o_user[23] = 2                  |  mprj_adr_o_user[23] = 2                  
  mprj_adr_o_user[24] = 2                  |  mprj_adr_o_user[24] = 2                  
  mprj_adr_o_user[25] = 2                  |  mprj_adr_o_user[25] = 2                  
  mprj_adr_o_user[26] = 2                  |  mprj_adr_o_user[26] = 2                  
  mprj_adr_o_user[27] = 2                  |  mprj_adr_o_user[27] = 2                  
  mprj_adr_o_user[28] = 2                  |  mprj_adr_o_user[28] = 2                  
  mprj_adr_o_user[29] = 2                  |  mprj_adr_o_user[29] = 2                  
  mprj_adr_o_user[2] = 2                   |  mprj_adr_o_user[2] = 2                   
  mprj_adr_o_user[30] = 2                  |  mprj_adr_o_user[30] = 2                  
  mprj_adr_o_user[31] = 2                  |  mprj_adr_o_user[31] = 2                  
  mprj_adr_o_user[3] = 2                   |  mprj_adr_o_user[3] = 2                   
  mprj_adr_o_user[4] = 2                   |  mprj_adr_o_user[4] = 2                   
  mprj_adr_o_user[5] = 2                   |  mprj_adr_o_user[5] = 2                   
  mprj_adr_o_user[6] = 2                   |  mprj_adr_o_user[6] = 2                   
  mprj_adr_o_user[7] = 2                   |  mprj_adr_o_user[7] = 2                   
  mprj_adr_o_user[8] = 2                   |  mprj_adr_o_user[8] = 2                   
  mprj_adr_o_user[9] = 2                   |  mprj_adr_o_user[9] = 2                   
  mprj_cyc_o_core = 2                      |  mprj_cyc_o_core = 2                      
  mprj_cyc_o_user = 2                      |  mprj_cyc_o_user = 2                      
  mprj_dat_i_core[0] = 2                   |  mprj_dat_i_core[0] = 2                   
  mprj_dat_i_core[10] = 2                  |  mprj_dat_i_core[10] = 2                  
  mprj_dat_i_core[11] = 2                  |  mprj_dat_i_core[11] = 2                  
  mprj_dat_i_core[12] = 2                  |  mprj_dat_i_core[12] = 2                  
  mprj_dat_i_core[13] = 2                  |  mprj_dat_i_core[13] = 2                  
  mprj_dat_i_core[14] = 2                  |  mprj_dat_i_core[14] = 2                  
  mprj_dat_i_core[15] = 2                  |  mprj_dat_i_core[15] = 2                  
  mprj_dat_i_core[16] = 2                  |  mprj_dat_i_core[16] = 2                  
  mprj_dat_i_core[17] = 2                  |  mprj_dat_i_core[17] = 2                  
  mprj_dat_i_core[18] = 2                  |  mprj_dat_i_core[18] = 2                  
  mprj_dat_i_core[19] = 2                  |  mprj_dat_i_core[19] = 2                  
  mprj_dat_i_core[1] = 2                   |  mprj_dat_i_core[1] = 2                   
  mprj_dat_i_core[20] = 2                  |  mprj_dat_i_core[20] = 2                  
  mprj_dat_i_core[21] = 2                  |  mprj_dat_i_core[21] = 2                  
  mprj_dat_i_core[22] = 2                  |  mprj_dat_i_core[22] = 2                  
  mprj_dat_i_core[23] = 2                  |  mprj_dat_i_core[23] = 2                  
  mprj_dat_i_core[24] = 2                  |  mprj_dat_i_core[24] = 2                  
  mprj_dat_i_core[25] = 2                  |  mprj_dat_i_core[25] = 2                  
  mprj_dat_i_core[26] = 2                  |  mprj_dat_i_core[26] = 2                  
  mprj_dat_i_core[27] = 2                  |  mprj_dat_i_core[27] = 2                  
  mprj_dat_i_core[28] = 2                  |  mprj_dat_i_core[28] = 2                  
  mprj_dat_i_core[29] = 2                  |  mprj_dat_i_core[29] = 2                  
  mprj_dat_i_core[2] = 2                   |  mprj_dat_i_core[2] = 2                   
  mprj_dat_i_core[30] = 2                  |  mprj_dat_i_core[30] = 2                  
  mprj_dat_i_core[31] = 2                  |  mprj_dat_i_core[31] = 2                  
  mprj_dat_i_core[3] = 2                   |  mprj_dat_i_core[3] = 2                   
  mprj_dat_i_core[4] = 2                   |  mprj_dat_i_core[4] = 2                   
  mprj_dat_i_core[5] = 2                   |  mprj_dat_i_core[5] = 2                   
  mprj_dat_i_core[6] = 2                   |  mprj_dat_i_core[6] = 2                   
  mprj_dat_i_core[7] = 2                   |  mprj_dat_i_core[7] = 2                   
  mprj_dat_i_core[8] = 2                   |  mprj_dat_i_core[8] = 2                   
  mprj_dat_i_core[9] = 2                   |  mprj_dat_i_core[9] = 2                   
  mprj_dat_i_user[0] = 2                   |  mprj_dat_i_user[0] = 2                   
  mprj_dat_i_user[10] = 2                  |  mprj_dat_i_user[10] = 2                  
  mprj_dat_i_user[11] = 2                  |  mprj_dat_i_user[11] = 2                  
  mprj_dat_i_user[12] = 2                  |  mprj_dat_i_user[12] = 2                  
  mprj_dat_i_user[13] = 2                  |  mprj_dat_i_user[13] = 2                  
  mprj_dat_i_user[14] = 2                  |  mprj_dat_i_user[14] = 2                  
  mprj_dat_i_user[15] = 2                  |  mprj_dat_i_user[15] = 2                  
  mprj_dat_i_user[16] = 2                  |  mprj_dat_i_user[16] = 2                  
  mprj_dat_i_user[17] = 2                  |  mprj_dat_i_user[17] = 2                  
  mprj_dat_i_user[18] = 2                  |  mprj_dat_i_user[18] = 2                  
  mprj_dat_i_user[19] = 2                  |  mprj_dat_i_user[19] = 2                  
  mprj_dat_i_user[1] = 2                   |  mprj_dat_i_user[1] = 2                   
  mprj_dat_i_user[20] = 2                  |  mprj_dat_i_user[20] = 2                  
  mprj_dat_i_user[21] = 2                  |  mprj_dat_i_user[21] = 2                  
  mprj_dat_i_user[22] = 2                  |  mprj_dat_i_user[22] = 2                  
  mprj_dat_i_user[23] = 2                  |  mprj_dat_i_user[23] = 2                  
  mprj_dat_i_user[24] = 2                  |  mprj_dat_i_user[24] = 2                  
  mprj_dat_i_user[25] = 2                  |  mprj_dat_i_user[25] = 2                  
  mprj_dat_i_user[26] = 2                  |  mprj_dat_i_user[26] = 2                  
  mprj_dat_i_user[27] = 2                  |  mprj_dat_i_user[27] = 2                  
  mprj_dat_i_user[28] = 2                  |  mprj_dat_i_user[28] = 2                  
  mprj_dat_i_user[29] = 2                  |  mprj_dat_i_user[29] = 2                  
  mprj_dat_i_user[2] = 2                   |  mprj_dat_i_user[2] = 2                   
  mprj_dat_i_user[30] = 2                  |  mprj_dat_i_user[30] = 2                  
  mprj_dat_i_user[31] = 2                  |  mprj_dat_i_user[31] = 2                  
  mprj_dat_i_user[3] = 2                   |  mprj_dat_i_user[3] = 2                   
  mprj_dat_i_user[4] = 2                   |  mprj_dat_i_user[4] = 2                   
  mprj_dat_i_user[5] = 2                   |  mprj_dat_i_user[5] = 2                   
  mprj_dat_i_user[6] = 2                   |  mprj_dat_i_user[6] = 2                   
  mprj_dat_i_user[7] = 2                   |  mprj_dat_i_user[7] = 2                   
  mprj_dat_i_user[8] = 2                   |  mprj_dat_i_user[8] = 2                   
  mprj_dat_i_user[9] = 2                   |  mprj_dat_i_user[9] = 2                   
  mprj_dat_o_core[0] = 3                   |  mprj_dat_o_core[0] = 3                   
  mprj_dat_o_core[10] = 3                  |  mprj_dat_o_core[10] = 3                  
  mprj_dat_o_core[11] = 3                  |  mprj_dat_o_core[11] = 3                  
  mprj_dat_o_core[12] = 3                  |  mprj_dat_o_core[12] = 3                  
  mprj_dat_o_core[13] = 3                  |  mprj_dat_o_core[13] = 3                  
  mprj_dat_o_core[14] = 3                  |  mprj_dat_o_core[14] = 3                  
  mprj_dat_o_core[15] = 3                  |  mprj_dat_o_core[15] = 3                  
  mprj_dat_o_core[16] = 3                  |  mprj_dat_o_core[16] = 3                  
  mprj_dat_o_core[17] = 3                  |  mprj_dat_o_core[17] = 3                  
  mprj_dat_o_core[18] = 3                  |  mprj_dat_o_core[18] = 3                  
  mprj_dat_o_core[19] = 3                  |  mprj_dat_o_core[19] = 3                  
  mprj_dat_o_core[1] = 3                   |  mprj_dat_o_core[1] = 3                   
  mprj_dat_o_core[20] = 3                  |  mprj_dat_o_core[20] = 3                  
  mprj_dat_o_core[21] = 3                  |  mprj_dat_o_core[21] = 3                  
  mprj_dat_o_core[22] = 3                  |  mprj_dat_o_core[22] = 3                  
  mprj_dat_o_core[23] = 3                  |  mprj_dat_o_core[23] = 3                  
  mprj_dat_o_core[24] = 3                  |  mprj_dat_o_core[24] = 3                  
  mprj_dat_o_core[25] = 3                  |  mprj_dat_o_core[25] = 3                  
  mprj_dat_o_core[26] = 3                  |  mprj_dat_o_core[26] = 3                  
  mprj_dat_o_core[27] = 3                  |  mprj_dat_o_core[27] = 3                  
  mprj_dat_o_core[28] = 3                  |  mprj_dat_o_core[28] = 3                  
  mprj_dat_o_core[29] = 3                  |  mprj_dat_o_core[29] = 3                  
  mprj_dat_o_core[2] = 3                   |  mprj_dat_o_core[2] = 3                   
  mprj_dat_o_core[30] = 3                  |  mprj_dat_o_core[30] = 3                  
  mprj_dat_o_core[31] = 3                  |  mprj_dat_o_core[31] = 3                  
  mprj_dat_o_core[3] = 3                   |  mprj_dat_o_core[3] = 3                   
  mprj_dat_o_core[4] = 3                   |  mprj_dat_o_core[4] = 3                   
  mprj_dat_o_core[5] = 3                   |  mprj_dat_o_core[5] = 3                   
  mprj_dat_o_core[6] = 3                   |  mprj_dat_o_core[6] = 3                   
  mprj_dat_o_core[7] = 3                   |  mprj_dat_o_core[7] = 3                   
  mprj_dat_o_core[8] = 3                   |  mprj_dat_o_core[8] = 3                   
  mprj_dat_o_core[9] = 3                   |  mprj_dat_o_core[9] = 3                   
  mprj_dat_o_user[0] = 2                   |  mprj_dat_o_user[0] = 2                   
  mprj_dat_o_user[10] = 2                  |  mprj_dat_o_user[10] = 2                  
  mprj_dat_o_user[11] = 2                  |  mprj_dat_o_user[11] = 2                  
  mprj_dat_o_user[12] = 2                  |  mprj_dat_o_user[12] = 2                  
  mprj_dat_o_user[13] = 2                  |  mprj_dat_o_user[13] = 2                  
  mprj_dat_o_user[14] = 2                  |  mprj_dat_o_user[14] = 2                  
  mprj_dat_o_user[15] = 2                  |  mprj_dat_o_user[15] = 2                  
  mprj_dat_o_user[16] = 2                  |  mprj_dat_o_user[16] = 2                  
  mprj_dat_o_user[17] = 2                  |  mprj_dat_o_user[17] = 2                  
  mprj_dat_o_user[18] = 2                  |  mprj_dat_o_user[18] = 2                  
  mprj_dat_o_user[19] = 2                  |  mprj_dat_o_user[19] = 2                  
  mprj_dat_o_user[1] = 2                   |  mprj_dat_o_user[1] = 2                   
  mprj_dat_o_user[20] = 2                  |  mprj_dat_o_user[20] = 2                  
  mprj_dat_o_user[21] = 2                  |  mprj_dat_o_user[21] = 2                  
  mprj_dat_o_user[22] = 2                  |  mprj_dat_o_user[22] = 2                  
  mprj_dat_o_user[23] = 2                  |  mprj_dat_o_user[23] = 2                  
  mprj_dat_o_user[24] = 2                  |  mprj_dat_o_user[24] = 2                  
  mprj_dat_o_user[25] = 2                  |  mprj_dat_o_user[25] = 2                  
  mprj_dat_o_user[26] = 2                  |  mprj_dat_o_user[26] = 2                  
  mprj_dat_o_user[27] = 2                  |  mprj_dat_o_user[27] = 2                  
  mprj_dat_o_user[28] = 2                  |  mprj_dat_o_user[28] = 2                  
  mprj_dat_o_user[29] = 2                  |  mprj_dat_o_user[29] = 2                  
  mprj_dat_o_user[2] = 2                   |  mprj_dat_o_user[2] = 2                   
  mprj_dat_o_user[30] = 2                  |  mprj_dat_o_user[30] = 2                  
  mprj_dat_o_user[31] = 2                  |  mprj_dat_o_user[31] = 2                  
  mprj_dat_o_user[3] = 2                   |  mprj_dat_o_user[3] = 2                   
  mprj_dat_o_user[4] = 2                   |  mprj_dat_o_user[4] = 2                   
  mprj_dat_o_user[5] = 2                   |  mprj_dat_o_user[5] = 2                   
  mprj_dat_o_user[6] = 2                   |  mprj_dat_o_user[6] = 2                   
  mprj_dat_o_user[7] = 2                   |  mprj_dat_o_user[7] = 2                   
  mprj_dat_o_user[8] = 2                   |  mprj_dat_o_user[8] = 2                   
  mprj_dat_o_user[9] = 2                   |  mprj_dat_o_user[9] = 2                   
  mprj_iena_wb = 2                         |  mprj_iena_wb = 2                         
  mprj_sel_o_core[0] = 3                   |  mprj_sel_o_core[0] = 3                   
  mprj_sel_o_core[1] = 3                   |  mprj_sel_o_core[1] = 3                   
  mprj_sel_o_core[2] = 3                   |  mprj_sel_o_core[2] = 3                   
  mprj_sel_o_core[3] = 3                   |  mprj_sel_o_core[3] = 3                   
  mprj_sel_o_user[0] = 2                   |  mprj_sel_o_user[0] = 2                   
  mprj_sel_o_user[1] = 2                   |  mprj_sel_o_user[1] = 2                   
  mprj_sel_o_user[2] = 2                   |  mprj_sel_o_user[2] = 2                   
  mprj_sel_o_user[3] = 2                   |  mprj_sel_o_user[3] = 2                   
  mprj_stb_o_core = 2                      |  mprj_stb_o_core = 2                      
  mprj_stb_o_user = 2                      |  mprj_stb_o_user = 2                      
  mprj_we_o_core = 3                       |  mprj_we_o_core = 3                       
  mprj_we_o_user = 2                       |  mprj_we_o_user = 2                       
  user_clock = 2                           |  user_clock = 2                           
  user_clock2 = 2                          |  user_clock2 = 2                          
  user_irq[0] = 2                          |  user_irq[0] = 2                          
  user_irq[1] = 2                          |  user_irq[1] = 2                          
  user_irq[2] = 2                          |  user_irq[2] = 2                          
  user_irq_core[0] = 2                     |  user_irq_core[0] = 2                     
  user_irq_core[1] = 2                     |  user_irq_core[1] = 2                     
  user_irq_core[2] = 2                     |  user_irq_core[2] = 2                     
  user_irq_ena[0] = 2                      |  user_irq_ena[0] = 2                      
  user_irq_ena[1] = 2                      |  user_irq_ena[1] = 2                      
  user_irq_ena[2] = 2                      |  user_irq_ena[2] = 2                      
  user_reset = 2                           |  user_reset = 2                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: spare_logic_block:spare_logic\[0 |Instance: \spare_logic[3]                  
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  spare_xfq[0] = 1                         |  spare_xfq[0] = 1                         
  spare_xfq[1] = 1                         |  spare_xfq[1] = 1                         
  spare_xi[0] = 1                          |  spare_xi[0] = 1                          
  spare_xi[1] = 1                          |  spare_xi[1] = 1                          
  spare_xi[2] = 1                          |  spare_xi[2] = 1                          
  spare_xi[3] = 1                          |  spare_xi[3] = 1                          
  spare_xib = 1                            |  spare_xib = 1                            
  spare_xmx[0] = 1                         |  spare_xmx[0] = 1                         
  spare_xmx[1] = 1                         |  spare_xmx[1] = 1                         
  spare_xna[0] = 1                         |  spare_xna[0] = 1                         
  spare_xna[1] = 1                         |  spare_xna[1] = 1                         
  spare_xno[0] = 1                         |  spare_xno[0] = 1                         
  spare_xno[1] = 1                         |  spare_xno[1] = 1                         
  spare_xz[0] = 1                          |  spare_xz[0] = 1                          
  spare_xz[10] = 1                         |  spare_xz[10] = 1                         
  spare_xz[11] = 1                         |  spare_xz[11] = 1                         
  spare_xz[12] = 1                         |  spare_xz[12] = 1                         
  spare_xz[13] = 1                         |  spare_xz[13] = 1                         
  spare_xz[14] = 1                         |  spare_xz[14] = 1                         
  spare_xz[15] = 1                         |  spare_xz[15] = 1                         
  spare_xz[16] = 1                         |  spare_xz[16] = 1                         
  spare_xz[17] = 1                         |  spare_xz[17] = 1                         
  spare_xz[18] = 1                         |  spare_xz[18] = 1                         
  spare_xz[19] = 1                         |  spare_xz[19] = 1                         
  spare_xz[1] = 1                          |  spare_xz[1] = 1                          
  spare_xz[20] = 1                         |  spare_xz[20] = 1                         
  spare_xz[21] = 1                         |  spare_xz[21] = 1                         
  spare_xz[22] = 1                         |  spare_xz[22] = 1                         
  spare_xz[23] = 1                         |  spare_xz[23] = 1                         
  spare_xz[24] = 1                         |  spare_xz[24] = 1                         
  spare_xz[25] = 1                         |  spare_xz[25] = 1                         
  spare_xz[26] = 1                         |  spare_xz[26] = 1                         
  spare_xz[27] = 1                         |  spare_xz[27] = 1                         
  spare_xz[28] = 1                         |  spare_xz[28] = 1                         
  spare_xz[29] = 1                         |  spare_xz[29] = 1                         
  spare_xz[2] = 1                          |  spare_xz[2] = 1                          
  spare_xz[30] = 1                         |  spare_xz[30] = 1                         
  spare_xz[3] = 1                          |  spare_xz[3] = 1                          
  spare_xz[4] = 1                          |  spare_xz[4] = 1                          
  spare_xz[5] = 1                          |  spare_xz[5] = 1                          
  spare_xz[6] = 1                          |  spare_xz[6] = 1                          
  spare_xz[7] = 1                          |  spare_xz[7] = 1                          
  spare_xz[8] = 1                          |  spare_xz[8] = 1                          
  spare_xz[9] = 1                          |  spare_xz[9] = 1                          
                                           |                                           
Instance: spare_logic_block:spare_logic\[2 |Instance: \spare_logic[2]                  
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  spare_xfq[0] = 1                         |  spare_xfq[0] = 1                         
  spare_xfq[1] = 1                         |  spare_xfq[1] = 1                         
  spare_xi[0] = 1                          |  spare_xi[0] = 1                          
  spare_xi[1] = 1                          |  spare_xi[1] = 1                          
  spare_xi[2] = 1                          |  spare_xi[2] = 1                          
  spare_xi[3] = 1                          |  spare_xi[3] = 1                          
  spare_xib = 1                            |  spare_xib = 1                            
  spare_xmx[0] = 1                         |  spare_xmx[0] = 1                         
  spare_xmx[1] = 1                         |  spare_xmx[1] = 1                         
  spare_xna[0] = 1                         |  spare_xna[0] = 1                         
  spare_xna[1] = 1                         |  spare_xna[1] = 1                         
  spare_xno[0] = 1                         |  spare_xno[0] = 1                         
  spare_xno[1] = 1                         |  spare_xno[1] = 1                         
  spare_xz[0] = 1                          |  spare_xz[0] = 1                          
  spare_xz[10] = 1                         |  spare_xz[10] = 1                         
  spare_xz[11] = 1                         |  spare_xz[11] = 1                         
  spare_xz[12] = 1                         |  spare_xz[12] = 1                         
  spare_xz[13] = 1                         |  spare_xz[13] = 1                         
  spare_xz[14] = 1                         |  spare_xz[14] = 1                         
  spare_xz[15] = 1                         |  spare_xz[15] = 1                         
  spare_xz[16] = 1                         |  spare_xz[16] = 1                         
  spare_xz[17] = 1                         |  spare_xz[17] = 1                         
  spare_xz[18] = 1                         |  spare_xz[18] = 1                         
  spare_xz[19] = 1                         |  spare_xz[19] = 1                         
  spare_xz[1] = 1                          |  spare_xz[1] = 1                          
  spare_xz[20] = 1                         |  spare_xz[20] = 1                         
  spare_xz[21] = 1                         |  spare_xz[21] = 1                         
  spare_xz[22] = 1                         |  spare_xz[22] = 1                         
  spare_xz[23] = 1                         |  spare_xz[23] = 1                         
  spare_xz[24] = 1                         |  spare_xz[24] = 1                         
  spare_xz[25] = 1                         |  spare_xz[25] = 1                         
  spare_xz[26] = 1                         |  spare_xz[26] = 1                         
  spare_xz[27] = 1                         |  spare_xz[27] = 1                         
  spare_xz[28] = 1                         |  spare_xz[28] = 1                         
  spare_xz[29] = 1                         |  spare_xz[29] = 1                         
  spare_xz[2] = 1                          |  spare_xz[2] = 1                          
  spare_xz[30] = 1                         |  spare_xz[30] = 1                         
  spare_xz[3] = 1                          |  spare_xz[3] = 1                          
  spare_xz[4] = 1                          |  spare_xz[4] = 1                          
  spare_xz[5] = 1                          |  spare_xz[5] = 1                          
  spare_xz[6] = 1                          |  spare_xz[6] = 1                          
  spare_xz[7] = 1                          |  spare_xz[7] = 1                          
  spare_xz[8] = 1                          |  spare_xz[8] = 1                          
  spare_xz[9] = 1                          |  spare_xz[9] = 1                          
                                           |                                           
Instance: spare_logic_block:spare_logic\[1 |Instance: \spare_logic[1]                  
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  spare_xfq[0] = 1                         |  spare_xfq[0] = 1                         
  spare_xfq[1] = 1                         |  spare_xfq[1] = 1                         
  spare_xi[0] = 1                          |  spare_xi[0] = 1                          
  spare_xi[1] = 1                          |  spare_xi[1] = 1                          
  spare_xi[2] = 1                          |  spare_xi[2] = 1                          
  spare_xi[3] = 1                          |  spare_xi[3] = 1                          
  spare_xib = 1                            |  spare_xib = 1                            
  spare_xmx[0] = 1                         |  spare_xmx[0] = 1                         
  spare_xmx[1] = 1                         |  spare_xmx[1] = 1                         
  spare_xna[0] = 1                         |  spare_xna[0] = 1                         
  spare_xna[1] = 1                         |  spare_xna[1] = 1                         
  spare_xno[0] = 1                         |  spare_xno[0] = 1                         
  spare_xno[1] = 1                         |  spare_xno[1] = 1                         
  spare_xz[0] = 1                          |  spare_xz[0] = 1                          
  spare_xz[10] = 1                         |  spare_xz[10] = 1                         
  spare_xz[11] = 1                         |  spare_xz[11] = 1                         
  spare_xz[12] = 1                         |  spare_xz[12] = 1                         
  spare_xz[13] = 1                         |  spare_xz[13] = 1                         
  spare_xz[14] = 1                         |  spare_xz[14] = 1                         
  spare_xz[15] = 1                         |  spare_xz[15] = 1                         
  spare_xz[16] = 1                         |  spare_xz[16] = 1                         
  spare_xz[17] = 1                         |  spare_xz[17] = 1                         
  spare_xz[18] = 1                         |  spare_xz[18] = 1                         
  spare_xz[19] = 1                         |  spare_xz[19] = 1                         
  spare_xz[1] = 1                          |  spare_xz[1] = 1                          
  spare_xz[20] = 1                         |  spare_xz[20] = 1                         
  spare_xz[21] = 1                         |  spare_xz[21] = 1                         
  spare_xz[22] = 1                         |  spare_xz[22] = 1                         
  spare_xz[23] = 1                         |  spare_xz[23] = 1                         
  spare_xz[24] = 1                         |  spare_xz[24] = 1                         
  spare_xz[25] = 1                         |  spare_xz[25] = 1                         
  spare_xz[26] = 1                         |  spare_xz[26] = 1                         
  spare_xz[27] = 1                         |  spare_xz[27] = 1                         
  spare_xz[28] = 1                         |  spare_xz[28] = 1                         
  spare_xz[29] = 1                         |  spare_xz[29] = 1                         
  spare_xz[2] = 1                          |  spare_xz[2] = 1                          
  spare_xz[30] = 1                         |  spare_xz[30] = 1                         
  spare_xz[3] = 1                          |  spare_xz[3] = 1                          
  spare_xz[4] = 1                          |  spare_xz[4] = 1                          
  spare_xz[5] = 1                          |  spare_xz[5] = 1                          
  spare_xz[6] = 1                          |  spare_xz[6] = 1                          
  spare_xz[7] = 1                          |  spare_xz[7] = 1                          
  spare_xz[8] = 1                          |  spare_xz[8] = 1                          
  spare_xz[9] = 1                          |  spare_xz[9] = 1                          
                                           |                                           
Instance: spare_logic_block:spare_logic\[3 |Instance: \spare_logic[0]                  
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  spare_xfq[0] = 1                         |  spare_xfq[0] = 1                         
  spare_xfq[1] = 1                         |  spare_xfq[1] = 1                         
  spare_xi[0] = 1                          |  spare_xi[0] = 1                          
  spare_xi[1] = 1                          |  spare_xi[1] = 1                          
  spare_xi[2] = 1                          |  spare_xi[2] = 1                          
  spare_xi[3] = 1                          |  spare_xi[3] = 1                          
  spare_xib = 1                            |  spare_xib = 1                            
  spare_xmx[0] = 1                         |  spare_xmx[0] = 1                         
  spare_xmx[1] = 1                         |  spare_xmx[1] = 1                         
  spare_xna[0] = 1                         |  spare_xna[0] = 1                         
  spare_xna[1] = 1                         |  spare_xna[1] = 1                         
  spare_xno[0] = 1                         |  spare_xno[0] = 1                         
  spare_xno[1] = 1                         |  spare_xno[1] = 1                         
  spare_xz[0] = 1                          |  spare_xz[0] = 1                          
  spare_xz[10] = 1                         |  spare_xz[10] = 1                         
  spare_xz[11] = 1                         |  spare_xz[11] = 1                         
  spare_xz[12] = 1                         |  spare_xz[12] = 1                         
  spare_xz[13] = 1                         |  spare_xz[13] = 1                         
  spare_xz[14] = 1                         |  spare_xz[14] = 1                         
  spare_xz[15] = 1                         |  spare_xz[15] = 1                         
  spare_xz[16] = 1                         |  spare_xz[16] = 1                         
  spare_xz[17] = 1                         |  spare_xz[17] = 1                         
  spare_xz[18] = 1                         |  spare_xz[18] = 1                         
  spare_xz[19] = 1                         |  spare_xz[19] = 1                         
  spare_xz[1] = 1                          |  spare_xz[1] = 1                          
  spare_xz[20] = 1                         |  spare_xz[20] = 1                         
  spare_xz[21] = 1                         |  spare_xz[21] = 1                         
  spare_xz[22] = 1                         |  spare_xz[22] = 1                         
  spare_xz[23] = 1                         |  spare_xz[23] = 1                         
  spare_xz[24] = 1                         |  spare_xz[24] = 1                         
  spare_xz[25] = 1                         |  spare_xz[25] = 1                         
  spare_xz[26] = 1                         |  spare_xz[26] = 1                         
  spare_xz[27] = 1                         |  spare_xz[27] = 1                         
  spare_xz[28] = 1                         |  spare_xz[28] = 1                         
  spare_xz[29] = 1                         |  spare_xz[29] = 1                         
  spare_xz[2] = 1                          |  spare_xz[2] = 1                          
  spare_xz[30] = 1                         |  spare_xz[30] = 1                         
  spare_xz[3] = 1                          |  spare_xz[3] = 1                          
  spare_xz[4] = 1                          |  spare_xz[4] = 1                          
  spare_xz[5] = 1                          |  spare_xz[5] = 1                          
  spare_xz[6] = 1                          |  spare_xz[6] = 1                          
  spare_xz[7] = 1                          |  spare_xz[7] = 1                          
  spare_xz[8] = 1                          |  spare_xz[8] = 1                          
  spare_xz[9] = 1                          |  spare_xz[9] = 1                          
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: caravel_clocking:clock_ctrl      |Instance: clock_ctrl                       
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  core_clk = 4                             |  core_clk = 4                             
  ext_clk = 3                              |  ext_clk = 3                              
  ext_clk_sel = 2                          |  ext_clk_sel = 2                          
  ext_reset = 2                            |  ext_reset = 2                            
  pll_clk = 2                              |  pll_clk = 2                              
  pll_clk90 = 2                            |  pll_clk90 = 2                            
  resetb = 3                               |  resetb = 3                               
  resetb_sync = 4                          |  resetb_sync = 4                          
  sel2[0] = 2                              |  sel2[0] = 2                              
  sel2[1] = 2                              |  sel2[1] = 2                              
  sel2[2] = 2                              |  sel2[2] = 2                              
  sel[0] = 2                               |  sel[0] = 2                               
  sel[1] = 2                               |  sel[1] = 2                               
  sel[2] = 2                               |  sel[2] = 2                               
  user_clk = 3                             |  user_clk = 3                             
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: simple_por_0                     |Instance: por_inst                         
  vdd = 50                                 |  VDD = 85                                 
  vss = 50                                 |  VSS = 92                                 
  porb = 2                                 |  porb = 2                                 
  por = 1                                  |  por = 1                                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: mgmt_core_wrapper:soc            |Instance: soc                              
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  core_clk = 4                             |  core_clk = 4                             
  core_rstn = 4                            |  core_rstn = 4                            
  debug_in = 2                             |  debug_in = 2                             
  debug_mode = 2                           |  debug_mode = 2                           
  debug_oeb = 2                            |  debug_oeb = 2                            
  debug_out = 2                            |  debug_out = 2                            
  flash_clk = 2                            |  flash_clk = 2                            
  flash_csb = 2                            |  flash_csb = 2                            
  flash_io0_di = 2                         |  flash_io0_di = 2                         
  flash_io0_do = 2                         |  flash_io0_do = 2                         
  flash_io0_oeb = 2                        |  flash_io0_oeb = 2                        
  flash_io1_di = 2                         |  flash_io1_di = 2                         
  flash_io1_do = 2                         |  flash_io1_do = 2                         
  flash_io1_oeb = 2                        |  flash_io1_oeb = 2                        
  flash_io2_di = 2                         |  flash_io2_di = 2                         
  flash_io2_do = 2                         |  flash_io2_do = 2                         
  flash_io2_oeb = 2                        |  flash_io2_oeb = 2                        
  flash_io3_di = 2                         |  flash_io3_di = 2                         
  flash_io3_do = 2                         |  flash_io3_do = 2                         
  flash_io3_oeb = 2                        |  flash_io3_oeb = 2                        
  gpio_in_pad = 2                          |  gpio_in_pad = 2                          
  gpio_inenb_pad = 2                       |  gpio_inenb_pad = 2                       
  gpio_mode0_pad = 2                       |  gpio_mode0_pad = 2                       
  gpio_mode1_pad = 2                       |  gpio_mode1_pad = 2                       
  gpio_out_pad = 2                         |  gpio_out_pad = 2                         
  gpio_outenb_pad = 2                      |  gpio_outenb_pad = 2                      
  hk_ack_i = 2                             |  hk_ack_i = 2                             
  hk_cyc_o = 2                             |  hk_cyc_o = 2                             
  hk_dat_i[0] = 2                          |  hk_dat_i[0] = 2                          
  hk_dat_i[10] = 2                         |  hk_dat_i[10] = 2                         
  hk_dat_i[11] = 2                         |  hk_dat_i[11] = 2                         
  hk_dat_i[12] = 2                         |  hk_dat_i[12] = 2                         
  hk_dat_i[13] = 2                         |  hk_dat_i[13] = 2                         
  hk_dat_i[14] = 2                         |  hk_dat_i[14] = 2                         
  hk_dat_i[15] = 2                         |  hk_dat_i[15] = 2                         
  hk_dat_i[16] = 2                         |  hk_dat_i[16] = 2                         
  hk_dat_i[17] = 2                         |  hk_dat_i[17] = 2                         
  hk_dat_i[18] = 2                         |  hk_dat_i[18] = 2                         
  hk_dat_i[19] = 2                         |  hk_dat_i[19] = 2                         
  hk_dat_i[1] = 2                          |  hk_dat_i[1] = 2                          
  hk_dat_i[20] = 2                         |  hk_dat_i[20] = 2                         
  hk_dat_i[21] = 2                         |  hk_dat_i[21] = 2                         
  hk_dat_i[22] = 2                         |  hk_dat_i[22] = 2                         
  hk_dat_i[23] = 2                         |  hk_dat_i[23] = 2                         
  hk_dat_i[24] = 2                         |  hk_dat_i[24] = 2                         
  hk_dat_i[25] = 2                         |  hk_dat_i[25] = 2                         
  hk_dat_i[26] = 2                         |  hk_dat_i[26] = 2                         
  hk_dat_i[27] = 2                         |  hk_dat_i[27] = 2                         
  hk_dat_i[28] = 2                         |  hk_dat_i[28] = 2                         
  hk_dat_i[29] = 2                         |  hk_dat_i[29] = 2                         
  hk_dat_i[2] = 2                          |  hk_dat_i[2] = 2                          
  hk_dat_i[30] = 2                         |  hk_dat_i[30] = 2                         
  hk_dat_i[31] = 2                         |  hk_dat_i[31] = 2                         
  hk_dat_i[3] = 2                          |  hk_dat_i[3] = 2                          
  hk_dat_i[4] = 2                          |  hk_dat_i[4] = 2                          
  hk_dat_i[5] = 2                          |  hk_dat_i[5] = 2                          
  hk_dat_i[6] = 2                          |  hk_dat_i[6] = 2                          
  hk_dat_i[7] = 2                          |  hk_dat_i[7] = 2                          
  hk_dat_i[8] = 2                          |  hk_dat_i[8] = 2                          
  hk_dat_i[9] = 2                          |  hk_dat_i[9] = 2                          
  hk_stb_o = 2                             |  hk_stb_o = 2                             
  irq[0] = 2                               |  irq[0] = 2                               
  irq[1] = 2                               |  irq[1] = 2                               
  irq[2] = 2                               |  irq[2] = 2                               
  irq[3] = 2                               |  irq[3] = 2                               
  irq[4] = 2                               |  irq[4] = 2                               
  irq[5] = 2                               |  irq[5] = 2                               
  la_iena[0] = 2                           |  la_iena[0] = 2                           
  la_iena[10] = 2                          |  la_iena[10] = 2                          
  la_iena[11] = 2                          |  la_iena[11] = 2                          
  la_iena[12] = 2                          |  la_iena[12] = 2                          
  la_iena[13] = 2                          |  la_iena[13] = 2                          
  la_iena[14] = 2                          |  la_iena[14] = 2                          
  la_iena[15] = 2                          |  la_iena[15] = 2                          
  la_iena[16] = 2                          |  la_iena[16] = 2                          
  la_iena[17] = 2                          |  la_iena[17] = 2                          
  la_iena[18] = 2                          |  la_iena[18] = 2                          
  la_iena[19] = 2                          |  la_iena[19] = 2                          
  la_iena[1] = 2                           |  la_iena[1] = 2                           
  la_iena[20] = 2                          |  la_iena[20] = 2                          
  la_iena[21] = 2                          |  la_iena[21] = 2                          
  la_iena[22] = 2                          |  la_iena[22] = 2                          
  la_iena[23] = 2                          |  la_iena[23] = 2                          
  la_iena[24] = 2                          |  la_iena[24] = 2                          
  la_iena[25] = 2                          |  la_iena[25] = 2                          
  la_iena[26] = 2                          |  la_iena[26] = 2                          
  la_iena[27] = 2                          |  la_iena[27] = 2                          
  la_iena[28] = 2                          |  la_iena[28] = 2                          
  la_iena[29] = 2                          |  la_iena[29] = 2                          
  la_iena[2] = 2                           |  la_iena[2] = 2                           
  la_iena[30] = 2                          |  la_iena[30] = 2                          
  la_iena[31] = 2                          |  la_iena[31] = 2                          
  la_iena[32] = 2                          |  la_iena[32] = 2                          
  la_iena[33] = 2                          |  la_iena[33] = 2                          
  la_iena[34] = 2                          |  la_iena[34] = 2                          
  la_iena[35] = 2                          |  la_iena[35] = 2                          
  la_iena[36] = 2                          |  la_iena[36] = 2                          
  la_iena[37] = 2                          |  la_iena[37] = 2                          
  la_iena[38] = 2                          |  la_iena[38] = 2                          
  la_iena[39] = 2                          |  la_iena[39] = 2                          
  la_iena[3] = 2                           |  la_iena[3] = 2                           
  la_iena[40] = 2                          |  la_iena[40] = 2                          
  la_iena[41] = 2                          |  la_iena[41] = 2                          
  la_iena[42] = 2                          |  la_iena[42] = 2                          
  la_iena[43] = 2                          |  la_iena[43] = 2                          
  la_iena[44] = 2                          |  la_iena[44] = 2                          
  la_iena[45] = 2                          |  la_iena[45] = 2                          
  la_iena[46] = 2                          |  la_iena[46] = 2                          
  la_iena[47] = 2                          |  la_iena[47] = 2                          
  la_iena[48] = 2                          |  la_iena[48] = 2                          
  la_iena[49] = 2                          |  la_iena[49] = 2                          
  la_iena[4] = 2                           |  la_iena[4] = 2                           
  la_iena[50] = 2                          |  la_iena[50] = 2                          
  la_iena[51] = 2                          |  la_iena[51] = 2                          
  la_iena[52] = 2                          |  la_iena[52] = 2                          
  la_iena[53] = 2                          |  la_iena[53] = 2                          
  la_iena[54] = 2                          |  la_iena[54] = 2                          
  la_iena[55] = 2                          |  la_iena[55] = 2                          
  la_iena[56] = 2                          |  la_iena[56] = 2                          
  la_iena[57] = 2                          |  la_iena[57] = 2                          
  la_iena[58] = 2                          |  la_iena[58] = 2                          
  la_iena[59] = 2                          |  la_iena[59] = 2                          
  la_iena[5] = 2                           |  la_iena[5] = 2                           
  la_iena[60] = 2                          |  la_iena[60] = 2                          
  la_iena[61] = 2                          |  la_iena[61] = 2                          
  la_iena[62] = 2                          |  la_iena[62] = 2                          
  la_iena[63] = 2                          |  la_iena[63] = 2                          
  la_iena[6] = 2                           |  la_iena[6] = 2                           
  la_iena[7] = 2                           |  la_iena[7] = 2                           
  la_iena[8] = 2                           |  la_iena[8] = 2                           
  la_iena[9] = 2                           |  la_iena[9] = 2                           
  la_input[0] = 2                          |  la_input[0] = 2                          
  la_input[10] = 2                         |  la_input[10] = 2                         
  la_input[11] = 2                         |  la_input[11] = 2                         
  la_input[12] = 2                         |  la_input[12] = 2                         
  la_input[13] = 2                         |  la_input[13] = 2                         
  la_input[14] = 2                         |  la_input[14] = 2                         
  la_input[15] = 2                         |  la_input[15] = 2                         
  la_input[16] = 2                         |  la_input[16] = 2                         
  la_input[17] = 2                         |  la_input[17] = 2                         
  la_input[18] = 2                         |  la_input[18] = 2                         
  la_input[19] = 2                         |  la_input[19] = 2                         
  la_input[1] = 2                          |  la_input[1] = 2                          
  la_input[20] = 2                         |  la_input[20] = 2                         
  la_input[21] = 2                         |  la_input[21] = 2                         
  la_input[22] = 2                         |  la_input[22] = 2                         
  la_input[23] = 2                         |  la_input[23] = 2                         
  la_input[24] = 2                         |  la_input[24] = 2                         
  la_input[25] = 2                         |  la_input[25] = 2                         
  la_input[26] = 2                         |  la_input[26] = 2                         
  la_input[27] = 2                         |  la_input[27] = 2                         
  la_input[28] = 2                         |  la_input[28] = 2                         
  la_input[29] = 2                         |  la_input[29] = 2                         
  la_input[2] = 2                          |  la_input[2] = 2                          
  la_input[30] = 2                         |  la_input[30] = 2                         
  la_input[31] = 2                         |  la_input[31] = 2                         
  la_input[32] = 2                         |  la_input[32] = 2                         
  la_input[33] = 2                         |  la_input[33] = 2                         
  la_input[34] = 2                         |  la_input[34] = 2                         
  la_input[35] = 2                         |  la_input[35] = 2                         
  la_input[36] = 2                         |  la_input[36] = 2                         
  la_input[37] = 2                         |  la_input[37] = 2                         
  la_input[38] = 2                         |  la_input[38] = 2                         
  la_input[39] = 2                         |  la_input[39] = 2                         
  la_input[3] = 2                          |  la_input[3] = 2                          
  la_input[40] = 2                         |  la_input[40] = 2                         
  la_input[41] = 2                         |  la_input[41] = 2                         
  la_input[42] = 2                         |  la_input[42] = 2                         
  la_input[43] = 2                         |  la_input[43] = 2                         
  la_input[44] = 2                         |  la_input[44] = 2                         
  la_input[45] = 2                         |  la_input[45] = 2                         
  la_input[46] = 2                         |  la_input[46] = 2                         
  la_input[47] = 2                         |  la_input[47] = 2                         
  la_input[48] = 2                         |  la_input[48] = 2                         
  la_input[49] = 2                         |  la_input[49] = 2                         
  la_input[4] = 2                          |  la_input[4] = 2                          
  la_input[50] = 2                         |  la_input[50] = 2                         
  la_input[51] = 2                         |  la_input[51] = 2                         
  la_input[52] = 2                         |  la_input[52] = 2                         
  la_input[53] = 2                         |  la_input[53] = 2                         
  la_input[54] = 2                         |  la_input[54] = 2                         
  la_input[55] = 2                         |  la_input[55] = 2                         
  la_input[56] = 2                         |  la_input[56] = 2                         
  la_input[57] = 2                         |  la_input[57] = 2                         
  la_input[58] = 2                         |  la_input[58] = 2                         
  la_input[59] = 2                         |  la_input[59] = 2                         
  la_input[5] = 2                          |  la_input[5] = 2                          
  la_input[60] = 2                         |  la_input[60] = 2                         
  la_input[61] = 2                         |  la_input[61] = 2                         
  la_input[62] = 2                         |  la_input[62] = 2                         
  la_input[63] = 2                         |  la_input[63] = 2                         
  la_input[6] = 2                          |  la_input[6] = 2                          
  la_input[7] = 2                          |  la_input[7] = 2                          
  la_input[8] = 2                          |  la_input[8] = 2                          
  la_input[9] = 2                          |  la_input[9] = 2                          
  la_oenb[0] = 2                           |  la_oenb[0] = 2                           
  la_oenb[10] = 2                          |  la_oenb[10] = 2                          
  la_oenb[11] = 2                          |  la_oenb[11] = 2                          
  la_oenb[12] = 2                          |  la_oenb[12] = 2                          
  la_oenb[13] = 2                          |  la_oenb[13] = 2                          
  la_oenb[14] = 2                          |  la_oenb[14] = 2                          
  la_oenb[15] = 2                          |  la_oenb[15] = 2                          
  la_oenb[16] = 2                          |  la_oenb[16] = 2                          
  la_oenb[17] = 2                          |  la_oenb[17] = 2                          
  la_oenb[18] = 2                          |  la_oenb[18] = 2                          
  la_oenb[19] = 2                          |  la_oenb[19] = 2                          
  la_oenb[1] = 2                           |  la_oenb[1] = 2                           
  la_oenb[20] = 2                          |  la_oenb[20] = 2                          
  la_oenb[21] = 2                          |  la_oenb[21] = 2                          
  la_oenb[22] = 2                          |  la_oenb[22] = 2                          
  la_oenb[23] = 2                          |  la_oenb[23] = 2                          
  la_oenb[24] = 2                          |  la_oenb[24] = 2                          
  la_oenb[25] = 2                          |  la_oenb[25] = 2                          
  la_oenb[26] = 2                          |  la_oenb[26] = 2                          
  la_oenb[27] = 2                          |  la_oenb[27] = 2                          
  la_oenb[28] = 2                          |  la_oenb[28] = 2                          
  la_oenb[29] = 2                          |  la_oenb[29] = 2                          
  la_oenb[2] = 2                           |  la_oenb[2] = 2                           
  la_oenb[30] = 2                          |  la_oenb[30] = 2                          
  la_oenb[31] = 2                          |  la_oenb[31] = 2                          
  la_oenb[32] = 2                          |  la_oenb[32] = 2                          
  la_oenb[33] = 2                          |  la_oenb[33] = 2                          
  la_oenb[34] = 2                          |  la_oenb[34] = 2                          
  la_oenb[35] = 2                          |  la_oenb[35] = 2                          
  la_oenb[36] = 2                          |  la_oenb[36] = 2                          
  la_oenb[37] = 2                          |  la_oenb[37] = 2                          
  la_oenb[38] = 2                          |  la_oenb[38] = 2                          
  la_oenb[39] = 2                          |  la_oenb[39] = 2                          
  la_oenb[3] = 2                           |  la_oenb[3] = 2                           
  la_oenb[40] = 2                          |  la_oenb[40] = 2                          
  la_oenb[41] = 2                          |  la_oenb[41] = 2                          
  la_oenb[42] = 2                          |  la_oenb[42] = 2                          
  la_oenb[43] = 2                          |  la_oenb[43] = 2                          
  la_oenb[44] = 2                          |  la_oenb[44] = 2                          
  la_oenb[45] = 2                          |  la_oenb[45] = 2                          
  la_oenb[46] = 2                          |  la_oenb[46] = 2                          
  la_oenb[47] = 2                          |  la_oenb[47] = 2                          
  la_oenb[48] = 2                          |  la_oenb[48] = 2                          
  la_oenb[49] = 2                          |  la_oenb[49] = 2                          
  la_oenb[4] = 2                           |  la_oenb[4] = 2                           
  la_oenb[50] = 2                          |  la_oenb[50] = 2                          
  la_oenb[51] = 2                          |  la_oenb[51] = 2                          
  la_oenb[52] = 2                          |  la_oenb[52] = 2                          
  la_oenb[53] = 2                          |  la_oenb[53] = 2                          
  la_oenb[54] = 2                          |  la_oenb[54] = 2                          
  la_oenb[55] = 2                          |  la_oenb[55] = 2                          
  la_oenb[56] = 2                          |  la_oenb[56] = 2                          
  la_oenb[57] = 2                          |  la_oenb[57] = 2                          
  la_oenb[58] = 2                          |  la_oenb[58] = 2                          
  la_oenb[59] = 2                          |  la_oenb[59] = 2                          
  la_oenb[5] = 2                           |  la_oenb[5] = 2                           
  la_oenb[60] = 2                          |  la_oenb[60] = 2                          
  la_oenb[61] = 2                          |  la_oenb[61] = 2                          
  la_oenb[62] = 2                          |  la_oenb[62] = 2                          
  la_oenb[63] = 2                          |  la_oenb[63] = 2                          
  la_oenb[6] = 2                           |  la_oenb[6] = 2                           
  la_oenb[7] = 2                           |  la_oenb[7] = 2                           
  la_oenb[8] = 2                           |  la_oenb[8] = 2                           
  la_oenb[9] = 2                           |  la_oenb[9] = 2                           
  la_output[0] = 2                         |  la_output[0] = 2                         
  la_output[10] = 2                        |  la_output[10] = 2                        
  la_output[11] = 2                        |  la_output[11] = 2                        
  la_output[12] = 2                        |  la_output[12] = 2                        
  la_output[13] = 2                        |  la_output[13] = 2                        
  la_output[14] = 2                        |  la_output[14] = 2                        
  la_output[15] = 2                        |  la_output[15] = 2                        
  la_output[16] = 2                        |  la_output[16] = 2                        
  la_output[17] = 2                        |  la_output[17] = 2                        
  la_output[18] = 2                        |  la_output[18] = 2                        
  la_output[19] = 2                        |  la_output[19] = 2                        
  la_output[1] = 2                         |  la_output[1] = 2                         
  la_output[20] = 2                        |  la_output[20] = 2                        
  la_output[21] = 2                        |  la_output[21] = 2                        
  la_output[22] = 2                        |  la_output[22] = 2                        
  la_output[23] = 2                        |  la_output[23] = 2                        
  la_output[24] = 2                        |  la_output[24] = 2                        
  la_output[25] = 2                        |  la_output[25] = 2                        
  la_output[26] = 2                        |  la_output[26] = 2                        
  la_output[27] = 2                        |  la_output[27] = 2                        
  la_output[28] = 2                        |  la_output[28] = 2                        
  la_output[29] = 2                        |  la_output[29] = 2                        
  la_output[2] = 2                         |  la_output[2] = 2                         
  la_output[30] = 2                        |  la_output[30] = 2                        
  la_output[31] = 2                        |  la_output[31] = 2                        
  la_output[32] = 2                        |  la_output[32] = 2                        
  la_output[33] = 2                        |  la_output[33] = 2                        
  la_output[34] = 2                        |  la_output[34] = 2                        
  la_output[35] = 2                        |  la_output[35] = 2                        
  la_output[36] = 2                        |  la_output[36] = 2                        
  la_output[37] = 2                        |  la_output[37] = 2                        
  la_output[38] = 2                        |  la_output[38] = 2                        
  la_output[39] = 2                        |  la_output[39] = 2                        
  la_output[3] = 2                         |  la_output[3] = 2                         
  la_output[40] = 2                        |  la_output[40] = 2                        
  la_output[41] = 2                        |  la_output[41] = 2                        
  la_output[42] = 2                        |  la_output[42] = 2                        
  la_output[43] = 2                        |  la_output[43] = 2                        
  la_output[44] = 2                        |  la_output[44] = 2                        
  la_output[45] = 2                        |  la_output[45] = 2                        
  la_output[46] = 2                        |  la_output[46] = 2                        
  la_output[47] = 2                        |  la_output[47] = 2                        
  la_output[48] = 2                        |  la_output[48] = 2                        
  la_output[49] = 2                        |  la_output[49] = 2                        
  la_output[4] = 2                         |  la_output[4] = 2                         
  la_output[50] = 2                        |  la_output[50] = 2                        
  la_output[51] = 2                        |  la_output[51] = 2                        
  la_output[52] = 2                        |  la_output[52] = 2                        
  la_output[53] = 2                        |  la_output[53] = 2                        
  la_output[54] = 2                        |  la_output[54] = 2                        
  la_output[55] = 2                        |  la_output[55] = 2                        
  la_output[56] = 2                        |  la_output[56] = 2                        
  la_output[57] = 2                        |  la_output[57] = 2                        
  la_output[58] = 2                        |  la_output[58] = 2                        
  la_output[59] = 2                        |  la_output[59] = 2                        
  la_output[5] = 2                         |  la_output[5] = 2                         
  la_output[60] = 2                        |  la_output[60] = 2                        
  la_output[61] = 2                        |  la_output[61] = 2                        
  la_output[62] = 2                        |  la_output[62] = 2                        
  la_output[63] = 2                        |  la_output[63] = 2                        
  la_output[6] = 2                         |  la_output[6] = 2                         
  la_output[7] = 2                         |  la_output[7] = 2                         
  la_output[8] = 2                         |  la_output[8] = 2                         
  la_output[9] = 2                         |  la_output[9] = 2                         
  mprj_ack_i = 2                           |  mprj_ack_i = 2                           
  mprj_adr_o[0] = 3                        |  mprj_adr_o[0] = 3                        
  mprj_adr_o[10] = 3                       |  mprj_adr_o[10] = 3                       
  mprj_adr_o[11] = 3                       |  mprj_adr_o[11] = 3                       
  mprj_adr_o[12] = 3                       |  mprj_adr_o[12] = 3                       
  mprj_adr_o[13] = 3                       |  mprj_adr_o[13] = 3                       
  mprj_adr_o[14] = 3                       |  mprj_adr_o[14] = 3                       
  mprj_adr_o[15] = 3                       |  mprj_adr_o[15] = 3                       
  mprj_adr_o[16] = 3                       |  mprj_adr_o[16] = 3                       
  mprj_adr_o[17] = 3                       |  mprj_adr_o[17] = 3                       
  mprj_adr_o[18] = 3                       |  mprj_adr_o[18] = 3                       
  mprj_adr_o[19] = 3                       |  mprj_adr_o[19] = 3                       
  mprj_adr_o[1] = 3                        |  mprj_adr_o[1] = 3                        
  mprj_adr_o[20] = 3                       |  mprj_adr_o[20] = 3                       
  mprj_adr_o[21] = 3                       |  mprj_adr_o[21] = 3                       
  mprj_adr_o[22] = 3                       |  mprj_adr_o[22] = 3                       
  mprj_adr_o[23] = 3                       |  mprj_adr_o[23] = 3                       
  mprj_adr_o[24] = 3                       |  mprj_adr_o[24] = 3                       
  mprj_adr_o[25] = 3                       |  mprj_adr_o[25] = 3                       
  mprj_adr_o[26] = 3                       |  mprj_adr_o[26] = 3                       
  mprj_adr_o[27] = 3                       |  mprj_adr_o[27] = 3                       
  mprj_adr_o[28] = 3                       |  mprj_adr_o[28] = 3                       
  mprj_adr_o[29] = 3                       |  mprj_adr_o[29] = 3                       
  mprj_adr_o[2] = 3                        |  mprj_adr_o[2] = 3                        
  mprj_adr_o[30] = 3                       |  mprj_adr_o[30] = 3                       
  mprj_adr_o[31] = 3                       |  mprj_adr_o[31] = 3                       
  mprj_adr_o[3] = 3                        |  mprj_adr_o[3] = 3                        
  mprj_adr_o[4] = 3                        |  mprj_adr_o[4] = 3                        
  mprj_adr_o[5] = 3                        |  mprj_adr_o[5] = 3                        
  mprj_adr_o[6] = 3                        |  mprj_adr_o[6] = 3                        
  mprj_adr_o[7] = 3                        |  mprj_adr_o[7] = 3                        
  mprj_adr_o[8] = 3                        |  mprj_adr_o[8] = 3                        
  mprj_adr_o[9] = 3                        |  mprj_adr_o[9] = 3                        
  mprj_cyc_o = 2                           |  mprj_cyc_o = 2                           
  mprj_dat_i[0] = 2                        |  mprj_dat_i[0] = 2                        
  mprj_dat_i[10] = 2                       |  mprj_dat_i[10] = 2                       
  mprj_dat_i[11] = 2                       |  mprj_dat_i[11] = 2                       
  mprj_dat_i[12] = 2                       |  mprj_dat_i[12] = 2                       
  mprj_dat_i[13] = 2                       |  mprj_dat_i[13] = 2                       
  mprj_dat_i[14] = 2                       |  mprj_dat_i[14] = 2                       
  mprj_dat_i[15] = 2                       |  mprj_dat_i[15] = 2                       
  mprj_dat_i[16] = 2                       |  mprj_dat_i[16] = 2                       
  mprj_dat_i[17] = 2                       |  mprj_dat_i[17] = 2                       
  mprj_dat_i[18] = 2                       |  mprj_dat_i[18] = 2                       
  mprj_dat_i[19] = 2                       |  mprj_dat_i[19] = 2                       
  mprj_dat_i[1] = 2                        |  mprj_dat_i[1] = 2                        
  mprj_dat_i[20] = 2                       |  mprj_dat_i[20] = 2                       
  mprj_dat_i[21] = 2                       |  mprj_dat_i[21] = 2                       
  mprj_dat_i[22] = 2                       |  mprj_dat_i[22] = 2                       
  mprj_dat_i[23] = 2                       |  mprj_dat_i[23] = 2                       
  mprj_dat_i[24] = 2                       |  mprj_dat_i[24] = 2                       
  mprj_dat_i[25] = 2                       |  mprj_dat_i[25] = 2                       
  mprj_dat_i[26] = 2                       |  mprj_dat_i[26] = 2                       
  mprj_dat_i[27] = 2                       |  mprj_dat_i[27] = 2                       
  mprj_dat_i[28] = 2                       |  mprj_dat_i[28] = 2                       
  mprj_dat_i[29] = 2                       |  mprj_dat_i[29] = 2                       
  mprj_dat_i[2] = 2                        |  mprj_dat_i[2] = 2                        
  mprj_dat_i[30] = 2                       |  mprj_dat_i[30] = 2                       
  mprj_dat_i[31] = 2                       |  mprj_dat_i[31] = 2                       
  mprj_dat_i[3] = 2                        |  mprj_dat_i[3] = 2                        
  mprj_dat_i[4] = 2                        |  mprj_dat_i[4] = 2                        
  mprj_dat_i[5] = 2                        |  mprj_dat_i[5] = 2                        
  mprj_dat_i[6] = 2                        |  mprj_dat_i[6] = 2                        
  mprj_dat_i[7] = 2                        |  mprj_dat_i[7] = 2                        
  mprj_dat_i[8] = 2                        |  mprj_dat_i[8] = 2                        
  mprj_dat_i[9] = 2                        |  mprj_dat_i[9] = 2                        
  mprj_dat_o[0] = 3                        |  mprj_dat_o[0] = 3                        
  mprj_dat_o[10] = 3                       |  mprj_dat_o[10] = 3                       
  mprj_dat_o[11] = 3                       |  mprj_dat_o[11] = 3                       
  mprj_dat_o[12] = 3                       |  mprj_dat_o[12] = 3                       
  mprj_dat_o[13] = 3                       |  mprj_dat_o[13] = 3                       
  mprj_dat_o[14] = 3                       |  mprj_dat_o[14] = 3                       
  mprj_dat_o[15] = 3                       |  mprj_dat_o[15] = 3                       
  mprj_dat_o[16] = 3                       |  mprj_dat_o[16] = 3                       
  mprj_dat_o[17] = 3                       |  mprj_dat_o[17] = 3                       
  mprj_dat_o[18] = 3                       |  mprj_dat_o[18] = 3                       
  mprj_dat_o[19] = 3                       |  mprj_dat_o[19] = 3                       
  mprj_dat_o[1] = 3                        |  mprj_dat_o[1] = 3                        
  mprj_dat_o[20] = 3                       |  mprj_dat_o[20] = 3                       
  mprj_dat_o[21] = 3                       |  mprj_dat_o[21] = 3                       
  mprj_dat_o[22] = 3                       |  mprj_dat_o[22] = 3                       
  mprj_dat_o[23] = 3                       |  mprj_dat_o[23] = 3                       
  mprj_dat_o[24] = 3                       |  mprj_dat_o[24] = 3                       
  mprj_dat_o[25] = 3                       |  mprj_dat_o[25] = 3                       
  mprj_dat_o[26] = 3                       |  mprj_dat_o[26] = 3                       
  mprj_dat_o[27] = 3                       |  mprj_dat_o[27] = 3                       
  mprj_dat_o[28] = 3                       |  mprj_dat_o[28] = 3                       
  mprj_dat_o[29] = 3                       |  mprj_dat_o[29] = 3                       
  mprj_dat_o[2] = 3                        |  mprj_dat_o[2] = 3                        
  mprj_dat_o[30] = 3                       |  mprj_dat_o[30] = 3                       
  mprj_dat_o[31] = 3                       |  mprj_dat_o[31] = 3                       
  mprj_dat_o[3] = 3                        |  mprj_dat_o[3] = 3                        
  mprj_dat_o[4] = 3                        |  mprj_dat_o[4] = 3                        
  mprj_dat_o[5] = 3                        |  mprj_dat_o[5] = 3                        
  mprj_dat_o[6] = 3                        |  mprj_dat_o[6] = 3                        
  mprj_dat_o[7] = 3                        |  mprj_dat_o[7] = 3                        
  mprj_dat_o[8] = 3                        |  mprj_dat_o[8] = 3                        
  mprj_dat_o[9] = 3                        |  mprj_dat_o[9] = 3                        
  mprj_sel_o[0] = 3                        |  mprj_sel_o[0] = 3                        
  mprj_sel_o[1] = 3                        |  mprj_sel_o[1] = 3                        
  mprj_sel_o[2] = 3                        |  mprj_sel_o[2] = 3                        
  mprj_sel_o[3] = 3                        |  mprj_sel_o[3] = 3                        
  mprj_stb_o = 2                           |  mprj_stb_o = 2                           
  mprj_wb_iena = 2                         |  mprj_wb_iena = 2                         
  mprj_we_o = 3                            |  mprj_we_o = 3                            
  qspi_enabled = 2                         |  qspi_enabled = 2                         
  ser_rx = 2                               |  ser_rx = 2                               
  ser_tx = 2                               |  ser_tx = 2                               
  spi_csb = 2                              |  spi_csb = 2                              
  spi_enabled = 2                          |  spi_enabled = 2                          
  spi_sck = 2                              |  spi_sck = 2                              
  spi_sdi = 2                              |  spi_sdi = 2                              
  spi_sdo = 2                              |  spi_sdo = 2                              
  spi_sdoenb = 2                           |  spi_sdoenb = 2                           
  trap = 2                                 |  trap = 2                                 
  uart_enabled = 2                         |  uart_enabled = 2                         
  user_irq_ena[0] = 2                      |  user_irq_ena[0] = 2                      
  user_irq_ena[1] = 2                      |  user_irq_ena[1] = 2                      
  user_irq_ena[2] = 2                      |  user_irq_ena[2] = 2                      
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: chip_io:padframe                 |Instance: padframe                         
  clock = 1                                |  clock = 1                                
  clock_core = 3                           |  clock_core = 3                           
  flash_clk = 1                            |  flash_clk = 1                            
  flash_clk_core = 2                       |  flash_clk_core = 2                       
  flash_clk_oe_core = 2                    |  flash_clk_oe_core = 2                    
  flash_csb = 1                            |  flash_csb = 1                            
  flash_csb_core = 2                       |  flash_csb_core = 2                       
  flash_csb_oe_core = 2                    |  flash_csb_oe_core = 2                    
  flash_io0 = 1                            |  flash_io0 = 1                            
  flash_io0_di_core = 2                    |  flash_io0_di_core = 2                    
  flash_io0_do_core = 2                    |  flash_io0_do_core = 2                    
  flash_io0_ie_core = 2                    |  flash_io0_ie_core = 2                    
  flash_io0_oe_core = 2                    |  flash_io0_oe_core = 2                    
  flash_io1 = 1                            |  flash_io1 = 1                            
  flash_io1_di_core = 2                    |  flash_io1_di_core = 2                    
  flash_io1_do_core = 2                    |  flash_io1_do_core = 2                    
  flash_io1_ie_core = 2                    |  flash_io1_ie_core = 2                    
  flash_io1_oe_core = 2                    |  flash_io1_oe_core = 2                    
  gpio = 1                                 |  gpio = 1                                 
  gpio_drive_select_core[0] = 2            |  gpio_drive_select_core[0] = 2            
  gpio_drive_select_core[1] = 2            |  gpio_drive_select_core[1] = 2            
  gpio_in_core = 2                         |  gpio_in_core = 2                         
  gpio_inen_core = 2                       |  gpio_inen_core = 2                       
  gpio_out_core = 2                        |  gpio_out_core = 2                        
  gpio_outen_core = 2                      |  gpio_outen_core = 2                      
  gpio_pd_select = 1                       |  proxygpio_pd_select = 1                  
  gpio_pu_select = 1                       |  proxygpio_pu_select = 1                  
  gpio_schmitt_select = 1                  |  proxygpio_schmitt_select = 1             
  gpio_slew_select = 1                     |  proxygpio_slew_select = 1                
  mprj_io[0] = 1                           |  mprj_io[0] = 1                           
  mprj_io[10] = 1                          |  mprj_io[10] = 1                          
  mprj_io[11] = 1                          |  mprj_io[11] = 1                          
  mprj_io[12] = 1                          |  mprj_io[12] = 1                          
  mprj_io[13] = 1                          |  mprj_io[13] = 1                          
  mprj_io[14] = 1                          |  mprj_io[14] = 1                          
  mprj_io[15] = 1                          |  mprj_io[15] = 1                          
  mprj_io[16] = 1                          |  mprj_io[16] = 1                          
  mprj_io[17] = 1                          |  mprj_io[17] = 1                          
  mprj_io[18] = 1                          |  mprj_io[18] = 1                          
  mprj_io[19] = 1                          |  mprj_io[19] = 1                          
  mprj_io[1] = 1                           |  mprj_io[1] = 1                           
  mprj_io[20] = 1                          |  mprj_io[20] = 1                          
  mprj_io[21] = 1                          |  mprj_io[21] = 1                          
  mprj_io[22] = 1                          |  mprj_io[22] = 1                          
  mprj_io[23] = 1                          |  mprj_io[23] = 1                          
  mprj_io[24] = 1                          |  mprj_io[24] = 1                          
  mprj_io[25] = 1                          |  mprj_io[25] = 1                          
  mprj_io[26] = 1                          |  mprj_io[26] = 1                          
  mprj_io[27] = 1                          |  mprj_io[27] = 1                          
  mprj_io[28] = 1                          |  mprj_io[28] = 1                          
  mprj_io[29] = 1                          |  mprj_io[29] = 1                          
  mprj_io[2] = 1                           |  mprj_io[2] = 1                           
  mprj_io[30] = 1                          |  mprj_io[30] = 1                          
  mprj_io[31] = 1                          |  mprj_io[31] = 1                          
  mprj_io[32] = 1                          |  mprj_io[32] = 1                          
  mprj_io[33] = 1                          |  mprj_io[33] = 1                          
  mprj_io[34] = 1                          |  mprj_io[34] = 1                          
  mprj_io[35] = 1                          |  mprj_io[35] = 1                          
  mprj_io[36] = 1                          |  mprj_io[36] = 1                          
  mprj_io[37] = 1                          |  mprj_io[37] = 1                          
  mprj_io[3] = 1                           |  mprj_io[3] = 1                           
  mprj_io[4] = 1                           |  mprj_io[4] = 1                           
  mprj_io[5] = 1                           |  mprj_io[5] = 1                           
  mprj_io[6] = 1                           |  mprj_io[6] = 1                           
  mprj_io[7] = 1                           |  mprj_io[7] = 1                           
  mprj_io[8] = 1                           |  mprj_io[8] = 1                           
  mprj_io[9] = 1                           |  mprj_io[9] = 1                           
  mprj_io_drive_sel[0] = 2                 |  mprj_io_drive_sel[0] = 2                 
  mprj_io_drive_sel[10] = 2                |  mprj_io_drive_sel[10] = 2                
  mprj_io_drive_sel[11] = 2                |  mprj_io_drive_sel[11] = 2                
  mprj_io_drive_sel[12] = 2                |  mprj_io_drive_sel[12] = 2                
  mprj_io_drive_sel[13] = 2                |  mprj_io_drive_sel[13] = 2                
  mprj_io_drive_sel[14] = 2                |  mprj_io_drive_sel[14] = 2                
  mprj_io_drive_sel[15] = 2                |  mprj_io_drive_sel[15] = 2                
  mprj_io_drive_sel[16] = 2                |  mprj_io_drive_sel[16] = 2                
  mprj_io_drive_sel[17] = 2                |  mprj_io_drive_sel[17] = 2                
  mprj_io_drive_sel[18] = 2                |  mprj_io_drive_sel[18] = 2                
  mprj_io_drive_sel[19] = 2                |  mprj_io_drive_sel[19] = 2                
  mprj_io_drive_sel[1] = 2                 |  mprj_io_drive_sel[1] = 2                 
  mprj_io_drive_sel[20] = 2                |  mprj_io_drive_sel[20] = 2                
  mprj_io_drive_sel[21] = 2                |  mprj_io_drive_sel[21] = 2                
  mprj_io_drive_sel[22] = 2                |  mprj_io_drive_sel[22] = 2                
  mprj_io_drive_sel[23] = 2                |  mprj_io_drive_sel[23] = 2                
  mprj_io_drive_sel[24] = 2                |  mprj_io_drive_sel[24] = 2                
  mprj_io_drive_sel[25] = 2                |  mprj_io_drive_sel[25] = 2                
  mprj_io_drive_sel[26] = 2                |  mprj_io_drive_sel[26] = 2                
  mprj_io_drive_sel[27] = 2                |  mprj_io_drive_sel[27] = 2                
  mprj_io_drive_sel[28] = 2                |  mprj_io_drive_sel[28] = 2                
  mprj_io_drive_sel[29] = 2                |  mprj_io_drive_sel[29] = 2                
  mprj_io_drive_sel[2] = 2                 |  mprj_io_drive_sel[2] = 2                 
  mprj_io_drive_sel[30] = 2                |  mprj_io_drive_sel[30] = 2                
  mprj_io_drive_sel[31] = 2                |  mprj_io_drive_sel[31] = 2                
  mprj_io_drive_sel[32] = 2                |  mprj_io_drive_sel[32] = 2                
  mprj_io_drive_sel[33] = 2                |  mprj_io_drive_sel[33] = 2                
  mprj_io_drive_sel[34] = 2                |  mprj_io_drive_sel[34] = 2                
  mprj_io_drive_sel[35] = 2                |  mprj_io_drive_sel[35] = 2                
  mprj_io_drive_sel[36] = 2                |  mprj_io_drive_sel[36] = 2                
  mprj_io_drive_sel[37] = 2                |  mprj_io_drive_sel[37] = 2                
  mprj_io_drive_sel[38] = 2                |  mprj_io_drive_sel[38] = 2                
  mprj_io_drive_sel[39] = 2                |  mprj_io_drive_sel[39] = 2                
  mprj_io_drive_sel[3] = 2                 |  mprj_io_drive_sel[3] = 2                 
  mprj_io_drive_sel[40] = 2                |  mprj_io_drive_sel[40] = 2                
  mprj_io_drive_sel[41] = 2                |  mprj_io_drive_sel[41] = 2                
  mprj_io_drive_sel[42] = 2                |  mprj_io_drive_sel[42] = 2                
  mprj_io_drive_sel[43] = 2                |  mprj_io_drive_sel[43] = 2                
  mprj_io_drive_sel[44] = 2                |  mprj_io_drive_sel[44] = 2                
  mprj_io_drive_sel[45] = 2                |  mprj_io_drive_sel[45] = 2                
  mprj_io_drive_sel[46] = 2                |  mprj_io_drive_sel[46] = 2                
  mprj_io_drive_sel[47] = 2                |  mprj_io_drive_sel[47] = 2                
  mprj_io_drive_sel[48] = 2                |  mprj_io_drive_sel[48] = 2                
  mprj_io_drive_sel[49] = 2                |  mprj_io_drive_sel[49] = 2                
  mprj_io_drive_sel[4] = 2                 |  mprj_io_drive_sel[4] = 2                 
  mprj_io_drive_sel[51] = 2                |  mprj_io_drive_sel[51] = 2                
  mprj_io_drive_sel[525] = 2               |  proxymprj_io_drive_sel[525] = 1          
  mprj_io_drive_sel[52] = 2                |  mprj_io_drive_sel[52] = 2                
  mprj_io_drive_sel[53] = 2                |  mprj_io_drive_sel[53] = 2                
  mprj_io_drive_sel[54] = 2                |  mprj_io_drive_sel[54] = 2                
  mprj_io_drive_sel[55] = 2                |  mprj_io_drive_sel[55] = 2                
  mprj_io_drive_sel[56] = 2                |  mprj_io_drive_sel[56] = 2                
  mprj_io_drive_sel[57] = 2                |  mprj_io_drive_sel[57] = 2                
  mprj_io_drive_sel[58] = 2                |  mprj_io_drive_sel[58] = 2                
  mprj_io_drive_sel[59] = 2                |  mprj_io_drive_sel[59] = 2                
  mprj_io_drive_sel[5] = 2                 |  mprj_io_drive_sel[5] = 2                 
  mprj_io_drive_sel[61] = 2                |  mprj_io_drive_sel[61] = 2                
  mprj_io_drive_sel[62] = 2                |  mprj_io_drive_sel[62] = 2                
  mprj_io_drive_sel[63] = 3                |  mprj_io_drive_sel[63] = 2                
  mprj_io_drive_sel[64] = 2                |  mprj_io_drive_sel[64] = 2                
  mprj_io_drive_sel[65] = 2                |  mprj_io_drive_sel[65] = 2                
  mprj_io_drive_sel[66] = 2                |  mprj_io_drive_sel[66] = 2                
  mprj_io_drive_sel[67] = 2                |  mprj_io_drive_sel[67] = 2                
  mprj_io_drive_sel[68] = 2                |  mprj_io_drive_sel[68] = 2                
  mprj_io_drive_sel[69] = 2                |  mprj_io_drive_sel[69] = 2                
  mprj_io_drive_sel[6] = 2                 |  mprj_io_drive_sel[6] = 2                 
  mprj_io_drive_sel[70] = 2                |  mprj_io_drive_sel[70] = 2                
  mprj_io_drive_sel[71] = 2                |  mprj_io_drive_sel[71] = 2                
  mprj_io_drive_sel[72] = 2                |  mprj_io_drive_sel[72] = 2                
  mprj_io_drive_sel[73] = 2                |  mprj_io_drive_sel[73] = 2                
  mprj_io_drive_sel[74] = 2                |  mprj_io_drive_sel[74] = 2                
  mprj_io_drive_sel[75] = 2                |  mprj_io_drive_sel[75] = 2                
  mprj_io_drive_sel[7] = 2                 |  mprj_io_drive_sel[7] = 2                 
  mprj_io_drive_sel[8] = 2                 |  mprj_io_drive_sel[8] = 2                 
  mprj_io_drive_sel[9] = 2                 |  mprj_io_drive_sel[9] = 2                 
  mprj_io_in[0] = 2                        |  mprj_io_in[0] = 2                        
  mprj_io_in[10] = 2                       |  mprj_io_in[10] = 2                       
  mprj_io_in[11] = 2                       |  mprj_io_in[11] = 2                       
  mprj_io_in[12] = 2                       |  mprj_io_in[12] = 2                       
  mprj_io_in[13] = 2                       |  mprj_io_in[13] = 2                       
  mprj_io_in[14] = 2                       |  mprj_io_in[14] = 2                       
  mprj_io_in[15] = 2                       |  mprj_io_in[15] = 2                       
  mprj_io_in[16] = 2                       |  mprj_io_in[16] = 2                       
  mprj_io_in[17] = 2                       |  mprj_io_in[17] = 2                       
  mprj_io_in[18] = 2                       |  mprj_io_in[18] = 2                       
  mprj_io_in[19] = 2                       |  mprj_io_in[19] = 2                       
  mprj_io_in[1] = 2                        |  mprj_io_in[1] = 2                        
  mprj_io_in[20] = 2                       |  mprj_io_in[20] = 2                       
  mprj_io_in[21] = 2                       |  mprj_io_in[21] = 2                       
  mprj_io_in[22] = 2                       |  mprj_io_in[22] = 2                       
  mprj_io_in[23] = 2                       |  mprj_io_in[23] = 2                       
  mprj_io_in[24] = 2                       |  mprj_io_in[24] = 2                       
  mprj_io_in[25] = 2                       |  mprj_io_in[25] = 2                       
  mprj_io_in[26] = 2                       |  mprj_io_in[26] = 2                       
  mprj_io_in[27] = 2                       |  mprj_io_in[27] = 2                       
  mprj_io_in[28] = 2                       |  mprj_io_in[28] = 2                       
  mprj_io_in[29] = 2                       |  mprj_io_in[29] = 2                       
  mprj_io_in[2] = 2                        |  mprj_io_in[2] = 2                        
  mprj_io_in[30] = 2                       |  mprj_io_in[30] = 2                       
  mprj_io_in[31] = 2                       |  mprj_io_in[31] = 2                       
  mprj_io_in[32] = 2                       |  mprj_io_in[32] = 2                       
  mprj_io_in[33] = 2                       |  mprj_io_in[33] = 2                       
  mprj_io_in[34] = 2                       |  mprj_io_in[34] = 2                       
  mprj_io_in[35] = 2                       |  mprj_io_in[35] = 2                       
  mprj_io_in[36] = 2                       |  mprj_io_in[36] = 2                       
  mprj_io_in[37] = 2                       |  mprj_io_in[37] = 2                       
  mprj_io_in[3] = 2                        |  mprj_io_in[3] = 2                        
  mprj_io_in[4] = 2                        |  mprj_io_in[4] = 2                        
  mprj_io_in[5] = 2                        |  mprj_io_in[5] = 2                        
  mprj_io_in[6] = 2                        |  mprj_io_in[6] = 2                        
  mprj_io_in[7] = 2                        |  mprj_io_in[7] = 2                        
  mprj_io_in[8] = 2                        |  mprj_io_in[8] = 2                        
  mprj_io_in[9] = 2                        |  mprj_io_in[9] = 2                        
  mprj_io_inen[0] = 2                      |  proxymprj_io_inen[0] = 1                 
  mprj_io_inen[10] = 2                     |  proxymprj_io_inen[10] = 1                
  mprj_io_inen[11] = 2                     |  proxymprj_io_inen[11] = 1                
  mprj_io_inen[12] = 2                     |  proxymprj_io_inen[12] = 1                
  mprj_io_inen[13] = 2                     |  proxymprj_io_inen[13] = 1                
  mprj_io_inen[14] = 2                     |  proxymprj_io_inen[14] = 1                
  mprj_io_inen[15] = 2                     |  proxymprj_io_inen[15] = 1                
  mprj_io_inen[16] = 2                     |  proxymprj_io_inen[16] = 1                
  mprj_io_inen[17] = 2                     |  proxymprj_io_inen[17] = 1                
  mprj_io_inen[18] = 2                     |  proxymprj_io_inen[18] = 1                
  mprj_io_inen[19] = 2                     |  proxymprj_io_inen[19] = 1                
  mprj_io_inen[1] = 2                      |  proxymprj_io_inen[1] = 1                 
  mprj_io_inen[20] = 2                     |  proxymprj_io_inen[20] = 1                
  mprj_io_inen[21] = 2                     |  proxymprj_io_inen[21] = 1                
  mprj_io_inen[22] = 2                     |  proxymprj_io_inen[22] = 1                
  mprj_io_inen[23] = 2                     |  proxymprj_io_inen[23] = 1                
  mprj_io_inen[24] = 2                     |  proxymprj_io_inen[24] = 1                
  mprj_io_inen[25] = 2                     |  proxymprj_io_inen[25] = 1                
  mprj_io_inen[26] = 2                     |  proxymprj_io_inen[26] = 1                
  mprj_io_inen[27] = 2                     |  proxymprj_io_inen[27] = 1                
  mprj_io_inen[28] = 2                     |  proxymprj_io_inen[28] = 1                
  mprj_io_inen[29] = 2                     |  proxymprj_io_inen[29] = 1                
  mprj_io_inen[2] = 2                      |  proxymprj_io_inen[2] = 1                 
  mprj_io_inen[30] = 2                     |  proxymprj_io_inen[30] = 1                
  mprj_io_inen[31] = 2                     |  proxymprj_io_inen[31] = 1                
  mprj_io_inen[32] = 2                     |  proxymprj_io_inen[32] = 1                
  mprj_io_inen[33] = 2                     |  proxymprj_io_inen[33] = 1                
  mprj_io_inen[34] = 2                     |  proxymprj_io_inen[34] = 1                
  mprj_io_inen[35] = 2                     |  proxymprj_io_inen[35] = 1                
  mprj_io_inen[36] = 2                     |  proxymprj_io_inen[36] = 1                
  mprj_io_inen[37] = 2                     |  proxymprj_io_inen[37] = 1                
  mprj_io_inen[3] = 2                      |  proxymprj_io_inen[3] = 1                 
  mprj_io_inen[4] = 2                      |  proxymprj_io_inen[4] = 1                 
  mprj_io_inen[5] = 2                      |  proxymprj_io_inen[5] = 1                 
  mprj_io_inen[6] = 2                      |  proxymprj_io_inen[6] = 1                 
  mprj_io_inen[7] = 2                      |  proxymprj_io_inen[7] = 1                 
  mprj_io_inen[8] = 2                      |  proxymprj_io_inen[8] = 1                 
  mprj_io_inen[9] = 2                      |  proxymprj_io_inen[9] = 1                 
  mprj_io_out[0] = 2                       |  mprj_io_out[0] = 2                       
  mprj_io_out[10] = 2                      |  mprj_io_out[10] = 2                      
  mprj_io_out[11] = 2                      |  mprj_io_out[11] = 2                      
  mprj_io_out[12] = 2                      |  mprj_io_out[12] = 2                      
  mprj_io_out[13] = 2                      |  mprj_io_out[13] = 2                      
  mprj_io_out[14] = 2                      |  mprj_io_out[14] = 2                      
  mprj_io_out[15] = 2                      |  mprj_io_out[15] = 2                      
  mprj_io_out[16] = 2                      |  mprj_io_out[16] = 2                      
  mprj_io_out[17] = 2                      |  mprj_io_out[17] = 2                      
  mprj_io_out[18] = 2                      |  mprj_io_out[18] = 2                      
  mprj_io_out[19] = 2                      |  mprj_io_out[19] = 2                      
  mprj_io_out[1] = 2                       |  mprj_io_out[1] = 2                       
  mprj_io_out[20] = 2                      |  mprj_io_out[20] = 2                      
  mprj_io_out[21] = 2                      |  mprj_io_out[21] = 2                      
  mprj_io_out[22] = 2                      |  mprj_io_out[22] = 2                      
  mprj_io_out[23] = 2                      |  mprj_io_out[23] = 2                      
  mprj_io_out[24] = 2                      |  mprj_io_out[24] = 2                      
  mprj_io_out[25] = 2                      |  mprj_io_out[25] = 2                      
  mprj_io_out[26] = 2                      |  mprj_io_out[26] = 2                      
  mprj_io_out[27] = 2                      |  mprj_io_out[27] = 2                      
  mprj_io_out[28] = 2                      |  mprj_io_out[28] = 2                      
  mprj_io_out[29] = 2                      |  mprj_io_out[29] = 2                      
  mprj_io_out[2] = 2                       |  mprj_io_out[2] = 2                       
  mprj_io_out[30] = 2                      |  mprj_io_out[30] = 2                      
  mprj_io_out[31] = 2                      |  mprj_io_out[31] = 2                      
  mprj_io_out[32] = 2                      |  mprj_io_out[32] = 2                      
  mprj_io_out[33] = 2                      |  mprj_io_out[33] = 2                      
  mprj_io_out[34] = 2                      |  mprj_io_out[34] = 2                      
  mprj_io_out[35] = 2                      |  mprj_io_out[35] = 2                      
  mprj_io_out[36] = 2                      |  mprj_io_out[36] = 2                      
  mprj_io_out[37] = 2                      |  mprj_io_out[37] = 2                      
  mprj_io_out[3] = 2                       |  mprj_io_out[3] = 2                       
  mprj_io_out[4] = 2                       |  mprj_io_out[4] = 2                       
  mprj_io_out[5] = 2                       |  mprj_io_out[5] = 2                       
  mprj_io_out[6] = 2                       |  mprj_io_out[6] = 2                       
  mprj_io_out[7] = 2                       |  mprj_io_out[7] = 2                       
  mprj_io_out[8] = 2                       |  mprj_io_out[8] = 2                       
  mprj_io_out[9] = 2                       |  mprj_io_out[9] = 2                       
  mprj_io_outen[0] = 2                     |  proxymprj_io_outen[0] = 1                
  mprj_io_outen[10] = 2                    |  proxymprj_io_outen[10] = 1               
  mprj_io_outen[11] = 2                    |  proxymprj_io_outen[11] = 1               
  mprj_io_outen[12] = 2                    |  proxymprj_io_outen[12] = 1               
  mprj_io_outen[13] = 2                    |  proxymprj_io_outen[13] = 1               
  mprj_io_outen[14] = 2                    |  proxymprj_io_outen[14] = 1               
  mprj_io_outen[15] = 2                    |  proxymprj_io_outen[15] = 1               
  mprj_io_outen[16] = 2                    |  proxymprj_io_outen[16] = 1               
  mprj_io_outen[17] = 2                    |  proxymprj_io_outen[17] = 1               
  mprj_io_outen[18] = 2                    |  proxymprj_io_outen[18] = 1               
  mprj_io_outen[19] = 2                    |  proxymprj_io_outen[19] = 1               
  mprj_io_outen[1] = 2                     |  proxymprj_io_outen[1] = 1                
  mprj_io_outen[20] = 2                    |  proxymprj_io_outen[20] = 1               
  mprj_io_outen[21] = 2                    |  proxymprj_io_outen[21] = 1               
  mprj_io_outen[22] = 2                    |  proxymprj_io_outen[22] = 1               
  mprj_io_outen[23] = 2                    |  proxymprj_io_outen[23] = 1               
  mprj_io_outen[24] = 2                    |  proxymprj_io_outen[24] = 1               
  mprj_io_outen[25] = 2                    |  proxymprj_io_outen[25] = 1               
  mprj_io_outen[26] = 2                    |  proxymprj_io_outen[26] = 1               
  mprj_io_outen[27] = 2                    |  proxymprj_io_outen[27] = 1               
  mprj_io_outen[28] = 2                    |  proxymprj_io_outen[28] = 1               
  mprj_io_outen[29] = 2                    |  proxymprj_io_outen[29] = 1               
  mprj_io_outen[2] = 2                     |  proxymprj_io_outen[2] = 1                
  mprj_io_outen[30] = 2                    |  proxymprj_io_outen[30] = 1               
  mprj_io_outen[31] = 2                    |  proxymprj_io_outen[31] = 1               
  mprj_io_outen[32] = 2                    |  proxymprj_io_outen[32] = 1               
  mprj_io_outen[33] = 2                    |  proxymprj_io_outen[33] = 1               
  mprj_io_outen[34] = 2                    |  proxymprj_io_outen[34] = 1               
  mprj_io_outen[35] = 2                    |  proxymprj_io_outen[35] = 1               
  mprj_io_outen[36] = 2                    |  proxymprj_io_outen[36] = 1               
  mprj_io_outen[37] = 2                    |  proxymprj_io_outen[37] = 1               
  mprj_io_outen[3] = 2                     |  proxymprj_io_outen[3] = 1                
  mprj_io_outen[4] = 2                     |  proxymprj_io_outen[4] = 1                
  mprj_io_outen[5] = 2                     |  proxymprj_io_outen[5] = 1                
  mprj_io_outen[6] = 2                     |  proxymprj_io_outen[6] = 1                
  mprj_io_outen[7] = 2                     |  proxymprj_io_outen[7] = 1                
  mprj_io_outen[8] = 2                     |  proxymprj_io_outen[8] = 1                
  mprj_io_outen[9] = 2                     |  proxymprj_io_outen[9] = 1                
  mprj_io_pd_select[0] = 2                 |  proxymprj_io_pd_select[0] = 1            
  mprj_io_pd_select[10] = 2                |  proxymprj_io_pd_select[10] = 1           
  mprj_io_pd_select[11] = 2                |  proxymprj_io_pd_select[11] = 1           
  mprj_io_pd_select[12] = 2                |  proxymprj_io_pd_select[12] = 1           
  mprj_io_pd_select[13] = 2                |  proxymprj_io_pd_select[13] = 1           
  mprj_io_pd_select[14] = 2                |  proxymprj_io_pd_select[14] = 1           
  mprj_io_pd_select[15] = 2                |  proxymprj_io_pd_select[15] = 1           
  mprj_io_pd_select[16] = 2                |  proxymprj_io_pd_select[16] = 1           
  mprj_io_pd_select[17] = 2                |  proxymprj_io_pd_select[17] = 1           
  mprj_io_pd_select[18] = 2                |  proxymprj_io_pd_select[18] = 1           
  mprj_io_pd_select[19] = 2                |  proxymprj_io_pd_select[19] = 1           
  mprj_io_pd_select[1] = 2                 |  proxymprj_io_pd_select[1] = 1            
  mprj_io_pd_select[20] = 2                |  proxymprj_io_pd_select[20] = 1           
  mprj_io_pd_select[21] = 2                |  proxymprj_io_pd_select[21] = 1           
  mprj_io_pd_select[22] = 2                |  proxymprj_io_pd_select[22] = 1           
  mprj_io_pd_select[23] = 2                |  proxymprj_io_pd_select[23] = 1           
  mprj_io_pd_select[24] = 2                |  proxymprj_io_pd_select[24] = 1           
  mprj_io_pd_select[25] = 2                |  proxymprj_io_pd_select[25] = 1           
  mprj_io_pd_select[26] = 2                |  proxymprj_io_pd_select[26] = 1           
  mprj_io_pd_select[27] = 2                |  proxymprj_io_pd_select[27] = 1           
  mprj_io_pd_select[28] = 2                |  proxymprj_io_pd_select[28] = 1           
  mprj_io_pd_select[29] = 2                |  proxymprj_io_pd_select[29] = 1           
  mprj_io_pd_select[2] = 2                 |  proxymprj_io_pd_select[2] = 1            
  mprj_io_pd_select[30] = 2                |  proxymprj_io_pd_select[30] = 1           
  mprj_io_pd_select[31] = 2                |  proxymprj_io_pd_select[31] = 1           
  mprj_io_pd_select[32] = 2                |  proxymprj_io_pd_select[32] = 1           
  mprj_io_pd_select[33] = 2                |  proxymprj_io_pd_select[33] = 1           
  mprj_io_pd_select[34] = 2                |  proxymprj_io_pd_select[34] = 1           
  mprj_io_pd_select[35] = 2                |  proxymprj_io_pd_select[35] = 1           
  mprj_io_pd_select[36] = 2                |  proxymprj_io_pd_select[36] = 1           
  mprj_io_pd_select[37] = 2                |  proxymprj_io_pd_select[37] = 1           
  mprj_io_pd_select[3] = 2                 |  proxymprj_io_pd_select[3] = 1            
  mprj_io_pd_select[4] = 2                 |  proxymprj_io_pd_select[4] = 1            
  mprj_io_pd_select[5] = 2                 |  proxymprj_io_pd_select[5] = 1            
  mprj_io_pd_select[6] = 2                 |  proxymprj_io_pd_select[6] = 1            
  mprj_io_pd_select[7] = 2                 |  proxymprj_io_pd_select[7] = 1            
  mprj_io_pd_select[8] = 2                 |  proxymprj_io_pd_select[8] = 1            
  mprj_io_pd_select[9] = 2                 |  proxymprj_io_pd_select[9] = 1            
  mprj_io_pu_select[0] = 2                 |  proxymprj_io_pu_select[0] = 1            
  mprj_io_pu_select[10] = 2                |  proxymprj_io_pu_select[10] = 1           
  mprj_io_pu_select[11] = 2                |  proxymprj_io_pu_select[11] = 1           
  mprj_io_pu_select[12] = 2                |  proxymprj_io_pu_select[12] = 1           
  mprj_io_pu_select[13] = 2                |  proxymprj_io_pu_select[13] = 1           
  mprj_io_pu_select[14] = 2                |  proxymprj_io_pu_select[14] = 1           
  mprj_io_pu_select[15] = 2                |  proxymprj_io_pu_select[15] = 1           
  mprj_io_pu_select[16] = 2                |  proxymprj_io_pu_select[16] = 1           
  mprj_io_pu_select[17] = 2                |  proxymprj_io_pu_select[17] = 1           
  mprj_io_pu_select[18] = 2                |  proxymprj_io_pu_select[18] = 1           
  mprj_io_pu_select[19] = 2                |  proxymprj_io_pu_select[19] = 1           
  mprj_io_pu_select[1] = 2                 |  proxymprj_io_pu_select[1] = 1            
  mprj_io_pu_select[20] = 2                |  proxymprj_io_pu_select[20] = 1           
  mprj_io_pu_select[21] = 2                |  proxymprj_io_pu_select[21] = 1           
  mprj_io_pu_select[22] = 2                |  proxymprj_io_pu_select[22] = 1           
  mprj_io_pu_select[23] = 2                |  proxymprj_io_pu_select[23] = 1           
  mprj_io_pu_select[24] = 2                |  proxymprj_io_pu_select[24] = 1           
  mprj_io_pu_select[25] = 2                |  proxymprj_io_pu_select[25] = 1           
  mprj_io_pu_select[26] = 2                |  proxymprj_io_pu_select[26] = 1           
  mprj_io_pu_select[27] = 2                |  proxymprj_io_pu_select[27] = 1           
  mprj_io_pu_select[28] = 2                |  proxymprj_io_pu_select[28] = 1           
  mprj_io_pu_select[29] = 2                |  proxymprj_io_pu_select[29] = 1           
  mprj_io_pu_select[2] = 2                 |  proxymprj_io_pu_select[2] = 1            
  mprj_io_pu_select[30] = 2                |  proxymprj_io_pu_select[30] = 1           
  mprj_io_pu_select[31] = 2                |  proxymprj_io_pu_select[31] = 1           
  mprj_io_pu_select[32] = 2                |  proxymprj_io_pu_select[32] = 1           
  mprj_io_pu_select[33] = 2                |  proxymprj_io_pu_select[33] = 1           
  mprj_io_pu_select[34] = 2                |  proxymprj_io_pu_select[34] = 1           
  mprj_io_pu_select[35] = 2                |  proxymprj_io_pu_select[35] = 1           
  mprj_io_pu_select[36] = 2                |  proxymprj_io_pu_select[36] = 1           
  mprj_io_pu_select[37] = 2                |  proxymprj_io_pu_select[37] = 1           
  mprj_io_pu_select[3] = 2                 |  proxymprj_io_pu_select[3] = 1            
  mprj_io_pu_select[4] = 2                 |  proxymprj_io_pu_select[4] = 1            
  mprj_io_pu_select[5] = 2                 |  proxymprj_io_pu_select[5] = 1            
  mprj_io_pu_select[6] = 2                 |  proxymprj_io_pu_select[6] = 1            
  mprj_io_pu_select[7] = 2                 |  proxymprj_io_pu_select[7] = 1            
  mprj_io_pu_select[8] = 2                 |  proxymprj_io_pu_select[8] = 1            
  mprj_io_pu_select[9] = 2                 |  proxymprj_io_pu_select[9] = 1            
  mprj_io_schmitt_select[0] = 2            |  proxymprj_io_schmitt_select[0] = 1       
  mprj_io_schmitt_select[10] = 2           |  proxymprj_io_schmitt_select[10] = 1      
  mprj_io_schmitt_select[11] = 2           |  proxymprj_io_schmitt_select[11] = 1      
  mprj_io_schmitt_select[12] = 2           |  proxymprj_io_schmitt_select[12] = 1      
  mprj_io_schmitt_select[13] = 2           |  proxymprj_io_schmitt_select[13] = 1      
  mprj_io_schmitt_select[14] = 2           |  proxymprj_io_schmitt_select[14] = 1      
  mprj_io_schmitt_select[15] = 2           |  proxymprj_io_schmitt_select[15] = 1      
  mprj_io_schmitt_select[16] = 2           |  proxymprj_io_schmitt_select[16] = 1      
  mprj_io_schmitt_select[17] = 2           |  proxymprj_io_schmitt_select[17] = 1      
  mprj_io_schmitt_select[18] = 2           |  proxymprj_io_schmitt_select[18] = 1      
  mprj_io_schmitt_select[19] = 2           |  proxymprj_io_schmitt_select[19] = 1      
  mprj_io_schmitt_select[1] = 2            |  proxymprj_io_schmitt_select[1] = 1       
  mprj_io_schmitt_select[20] = 2           |  proxymprj_io_schmitt_select[20] = 1      
  mprj_io_schmitt_select[21] = 2           |  proxymprj_io_schmitt_select[21] = 1      
  mprj_io_schmitt_select[22] = 2           |  proxymprj_io_schmitt_select[22] = 1      
  mprj_io_schmitt_select[23] = 2           |  proxymprj_io_schmitt_select[23] = 1      
  mprj_io_schmitt_select[24] = 2           |  proxymprj_io_schmitt_select[24] = 1      
  mprj_io_schmitt_select[25] = 2           |  proxymprj_io_schmitt_select[25] = 1      
  mprj_io_schmitt_select[26] = 2           |  proxymprj_io_schmitt_select[26] = 1      
  mprj_io_schmitt_select[27] = 2           |  proxymprj_io_schmitt_select[27] = 1      
  mprj_io_schmitt_select[28] = 2           |  proxymprj_io_schmitt_select[28] = 1      
  mprj_io_schmitt_select[29] = 2           |  proxymprj_io_schmitt_select[29] = 1      
  mprj_io_schmitt_select[2] = 2            |  proxymprj_io_schmitt_select[2] = 1       
  mprj_io_schmitt_select[30] = 2           |  proxymprj_io_schmitt_select[30] = 1      
  mprj_io_schmitt_select[31] = 2           |  proxymprj_io_schmitt_select[31] = 1      
  mprj_io_schmitt_select[32] = 2           |  proxymprj_io_schmitt_select[32] = 1      
  mprj_io_schmitt_select[33] = 2           |  proxymprj_io_schmitt_select[33] = 1      
  mprj_io_schmitt_select[34] = 2           |  proxymprj_io_schmitt_select[34] = 1      
  mprj_io_schmitt_select[35] = 2           |  proxymprj_io_schmitt_select[35] = 1      
  mprj_io_schmitt_select[36] = 2           |  proxymprj_io_schmitt_select[36] = 1      
  mprj_io_schmitt_select[37] = 2           |  proxymprj_io_schmitt_select[37] = 1      
  mprj_io_schmitt_select[3] = 2            |  proxymprj_io_schmitt_select[3] = 1       
  mprj_io_schmitt_select[4] = 2            |  proxymprj_io_schmitt_select[4] = 1       
  mprj_io_schmitt_select[5] = 2            |  proxymprj_io_schmitt_select[5] = 1       
  mprj_io_schmitt_select[6] = 2            |  proxymprj_io_schmitt_select[6] = 1       
  mprj_io_schmitt_select[7] = 2            |  proxymprj_io_schmitt_select[7] = 1       
  mprj_io_schmitt_select[8] = 2            |  proxymprj_io_schmitt_select[8] = 1       
  mprj_io_schmitt_select[9] = 2            |  proxymprj_io_schmitt_select[9] = 1       
  mprj_io_slew_select[0] = 2               |  proxymprj_io_slew_select[0] = 1          
  mprj_io_slew_select[10] = 2              |  proxymprj_io_slew_select[10] = 1         
  mprj_io_slew_select[11] = 2              |  proxymprj_io_slew_select[11] = 1         
  mprj_io_slew_select[12] = 2              |  proxymprj_io_slew_select[12] = 1         
  mprj_io_slew_select[13] = 2              |  proxymprj_io_slew_select[13] = 1         
  mprj_io_slew_select[14] = 2              |  proxymprj_io_slew_select[14] = 1         
  mprj_io_slew_select[15] = 2              |  proxymprj_io_slew_select[15] = 1         
  mprj_io_slew_select[16] = 2              |  proxymprj_io_slew_select[16] = 1         
  mprj_io_slew_select[17] = 2              |  proxymprj_io_slew_select[17] = 1         
  mprj_io_slew_select[18] = 2              |  proxymprj_io_slew_select[18] = 1         
  mprj_io_slew_select[19] = 2              |  proxymprj_io_slew_select[19] = 1         
  mprj_io_slew_select[1] = 2               |  proxymprj_io_slew_select[1] = 1          
  mprj_io_slew_select[20] = 2              |  proxymprj_io_slew_select[20] = 1         
  mprj_io_slew_select[21] = 2              |  proxymprj_io_slew_select[21] = 1         
  mprj_io_slew_select[22] = 2              |  proxymprj_io_slew_select[22] = 1         
  mprj_io_slew_select[23] = 2              |  proxymprj_io_slew_select[23] = 1         
  mprj_io_slew_select[24] = 2              |  proxymprj_io_slew_select[24] = 1         
  mprj_io_slew_select[25] = 2              |  proxymprj_io_slew_select[25] = 1         
  mprj_io_slew_select[26] = 2              |  proxymprj_io_slew_select[26] = 1         
  mprj_io_slew_select[27] = 2              |  proxymprj_io_slew_select[27] = 1         
  mprj_io_slew_select[28] = 2              |  proxymprj_io_slew_select[28] = 1         
  mprj_io_slew_select[29] = 2              |  proxymprj_io_slew_select[29] = 1         
  mprj_io_slew_select[2] = 2               |  proxymprj_io_slew_select[2] = 1          
  mprj_io_slew_select[30] = 2              |  proxymprj_io_slew_select[30] = 1         
  mprj_io_slew_select[31] = 2              |  proxymprj_io_slew_select[31] = 1         
  mprj_io_slew_select[32] = 2              |  proxymprj_io_slew_select[32] = 1         
  mprj_io_slew_select[33] = 2              |  proxymprj_io_slew_select[33] = 1         
  mprj_io_slew_select[34] = 2              |  proxymprj_io_slew_select[34] = 1         
  mprj_io_slew_select[35] = 2              |  proxymprj_io_slew_select[35] = 1         
  mprj_io_slew_select[36] = 2              |  proxymprj_io_slew_select[36] = 1         
  mprj_io_slew_select[37] = 2              |  proxymprj_io_slew_select[37] = 1         
  mprj_io_slew_select[3] = 2               |  proxymprj_io_slew_select[3] = 1          
  mprj_io_slew_select[4] = 2               |  proxymprj_io_slew_select[4] = 1          
  mprj_io_slew_select[5] = 2               |  proxymprj_io_slew_select[5] = 1          
  mprj_io_slew_select[6] = 2               |  proxymprj_io_slew_select[6] = 1          
  mprj_io_slew_select[7] = 2               |  proxymprj_io_slew_select[7] = 1          
  mprj_io_slew_select[8] = 2               |  proxymprj_io_slew_select[8] = 1          
  mprj_io_slew_select[9] = 2               |  proxymprj_io_slew_select[9] = 1          
  resetb = 1                               |  resetb = 1                               
  resetb_core = 3                          |  resetb_core = 3                          
  vdd = 1                                  |  VDD = 85                                 
  vss = 1                                  |  VSS = 92                                 
  GF_NI_COR_3/VSS = 50                     |  proxyGF_NI_COR_3/VSS = 1                 
  GF_NI_COR_3/VDD = 50                     |  proxyGF_NI_COR_3/VDD = 1                 
  proxygpio_pd_select_core = 1             |  gpio_pd_select_core = 92                 
  proxygpio_pu_select_core = 1             |  gpio_pu_select_core = 92                 
  proxygpio_schmitt_select_core = 1        |  gpio_schmitt_select_core = 92            
  proxygpio_slew_select_core = 1           |  gpio_slew_select_core = 92               
  proxymprj_io_drive_sel[60] = 1           |  mprj_io_drive_sel[60] = 2                
  proxymprj_io_drive_sel[50] = 1           |  mprj_io_drive_sel[50] = 2                
  proxymprj_io_ie[37] = 1                  |  mprj_io_ie[37] = 2                       
  proxymprj_io_ie[36] = 1                  |  mprj_io_ie[36] = 2                       
  proxymprj_io_ie[35] = 1                  |  mprj_io_ie[35] = 2                       
  proxymprj_io_ie[34] = 1                  |  mprj_io_ie[34] = 2                       
  proxymprj_io_ie[33] = 1                  |  mprj_io_ie[33] = 2                       
  proxymprj_io_ie[32] = 1                  |  mprj_io_ie[32] = 2                       
  proxymprj_io_ie[31] = 1                  |  mprj_io_ie[31] = 2                       
  proxymprj_io_ie[30] = 1                  |  mprj_io_ie[30] = 2                       
  proxymprj_io_ie[29] = 1                  |  mprj_io_ie[29] = 2                       
  proxymprj_io_ie[28] = 1                  |  mprj_io_ie[28] = 2                       
  proxymprj_io_ie[27] = 1                  |  mprj_io_ie[27] = 2                       
  proxymprj_io_ie[26] = 1                  |  mprj_io_ie[26] = 2                       
  proxymprj_io_ie[25] = 1                  |  mprj_io_ie[25] = 2                       
  proxymprj_io_ie[24] = 1                  |  mprj_io_ie[24] = 2                       
  proxymprj_io_ie[23] = 1                  |  mprj_io_ie[23] = 2                       
  proxymprj_io_ie[22] = 1                  |  mprj_io_ie[22] = 2                       
  proxymprj_io_ie[21] = 1                  |  mprj_io_ie[21] = 2                       
  proxymprj_io_ie[20] = 1                  |  mprj_io_ie[20] = 2                       
  proxymprj_io_ie[19] = 1                  |  mprj_io_ie[19] = 2                       
  proxymprj_io_ie[18] = 1                  |  mprj_io_ie[18] = 2                       
  proxymprj_io_ie[17] = 1                  |  mprj_io_ie[17] = 2                       
  proxymprj_io_ie[16] = 1                  |  mprj_io_ie[16] = 2                       
  proxymprj_io_ie[15] = 1                  |  mprj_io_ie[15] = 2                       
  proxymprj_io_ie[14] = 1                  |  mprj_io_ie[14] = 2                       
  proxymprj_io_ie[13] = 1                  |  mprj_io_ie[13] = 2                       
  proxymprj_io_ie[12] = 1                  |  mprj_io_ie[12] = 2                       
  proxymprj_io_ie[11] = 1                  |  mprj_io_ie[11] = 2                       
  proxymprj_io_ie[10] = 1                  |  mprj_io_ie[10] = 2                       
  proxymprj_io_ie[9] = 1                   |  mprj_io_ie[9] = 2                        
  proxymprj_io_ie[8] = 1                   |  mprj_io_ie[8] = 2                        
  proxymprj_io_ie[7] = 1                   |  mprj_io_ie[7] = 2                        
  proxymprj_io_ie[6] = 1                   |  mprj_io_ie[6] = 2                        
  proxymprj_io_ie[5] = 1                   |  mprj_io_ie[5] = 2                        
  proxymprj_io_ie[4] = 1                   |  mprj_io_ie[4] = 2                        
  proxymprj_io_ie[3] = 1                   |  mprj_io_ie[3] = 2                        
  proxymprj_io_ie[2] = 1                   |  mprj_io_ie[2] = 2                        
  proxymprj_io_ie[1] = 1                   |  mprj_io_ie[1] = 2                        
  proxymprj_io_ie[0] = 1                   |  mprj_io_ie[0] = 2                        
  proxymprj_io_oe[37] = 1                  |  mprj_io_oe[37] = 2                       
  proxymprj_io_oe[36] = 1                  |  mprj_io_oe[36] = 2                       
  proxymprj_io_oe[35] = 1                  |  mprj_io_oe[35] = 2                       
  proxymprj_io_oe[34] = 1                  |  mprj_io_oe[34] = 2                       
  proxymprj_io_oe[33] = 1                  |  mprj_io_oe[33] = 2                       
  proxymprj_io_oe[32] = 1                  |  mprj_io_oe[32] = 2                       
  proxymprj_io_oe[31] = 1                  |  mprj_io_oe[31] = 2                       
  proxymprj_io_oe[30] = 1                  |  mprj_io_oe[30] = 2                       
  proxymprj_io_oe[29] = 1                  |  mprj_io_oe[29] = 2                       
  proxymprj_io_oe[28] = 1                  |  mprj_io_oe[28] = 2                       
  proxymprj_io_oe[27] = 1                  |  mprj_io_oe[27] = 2                       
  proxymprj_io_oe[26] = 1                  |  mprj_io_oe[26] = 2                       
  proxymprj_io_oe[25] = 1                  |  mprj_io_oe[25] = 2                       
  proxymprj_io_oe[24] = 1                  |  mprj_io_oe[24] = 2                       
  proxymprj_io_oe[23] = 1                  |  mprj_io_oe[23] = 2                       
  proxymprj_io_oe[22] = 1                  |  mprj_io_oe[22] = 2                       
  proxymprj_io_oe[21] = 1                  |  mprj_io_oe[21] = 2                       
  proxymprj_io_oe[20] = 1                  |  mprj_io_oe[20] = 2                       
  proxymprj_io_oe[19] = 1                  |  mprj_io_oe[19] = 2                       
  proxymprj_io_oe[18] = 1                  |  mprj_io_oe[18] = 2                       
  proxymprj_io_oe[17] = 1                  |  mprj_io_oe[17] = 2                       
  proxymprj_io_oe[16] = 1                  |  mprj_io_oe[16] = 2                       
  proxymprj_io_oe[15] = 1                  |  mprj_io_oe[15] = 2                       
  proxymprj_io_oe[14] = 1                  |  mprj_io_oe[14] = 2                       
  proxymprj_io_oe[13] = 1                  |  mprj_io_oe[13] = 2                       
  proxymprj_io_oe[12] = 1                  |  mprj_io_oe[12] = 2                       
  proxymprj_io_oe[11] = 1                  |  mprj_io_oe[11] = 2                       
  proxymprj_io_oe[10] = 1                  |  mprj_io_oe[10] = 2                       
  proxymprj_io_oe[9] = 1                   |  mprj_io_oe[9] = 2                        
  proxymprj_io_oe[8] = 1                   |  mprj_io_oe[8] = 2                        
  proxymprj_io_oe[7] = 1                   |  mprj_io_oe[7] = 2                        
  proxymprj_io_oe[6] = 1                   |  mprj_io_oe[6] = 2                        
  proxymprj_io_oe[5] = 1                   |  mprj_io_oe[5] = 2                        
  proxymprj_io_oe[4] = 1                   |  mprj_io_oe[4] = 2                        
  proxymprj_io_oe[3] = 1                   |  mprj_io_oe[3] = 2                        
  proxymprj_io_oe[2] = 1                   |  mprj_io_oe[2] = 2                        
  proxymprj_io_oe[1] = 1                   |  mprj_io_oe[1] = 2                        
  proxymprj_io_oe[0] = 1                   |  mprj_io_oe[0] = 2                        
  proxymprj_io_pulldown_sel[37] = 1        |  mprj_io_pulldown_sel[37] = 2             
  proxymprj_io_pulldown_sel[36] = 1        |  mprj_io_pulldown_sel[36] = 2             
  proxymprj_io_pulldown_sel[35] = 1        |  mprj_io_pulldown_sel[35] = 2             
  proxymprj_io_pulldown_sel[34] = 1        |  mprj_io_pulldown_sel[34] = 2             
  proxymprj_io_pulldown_sel[33] = 1        |  mprj_io_pulldown_sel[33] = 2             
  proxymprj_io_pulldown_sel[32] = 1        |  mprj_io_pulldown_sel[32] = 2             
  proxymprj_io_pulldown_sel[31] = 1        |  mprj_io_pulldown_sel[31] = 2             
  proxymprj_io_pulldown_sel[30] = 1        |  mprj_io_pulldown_sel[30] = 2             
  proxymprj_io_pulldown_sel[29] = 1        |  mprj_io_pulldown_sel[29] = 2             
  proxymprj_io_pulldown_sel[28] = 1        |  mprj_io_pulldown_sel[28] = 2             
  proxymprj_io_pulldown_sel[27] = 1        |  mprj_io_pulldown_sel[27] = 2             
  proxymprj_io_pulldown_sel[26] = 1        |  mprj_io_pulldown_sel[26] = 2             
  proxymprj_io_pulldown_sel[25] = 1        |  mprj_io_pulldown_sel[25] = 2             
  proxymprj_io_pulldown_sel[24] = 1        |  mprj_io_pulldown_sel[24] = 2             
  proxymprj_io_pulldown_sel[23] = 1        |  mprj_io_pulldown_sel[23] = 2             
  proxymprj_io_pulldown_sel[22] = 1        |  mprj_io_pulldown_sel[22] = 2             
  proxymprj_io_pulldown_sel[21] = 1        |  mprj_io_pulldown_sel[21] = 2             
  proxymprj_io_pulldown_sel[20] = 1        |  mprj_io_pulldown_sel[20] = 2             
  proxymprj_io_pulldown_sel[19] = 1        |  mprj_io_pulldown_sel[19] = 2             
  proxymprj_io_pulldown_sel[18] = 1        |  mprj_io_pulldown_sel[18] = 2             
  proxymprj_io_pulldown_sel[17] = 1        |  mprj_io_pulldown_sel[17] = 2             
  proxymprj_io_pulldown_sel[16] = 1        |  mprj_io_pulldown_sel[16] = 2             
  proxymprj_io_pulldown_sel[15] = 1        |  mprj_io_pulldown_sel[15] = 2             
  proxymprj_io_pulldown_sel[14] = 1        |  mprj_io_pulldown_sel[14] = 2             
  proxymprj_io_pulldown_sel[13] = 1        |  mprj_io_pulldown_sel[13] = 2             
  proxymprj_io_pulldown_sel[12] = 1        |  mprj_io_pulldown_sel[12] = 2             
  proxymprj_io_pulldown_sel[11] = 1        |  mprj_io_pulldown_sel[11] = 2             
  proxymprj_io_pulldown_sel[10] = 1        |  mprj_io_pulldown_sel[10] = 2             
  proxymprj_io_pulldown_sel[9] = 1         |  mprj_io_pulldown_sel[9] = 2              
  proxymprj_io_pulldown_sel[8] = 1         |  mprj_io_pulldown_sel[8] = 2              
  proxymprj_io_pulldown_sel[7] = 1         |  mprj_io_pulldown_sel[7] = 2              
  proxymprj_io_pulldown_sel[6] = 1         |  mprj_io_pulldown_sel[6] = 2              
  proxymprj_io_pulldown_sel[5] = 1         |  mprj_io_pulldown_sel[5] = 2              
  proxymprj_io_pulldown_sel[4] = 1         |  mprj_io_pulldown_sel[4] = 2              
  proxymprj_io_pulldown_sel[3] = 1         |  mprj_io_pulldown_sel[3] = 2              
  proxymprj_io_pulldown_sel[2] = 1         |  mprj_io_pulldown_sel[2] = 2              
  proxymprj_io_pulldown_sel[1] = 1         |  mprj_io_pulldown_sel[1] = 2              
  proxymprj_io_pulldown_sel[0] = 1         |  mprj_io_pulldown_sel[0] = 2              
  proxymprj_io_pullup_sel[37] = 1          |  mprj_io_pullup_sel[37] = 2               
  proxymprj_io_pullup_sel[36] = 1          |  mprj_io_pullup_sel[36] = 2               
  proxymprj_io_pullup_sel[35] = 1          |  mprj_io_pullup_sel[35] = 2               
  proxymprj_io_pullup_sel[34] = 1          |  mprj_io_pullup_sel[34] = 2               
  proxymprj_io_pullup_sel[33] = 1          |  mprj_io_pullup_sel[33] = 2               
  proxymprj_io_pullup_sel[32] = 1          |  mprj_io_pullup_sel[32] = 2               
  proxymprj_io_pullup_sel[31] = 1          |  mprj_io_pullup_sel[31] = 2               
  proxymprj_io_pullup_sel[30] = 1          |  mprj_io_pullup_sel[30] = 2               
  proxymprj_io_pullup_sel[29] = 1          |  mprj_io_pullup_sel[29] = 2               
  proxymprj_io_pullup_sel[28] = 1          |  mprj_io_pullup_sel[28] = 2               
  proxymprj_io_pullup_sel[27] = 1          |  mprj_io_pullup_sel[27] = 2               
  proxymprj_io_pullup_sel[26] = 1          |  mprj_io_pullup_sel[26] = 2               
  proxymprj_io_pullup_sel[25] = 1          |  mprj_io_pullup_sel[25] = 2               
  proxymprj_io_pullup_sel[24] = 1          |  mprj_io_pullup_sel[24] = 2               
  proxymprj_io_pullup_sel[23] = 1          |  mprj_io_pullup_sel[23] = 2               
  proxymprj_io_pullup_sel[22] = 1          |  mprj_io_pullup_sel[22] = 2               
  proxymprj_io_pullup_sel[21] = 1          |  mprj_io_pullup_sel[21] = 2               
  proxymprj_io_pullup_sel[20] = 1          |  mprj_io_pullup_sel[20] = 2               
  proxymprj_io_pullup_sel[19] = 1          |  mprj_io_pullup_sel[19] = 2               
  proxymprj_io_pullup_sel[18] = 1          |  mprj_io_pullup_sel[18] = 2               
  proxymprj_io_pullup_sel[17] = 1          |  mprj_io_pullup_sel[17] = 2               
  proxymprj_io_pullup_sel[16] = 1          |  mprj_io_pullup_sel[16] = 2               
  proxymprj_io_pullup_sel[15] = 1          |  mprj_io_pullup_sel[15] = 2               
  proxymprj_io_pullup_sel[14] = 1          |  mprj_io_pullup_sel[14] = 2               
  proxymprj_io_pullup_sel[13] = 1          |  mprj_io_pullup_sel[13] = 2               
  proxymprj_io_pullup_sel[12] = 1          |  mprj_io_pullup_sel[12] = 2               
  proxymprj_io_pullup_sel[11] = 1          |  mprj_io_pullup_sel[11] = 2               
  proxymprj_io_pullup_sel[10] = 1          |  mprj_io_pullup_sel[10] = 2               
  proxymprj_io_pullup_sel[9] = 1           |  mprj_io_pullup_sel[9] = 2                
  proxymprj_io_pullup_sel[8] = 1           |  mprj_io_pullup_sel[8] = 2                
  proxymprj_io_pullup_sel[7] = 1           |  mprj_io_pullup_sel[7] = 2                
  proxymprj_io_pullup_sel[6] = 1           |  mprj_io_pullup_sel[6] = 2                
  proxymprj_io_pullup_sel[5] = 1           |  mprj_io_pullup_sel[5] = 2                
  proxymprj_io_pullup_sel[4] = 1           |  mprj_io_pullup_sel[4] = 2                
  proxymprj_io_pullup_sel[3] = 1           |  mprj_io_pullup_sel[3] = 2                
  proxymprj_io_pullup_sel[2] = 1           |  mprj_io_pullup_sel[2] = 2                
  proxymprj_io_pullup_sel[1] = 1           |  mprj_io_pullup_sel[1] = 2                
  proxymprj_io_pullup_sel[0] = 1           |  mprj_io_pullup_sel[0] = 2                
  proxymprj_io_schmitt_sel[37] = 1         |  mprj_io_schmitt_sel[37] = 2              
  proxymprj_io_schmitt_sel[36] = 1         |  mprj_io_schmitt_sel[36] = 2              
  proxymprj_io_schmitt_sel[35] = 1         |  mprj_io_schmitt_sel[35] = 2              
  proxymprj_io_schmitt_sel[34] = 1         |  mprj_io_schmitt_sel[34] = 2              
  proxymprj_io_schmitt_sel[33] = 1         |  mprj_io_schmitt_sel[33] = 2              
  proxymprj_io_schmitt_sel[32] = 1         |  mprj_io_schmitt_sel[32] = 2              
  proxymprj_io_schmitt_sel[31] = 1         |  mprj_io_schmitt_sel[31] = 2              
  proxymprj_io_schmitt_sel[30] = 1         |  mprj_io_schmitt_sel[30] = 2              
  proxymprj_io_schmitt_sel[29] = 1         |  mprj_io_schmitt_sel[29] = 2              
  proxymprj_io_schmitt_sel[28] = 1         |  mprj_io_schmitt_sel[28] = 2              
  proxymprj_io_schmitt_sel[27] = 1         |  mprj_io_schmitt_sel[27] = 2              
  proxymprj_io_schmitt_sel[26] = 1         |  mprj_io_schmitt_sel[26] = 2              
  proxymprj_io_schmitt_sel[25] = 1         |  mprj_io_schmitt_sel[25] = 2              
  proxymprj_io_schmitt_sel[24] = 1         |  mprj_io_schmitt_sel[24] = 2              
  proxymprj_io_schmitt_sel[23] = 1         |  mprj_io_schmitt_sel[23] = 2              
  proxymprj_io_schmitt_sel[22] = 1         |  mprj_io_schmitt_sel[22] = 2              
  proxymprj_io_schmitt_sel[21] = 1         |  mprj_io_schmitt_sel[21] = 2              
  proxymprj_io_schmitt_sel[20] = 1         |  mprj_io_schmitt_sel[20] = 2              
  proxymprj_io_schmitt_sel[19] = 1         |  mprj_io_schmitt_sel[19] = 2              
  proxymprj_io_schmitt_sel[18] = 1         |  mprj_io_schmitt_sel[18] = 2              
  proxymprj_io_schmitt_sel[17] = 1         |  mprj_io_schmitt_sel[17] = 2              
  proxymprj_io_schmitt_sel[16] = 1         |  mprj_io_schmitt_sel[16] = 2              
  proxymprj_io_schmitt_sel[15] = 1         |  mprj_io_schmitt_sel[15] = 2              
  proxymprj_io_schmitt_sel[14] = 1         |  mprj_io_schmitt_sel[14] = 2              
  proxymprj_io_schmitt_sel[13] = 1         |  mprj_io_schmitt_sel[13] = 2              
  proxymprj_io_schmitt_sel[12] = 1         |  mprj_io_schmitt_sel[12] = 2              
  proxymprj_io_schmitt_sel[11] = 1         |  mprj_io_schmitt_sel[11] = 2              
  proxymprj_io_schmitt_sel[10] = 1         |  mprj_io_schmitt_sel[10] = 2              
  proxymprj_io_schmitt_sel[9] = 1          |  mprj_io_schmitt_sel[9] = 2               
  proxymprj_io_schmitt_sel[8] = 1          |  mprj_io_schmitt_sel[8] = 2               
  proxymprj_io_schmitt_sel[7] = 1          |  mprj_io_schmitt_sel[7] = 2               
  proxymprj_io_schmitt_sel[6] = 1          |  mprj_io_schmitt_sel[6] = 2               
  proxymprj_io_schmitt_sel[5] = 1          |  mprj_io_schmitt_sel[5] = 2               
  proxymprj_io_schmitt_sel[4] = 1          |  mprj_io_schmitt_sel[4] = 2               
  proxymprj_io_schmitt_sel[3] = 1          |  mprj_io_schmitt_sel[3] = 2               
  proxymprj_io_schmitt_sel[2] = 1          |  mprj_io_schmitt_sel[2] = 2               
  proxymprj_io_schmitt_sel[1] = 1          |  mprj_io_schmitt_sel[1] = 2               
  proxymprj_io_schmitt_sel[0] = 1          |  mprj_io_schmitt_sel[0] = 2               
  proxymprj_io_slew_sel[37] = 1            |  mprj_io_slew_sel[37] = 2                 
  proxymprj_io_slew_sel[36] = 1            |  mprj_io_slew_sel[36] = 2                 
  proxymprj_io_slew_sel[35] = 1            |  mprj_io_slew_sel[35] = 2                 
  proxymprj_io_slew_sel[34] = 1            |  mprj_io_slew_sel[34] = 2                 
  proxymprj_io_slew_sel[33] = 1            |  mprj_io_slew_sel[33] = 2                 
  proxymprj_io_slew_sel[32] = 1            |  mprj_io_slew_sel[32] = 2                 
  proxymprj_io_slew_sel[31] = 1            |  mprj_io_slew_sel[31] = 2                 
  proxymprj_io_slew_sel[30] = 1            |  mprj_io_slew_sel[30] = 2                 
  proxymprj_io_slew_sel[29] = 1            |  mprj_io_slew_sel[29] = 2                 
  proxymprj_io_slew_sel[28] = 1            |  mprj_io_slew_sel[28] = 2                 
  proxymprj_io_slew_sel[27] = 1            |  mprj_io_slew_sel[27] = 2                 
  proxymprj_io_slew_sel[26] = 1            |  mprj_io_slew_sel[26] = 2                 
  proxymprj_io_slew_sel[25] = 1            |  mprj_io_slew_sel[25] = 2                 
  proxymprj_io_slew_sel[24] = 1            |  mprj_io_slew_sel[24] = 2                 
  proxymprj_io_slew_sel[23] = 1            |  mprj_io_slew_sel[23] = 2                 
  proxymprj_io_slew_sel[22] = 1            |  mprj_io_slew_sel[22] = 2                 
  proxymprj_io_slew_sel[21] = 1            |  mprj_io_slew_sel[21] = 2                 
  proxymprj_io_slew_sel[20] = 1            |  mprj_io_slew_sel[20] = 2                 
  proxymprj_io_slew_sel[19] = 1            |  mprj_io_slew_sel[19] = 2                 
  proxymprj_io_slew_sel[18] = 1            |  mprj_io_slew_sel[18] = 2                 
  proxymprj_io_slew_sel[17] = 1            |  mprj_io_slew_sel[17] = 2                 
  proxymprj_io_slew_sel[16] = 1            |  mprj_io_slew_sel[16] = 2                 
  proxymprj_io_slew_sel[15] = 1            |  mprj_io_slew_sel[15] = 2                 
  proxymprj_io_slew_sel[14] = 1            |  mprj_io_slew_sel[14] = 2                 
  proxymprj_io_slew_sel[13] = 1            |  mprj_io_slew_sel[13] = 2                 
  proxymprj_io_slew_sel[12] = 1            |  mprj_io_slew_sel[12] = 2                 
  proxymprj_io_slew_sel[11] = 1            |  mprj_io_slew_sel[11] = 2                 
  proxymprj_io_slew_sel[10] = 1            |  mprj_io_slew_sel[10] = 2                 
  proxymprj_io_slew_sel[9] = 1             |  mprj_io_slew_sel[9] = 2                  
  proxymprj_io_slew_sel[8] = 1             |  mprj_io_slew_sel[8] = 2                  
  proxymprj_io_slew_sel[7] = 1             |  mprj_io_slew_sel[7] = 2                  
  proxymprj_io_slew_sel[6] = 1             |  mprj_io_slew_sel[6] = 2                  
  proxymprj_io_slew_sel[5] = 1             |  mprj_io_slew_sel[5] = 2                  
  proxymprj_io_slew_sel[4] = 1             |  mprj_io_slew_sel[4] = 2                  
  proxymprj_io_slew_sel[3] = 1             |  mprj_io_slew_sel[3] = 2                  
  proxymprj_io_slew_sel[2] = 1             |  mprj_io_slew_sel[2] = 2                  
  proxymprj_io_slew_sel[1] = 1             |  mprj_io_slew_sel[1] = 2                  
  proxymprj_io_slew_sel[0] = 1             |  mprj_io_slew_sel[0] = 2                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: digital_pll:pll                  |Instance: pll                              
  VDD = 50                                 |  VDD = 85                                 
  VSS = 50                                 |  VSS = 92                                 
  clockp[0] = 2                            |  clockp[0] = 2                            
  clockp[1] = 2                            |  clockp[1] = 2                            
  dco = 2                                  |  dco = 2                                  
  div[0] = 2                               |  div[0] = 2                               
  div[1] = 2                               |  div[1] = 2                               
  div[2] = 2                               |  div[2] = 2                               
  div[3] = 2                               |  div[3] = 2                               
  div[4] = 2                               |  div[4] = 2                               
  enable = 2                               |  enable = 2                               
  ext_trim[0] = 2                          |  ext_trim[0] = 2                          
  ext_trim[10] = 2                         |  ext_trim[10] = 2                         
  ext_trim[11] = 2                         |  ext_trim[11] = 2                         
  ext_trim[12] = 2                         |  ext_trim[12] = 2                         
  ext_trim[13] = 2                         |  ext_trim[13] = 2                         
  ext_trim[14] = 2                         |  ext_trim[14] = 2                         
  ext_trim[15] = 2                         |  ext_trim[15] = 2                         
  ext_trim[16] = 2                         |  ext_trim[16] = 2                         
  ext_trim[17] = 2                         |  ext_trim[17] = 2                         
  ext_trim[18] = 2                         |  ext_trim[18] = 2                         
  ext_trim[19] = 2                         |  ext_trim[19] = 2                         
  ext_trim[1] = 2                          |  ext_trim[1] = 2                          
  ext_trim[20] = 2                         |  ext_trim[20] = 2                         
  ext_trim[21] = 2                         |  ext_trim[21] = 2                         
  ext_trim[22] = 2                         |  ext_trim[22] = 2                         
  ext_trim[23] = 2                         |  ext_trim[23] = 2                         
  ext_trim[24] = 2                         |  ext_trim[24] = 2                         
  ext_trim[25] = 2                         |  ext_trim[25] = 2                         
  ext_trim[2] = 2                          |  ext_trim[2] = 2                          
  ext_trim[3] = 2                          |  ext_trim[3] = 2                          
  ext_trim[4] = 2                          |  ext_trim[4] = 2                          
  ext_trim[5] = 2                          |  ext_trim[5] = 2                          
  ext_trim[6] = 2                          |  ext_trim[6] = 2                          
  ext_trim[7] = 2                          |  ext_trim[7] = 2                          
  ext_trim[8] = 2                          |  ext_trim[8] = 2                          
  ext_trim[9] = 2                          |  ext_trim[9] = 2                          
  osc = 3                                  |  osc = 3                                  
  resetb = 3                               |  resetb = 3                               
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching instance)                     |Instance: \gpio_control_in_2[15]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_2[14]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_2[13]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_2[12]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_2[11]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_2[10]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_1a[5]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_1a[4]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_1a[3]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_1a[2]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_1a[1]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
                                           |                                           
(no matching instance)                     |Instance: \gpio_control_in_1a[0]           
                                           |  VDD = 85                                 
                                           |  VSS = 92                                 
                                           |  gpio_defaults[0] = 2                     
                                           |  gpio_defaults[1] = 2                     
                                           |  gpio_defaults[2] = 2                     
                                           |  gpio_defaults[3] = 2                     
                                           |  gpio_defaults[4] = 2                     
                                           |  gpio_defaults[5] = 2                     
                                           |  gpio_defaults[6] = 2                     
                                           |  gpio_defaults[7] = 2                     
                                           |  gpio_defaults[8] = 2                     
                                           |  gpio_defaults[9] = 2                     
                                           |  mgmt_gpio_in = 2                         
                                           |  mgmt_gpio_oeb = 2                        
                                           |  mgmt_gpio_out = 2                        
                                           |  one = 1                                  
                                           |  pad_gpio_drive_sel[0] = 2                
                                           |  pad_gpio_drive_sel[1] = 2                
                                           |  pad_gpio_in = 2                          
                                           |  pad_gpio_inen = 2                        
                                           |  pad_gpio_out = 2                         
                                           |  pad_gpio_outen = 2                       
                                           |  pad_gpio_pulldown_sel = 2                
                                           |  pad_gpio_pullup_sel = 2                  
                                           |  pad_gpio_schmitt_sel = 2                 
                                           |  pad_gpio_slew_sel = 2                    
                                           |  resetn = 2                               
                                           |  resetn_out = 2                           
                                           |  serial_clock = 2                         
                                           |  serial_clock_out = 2                     
                                           |  serial_data_in = 2                       
                                           |  serial_data_out = 2                      
                                           |  serial_load = 2                          
                                           |  serial_load_out = 2                      
                                           |  user_gpio_in = 2                         
                                           |  user_gpio_oeb = 2                        
                                           |  user_gpio_out = 2                        
                                           |  zero = 2                                 
---------------------------------------------------------------------------------------
Netlists do not match.
Netlists do not match.
