{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyPlFv6b/HobW1lDk/c/vDJt",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/jyothysankar14/full-adder-vlsi/blob/main/synthesizable_fulladder.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# install required packages (Icarus, Yosys, qflow + osu035 tech, magic, netgen)\n",
        "!apt-get update -qq\n",
        "!apt-get install -y -qq iverilog yosys qflow qflow-tech-osu035 graywolf qrouter magic netgen opensta\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "XXl5ZAD74hop",
        "outputId": "6aafe541-a6c4-4986-d7d0-2f3e008b7da5"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# prepare workspace\n",
        "import os, textwrap\n",
        "os.makedirs(\"/content/fa_qflow\", exist_ok=True)\n",
        "os.chdir(\"/content/fa_qflow\")\n",
        "\n",
        "# write optimized full_adder.v\n",
        "rtl = r\"\"\"\n",
        "module full_adder(\n",
        "    input wire A, B, Cin,\n",
        "    output wire Sum, Cout\n",
        ");\n",
        "    // optimized form using shared XOR\n",
        "    assign Sum  = A ^ B ^ Cin;\n",
        "    assign Cout = (A & B) | (Cin & (A ^ B));\n",
        "endmodule\n",
        "\"\"\"\n",
        "with open(\"full_adder.v\",\"w\") as f:\n",
        "    f.write(textwrap.dedent(rtl).strip() + \"\\n\")\n",
        "\n",
        "# write tb_full_adder.v\n",
        "tb = r\"\"\"\n",
        "`timescale 1ns/1ps\n",
        "module tb_full_adder;\n",
        "    reg A, B, Cin;\n",
        "    wire Sum, Cout;\n",
        "    full_adder uut (.A(A), .B(B), .Cin(Cin), .Sum(Sum), .Cout(Cout));\n",
        "    integer i;\n",
        "    initial begin\n",
        "        $display(\"A B Cin | Sum Cout\");\n",
        "        $display(\"------------------\");\n",
        "        for (i = 0; i < 8; i = i + 1) begin\n",
        "            {A,B,Cin} = i[2:0];\n",
        "            #1;\n",
        "            $display(\"%b %b  %b  |  %b   %b\", A, B, Cin, Sum, Cout);\n",
        "        end\n",
        "        $finish;\n",
        "    end\n",
        "    // vcd dump for waveform if desired\n",
        "    initial begin\n",
        "        $dumpfile(\"full_adder.vcd\");\n",
        "        $dumpvars(0, tb_full_adder);\n",
        "    end\n",
        "endmodule\n",
        "\"\"\"\n",
        "with open(\"tb_full_adder.v\",\"w\") as f:\n",
        "    f.write(textwrap.dedent(tb).strip() + \"\\n\")\n",
        "\n",
        "print(\"Files created in /content/fa_qflow:\")\n",
        "print(os.listdir(\".\"))\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "izxARs9I4jEo",
        "outputId": "71dbf064-51d4-4e55-bb57-9087a49cd481"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Files created in /content/fa_qflow:\n",
            "['tb_full_adder.v', 'full_adder.v']\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# compile & run\n",
        "!iverilog -g2012 -o sim_fulladder full_adder.v tb_full_adder.v\n",
        "!vvp sim_fulladder\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "taAHXB884oUp",
        "outputId": "fa589f6c-0334-44fb-9f22-26392739521a"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "A B Cin | Sum Cout\n",
            "------------------\n",
            "VCD info: dumpfile full_adder.vcd opened for output.\n",
            "0 0  0  |  0   0\n",
            "0 0  1  |  1   0\n",
            "0 1  0  |  1   0\n",
            "0 1  1  |  0   1\n",
            "1 0  0  |  1   0\n",
            "1 0  1  |  0   1\n",
            "1 1  0  |  0   1\n",
            "1 1  1  |  1   1\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from IPython.display import SVG, display\n",
        "import os\n",
        "\n",
        "svg_path = \"synthesis/full_adder.svg\"   # this is where yosys puts it when using that prefix\n",
        "\n",
        "if os.path.exists(svg_path):\n",
        "    display(SVG(svg_path))\n",
        "else:\n",
        "    # helpful debugging output if Yosys didn't create the file\n",
        "    print(f\"{svg_path} not found. Files in synthesis/:\")\n",
        "    print(os.listdir(\"synthesis\"))\n",
        "    # print yosys log if present\n",
        "    if os.path.exists(\"yosys.log\"):\n",
        "        print(\"\\n--- yosys.log ---\")\n",
        "        print(open(\"yosys.log\").read())\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 287
        },
        "id": "HbpSedhz4x8C",
        "outputId": "a6cc8b3b-73af-490e-86c1-7c458ef64d5d"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.SVG object>"
            ],
            "image/svg+xml": "<svg xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\" width=\"518pt\" height=\"200pt\" viewBox=\"0.00 0.00 518.10 200.00\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 196)\">\n<title>full_adder</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-196 514.1,-196 514.1,4 -4,4\"/>\n<text text-anchor=\"middle\" x=\"255.05\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\">full_adder</text>\n<!-- n4 -->\n<g id=\"node1\" class=\"node\">\n<title>n4</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-35.04 54,-49.96 38.18,-60.5 15.82,-60.5 0,-49.96 0,-35.04 15.82,-24.5 38.18,-24.5 54,-35.04\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-38.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n</g>\n<!-- c11 -->\n<g id=\"node7\" class=\"node\">\n<title>c11</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"90.5,-88.5 90.5,-134.5 217.5,-134.5 217.5,-88.5 90.5,-88.5\"/>\n<text text-anchor=\"middle\" x=\"103.5\" y=\"-119.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90.5,-111.5 116.5,-111.5 \"/>\n<text text-anchor=\"middle\" x=\"103.5\" y=\"-96.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"116.5,-88.5 116.5,-134.5 \"/>\n<text text-anchor=\"middle\" x=\"154\" y=\"-115.3\" font-family=\"Times,serif\" font-size=\"14.00\">$58</text>\n<text text-anchor=\"middle\" x=\"154\" y=\"-100.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_XNOR_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"191.5,-88.5 191.5,-134.5 \"/>\n<text text-anchor=\"middle\" x=\"204.5\" y=\"-107.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n4&#45;&gt;c11 -->\n<g id=\"edge8\" class=\"edge\">\n<title>n4:e-&gt;c11:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-42.5C79.75,-42.5 65.7,-84.6 80.26,-96.44\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"79.41,-99.84 90,-99.5 81.51,-93.16 79.41,-99.84\"/>\n</g>\n<!-- c13 -->\n<g id=\"node9\" class=\"node\">\n<title>c13</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"90,-23.5 90,-69.5 218,-69.5 218,-23.5 90,-23.5\"/>\n<text text-anchor=\"middle\" x=\"103\" y=\"-54.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-46.5 116,-46.5 \"/>\n<text text-anchor=\"middle\" x=\"103\" y=\"-31.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"116,-23.5 116,-69.5 \"/>\n<text text-anchor=\"middle\" x=\"154\" y=\"-50.3\" font-family=\"Times,serif\" font-size=\"14.00\">$60</text>\n<text text-anchor=\"middle\" x=\"154\" y=\"-35.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_NAND_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"192,-23.5 192,-69.5 \"/>\n<text text-anchor=\"middle\" x=\"205\" y=\"-42.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n4&#45;&gt;c13 -->\n<g id=\"edge9\" class=\"edge\">\n<title>n4:e-&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-42.5C66.42,-42.5 71.28,-37.91 80.03,-35.68\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"80.48,-39.15 90,-34.5 79.66,-32.2 80.48,-39.15\"/>\n</g>\n<!-- n5 -->\n<g id=\"node2\" class=\"node\">\n<title>n5</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-104.04 54,-118.96 38.18,-129.5 15.82,-129.5 0,-118.96 0,-104.04 15.82,-93.5 38.18,-93.5 54,-104.04\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-107.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n</g>\n<!-- n5&#45;&gt;c11 -->\n<g id=\"edge10\" class=\"edge\">\n<title>n5:e-&gt;c11:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-111.5C66.78,-111.5 71.18,-118.39 79.9,-121.73\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"79.55,-125.22 90,-123.5 80.75,-118.33 79.55,-125.22\"/>\n</g>\n<!-- n5&#45;&gt;c13 -->\n<g id=\"edge11\" class=\"edge\">\n<title>n5:e-&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-111.5C78.25,-111.5 66.66,-73.07 80.26,-61.66\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"81.57,-64.91 90,-58.5 79.41,-58.25 81.57,-64.91\"/>\n</g>\n<!-- n6 -->\n<g id=\"node3\" class=\"node\">\n<title>n6</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-165.04 54,-179.96 38.18,-190.5 15.82,-190.5 0,-179.96 0,-165.04 15.82,-154.5 38.18,-154.5 54,-165.04\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-168.8\" font-family=\"Times,serif\" font-size=\"14.00\">Cin</text>\n</g>\n<!-- c10 -->\n<g id=\"node6\" class=\"node\">\n<title>c10</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"95.5,-153.5 95.5,-191.5 212.5,-191.5 212.5,-153.5 95.5,-153.5\"/>\n<text text-anchor=\"middle\" x=\"108.5\" y=\"-168.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"121.5,-153.5 121.5,-191.5 \"/>\n<text text-anchor=\"middle\" x=\"154\" y=\"-176.3\" font-family=\"Times,serif\" font-size=\"14.00\">$57</text>\n<text text-anchor=\"middle\" x=\"154\" y=\"-161.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_NOT_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"186.5,-153.5 186.5,-191.5 \"/>\n<text text-anchor=\"middle\" x=\"199.5\" y=\"-168.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n6&#45;&gt;c10 -->\n<g id=\"edge12\" class=\"edge\">\n<title>n6:e-&gt;c10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-172.5C67.89,-172.5 73.64,-172.5 83.97,-172.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"84,-176 94,-172.5 84,-169 84,-176\"/>\n</g>\n<!-- n7 -->\n<g id=\"node4\" class=\"node\">\n<title>n7</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"509.85,-62.04 509.85,-76.96 492.28,-87.5 467.42,-87.5 449.85,-76.96 449.85,-62.04 467.42,-51.5 492.28,-51.5 509.85,-62.04\"/>\n<text text-anchor=\"middle\" x=\"479.85\" y=\"-65.8\" font-family=\"Times,serif\" font-size=\"14.00\">Cout</text>\n</g>\n<!-- n8 -->\n<g id=\"node5\" class=\"node\">\n<title>n8</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"509.44,-138.04 509.44,-152.96 492.11,-163.5 467.59,-163.5 450.26,-152.96 450.26,-138.04 467.59,-127.5 492.11,-127.5 509.44,-138.04\"/>\n<text text-anchor=\"middle\" x=\"479.85\" y=\"-141.8\" font-family=\"Times,serif\" font-size=\"14.00\">Sum</text>\n</g>\n<!-- n1 -->\n<g id=\"node11\" class=\"node\">\n<title>n1</title>\n<ellipse fill=\"black\" stroke=\"black\" cx=\"255.8\" cy=\"-111.5\" rx=\"1.8\" ry=\"1.8\"/>\n</g>\n<!-- c10&#45;&gt;n1 -->\n<g id=\"edge1\" class=\"edge\">\n<title>c10:e-&gt;n1:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M214,-172.5C242.37,-172.5 226.9,-125.8 244.3,-114.12\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"245.26,-117.49 254,-111.5 243.43,-110.73 245.26,-117.49\"/>\n</g>\n<!-- n2 -->\n<g id=\"node12\" class=\"node\">\n<title>n2</title>\n<ellipse fill=\"black\" stroke=\"black\" cx=\"255.8\" cy=\"-133.5\" rx=\"1.8\" ry=\"1.8\"/>\n</g>\n<!-- c11&#45;&gt;n2 -->\n<g id=\"edge4\" class=\"edge\">\n<title>c11:e-&gt;n2:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M218,-111.5C232.65,-111.5 234.94,-124.93 244.18,-130.8\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"243.43,-134.23 254,-133.5 245.28,-127.48 243.43,-134.23\"/>\n</g>\n<!-- c12 -->\n<g id=\"node8\" class=\"node\">\n<title>c12</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"295.1,-122.5 295.1,-168.5 412.1,-168.5 412.1,-122.5 295.1,-122.5\"/>\n<text text-anchor=\"middle\" x=\"308.1\" y=\"-153.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"295.1,-145.5 321.1,-145.5 \"/>\n<text text-anchor=\"middle\" x=\"308.1\" y=\"-130.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"321.1,-122.5 321.1,-168.5 \"/>\n<text text-anchor=\"middle\" x=\"353.6\" y=\"-149.3\" font-family=\"Times,serif\" font-size=\"14.00\">$59</text>\n<text text-anchor=\"middle\" x=\"353.6\" y=\"-134.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_XOR_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"386.1,-122.5 386.1,-168.5 \"/>\n<text text-anchor=\"middle\" x=\"399.1\" y=\"-141.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- c12&#45;&gt;n8 -->\n<g id=\"edge14\" class=\"edge\">\n<title>c12:e-&gt;n8:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M413.6,-145.5C425.6,-145.5 430.85,-145.5 439.47,-145.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"439.6,-149 449.6,-145.5 439.6,-142 439.6,-149\"/>\n</g>\n<!-- c15 -->\n<g id=\"node10\" class=\"node\">\n<title>c15</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"293.6,-35 293.6,-104 413.6,-104 413.6,-35 293.6,-35\"/>\n<text text-anchor=\"middle\" x=\"306.6\" y=\"-88.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"293.6,-81 319.6,-81 \"/>\n<text text-anchor=\"middle\" x=\"306.6\" y=\"-65.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"293.6,-58 319.6,-58 \"/>\n<text text-anchor=\"middle\" x=\"306.6\" y=\"-42.8\" font-family=\"Times,serif\" font-size=\"14.00\">C</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"319.6,-35 319.6,-104 \"/>\n<text text-anchor=\"middle\" x=\"353.6\" y=\"-73.3\" font-family=\"Times,serif\" font-size=\"14.00\">$61</text>\n<text text-anchor=\"middle\" x=\"353.6\" y=\"-58.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_OAI3_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"387.6,-35 387.6,-104 \"/>\n<text text-anchor=\"middle\" x=\"400.6\" y=\"-65.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- c13&#45;&gt;c15 -->\n<g id=\"edge7\" class=\"edge\">\n<title>c13:e-&gt;c15:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M218,-46.5C247.92,-46.5 257.86,-46.5 283.41,-46.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"283.6,-50 293.6,-46.5 283.6,-43 283.6,-50\"/>\n</g>\n<!-- c15&#45;&gt;n7 -->\n<g id=\"edge13\" class=\"edge\">\n<title>c15:e-&gt;n7:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M413.6,-69.5C425.6,-69.5 430.85,-69.5 439.47,-69.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"439.6,-73 449.6,-69.5 439.6,-66 439.6,-73\"/>\n</g>\n<!-- n1&#45;&gt;c12 -->\n<g id=\"edge2\" class=\"edge\">\n<title>n1:e-&gt;c12:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M257.6,-111.5C272.25,-111.5 274.54,-124.93 283.78,-130.8\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"283.03,-134.23 293.6,-133.5 284.88,-127.48 283.03,-134.23\"/>\n</g>\n<!-- n1&#45;&gt;c15 -->\n<g id=\"edge3\" class=\"edge\">\n<title>n1:e-&gt;c15:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M257.6,-111.5C277.96,-111.5 272.43,-82.7 283.89,-72.8\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"285.25,-76.03 293.6,-69.5 283.01,-69.4 285.25,-76.03\"/>\n</g>\n<!-- n2&#45;&gt;c12 -->\n<g id=\"edge5\" class=\"edge\">\n<title>n2:e-&gt;c12:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M257.6,-133.5C272.77,-133.5 274.44,-148.44 283.92,-154.75\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"283.02,-158.13 293.6,-157.5 284.94,-151.4 283.02,-158.13\"/>\n</g>\n<!-- n2&#45;&gt;c15 -->\n<g id=\"edge6\" class=\"edge\">\n<title>n2:e-&gt;c15:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M257.6,-133.5C277.68,-133.5 272.56,-105.38 283.98,-95.72\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"285.23,-98.99 293.6,-92.5 283.01,-92.35 285.23,-98.99\"/>\n</g>\n</g>\n</svg>"
          },
          "metadata": {}
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# qflow expects source in ./source — create and copy\n",
        "!mkdir -p source\n",
        "!cp full_adder.v source/\n",
        "!ls -l\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "EVvl-Bmd6HsS",
        "outputId": "c2491c4d-862d-4bd7-d212-83823d59153d"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "total 24\n",
            "-rw-r--r-- 1 root root  199 Aug 13 14:42 full_adder.v\n",
            "-rw-r--r-- 1 root root  648 Aug 13 14:43 full_adder.vcd\n",
            "-rwxr-xr-x 1 root root 3540 Aug 13 14:43 sim_fulladder\n",
            "drwxr-xr-x 2 root root 4096 Aug 13 14:56 source\n",
            "drwxr-xr-x 2 root root 4096 Aug 13 14:46 synthesis\n",
            "-rw-r--r-- 1 root root  611 Aug 13 14:42 tb_full_adder.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!qflow synthesize full_adder\n",
        "!qflow place       full_adder\n",
        "!qflow route       full_adder\n",
        "\n",
        "# optional: run static timing analysis\n",
        "!qflow sta full_adder\n",
        "\n",
        "# produce display files (magic/def views)\n",
        "!qflow display full_adder\n",
        "\n",
        "# show produced layout folder and some artifacts\n",
        "!echo \"Layout dir:\"\n",
        "!ls -l layout || true\n",
        "!echo \"Synthesis dir:\"\n",
        "!ls -l synthesis || true\n",
        "!echo \"Log dir:\"\n",
        "!ls -l log || true\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "tYOKjpZ76MO_",
        "outputId": "8d0cc76b-2cd4-409e-9004-eb763d09f14b"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "--------------------------------\n",
            "Qflow project setup\n",
            "--------------------------------\n",
            "\n",
            "No technology specified or found;  using default technology osu035\n",
            "\n",
            "Running yosys for verilog parsing and synthesis\n",
            "yosys  -s full_adder.ys\n",
            "\n",
            " /----------------------------------------------------------------------------\\\n",
            " |                                                                            |\n",
            " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
            " |                                                                            |\n",
            " |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |\n",
            " |                                                                            |\n",
            " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
            " |  purpose with or without fee is hereby granted, provided that the above    |\n",
            " |  copyright notice and this permission notice appear in all copies.         |\n",
            " |                                                                            |\n",
            " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
            " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
            " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
            " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
            " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
            " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
            " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
            " |                                                                            |\n",
            " \\----------------------------------------------------------------------------/\n",
            "\n",
            " Yosys 0.9 (git sha1 1979e0b)\n",
            "\n",
            "\n",
            "-- Executing script file `full_adder.ys' --\n",
            "\n",
            "1. Executing Liberty frontend.\n",
            "Imported 39 cell types from liberty file.\n",
            "\n",
            "2. Executing Verilog-2005 frontend: /content/fa_qflow/source/full_adder.v\n",
            "Parsing Verilog input from `/content/fa_qflow/source/full_adder.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\full_adder'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "3. Executing SYNTH pass.\n",
            "\n",
            "3.1. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3.1.1. Analyzing design hierarchy..\n",
            "Top module:  \\full_adder\n",
            "\n",
            "3.1.2. Analyzing design hierarchy..\n",
            "Top module:  \\full_adder\n",
            "Removed 0 unused modules.\n",
            "\n",
            "3.2. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "3.2.3. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "3.2.4. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "\n",
            "3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "\n",
            "3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "3.3. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "Removed 0 unused cells and 2 unused wires.\n",
            "<suppressed ~1 debug messages>\n",
            "\n",
            "3.5. Executing CHECK pass (checking for obvious problems).\n",
            "checking module full_adder..\n",
            "found and reported 0 problems.\n",
            "\n",
            "3.6. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.6.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "<suppressed ~3 debug messages>\n",
            "Removed a total of 1 cells.\n",
            "\n",
            "3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\full_adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\full_adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "3.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "Removed 0 unused cells and 1 unused wires.\n",
            "<suppressed ~1 debug messages>\n",
            "\n",
            "3.6.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.6.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "3.7. Executing WREDUCE pass (reducing word size of cells).\n",
            "\n",
            "3.8. Executing PEEPOPT pass (run peephole optimizers).\n",
            "\n",
            "3.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.10. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "3.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v\n",
            "Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_lut_cmp_'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "3.10.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "\n",
            "3.11. Executing ALUMACC pass (create $alu and $macc cells).\n",
            "Extracting $alu and $macc cells in module full_adder:\n",
            "  created 0 $alu and 0 $macc cells.\n",
            "\n",
            "3.12. Executing SHARE pass (SAT-based resource sharing).\n",
            "\n",
            "3.13. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.13.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.13.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\full_adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\full_adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "3.13.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.13.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.13.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "3.14. Executing FSM pass (extract and optimize FSM).\n",
            "\n",
            "3.14.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
            "\n",
            "3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
            "\n",
            "3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
            "\n",
            "3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
            "\n",
            "3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
            "\n",
            "3.15. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.15.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.15.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.15.5. Finished fast OPT passes.\n",
            "\n",
            "3.16. Executing MEMORY pass.\n",
            "\n",
            "3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
            "\n",
            "3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
            "\n",
            "3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
            "\n",
            "3.17. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.18. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.18.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.18.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.18.5. Finished fast OPT passes.\n",
            "\n",
            "3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
            "\n",
            "3.20. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.20.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.20.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\full_adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\full_adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "3.20.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.20.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.20.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "3.21. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "3.21.1. Executing Verilog-2005 frontend: <techmap.v>\n",
            "Parsing Verilog input from `<techmap.v>' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "3.21.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "<suppressed ~5 debug messages>\n",
            "\n",
            "3.22. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.22.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.22.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "3.22.5. Finished fast OPT passes.\n",
            "\n",
            "3.23. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "3.23.1. Extracting gate netlist of module `\\full_adder' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.\n",
            "\n",
            "3.23.1.1. Executing ABC.\n",
            "Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
            "ABC: Entered genlib library with 17 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
            "ABC: + strash \n",
            "ABC: + dretime \n",
            "ABC: + retime \n",
            "ABC: + map \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "3.23.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:              NAND cells:        1\n",
            "ABC RESULTS:               NOT cells:        1\n",
            "ABC RESULTS:              OAI3 cells:        1\n",
            "ABC RESULTS:              XNOR cells:        1\n",
            "ABC RESULTS:               XOR cells:        1\n",
            "ABC RESULTS:        internal signals:        3\n",
            "ABC RESULTS:           input signals:        3\n",
            "ABC RESULTS:          output signals:        2\n",
            "Removing temp directory.\n",
            "\n",
            "3.24. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "3.24.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "3.24.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "Removed 0 unused cells and 8 unused wires.\n",
            "<suppressed ~1 debug messages>\n",
            "\n",
            "3.24.5. Finished fast OPT passes.\n",
            "\n",
            "3.25. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3.25.1. Analyzing design hierarchy..\n",
            "Top module:  \\full_adder\n",
            "\n",
            "3.25.2. Analyzing design hierarchy..\n",
            "Top module:  \\full_adder\n",
            "Removed 0 unused modules.\n",
            "\n",
            "3.26. Printing statistics.\n",
            "\n",
            "=== full_adder ===\n",
            "\n",
            "   Number of wires:                  8\n",
            "   Number of wire bits:              8\n",
            "   Number of public wires:           5\n",
            "   Number of public wire bits:       5\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  5\n",
            "     $_NAND_                         1\n",
            "     $_NOT_                          1\n",
            "     $_OAI3_                         1\n",
            "     $_XNOR_                         1\n",
            "     $_XOR_                          1\n",
            "\n",
            "3.27. Executing CHECK pass (checking for obvious problems).\n",
            "checking module full_adder..\n",
            "found and reported 0 problems.\n",
            "\n",
            "4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).\n",
            "  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.\n",
            "  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.\n",
            "  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.\n",
            "  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.\n",
            "  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.\n",
            "  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.\n",
            "  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.\n",
            "  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.\n",
            "  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.\n",
            "  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.\n",
            "  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.\n",
            "  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.\n",
            "  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.\n",
            "  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.\n",
            "  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.\n",
            "  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.\n",
            "  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.\n",
            "  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.\n",
            "  final dff cell mappings:\n",
            "    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));\n",
            "    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));\n",
            "    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));\n",
            "    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));\n",
            "    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));\n",
            "    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));\n",
            "    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));\n",
            "    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));\n",
            "    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));\n",
            "    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));\n",
            "    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));\n",
            "    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));\n",
            "    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));\n",
            "    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));\n",
            "    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));\n",
            "    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));\n",
            "    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));\n",
            "    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));\n",
            "Mapping DFF cells in module `\\full_adder':\n",
            "\n",
            "5. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\full_adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\full_adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "5.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "5.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "6. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "6.1. Extracting gate netlist of module `\\full_adder' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.\n",
            "\n",
            "6.1.1. Executing ABC.\n",
            "Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib \n",
            "ABC: Parsing finished successfully.  Parsing time =     0.00 sec\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"DFFNEGX1\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"DFFPOSX1\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"DFFSR\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"LATCH\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped three-state cell \"PADINOUT\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped three-state cell \"TBUFX1\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped three-state cell \"TBUFX2\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped cell \"PADFC\" without logic function.\n",
            "ABC: Scl_LibertyReadGenlib() skipped cell \"PADNC\" without logic function.\n",
            "ABC: Scl_LibertyReadGenlib() skipped cell \"PADVDD\" without logic function.\n",
            "ABC: Scl_LibertyReadGenlib() skipped cell \"PADGND\" without logic function.\n",
            "ABC: Library \"osu035_stdcells\" from \"/usr/share/qflow/tech/osu035/osu035_stdcells.lib\" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec\n",
            "ABC: Memory =    0.38 MB. Time =     0.00 sec\n",
            "ABC: Warning: Detected 2 multi-output gates (for example, \"FAX1\").\n",
            "ABC: + strash \n",
            "ABC: + scorr \n",
            "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
            "ABC: + ifraig \n",
            "ABC: + retime \n",
            "ABC: + strash \n",
            "ABC: + dch -f \n",
            "ABC: + map -M 1 \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "6.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:            AND2X2 cells:        1\n",
            "ABC RESULTS:             INVX1 cells:        1\n",
            "ABC RESULTS:           NAND2X1 cells:        2\n",
            "ABC RESULTS:           NAND3X1 cells:        1\n",
            "ABC RESULTS:            NOR2X1 cells:        1\n",
            "ABC RESULTS:           OAI21X1 cells:        2\n",
            "ABC RESULTS:             OR2X2 cells:        1\n",
            "ABC RESULTS:        internal signals:        3\n",
            "ABC RESULTS:           input signals:        3\n",
            "ABC RESULTS:          output signals:        2\n",
            "Removing temp directory.\n",
            "\n",
            "7. Executing FLATTEN pass (flatten design).\n",
            "No more expansions possible.\n",
            "\n",
            "8. Executing SETUNDEF pass (replace undef values with defined constants).\n",
            "Removed 0 unused cells and 8 unused wires.\n",
            "\n",
            "9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).\n",
            "Don't map input port full_adder.A: Missing option -inpad.\n",
            "Don't map input port full_adder.B: Missing option -inpad.\n",
            "Don't map input port full_adder.Cin: Missing option -inpad.\n",
            "Mapping port full_adder.Cout using BUFX2.\n",
            "Mapping port full_adder.Sum using BUFX2.\n",
            "\n",
            "10. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "10.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "10.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\full_adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\full_adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "10.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\full_adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "10.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
            "\n",
            "10.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\full_adder..\n",
            "\n",
            "10.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module full_adder.\n",
            "\n",
            "10.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "11. Executing BLIF backend.\n",
            "\n",
            "12. Printing statistics.\n",
            "\n",
            "=== full_adder ===\n",
            "\n",
            "   Number of wires:                 14\n",
            "   Number of wire bits:             14\n",
            "   Number of public wires:          14\n",
            "   Number of public wire bits:      14\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                 11\n",
            "     AND2X2                          1\n",
            "     BUFX2                           2\n",
            "     INVX1                           1\n",
            "     NAND2X1                         2\n",
            "     NAND3X1                         1\n",
            "     NOR2X1                          1\n",
            "     OAI21X1                         2\n",
            "     OR2X2                           1\n",
            "\n",
            "End of script. Logfile hash: c3e2c335a5\n",
            "CPU: user 0.12s system 0.01s, MEM: 16.59 MB total, 11.24 MB resident\n",
            "Yosys 0.9 (git sha1 1979e0b)\n",
            "Time spent: 31% 1x share (0 sec), 9% 15x opt_clean (0 sec), ...\n",
            "Running getpowerground to determine power and ground net names.\n",
            "getpowerground.tcl  /usr/share/qflow/tech/osu035/osu035_stdcells.lef\n",
            "Cleaning up output syntax\n",
            "ypostproc.tcl full_adder_mapped.blif full_adder /usr/share/qflow/tech/osu035/osu035.sh vdd gnd \n",
            "Yosys syntax postprocessing\n",
            "Cleaning up blif file syntax\n",
            "Running blifFanout (iterative)\n",
            "Each iteration calls:\n",
            "blifFanout -l 200 -c 30 -I full_adder_nofanout -s nullstring -p /usr/share/qflow/tech/osu035/osu035_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y tmp.blif full_adder.blif\n",
            "gates resized: 0\n",
            "Generating RTL verilog and SPICE netlist file in directory\n",
            "\t /content/fa_qflow/synthesis\n",
            "Files:\n",
            "   Verilog: /content/fa_qflow/synthesis/full_adder.rtl.v\n",
            "   Verilog: /content/fa_qflow/synthesis/full_adder.rtlnopwr.v\n",
            "   Verilog: /content/fa_qflow/synthesis/full_adder.rtlbb.v\n",
            "   Spice:   /content/fa_qflow/synthesis/full_adder.spc\n",
            "Running blif2Verilog.\n",
            "Running blif2BSpice.\n",
            "Running spi2xspice.py\n",
            "spi2xspice.py \"/usr/share/qflow/tech/osu035/osu035_stdcells.lib\" full_adder.spc full_adder.xspice\n",
            "Reading liberty netlist /usr/share/qflow/tech/osu035/osu035_stdcells.lib\n",
            "Reading spice netlist full_adder.spc\n",
            "Writing xspice netlist full_adder.xspice\n",
            "Writing xspice file\n",
            "Done.\n",
            "\n",
            "--------------------------------\n",
            "Qflow project setup\n",
            "--------------------------------\n",
            "\n",
            "Technology set to osu035 from existing qflow_vars.sh file\n",
            "Regenerating files for existing project full_adder\n",
            "Qrouter detail maze router version 1.4.71.T\n",
            "Reading LEF data from file /usr/share/qflow/tech/osu035/osu035_stdcells.lef.\n",
            "LEF Read, Line 135: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 136: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 140: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 141: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 151: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 152: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 156: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 157: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 167: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 168: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 172: NOTE:  Old format VIARULE ignored.\n",
            "LEF Read, Line 173: NOTE:  Old format VIARULE ignored.\n",
            "LEF file:  Defines site corner (ignored)\n",
            "LEF file:  Defines site IO (ignored)\n",
            "LEF file:  Defines site core (ignored)\n",
            "LEF read: Processed 3179 lines.\n",
            "LEF Read: encountered 0 errors and 12 warnings total.\n",
            "Vertical route layer at non-minimum pitch 3.2.  Using smaller pitch 1.6, will route on 1-of-2 tracks for layer metal4.\n",
            "Running blif2cel to generate input files for graywolf\n",
            "blif2cel.tcl --blif /content/fa_qflow/synthesis/full_adder.blif  --lef  /usr/share/qflow/tech/osu035/osu035_stdcells.lef --cel /content/fa_qflow/full_adder.cel \n",
            "No full_adder.cel1 file found for project. . . no partial blockages to apply to layout.\n",
            "No full_adder.cel2 file found for project. . . continuing without pin placement hints\n",
            "Running GrayWolf placement\n",
            "graywolf -n full_adder\n",
            "Running getfillcell to determine cell to use for fill.\n",
            "getfillcell.tcl full_adder  /usr/share/qflow/tech/osu035/osu035_stdcells.lef FILL\n",
            "Using cell FILL for fill\n",
            "Running place2def to translate graywolf output to DEF format.\n",
            "place2def.tcl full_adder FILL \n",
            "Running addspacers to generate power stripes and align cell right edge\n",
            "addspacers.tcl  -stripe 5 150 PG full_adder  /usr/share/qflow/tech/osu035/osu035_stdcells.lef FILL\n",
            "Running arrangepins to adjust pin positions for optimal routing.\n",
            "arrangepins.tcl  full_adder\n",
            "Reading info file full_adder.info. . .\n",
            "Reading DEF file full_adder.def. . .\n",
            "can't use empty string as operand of \"-\"\n",
            "    while executing\n",
            "\"- $lastyrow $prevyrow\"\n",
            "    invoked from within\n",
            "\"if [regexp {[ \\t]*END[ \\t]+COMPONENTS} $line lmatch] {\n",
            "\t    set incomps false\n",
            "\t    if $debug {puts stdout \"end components section\"}\n",
            "\n",
            "\t    # Sort the r...\"\n",
            "    invoked from within\n",
            "\"if $innets {\n",
            "\tif [regexp {[ \\t]*END[ \\t]+NETS} $line lmatch] {\n",
            "\t    if $debug {puts stdout \"end nets section\"}\n",
            "\t    set innets false\n",
            "\t} elseif [regexp...\"\n",
            "    (\"while\" body line 24)\n",
            "    invoked from within\n",
            "\"while {[gets $fdef line] >= 0} {\n",
            "    if [regexp {[ \\t]*#} $line lmatch] {\n",
            "        continue\n",
            "    } elseif [regexp {[ \\t]*UNITS[ \\t]+DISTANCE[ \\t]+MICRON...\"\n",
            "    (file \"/usr/lib/qflow/scripts/arrangepins.tcl\" line 99)\n",
            "Error (ignoring):\n",
            "   arrangepins.tcl failed to generate file full_adder_mod.def.\n",
            "blifanno.tcl /content/fa_qflow/synthesis/full_adder.blif full_adder.def /content/fa_qflow/synthesis/full_adder_anno.blif\n",
            "Generating RTL verilog and SPICE netlist file in directory\n",
            "   /content/fa_qflow/synthesis\n",
            "Files:\n",
            "   Verilog: /content/fa_qflow/synthesis/full_adder.rtl.v\n",
            "   Verilog: /content/fa_qflow/synthesis/full_adder.rtlnopwr.v\n",
            "   Verilog: /content/fa_qflow/synthesis/full_adder.rtlbb.v\n",
            "   Spice:   /content/fa_qflow/synthesis/full_adder.spc\n",
            "Copying full_adder.rtl.v, full_adder.rtlnopwr.v, and full_adder.rtlbb.v to backups\n",
            "Running blif2Verilog.\n",
            "Running blif2BSpice.\n",
            "\n",
            "--------------------------------\n",
            "Qflow project setup\n",
            "--------------------------------\n",
            "\n",
            "Technology set to osu035 from existing qflow_vars.sh file\n",
            "Regenerating files for existing project full_adder\n",
            "Running qrouter 1.4.71.T\n",
            "qrouter -nog  -s full_adder.cfg\n",
            "*** Running stage1 routing with defaults\n",
            "Nets remaining: 10\n",
            "Nets remaining: 9\n",
            "Nets remaining: 8\n",
            "Nets remaining: 7\n",
            "Nets remaining: 6\n",
            "Nets remaining: 5\n",
            "Nets remaining: 4\n",
            "Nets remaining: 3\n",
            "Nets remaining: 2\n",
            "Progress: Stage 1 total routes completed: 24\n",
            "No failed routes!\n",
            "*** Running stage3 routing with defaults, 1st round\n",
            "Nets remaining: 8\n",
            "Nets remaining: 7\n",
            "Nets remaining: 6\n",
            "Nets remaining: 3\n",
            "Nets remaining: 2\n",
            "Progress: Stage 3 total routes completed: 43\n",
            "No failed routes!\n",
            "*** Running stage3 routing with defaults, 2nd round\n",
            "Nets remaining: 8\n",
            "Nets remaining: 7\n",
            "Nets remaining: 6\n",
            "Nets remaining: 3\n",
            "Nets remaining: 2\n",
            "Progress: Stage 3 total routes completed: 62\n",
            "No failed routes!\n",
            "*** Writing DEF file full_adder_route.def\n",
            "Final: No failed routes!\n",
            "*** Writing RC file full_adder_route.rc\n",
            "No antenna.out file generated, no need to annotate netlists.\n",
            "\n",
            "--------------------------------\n",
            "Qflow project setup\n",
            "--------------------------------\n",
            "\n",
            "Technology set to osu035 from existing qflow_vars.sh file\n",
            "Regenerating files for existing project full_adder\n",
            "\n",
            "Running vesta static timing analysis\n",
            "vesta --summary reports --long full_adder.rtlnopwr.v /usr/share/qflow/tech/osu035/osu035_stdcells.lib\n",
            "\n",
            "----------------------------------------------\n",
            "Vesta static timing analysis tool\n",
            "for qflow 1.3.17\n",
            "(c) 2013-2018 Tim Edwards, Open Circuit Design\n",
            "----------------------------------------------\n",
            "\n",
            "Parsing library \"osu035_stdcells\"\n",
            "End of library at line 6636\n",
            "Parsing module \"full_adder\"\n",
            "Lib read /usr/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.\n",
            "Verilog netlist read:  Processed 24 lines.\n",
            "Number of paths analyzed:  0\n",
            "Segmentation fault (core dumped) \n",
            "\n",
            "\n",
            "--------------------------------\n",
            "Qflow project setup\n",
            "--------------------------------\n",
            "\n",
            "Technology set to osu035 from existing qflow_vars.sh file\n",
            "Regenerating files for existing project full_adder\n",
            "No DISPLAY var, not running graphical magic.\n",
            "Layout dir:\n",
            "ls: cannot access 'layout': No such file or directory\n",
            "Synthesis dir:\n",
            "total 80\n",
            "-rw-r--r-- 1 root root   429 Aug 13 14:57 full_adder_anno.blif\n",
            "-rw-r--r-- 1 root root   429 Aug 13 14:57 full_adder_bak.blif\n",
            "-rw-r--r-- 1 root root   429 Aug 13 14:57 full_adder.blif\n",
            "-rw-r--r-- 1 root root  1433 Aug 13 14:46 full_adder.dot\n",
            "-rw-r--r-- 1 root root   335 Aug 13 14:46 full_adder_mapped.v\n",
            "-rw-r--r-- 1 root root     8 Aug 13 14:57 full_adder_nofanout\n",
            "-rw-r--r-- 1 root root    34 Aug 13 14:57 full_adder_powerground\n",
            "-rw-r--r-- 1 root root   612 Aug 13 14:57 full_adder.rtlbb.v\n",
            "-rw-r--r-- 1 root root   647 Aug 13 14:57 full_adder.rtlnopwr.v\n",
            "-rw-r--r-- 1 root root   881 Aug 13 14:57 full_adder.rtl.v\n",
            "-rw-r--r-- 1 root root   580 Aug 13 14:57 full_adder.spc\n",
            "-rw-r--r-- 1 root root 10993 Aug 13 14:46 full_adder.svg\n",
            "-rw-r--r-- 1 root root   612 Aug 13 14:57 full_adder_synth.rtlbb.v\n",
            "-rw-r--r-- 1 root root   647 Aug 13 14:57 full_adder_synth.rtlnopwr.v\n",
            "-rw-r--r-- 1 root root   881 Aug 13 14:57 full_adder_synth.rtl.v\n",
            "-rw-r--r-- 1 root root  1980 Aug 13 14:57 full_adder.xspice\n",
            "drwxr-xr-x 2 root root  4096 Aug 13 14:57 reports\n",
            "-rw-r--r-- 1 root root   429 Aug 13 14:57 tmp.blif\n",
            "Log dir:\n",
            "total 44\n",
            "-rw-r--r-- 1 root root 10226 Aug 13 14:57 place.log\n",
            "-rw-r--r-- 1 root root   658 Aug 13 14:57 sta.log\n",
            "-rw-r--r-- 1 root root 25180 Aug 13 14:57 synth.log\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%bash\n",
        "# Use qflow-provided drc wrapper (calls Magic in batch with correct tech files)\n",
        "if [ -x /usr/share/qflow/scripts/drc.sh ]; then\n",
        "  /usr/share/qflow/scripts/drc.sh . full_adder osu035\n",
        "else\n",
        "  echo \"drc.sh wrapper not found; attempting qflow drc (may vary by install).\"\n",
        "  qflow drc full_adder\n",
        "fi\n",
        "\n",
        "# Show the DRC log if produced\n",
        "if [ -f log/drc_magic_full_adder.log ]; then\n",
        "  echo \"=== DRC log ===\"\n",
        "  sed -n '1,200p' log/drc_magic_full_adder.log\n",
        "else\n",
        "  echo \"DRC log not found at log/drc_magic_full_adder.log\"\n",
        "  ls -l log || true\n",
        "fi\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "0BK-KPbs6RLM",
        "outputId": "0989259c-34f1-4080-8bd2-b3949e6681c0"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "drc.sh wrapper not found; attempting qflow drc (may vary by install).\n",
            "\n",
            "--------------------------------\n",
            "Qflow project setup\n",
            "--------------------------------\n",
            "\n",
            "Technology set to osu035 from existing qflow_vars.sh file\n",
            "Regenerating files for existing project full_adder\n",
            "Warning:  No LVS or post-route STA logfiles found.\n",
            "Running magic 8.3.105\n",
            "magic -dnull -noconsole  /content/fa_qflow/run_drc_full_adder.tcl\n",
            "\n",
            "Magic 8.3 revision 105 - Compiled on Mon, 06 Dec 2021 22:32:27 +0200.\n",
            "Starting magic under Tcl interpreter\n",
            "Using the terminal as the console.\n",
            "Using NULL graphics device.\n",
            "Processing system .magicrc file\n",
            "Input style lambda=0.20(p): scaleFactor=20, multiplier=1\n",
            "Contact size value ignored (using GDS generation rules).\n",
            "Contact size value ignored (using GDS generation rules).\n",
            "Contact size value ignored (using GDS generation rules).\n",
            "Contact size value ignored (using GDS generation rules).\n",
            "Contact size value ignored (using GDS generation rules).\n",
            "Contact size value ignored (using GDS generation rules).\n",
            "4 Magic internal units = 1 Lambda\n",
            "Loading \"/content/fa_qflow/run_drc_full_adder.tcl\" from command line.\n",
            "Reading LEF data from file /usr/share/qflow/tech/osu035/osu035_stdcells.lef.\n",
            "This action cannot be undone.\n",
            "LEF read, Line 16 (Message): Unknown keyword \"OBS\" in LEF file; ignoring.\n",
            "LEF read, Line 17 (Message): Unknown keyword \"PIN\" in LEF file; ignoring.\n",
            "LEF read: Processed 3179 lines.\n",
            "File full_adder.mag couldn't be read\n",
            "No such file or directory\n",
            "Creating new cell\n",
            "drc = 0\n",
            "DRC log not found at log/drc_magic_full_adder.log\n",
            "total 48\n",
            "-rw-r--r-- 1 root root  1270 Aug 13 14:58 drc.log\n",
            "-rw-r--r-- 1 root root 10226 Aug 13 14:57 place.log\n",
            "-rw-r--r-- 1 root root   658 Aug 13 14:57 sta.log\n",
            "-rw-r--r-- 1 root root 25180 Aug 13 14:57 synth.log\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from google.colab import files\n",
        "import os\n",
        "\n",
        "# files to offer for download\n",
        "candidates = [\n",
        "  \"full_adder.svg\",\n",
        "  \"full_adder.v\",\n",
        "  \"synthesis/full_adder_mapped.v\",\n",
        "  \"layout/full_adder.def\",\n",
        "  \"layout/full_adder.gds\",\n",
        "  \"log/drc_magic_full_adder.log\",\n",
        "  \"log/lvs_netgen_full_adder.log\"\n",
        "]\n",
        "\n",
        "existing = [p for p in candidates if os.path.exists(p)]\n",
        "print(\"Files available for download:\", existing)\n",
        "\n",
        "# zip available files\n",
        "import zipfile\n",
        "zipname = \"fa_qflow_results.zip\"\n",
        "with zipfile.ZipFile(zipname, \"w\") as z:\n",
        "    for p in existing:\n",
        "        z.write(p)\n",
        "print(\"Created\", zipname)\n",
        "files.download(zipname)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 53
        },
        "id": "3BT9sNJA6twy",
        "outputId": "20491fb9-d86e-4fb5-8fe4-bf3ae9d2bfdf"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Files available for download: ['full_adder.v', 'synthesis/full_adder_mapped.v']\n",
            "Created fa_qflow_results.zip\n"
          ]
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.Javascript object>"
            ],
            "application/javascript": [
              "\n",
              "    async function download(id, filename, size) {\n",
              "      if (!google.colab.kernel.accessAllowed) {\n",
              "        return;\n",
              "      }\n",
              "      const div = document.createElement('div');\n",
              "      const label = document.createElement('label');\n",
              "      label.textContent = `Downloading \"${filename}\": `;\n",
              "      div.appendChild(label);\n",
              "      const progress = document.createElement('progress');\n",
              "      progress.max = size;\n",
              "      div.appendChild(progress);\n",
              "      document.body.appendChild(div);\n",
              "\n",
              "      const buffers = [];\n",
              "      let downloaded = 0;\n",
              "\n",
              "      const channel = await google.colab.kernel.comms.open(id);\n",
              "      // Send a message to notify the kernel that we're ready.\n",
              "      channel.send({})\n",
              "\n",
              "      for await (const message of channel.messages) {\n",
              "        // Send a message to notify the kernel that we're ready.\n",
              "        channel.send({})\n",
              "        if (message.buffers) {\n",
              "          for (const buffer of message.buffers) {\n",
              "            buffers.push(buffer);\n",
              "            downloaded += buffer.byteLength;\n",
              "            progress.value = downloaded;\n",
              "          }\n",
              "        }\n",
              "      }\n",
              "      const blob = new Blob(buffers, {type: 'application/binary'});\n",
              "      const a = document.createElement('a');\n",
              "      a.href = window.URL.createObjectURL(blob);\n",
              "      a.download = filename;\n",
              "      div.appendChild(a);\n",
              "      a.click();\n",
              "      div.remove();\n",
              "    }\n",
              "  "
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.Javascript object>"
            ],
            "application/javascript": [
              "download(\"download_69ec9ce2-dd8d-4037-9bcf-8b705ee28dde\", \"fa_qflow_results.zip\", 790)"
            ]
          },
          "metadata": {}
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "tM_GMJ89-ddW"
      }
    }
  ]
}