<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p613" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_613{left:96px;bottom:47px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2_613{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_613{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_613{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_613{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t6_613{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t7_613{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t8_613{left:96px;bottom:974px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_613{left:96px;bottom:934px;letter-spacing:0.11px;}
#ta_613{left:147px;bottom:934px;letter-spacing:0.15px;}
#tb_613{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tc_613{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.49px;}
#td_613{left:96px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.9px;}
#te_613{left:96px;bottom:835px;letter-spacing:0.11px;word-spacing:-0.62px;}
#tf_613{left:96px;bottom:814px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tg_613{left:96px;bottom:779px;letter-spacing:0.12px;word-spacing:-0.46px;}
#th_613{left:96px;bottom:757px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ti_613{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.99px;}
#tj_613{left:96px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.83px;}
#tk_613{left:96px;bottom:693px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tl_613{left:96px;bottom:672px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tm_613{left:96px;bottom:650px;letter-spacing:0.13px;word-spacing:-0.97px;}
#tn_613{left:96px;bottom:629px;letter-spacing:0.11px;word-spacing:-0.5px;}
#to_613{left:96px;bottom:607px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tp_613{left:96px;bottom:586px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tq_613{left:96px;bottom:565px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tr_613{left:99px;bottom:529px;letter-spacing:0.11px;word-spacing:-0.42px;}
#ts_613{left:96px;bottom:508px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tt_613{left:96px;bottom:487px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tu_613{left:96px;bottom:465px;letter-spacing:0.17px;}
#tv_613{left:96px;bottom:426px;letter-spacing:0.11px;}
#tw_613{left:147px;bottom:426px;letter-spacing:0.17px;word-spacing:-0.05px;}
#tx_613{left:96px;bottom:390px;letter-spacing:0.11px;word-spacing:-0.52px;}
#ty_613{left:96px;bottom:369px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_613{left:96px;bottom:348px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t10_613{left:96px;bottom:326px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_613{left:662px;bottom:326px;letter-spacing:0.13px;}
#t12_613{left:717px;bottom:326px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t13_613{left:96px;bottom:305px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t14_613{left:96px;bottom:283px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t15_613{left:96px;bottom:248px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t16_613{left:96px;bottom:227px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t17_613{left:96px;bottom:205px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t18_613{left:96px;bottom:184px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_613{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_613{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_613{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_613{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_613{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_613{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_613{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_613{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts613" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg613Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg613" style="-webkit-user-select: none;"><object width="935" height="1210" data="613/613.svg" type="image/svg+xml" id="pdf613" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_613" class="t s1_613">Page Translation and Protection </span><span id="t2_613" class="t s2_613">158 </span>
<span id="t3_613" class="t s3_613">24593—Rev. 3.41—June 2023 </span><span id="t4_613" class="t s3_613">AMD64 Technology </span>
<span id="t5_613" class="t s4_613">reflected in the TLB, and hardware snooping of TLBs during memory-reference cycles is not </span>
<span id="t6_613" class="t s4_613">performed. Software must invalidate the TLB entry of a modified translation-table entry so that the </span>
<span id="t7_613" class="t s4_613">change is reflected in subsequent address translations. TLB invalidation is described in “TLB </span>
<span id="t8_613" class="t s4_613">Management” on page 159. Only privileged software running at CPL=0 can manage the TLBs. </span>
<span id="t9_613" class="t s5_613">5.5.1 </span><span id="ta_613" class="t s5_613">Process Context Identifier </span>
<span id="tb_613" class="t s4_613">The Process Context Identifier (PCID) feature allows a logical processor to cache TLB mappings </span>
<span id="tc_613" class="t s4_613">concurrently for multiple virtual address spaces. When enabled (by setting CR4.PCIDE=1), the </span>
<span id="td_613" class="t s4_613">processor associates the current 12-bit PCID with each TLB mapping it creates. Only entries matching </span>
<span id="te_613" class="t s4_613">the current PCID are used when performing address translations. In this way, the processor may retain </span>
<span id="tf_613" class="t s4_613">cached TLB mappings for multiple contexts. </span>
<span id="tg_613" class="t s4_613">The current PCID is the value in CR3[11:0]. When PCIDs are enabled the system software can store </span>
<span id="th_613" class="t s4_613">12-bit Process Context Identifiers in CR3 for different address spaces. Subsequently, when system </span>
<span id="ti_613" class="t s4_613">software switches address spaces (by writing the page table base pointer in CR3[62:12]), the processor </span>
<span id="tj_613" class="t s4_613">may use TLB mappings previously stored for that address space and PCID, providing that bit 63 of the </span>
<span id="tk_613" class="t s4_613">source operand is set to 1. If bit 63 is set to 0, the legacy behavior of a move to CR3 is maintained, </span>
<span id="tl_613" class="t s4_613">invalidating TLB entries but only non-global entries for the specified PCID. Note that this bit is not </span>
<span id="tm_613" class="t s4_613">stored in the CR3 register itself. PCID-tagged TLB contents may also be managed using the INVPCID </span>
<span id="tn_613" class="t s4_613">instruction; see the INVPCID description in volume 3 for details. A MOV to CR4 that clears </span>
<span id="to_613" class="t s4_613">CR4.PCIDE causes all cached entries in the TLB for the logical processor to be invalidated. When </span>
<span id="tp_613" class="t s4_613">PCIDs are not enabled (CR4.PCIDE=0) the current PCID is always zero and all TLB mappings are </span>
<span id="tq_613" class="t s4_613">associated with PCID=0. </span>
<span id="tr_613" class="t s4_613">Attempting to set CR4.PCIDE with a MOV to CR4 if EFER.LMA = 0 or CR3[11:0] &lt;&gt; 0 causes a </span>
<span id="ts_613" class="t s4_613">#GP exception. Attempting to clear CR0.PG with a MOV to CR0 if CR4.PCIDE is set also causes a </span>
<span id="tt_613" class="t s4_613">#GP exception. The presence of PCID functionality is indicated by CPUID Function 1, </span>
<span id="tu_613" class="t s4_613">ECX[PCID]=1. </span>
<span id="tv_613" class="t s5_613">5.5.2 </span><span id="tw_613" class="t s5_613">Global Pages </span>
<span id="tx_613" class="t s4_613">The processor invalidates the TLB whenever CR3 is loaded either explicitly or implicitly. After the </span>
<span id="ty_613" class="t s4_613">TLB is invalidated, subsequent address references can consume many clock cycles until their </span>
<span id="tz_613" class="t s4_613">translations are cached as new entries in the TLB. Invalidation of TLB entries for frequently-used or </span>
<span id="t10_613" class="t s4_613">critical pages can be avoided by specifying the translations for those pages as </span><span id="t11_613" class="t s6_613">global. </span><span id="t12_613" class="t s4_613">TLB entries for </span>
<span id="t13_613" class="t s4_613">global pages are not invalidated as a result of a CR3 load. Global pages are invalidated using the </span>
<span id="t14_613" class="t s4_613">INVLPG instruction. </span>
<span id="t15_613" class="t s4_613">Global-page extensions are controlled by setting and clearing the PGE bit in CR4 (bit 7). When </span>
<span id="t16_613" class="t s4_613">CR4.PGE is set to 1, global-page extensions are enabled. When CR4.PGE is cleared to 0, global-page </span>
<span id="t17_613" class="t s4_613">extensions are disabled. When CR4.PGE=1, setting the global (G) bit in the translation-table entry </span>
<span id="t18_613" class="t s4_613">marks the page as global. </span>
<span id="t19_613" class="t s7_613">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
