Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id BE86EAE2563
	for <lists+qemu-devel@lfdr.de>; Sat, 21 Jun 2025 00:25:01 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uSk5p-0002rX-Dy; Fri, 20 Jun 2025 18:20:17 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1uSfTx-0006kh-PT
 for qemu-devel@nongnu.org; Fri, 20 Jun 2025 13:24:53 -0400
Received: from mail-wm1-x336.google.com ([2a00:1450:4864:20::336])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1uSfTv-0005aR-MU
 for qemu-devel@nongnu.org; Fri, 20 Jun 2025 13:24:53 -0400
Received: by mail-wm1-x336.google.com with SMTP id
 5b1f17b1804b1-45348bff79fso23846115e9.2
 for <qemu-devel@nongnu.org>; Fri, 20 Jun 2025 10:24:51 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1750440289; x=1751045089; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=Z58Mj9AHxYXEvEbVh057KHI5t4/Z8R9hueKfYcnEoHE=;
 b=IxGpHdCJEL0QLOJ/B5PYmNxEI6uoLf3xw9MkQyga2Q3vPUc50kFRkDJZ/ZRK9zyuUz
 TZC3mrSQ5oKx6dgVR6rWLJLJj9kUvXkJeohX+0QYm5Hym460ro9LHy0LH6rQMnLZa5DA
 Jx/Js9r/MRNh2Kinp0MdCPYEAtn6NwV08cdnk+l43TNQI2aX1cXFmv9zG8g6ty+T3+k1
 0pgM0NvqTJOhHv8IbHgm722b8Fgkw+vGynYYaKDZ58VOyKrAk2Pi88y3bNeTM8pJpnSn
 MXK3wPjDLI9zbSsZ5rhOnDz3bjtUoYH/g1c1jbXh0COERmPs5Jv7l9Oi4BHZlNdI67dT
 v67Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1750440289; x=1751045089;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=Z58Mj9AHxYXEvEbVh057KHI5t4/Z8R9hueKfYcnEoHE=;
 b=TGRY1U5yHBeqSG0NS8PDbfhWAq9wuVmrjIEBslJLdnEUgns5bftiXsrdsFIZDNJAoS
 Xjj25wZxwREX2Oj9Jyq7VuTAUigiTV11BqTuoV0mupkHWyjOBDf9sPdGYKyT9K86sPn0
 dIu8U3B7jWqHF8VqwQ2uP9xPZcoZyq+4jHhzmN0/zop0BxujQjyo/ZtQJWtTSioapcG4
 uM2D86ak0uTmMpBPQdxMqqFJMvBA+fVbOBiveKrbK1z3/kyhH75p1xEFEkWSqQbdKdu6
 o5Fv+LFN74sQsJ0dY00QbGgClQtnUqeGcq0Z90O6V0rIT2o9d4Obsxbc3VbhqMNYZVZn
 ddeA==
X-Gm-Message-State: AOJu0Yzky2+vNzOhV+xv0EtxwFVEWYobrBIjG40FNaUeLR7yLd3bMtDM
 wskN/BN+of6xZq6DtwJatmQAVCLL3D4P/Kc8lgOda8DKIX0ORgQdtPDWuatuPeW65P7LOVvzSKD
 AoSGrjDw=
X-Gm-Gg: ASbGnctEOeFcMC6pgyIgN4DcdsbFPkx26GMYoe7LjT8rCTTymtqqGk8ZkHU8Z5XNXi/
 FVm570wTgyRZZJnf2cJghKZgIk/gQMpk+XLzgTDP23IUvhGVkkPKoceSC35lXW07dff2W1PCRx6
 RRSc4WCewfDQomg69CcX+ATmdZ7dUo98UX5HF/rc1C8y/d/EhYhi8tdpOCSKy6vHY7iQbKLfh9N
 S/oBQfwKOJpSnEWKnaeOWTeWRzdVCb2CgSR5DLS9JjM/+A+hMdea1P2EpW7swybGd6zB2N6a5C7
 rO8xPTHQUDZF8Zjk4CLhNeljwGMg3oIBjsSO5uLipxuFfGnGXnwXjKuXcZi7ttvtxBnEd/wra1j
 jtSwdFiCeK5Y0EZRBNXE54Sx4G8k1Bx99c4Th
X-Google-Smtp-Source: AGHT+IFxSvcq18TS9G6OIHqtblgNO/WT06KLqXJLHUI+L77yoo5MGoByuOgM9l57Y0YgQygfCuoqrw==
X-Received: by 2002:a05:600c:1f0e:b0:450:cf42:7565 with SMTP id
 5b1f17b1804b1-453659ebf1amr33566955e9.23.1750440289332; 
 Fri, 20 Jun 2025 10:24:49 -0700 (PDT)
Received: from localhost.localdomain (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-3a6d0f104ebsm2605032f8f.6.2025.06.20.10.24.48
 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);
 Fri, 20 Jun 2025 10:24:48 -0700 (PDT)
From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: Julian Armistead <julian.armistead@linaro.org>,
 Pierrick Bouvier <pierrick.bouvier@linaro.org>,
 "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Cameron Esfahani <dirty@apple.com>,
 Richard Henderson <richard.henderson@linaro.org>,
 Peter Maydell <peter.maydell@linaro.org>,
 =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Mark Burton <mburton@qti.qualcomm.com>, Thomas Huth <thuth@redhat.com>,
 Alexander Graf <agraf@csgraf.de>,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
Subject: [RFC PATCH 00/42] accel/split/arm: Run EL2 using TCG and EL1/EL0 in
 hardware with HVF
Date: Fri, 20 Jun 2025 19:24:04 +0200
Message-ID: <20250620172447.93779-1-philmd@linaro.org>
X-Mailer: git-send-email 2.49.0
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::336;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x336.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi,

This RFC is a proof-of-concept we can have QEMU run both software
emulator (TCG) and hardware accelerator (here HVF). Unfortunately
I'm exhausted so I'll let Alex explain what this is about,
otherwise I'll post the real cover letter next Monday after
getting some rest.

Full work available in the split-accel-rfc-v5 tag:
https://gitlab.com/philmd/qemu/-/commits/split-accel-rfc-v5

Regards,

Phil.

Julian Armistead (1):
  accel/split: Minimal stubs for split accelerator

Philippe Mathieu-Daud√© (41):
  accel/split: Define SplitAccelState
  accel/split: Implement cpus_are_resettable()
  accel/split: Implement accel_init_machine()
  accel/split: Expose 'hw' and 'sw' properties
  accel/split: Empty setup_post()
  accel/split: Implement supports_guest_debug()
  accel/split: Implement gdbstub_supported_sstep_flags()
  accel/split: Add cpu_thread_routine() stub
  accel/split: Define and allocate AccelCPUState
  accel/split: Register MTTCG
  accel/split: Have thread routine ready to dispatch over HW/SW
  accel/split: Implement cpu_reset_hold()
  accel/split: Implement synchronize_post_init()
  accel/split: Implement synchronize_pre_resume()
  accel/split: Implement synchronize_state()
  accel/split: Implement synchronize_post_reset()
  accel/split: Implement synchronize_pre_loadvm()
  accel/split: Implement kick_vcpu_thread()
  accel/split: Implement cpu_common_realize()
  accel/split: Set use_hw in cpu_thread_routine() and switch over
  accel/split: Add few trace events in cpu_thread_routine handler
  target/arm: Implement SysemuCPUOps::can_accelerate() handler
  accel/split: Implement handle_interrupt()
  accel/split: Empty ops_init()
  accel/split: Empty set/get_virtual_clock()
  accel/split: Empty get_elapsed_ticks()
  accel/split: Empty cpu_thread_is_idle()
  accel/split: Kludge qemu_tcg_mttcg_enabled()
  accel/split: Implement remove_all_breakpoints()
  accel/split: Implement remove_breakpoint()
  accel/split: Implement insert_breakpoint()
  accel/split: Implement update_guest_debug()
  accel/split: Implement get_[vcpu]_stats()
  target/arm: Emulate EL2 under TCG
  target/arm: Have ERET switch to hw accel for EL0/EL1
  accel/hvf: Emulate HVC at EL2
  accel/tcg: Introduce TCGCPUOps::rebuild_tb_hflags handler
  target/arm: Implement TCGCPUOps::rebuild_tb_hflags()
  accel/split: Call TCGCPUOps::rebuild_tb_hflags()
  tests/functional: Add split_available() helper
  tests/functional: Test Aarch64 virt machine with split-accelerator

 meson.build                                 |   1 +
 accel/split/split-accel.h                   |  54 +++
 accel/split/trace.h                         |   2 +
 accel/tcg/internal-common.h                 |   1 +
 include/accel/tcg/cpu-ops.h                 |   2 +
 include/exec/cpu-common.h                   |   1 +
 include/system/accel-ops.h                  |   8 +
 target/arm/cpu.h                            |   2 +
 accel/split/split-accel-ops.c               | 381 ++++++++++++++++++++
 accel/split/split-all.c                     | 196 ++++++++++
 accel/tcg/cpu-exec.c                        |   9 +
 accel/tcg/tcg-accel-ops.c                   |   1 +
 accel/tcg/tcg-all.c                         |   1 +
 system/vl.c                                 |   4 +
 target/arm/cpu.c                            |   9 +
 target/arm/cpu64.c                          |   7 +-
 target/arm/hvf/hvf.c                        |   6 +
 target/arm/tcg/cpu-v7m.c                    |   1 +
 target/arm/tcg/helper-a64.c                 |   9 +
 target/arm/tcg/hflags.c                     |   5 +
 accel/Kconfig                               |   6 +
 accel/meson.build                           |   1 +
 accel/split/meson.build                     |   9 +
 accel/split/trace-events                    |   9 +
 python/qemu/utils/__init__.py               |   3 +-
 python/qemu/utils/accel.py                  |  10 +
 tests/functional/meson.build                |   1 +
 tests/functional/qemu_test/testcase.py      |   4 +-
 tests/functional/test_aarch64_virt_split.py |  69 ++++
 29 files changed, 808 insertions(+), 4 deletions(-)
 create mode 100644 accel/split/split-accel.h
 create mode 100644 accel/split/trace.h
 create mode 100644 accel/split/split-accel-ops.c
 create mode 100644 accel/split/split-all.c
 create mode 100644 accel/split/meson.build
 create mode 100644 accel/split/trace-events
 create mode 100644 tests/functional/test_aarch64_virt_split.py

-- 
2.49.0


