// Seed: 316248289
module module_0;
  assign id_1 = 1;
  logic [7:0] id_5;
  assign id_5[""] = id_2;
  assign #id_6 id_1 = 1;
  always_latch @(posedge 1'b0) id_4 = 1'b0;
  wire id_7;
  id_8(
      .id_0(id_6), .id_1(1)
  );
  supply0 id_9 = 1;
  always @(posedge 1 or id_9) id_2 = 1'h0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output wor  id_0,
    output wand id_1
);
  id_3(
      .id_0(1'b0), .id_1(id_1)
  ); module_0();
endmodule
