#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15c3130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a0f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x15c4430 .functor NOT 1, L_0x15ee1c0, C4<0>, C4<0>, C4<0>;
L_0x15edf50 .functor XOR 1, L_0x15eddf0, L_0x15edeb0, C4<0>, C4<0>;
L_0x15ee0b0 .functor XOR 1, L_0x15edf50, L_0x15ee010, C4<0>, C4<0>;
v0x15ea790_0 .net *"_ivl_10", 0 0, L_0x15ee010;  1 drivers
v0x15ea890_0 .net *"_ivl_12", 0 0, L_0x15ee0b0;  1 drivers
v0x15ea970_0 .net *"_ivl_2", 0 0, L_0x15ed490;  1 drivers
v0x15eaa30_0 .net *"_ivl_4", 0 0, L_0x15eddf0;  1 drivers
v0x15eab10_0 .net *"_ivl_6", 0 0, L_0x15edeb0;  1 drivers
v0x15eac40_0 .net *"_ivl_8", 0 0, L_0x15edf50;  1 drivers
v0x15ead20_0 .net "a", 0 0, v0x15e8220_0;  1 drivers
v0x15eadc0_0 .net "b", 0 0, v0x15e82c0_0;  1 drivers
v0x15eae60_0 .net "c", 0 0, v0x15e8360_0;  1 drivers
v0x15eaf00_0 .var "clk", 0 0;
v0x15eafa0_0 .net "d", 0 0, v0x15e84d0_0;  1 drivers
v0x15eb040_0 .net "out_dut", 0 0, L_0x15edc90;  1 drivers
v0x15eb0e0_0 .net "out_ref", 0 0, L_0x15ec0b0;  1 drivers
v0x15eb180_0 .var/2u "stats1", 159 0;
v0x15eb220_0 .var/2u "strobe", 0 0;
v0x15eb2c0_0 .net "tb_match", 0 0, L_0x15ee1c0;  1 drivers
v0x15eb380_0 .net "tb_mismatch", 0 0, L_0x15c4430;  1 drivers
v0x15eb550_0 .net "wavedrom_enable", 0 0, v0x15e85c0_0;  1 drivers
v0x15eb5f0_0 .net "wavedrom_title", 511 0, v0x15e8660_0;  1 drivers
L_0x15ed490 .concat [ 1 0 0 0], L_0x15ec0b0;
L_0x15eddf0 .concat [ 1 0 0 0], L_0x15ec0b0;
L_0x15edeb0 .concat [ 1 0 0 0], L_0x15edc90;
L_0x15ee010 .concat [ 1 0 0 0], L_0x15ec0b0;
L_0x15ee1c0 .cmp/eeq 1, L_0x15ed490, L_0x15ee0b0;
S_0x15b8ea0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x15a0f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x15b9940 .functor NOT 1, v0x15e8360_0, C4<0>, C4<0>, C4<0>;
L_0x15c4cf0 .functor NOT 1, v0x15e82c0_0, C4<0>, C4<0>, C4<0>;
L_0x15eb800 .functor AND 1, L_0x15b9940, L_0x15c4cf0, C4<1>, C4<1>;
L_0x15eb8a0 .functor NOT 1, v0x15e84d0_0, C4<0>, C4<0>, C4<0>;
L_0x15eb9d0 .functor NOT 1, v0x15e8220_0, C4<0>, C4<0>, C4<0>;
L_0x15ebad0 .functor AND 1, L_0x15eb8a0, L_0x15eb9d0, C4<1>, C4<1>;
L_0x15ebbb0 .functor OR 1, L_0x15eb800, L_0x15ebad0, C4<0>, C4<0>;
L_0x15ebc70 .functor AND 1, v0x15e8220_0, v0x15e8360_0, C4<1>, C4<1>;
L_0x15ebd30 .functor AND 1, L_0x15ebc70, v0x15e84d0_0, C4<1>, C4<1>;
L_0x15ebdf0 .functor OR 1, L_0x15ebbb0, L_0x15ebd30, C4<0>, C4<0>;
L_0x15ebf60 .functor AND 1, v0x15e82c0_0, v0x15e8360_0, C4<1>, C4<1>;
L_0x15ebfd0 .functor AND 1, L_0x15ebf60, v0x15e84d0_0, C4<1>, C4<1>;
L_0x15ec0b0 .functor OR 1, L_0x15ebdf0, L_0x15ebfd0, C4<0>, C4<0>;
v0x15c46a0_0 .net *"_ivl_0", 0 0, L_0x15b9940;  1 drivers
v0x15c4740_0 .net *"_ivl_10", 0 0, L_0x15ebad0;  1 drivers
v0x15e6a10_0 .net *"_ivl_12", 0 0, L_0x15ebbb0;  1 drivers
v0x15e6ad0_0 .net *"_ivl_14", 0 0, L_0x15ebc70;  1 drivers
v0x15e6bb0_0 .net *"_ivl_16", 0 0, L_0x15ebd30;  1 drivers
v0x15e6ce0_0 .net *"_ivl_18", 0 0, L_0x15ebdf0;  1 drivers
v0x15e6dc0_0 .net *"_ivl_2", 0 0, L_0x15c4cf0;  1 drivers
v0x15e6ea0_0 .net *"_ivl_20", 0 0, L_0x15ebf60;  1 drivers
v0x15e6f80_0 .net *"_ivl_22", 0 0, L_0x15ebfd0;  1 drivers
v0x15e7060_0 .net *"_ivl_4", 0 0, L_0x15eb800;  1 drivers
v0x15e7140_0 .net *"_ivl_6", 0 0, L_0x15eb8a0;  1 drivers
v0x15e7220_0 .net *"_ivl_8", 0 0, L_0x15eb9d0;  1 drivers
v0x15e7300_0 .net "a", 0 0, v0x15e8220_0;  alias, 1 drivers
v0x15e73c0_0 .net "b", 0 0, v0x15e82c0_0;  alias, 1 drivers
v0x15e7480_0 .net "c", 0 0, v0x15e8360_0;  alias, 1 drivers
v0x15e7540_0 .net "d", 0 0, v0x15e84d0_0;  alias, 1 drivers
v0x15e7600_0 .net "out", 0 0, L_0x15ec0b0;  alias, 1 drivers
S_0x15e7760 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x15a0f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x15e8220_0 .var "a", 0 0;
v0x15e82c0_0 .var "b", 0 0;
v0x15e8360_0 .var "c", 0 0;
v0x15e8430_0 .net "clk", 0 0, v0x15eaf00_0;  1 drivers
v0x15e84d0_0 .var "d", 0 0;
v0x15e85c0_0 .var "wavedrom_enable", 0 0;
v0x15e8660_0 .var "wavedrom_title", 511 0;
S_0x15e7a00 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x15e7760;
 .timescale -12 -12;
v0x15e7c60_0 .var/2s "count", 31 0;
E_0x15b3d80/0 .event negedge, v0x15e8430_0;
E_0x15b3d80/1 .event posedge, v0x15e8430_0;
E_0x15b3d80 .event/or E_0x15b3d80/0, E_0x15b3d80/1;
E_0x15b3fd0 .event negedge, v0x15e8430_0;
E_0x159d9f0 .event posedge, v0x15e8430_0;
S_0x15e7d60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x15e7760;
 .timescale -12 -12;
v0x15e7f60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15e8040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x15e7760;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15e87c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x15a0f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x15ec210 .functor NOT 1, v0x15e8220_0, C4<0>, C4<0>, C4<0>;
L_0x15ec280 .functor NOT 1, v0x15e82c0_0, C4<0>, C4<0>, C4<0>;
L_0x15ec310 .functor AND 1, L_0x15ec210, L_0x15ec280, C4<1>, C4<1>;
L_0x15ec420 .functor AND 1, L_0x15ec310, v0x15e8360_0, C4<1>, C4<1>;
L_0x15ec510 .functor AND 1, L_0x15ec420, v0x15e84d0_0, C4<1>, C4<1>;
L_0x15ec5d0 .functor NOT 1, v0x15e8220_0, C4<0>, C4<0>, C4<0>;
L_0x15ec680 .functor NOT 1, v0x15e82c0_0, C4<0>, C4<0>, C4<0>;
L_0x15ec6f0 .functor AND 1, L_0x15ec5d0, L_0x15ec680, C4<1>, C4<1>;
L_0x15ec850 .functor NOT 1, v0x15e8360_0, C4<0>, C4<0>, C4<0>;
L_0x15ec9d0 .functor AND 1, L_0x15ec6f0, L_0x15ec850, C4<1>, C4<1>;
L_0x15ecb40 .functor AND 1, L_0x15ec9d0, v0x15e84d0_0, C4<1>, C4<1>;
L_0x15eccc0 .functor NOT 1, v0x15e8220_0, C4<0>, C4<0>, C4<0>;
L_0x15eceb0 .functor AND 1, L_0x15eccc0, v0x15e82c0_0, C4<1>, C4<1>;
L_0x15ed080 .functor NOT 1, v0x15e8360_0, C4<0>, C4<0>, C4<0>;
L_0x15ece40 .functor AND 1, L_0x15eceb0, L_0x15ed080, C4<1>, C4<1>;
L_0x15ed210 .functor NOT 1, v0x15e84d0_0, C4<0>, C4<0>, C4<0>;
L_0x15ed310 .functor AND 1, L_0x15ece40, L_0x15ed210, C4<1>, C4<1>;
L_0x15ed420 .functor AND 1, v0x15e8220_0, v0x15e82c0_0, C4<1>, C4<1>;
L_0x15ed530 .functor NOT 1, v0x15e8360_0, C4<0>, C4<0>, C4<0>;
L_0x15ed5a0 .functor AND 1, L_0x15ed420, L_0x15ed530, C4<1>, C4<1>;
L_0x15ed760 .functor NOT 1, v0x15e84d0_0, C4<0>, C4<0>, C4<0>;
L_0x15ed7d0 .functor AND 1, L_0x15ed5a0, L_0x15ed760, C4<1>, C4<1>;
L_0x15ed9a0 .functor OR 1, L_0x15ec510, L_0x15ecb40, C4<0>, C4<0>;
L_0x15edab0 .functor OR 1, L_0x15ed9a0, L_0x15ed310, C4<0>, C4<0>;
L_0x15edc90 .functor OR 1, L_0x15edab0, L_0x15ed7d0, C4<0>, C4<0>;
v0x15e8ab0_0 .net *"_ivl_0", 0 0, L_0x15ec210;  1 drivers
v0x15e8b90_0 .net *"_ivl_10", 0 0, L_0x15ec5d0;  1 drivers
v0x15e8c70_0 .net *"_ivl_12", 0 0, L_0x15ec680;  1 drivers
v0x15e8d60_0 .net *"_ivl_14", 0 0, L_0x15ec6f0;  1 drivers
v0x15e8e40_0 .net *"_ivl_16", 0 0, L_0x15ec850;  1 drivers
v0x15e8f70_0 .net *"_ivl_18", 0 0, L_0x15ec9d0;  1 drivers
v0x15e9050_0 .net *"_ivl_2", 0 0, L_0x15ec280;  1 drivers
v0x15e9130_0 .net *"_ivl_22", 0 0, L_0x15eccc0;  1 drivers
v0x15e9210_0 .net *"_ivl_24", 0 0, L_0x15eceb0;  1 drivers
v0x15e92f0_0 .net *"_ivl_26", 0 0, L_0x15ed080;  1 drivers
v0x15e93d0_0 .net *"_ivl_28", 0 0, L_0x15ece40;  1 drivers
v0x15e94b0_0 .net *"_ivl_30", 0 0, L_0x15ed210;  1 drivers
v0x15e9590_0 .net *"_ivl_34", 0 0, L_0x15ed420;  1 drivers
v0x15e9670_0 .net *"_ivl_36", 0 0, L_0x15ed530;  1 drivers
v0x15e9750_0 .net *"_ivl_38", 0 0, L_0x15ed5a0;  1 drivers
v0x15e9830_0 .net *"_ivl_4", 0 0, L_0x15ec310;  1 drivers
v0x15e9910_0 .net *"_ivl_40", 0 0, L_0x15ed760;  1 drivers
v0x15e9b00_0 .net *"_ivl_44", 0 0, L_0x15ed9a0;  1 drivers
v0x15e9be0_0 .net *"_ivl_46", 0 0, L_0x15edab0;  1 drivers
v0x15e9cc0_0 .net *"_ivl_6", 0 0, L_0x15ec420;  1 drivers
v0x15e9da0_0 .net "a", 0 0, v0x15e8220_0;  alias, 1 drivers
v0x15e9e40_0 .net "b", 0 0, v0x15e82c0_0;  alias, 1 drivers
v0x15e9f30_0 .net "c", 0 0, v0x15e8360_0;  alias, 1 drivers
v0x15ea020_0 .net "d", 0 0, v0x15e84d0_0;  alias, 1 drivers
v0x15ea110_0 .net "out", 0 0, L_0x15edc90;  alias, 1 drivers
v0x15ea1d0_0 .net "w1", 0 0, L_0x15ec510;  1 drivers
v0x15ea290_0 .net "w2", 0 0, L_0x15ecb40;  1 drivers
v0x15ea350_0 .net "w3", 0 0, L_0x15ed310;  1 drivers
v0x15ea410_0 .net "w4", 0 0, L_0x15ed7d0;  1 drivers
S_0x15ea570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x15a0f20;
 .timescale -12 -12;
E_0x15b3b20 .event anyedge, v0x15eb220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15eb220_0;
    %nor/r;
    %assign/vec4 v0x15eb220_0, 0;
    %wait E_0x15b3b20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15e7760;
T_3 ;
    %fork t_1, S_0x15e7a00;
    %jmp t_0;
    .scope S_0x15e7a00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15e7c60_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e8360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e82c0_0, 0;
    %assign/vec4 v0x15e8220_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x159d9f0;
    %load/vec4 v0x15e7c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15e7c60_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15e84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e8360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e82c0_0, 0;
    %assign/vec4 v0x15e8220_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x15b3fd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15e8040;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15b3d80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x15e8220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e82c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e8360_0, 0;
    %assign/vec4 v0x15e84d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x15e7760;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x15a0f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15eaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15eb220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x15a0f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x15eaf00_0;
    %inv;
    %store/vec4 v0x15eaf00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15a0f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15e8430_0, v0x15eb380_0, v0x15ead20_0, v0x15eadc0_0, v0x15eae60_0, v0x15eafa0_0, v0x15eb0e0_0, v0x15eb040_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15a0f20;
T_7 ;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x15a0f20;
T_8 ;
    %wait E_0x15b3d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15eb180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15eb180_0, 4, 32;
    %load/vec4 v0x15eb2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15eb180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15eb180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15eb180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x15eb0e0_0;
    %load/vec4 v0x15eb0e0_0;
    %load/vec4 v0x15eb040_0;
    %xor;
    %load/vec4 v0x15eb0e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15eb180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x15eb180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15eb180_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response37/top_module.sv";
