<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VMOVW - Move Word </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VMOVW - Move Word </div>
<div id="body">
<h1>VMOVW—Move Word</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.128.66.MAP5.WIG  6E  /r</p>
<p>VMOVW xmm1, reg/m16</p></td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Copy word from reg/m16 to xmm1.</td></tr>
<tr>
<td>
<p>EVEX.128.66.MAP5.WIG  7E  /r</p>
<p>VMOVW reg/m16, xmm1</p></td>
<td>B</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Copy word from xmm1 to reg/m16.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Scalar</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>Scalar</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction either (a) copies one word element from an XMM register to a general-purpose register or memory location or (b) copies one word element from a general-purpose register or memory location to an XMM register. When writing a general-purpose register, the lower 16-bits of the register will contain the word value. The upper bits of the general-purpose register are written with zeros.</p>
<p><strong>Operation</strong></p>
<p><strong>VMOVW dest, src (two operand load)</strong></p>
<p>DEST.word[0] := SRC.word[0]</p>
<p>DEST[MAXVL:16] := 0</p>
<p><strong>VMOVW dest, src (two operand store)</strong></p>
<p>DEST.word[0] := SRC.word[0]</p>
<p>// upper bits of GPR DEST are zeroed</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VMOVW short _mm_cvtsi128_si16 (__m128i a);</p>
<p>VMOVW __m128i _mm_cvtsi16_si128 (short a);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-57, “Type E9NF Class Exception Conditions.”</p></div></body></html>