// Seed: 2575477301
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1 - 1'd0;
  assign module_1.type_13 = 0;
  tri0 id_4;
  assign id_2 = id_1;
  wor  id_5 = id_1 || id_4, id_6;
  wire id_7;
  always id_2 <= "";
  reg id_8 = id_1;
  assign id_7 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial id_6 <= id_5;
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_2
  );
  supply0 id_10 = 1;
  assign id_8 = id_7 - 1;
  bit id_11;
  assign id_5 = id_11;
  initial $display(id_1);
  wire id_12;
  always id_11.id_1 <= 1;
endmodule
