{ "Info" "ICPT_EVAL_MODE" "0 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 0 days left (until Apr 12, 2019) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1555028243206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555028243210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555028243212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 03:17:22 2019 " "Processing started: Fri Apr 12 03:17:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555028243212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555028243212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555028243213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555028243599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r0-SYN " "Found design unit 1: r0-SYN" {  } { { "R0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244373 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1-SYN " "Found design unit 1: r1-SYN" {  } { { "R1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244375 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "R1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2-SYN " "Found design unit 1: r2-SYN" {  } { { "R2.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244377 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "R2.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r3-SYN " "Found design unit 1: r3-SYN" {  } { { "R3.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244379 ""} { "Info" "ISGN_ENTITY_NAME" "1 R3 " "Found entity 1: R3" {  } { { "R3.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DEUARC_BUSYSTEM.bdf 1 1 " "Using design file DEUARC_BUSYSTEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEUARC_BUSYSTEM " "Found entity 1: DEUARC_BUSYSTEM" {  } { { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DEUARC_BUSYSTEM " "Elaborating entity \"DEUARC_BUSYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555028244542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OUTR.tdf 1 1 " "Using design file OUTR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OUTR " "Found entity 1: OUTR" {  } { { "OUTR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTR OUTR:inst14 " "Elaborating entity \"OUTR\" for hierarchy \"OUTR:inst14\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst14" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 616 776 920 776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter OUTR:inst14\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\"" {  } { { "OUTR.tdf" "LPM_COUNTER_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OUTR:inst14\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\"" {  } { { "OUTR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028244654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OUTR:inst14\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244655 ""}  } { { "OUTR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028244655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqj " "Found entity 1: cntr_pqj" {  } { { "db/cntr_pqj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_pqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqj OUTR:inst14\|lpm_counter:LPM_COUNTER_component\|cntr_pqj:auto_generated " "Elaborating entity \"cntr_pqj\" for hierarchy \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\|cntr_pqj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244742 ""}
{ "Warning" "WSGN_SEARCH_FILE" "CLR.tdf 1 1 " "Using design file CLR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLR " "Found entity 1: CLR" {  } { { "CLR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLR CLR:inst2 " "Elaborating entity \"CLR\" for hierarchy \"CLR:inst2\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst2" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 368 -280 -152 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode CLR:inst2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"CLR:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "CLR.tdf" "LPM_DECODE_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLR:inst2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"CLR:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "CLR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 54 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028244767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLR:inst2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"CLR:inst2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244767 ""}  } { { "CLR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 54 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028244767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lbf " "Found entity 1: decode_lbf" {  } { { "db/decode_lbf.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/decode_lbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lbf CLR:inst2\|lpm_decode:LPM_DECODE_component\|decode_lbf:auto_generated " "Elaborating entity \"decode_lbf\" for hierarchy \"CLR:inst2\|lpm_decode:LPM_DECODE_component\|decode_lbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "load.tdf 1 1 " "Using design file load.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 load " "Found entity 1: load" {  } { { "load.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load load:inst " "Elaborating entity \"load\" for hierarchy \"load:inst\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -80 -280 -152 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode load:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"load:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "load.tdf" "LPM_DECODE_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"load:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "load.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 55 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028244872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"load:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244872 ""}  } { { "load.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 55 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028244872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "INR.tdf 1 1 " "Using design file INR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INR " "Found entity 1: INR" {  } { { "INR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/INR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INR INR:inst1 " "Elaborating entity \"INR\" for hierarchy \"INR:inst1\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst1" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 144 -280 -152 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BUS.tdf 1 1 " "Using design file BUS.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:inst9 " "Elaborating entity \"BUS\" for hierarchy \"BUS:inst9\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst9" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 56 1320 1464 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUS:inst9\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"BUS:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS.tdf" "LPM_MUX_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUS:inst9\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"BUS:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 53 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028244910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUS:inst9\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"BUS:inst9\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244910 ""}  } { { "BUS.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 53 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028244910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/mux_7qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028244987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7qc BUS:inst9\|lpm_mux:LPM_MUX_component\|mux_7qc:auto_generated " "Elaborating entity \"mux_7qc\" for hierarchy \"BUS:inst9\|lpm_mux:LPM_MUX_component\|mux_7qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.tdf 1 1 " "Using design file RAM.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028244996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028244996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst6 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst6\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst6" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -448 744 960 -320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028244997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.tdf" "altsyncram_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DataMemory.hex " "Parameter \"INIT_FILE\" = \"DataMemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245062 ""}  } { { "RAM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028245062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfi1 " "Found entity 1: altsyncram_dfi1" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_dfi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028245147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfi1 RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated " "Elaborating entity \"altsyncram_dfi1\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245148 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "DataMemory.hex " "Byte addressed memory initialization file \"DataMemory.hex\" was read in the word-addressed format" {  } { { "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DataMemory.hex" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DataMemory.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1555028245157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "AR.tdf 1 1 " "Using design file AR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028245174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst3 " "Elaborating entity \"AR\" for hierarchy \"AR:inst3\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst3" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 328 232 376 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AR:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"AR:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "AR.tdf" "LPM_COUNTER_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AR:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"AR:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "AR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AR:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"AR:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245182 ""}  } { { "AR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028245182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqj " "Found entity 1: cntr_qqj" {  } { { "db/cntr_qqj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_qqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028245270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qqj AR:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_qqj:auto_generated " "Elaborating entity \"cntr_qqj\" for hierarchy \"AR:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_qqj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IR.tdf 1 1 " "Using design file IR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028245278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst5 " "Elaborating entity \"IR\" for hierarchy \"IR:inst5\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst5" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 168 232 376 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IR:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"IR:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "IR.tdf" "LPM_COUNTER_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IR:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"IR:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "IR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"IR:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245287 ""}  } { { "IR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028245287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jdj " "Found entity 1: cntr_jdj" {  } { { "db/cntr_jdj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_jdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028245372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jdj IR:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_jdj:auto_generated " "Elaborating entity \"cntr_jdj\" for hierarchy \"IR:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_jdj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.tdf 1 1 " "Using design file ROM.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028245381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst7 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst7\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst7" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst7\|altsyncram:altsyncram_component\"" {  } { { "ROM.tdf" "altsyncram_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst7\|altsyncram:altsyncram_component\"" {  } { { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE CodeMemory.hex " "Parameter \"INIT_FILE\" = \"CodeMemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245394 ""}  } { { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028245394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8a1 " "Found entity 1: altsyncram_c8a1" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028245482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8a1 ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated " "Elaborating entity \"altsyncram_c8a1\" for hierarchy \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PC.tdf 1 1 " "Using design file PC.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/PC.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028245491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"PC:inst4\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst4" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -8 232 376 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 R0:inst8 " "Elaborating entity \"R0\" for hierarchy \"R0:inst8\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst8" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -264 776 920 -104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R1 R1:inst10 " "Elaborating entity \"R1\" for hierarchy \"R1:inst10\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst10" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -88 776 920 72 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2 R2:inst11 " "Elaborating entity \"R2\" for hierarchy \"R2:inst11\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst11" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 88 776 920 248 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R3 R3:inst12 " "Elaborating entity \"R3\" for hierarchy \"R3:inst12\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst12" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 264 776 920 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "INPR.tdf 1 1 " "Using design file INPR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INPR " "Found entity 1: INPR" {  } { { "INPR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/INPR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028245541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028245541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPR INPR:inst13 " "Elaborating entity \"INPR\" for hierarchy \"INPR:inst13\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst13" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 440 776 920 600 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028245542 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245716 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245716 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245716 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245716 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245716 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028245716 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1555028245716 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1555028245716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555028247041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555028247339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555028247627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028247627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555028247776 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555028247776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555028247776 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555028247776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555028247776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028247804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:17:27 2019 " "Processing ended: Fri Apr 12 03:17:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028247804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028247804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028247804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555028247804 ""}
{ "Info" "ICPT_EVAL_MODE" "0 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 0 days left (until Apr 12, 2019) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1555028250134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555028251001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555028251002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 03:17:29 2019 " "Processing started: Fri Apr 12 03:17:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555028251002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555028251002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555028251002 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555028251053 ""}
{ "Info" "0" "" "Project  = DEUARC_BUSYSTEM" {  } {  } 0 0 "Project  = DEUARC_BUSYSTEM" 0 0 "Fitter" 0 0 1555028251054 ""}
{ "Info" "0" "" "Revision = DEUARC_BUSYSTEM" {  } {  } 0 0 "Revision = DEUARC_BUSYSTEM" 0 0 "Fitter" 0 0 1555028251054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1555028251156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DEUARC_BUSYSTEM EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"DEUARC_BUSYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555028251168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555028251274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555028251275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555028251275 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555028251428 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555028251840 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555028251840 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555028251840 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555028251840 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028251852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028251852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028251852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028251852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028251852 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555028251852 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555028251857 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555028251860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[3\] " "Pin OUTREG\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[2\] " "Pin OUTREG\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[1\] " "Pin OUTREG\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[0\] " "Pin OUTREG\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEMUX\[2\] " "Pin SEMUX\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEMUX[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 240 1384 1400 416 "SEMUX" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEMUX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEMUX\[0\] " "Pin SEMUX\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEMUX[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 240 1384 1400 416 "SEMUX" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEMUX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEMUX\[1\] " "Pin SEMUX\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEMUX[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 240 1384 1400 416 "SEMUX" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEMUX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { CLK } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -184 -312 -136 -168 "CLK" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[0\] " "Pin SECLR\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[1\] " "Pin SECLR\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[2\] " "Pin SECLR\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[3\] " "Pin SECLR\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[0\] " "Pin SELD\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[1\] " "Pin SELD\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[2\] " "Pin SELD\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[3\] " "Pin SELD\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[1\] " "Pin SEINR\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[0\] " "Pin SEINR\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[2\] " "Pin SEINR\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[3\] " "Pin SEINR\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[3\] " "Pin INPREG_DATA\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE " "Pin WRITE not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { WRITE } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -208 -312 -136 -192 "WRITE" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { M } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -152 -312 -136 -136 "M" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[2\] " "Pin INPREG_DATA\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[1\] " "Pin INPREG_DATA\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[0\] " "Pin INPREG_DATA\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028253329 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555028253329 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DEUARC_BUSYSTEM.sdc " "Synopsys Design Constraints File file not found: 'DEUARC_BUSYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555028253617 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555028253618 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555028253625 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1555028253625 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555028253626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555028253675 ""}  } { { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -184 -312 -136 -168 "CLK" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555028253675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555028253966 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555028253967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555028253967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555028253969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555028253971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555028253972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555028253972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555028253973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555028253975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555028253976 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555028253976 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 21 8 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 21 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555028253982 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555028253982 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555028253982 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028253984 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555028253984 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555028253984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028254055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555028254952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028255161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555028255176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555028256503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028256503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555028256788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555028257811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555028257811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028258787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555028258788 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555028258788 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555028258810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555028258873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555028259395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555028259446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555028259645 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028260274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/output_files/DEUARC_BUSYSTEM.fit.smsg " "Generated suppressed messages file /home/derectus/Documents/deuceng/computer-architecture/DEUARC/output_files/DEUARC_BUSYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555028261732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028262064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:17:42 2019 " "Processing ended: Fri Apr 12 03:17:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028262064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028262064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028262064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555028262064 ""}
{ "Info" "ICPT_EVAL_MODE" "0 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 0 days left (until Apr 12, 2019) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Fitter" 0 -1 1555028265602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555028265606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555028265608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 03:17:45 2019 " "Processing started: Fri Apr 12 03:17:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555028265608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555028265608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555028265608 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1555028265966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028266108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:17:46 2019 " "Processing ended: Fri Apr 12 03:17:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028266108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028266108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028266108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555028266108 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555028266235 ""}
{ "Info" "ICPT_EVAL_MODE" "0 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 0 days left (until Apr 12, 2019) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Assembler" 0 -1 1555028269123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555028269275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555028269276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 03:17:48 2019 " "Processing started: Fri Apr 12 03:17:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555028269276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555028269276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM " "Command: quartus_sta DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555028269276 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555028269333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555028269572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555028269575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555028269674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555028269674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DEUARC_BUSYSTEM.sdc " "Synopsys Design Constraints File file not found: 'DEUARC_BUSYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555028269968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555028269968 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555028269972 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555028269972 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1555028270182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270182 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555028270184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1555028270198 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555028270223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555028270223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.005 " "Worst-case setup slack is -2.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005             -63.639 CLK  " "   -2.005             -63.639 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028270224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 CLK  " "    0.316               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028270227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555028270229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555028270231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.610 CLK  " "   -3.000             -74.610 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028270233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028270233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555028270296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1555028270343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1555028271049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555028271120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555028271120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.722 " "Worst-case setup slack is -1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -52.099 CLK  " "   -1.722             -52.099 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028271124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLK  " "    0.306               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028271129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555028271134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555028271137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.610 CLK  " "   -3.000             -74.610 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028271141 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555028271220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555028271377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555028271377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.732 " "Worst-case setup slack is -0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732             -14.642 CLK  " "   -0.732             -14.642 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028271381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 CLK  " "    0.156               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028271386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555028271395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555028271400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.127 CLK  " "   -3.000             -61.127 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555028271406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555028271406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555028271697 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555028271699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028271795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:17:51 2019 " "Processing ended: Fri Apr 12 03:17:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028271795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028271795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028271795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555028271795 ""}
{ "Info" "ICPT_EVAL_MODE" "0 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 0 days left (until Apr 12, 2019) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1555028275595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555028275599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555028275601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 03:17:55 2019 " "Processing started: Fri Apr 12 03:17:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555028275601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555028275601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555028275601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEUARC_BUSYSTEM.vo /home/derectus/Documents/deuceng/computer-architecture/DEUARC/simulation/qsim// simulation " "Generated file DEUARC_BUSYSTEM.vo in folder \"/home/derectus/Documents/deuceng/computer-architecture/DEUARC/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555028276162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028276227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:17:56 2019 " "Processing ended: Fri Apr 12 03:17:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028276227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028276227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028276227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555028276227 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555028276421 ""}
