timestamp 1753145540
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_7HLYR5 sky130_fd_pr__pfet_01v8_7HLYR5_0 1 0 125 0 1 1518
use sky130_fd_pr__nfet_01v8_PCU47U sky130_fd_pr__nfet_01v8_PCU47U_0 1 0 125 0 1 488
port "Vout" 2 314 962 330 968 m1
port "Vin" 3 -80 952 -64 958 m1
port "VDPWR" 1 116 2240 130 2258 m1
port "VGND" 4 118 -150 134 -134 m1
node "Vout" 104 179.405 314 962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13384 740 4356 264 0 0 0 0 0 0 0 0 0 0
node "Vin" 538 293.866 -80 952 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8904 680 0 0 4356 264 4356 264 0 0 0 0 0 0 0 0 0 0
node "VDPWR" 3223 554.739 116 2240 m1 0 0 0 0 78816 1316 0 0 50000 900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43912 1060 39560 804 0 0 0 0 0 0 0 0 0 0
substrate "VGND" 0 0 118 -150 m1 0 0 0 0 0 0 0 0 0 0 64400 1044 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42456 1052 37968 788 0 0 0 0 0 0 0 0 0 0
cap "VDPWR" "Vin" 1.16299
cap "Vin" "Vout" 37.0987
cap "VDPWR" "Vout" 3.52907
cap "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n33_n400#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" 37.9946
cap "sky130_fd_pr__nfet_01v8_PCU47U_0/a_63_n400#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" 31.6219
cap "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n63_n426#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" 48.4484
cap "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n33_n400#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_63_n400#" 56.1822
cap "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n33_n400#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n63_n426#" 32.3216
cap "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n63_n426#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_63_n400#" 34.807
cap "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n33_n400#" 35.2799
cap "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_63_n400#" 0.274197
cap "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n63_n426#" 38.4768
merge "sky130_fd_pr__nfet_01v8_PCU47U_0/VSUBS" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_63_n400#" -134.847 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_PCU47U_0/a_63_n400#" "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n125_n400#"
merge "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n125_n400#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/VSUBS"
merge "sky130_fd_pr__pfet_01v8_7HLYR5_0/VSUBS" "VGND"
merge "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_63_n500#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_n125_n500#" -237.542 0 0 0 0 -5400 -860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_n125_n500#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/w_n161_n562#"
merge "sky130_fd_pr__pfet_01v8_7HLYR5_0/w_n161_n562#" "VDPWR"
merge "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n63_n426#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_n63_n556#" -213.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -540 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_n63_n556#" "Vin"
merge "sky130_fd_pr__nfet_01v8_PCU47U_0/a_n33_n400#" "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_n33_n500#" -130.772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_7HLYR5_0/a_n33_n500#" "Vout"
