
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_data[0] (input port clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v tx_data[0] (in)
                                         tx_data[0] (net)
                  0.00    0.00    0.20 v _246_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    0.27 ^ _246_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _107_ (net)
                  0.10    0.00    0.27 ^ _247_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.05    0.06    0.33 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _030_ (net)
                  0.05    0.00    0.33 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.34    0.23    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.26    0.00    0.54 ^ _146_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.21    0.18    0.71 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _116_ (net)
                  0.21    0.00    0.71 v _149_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.01    0.11    0.29    1.00 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _123_ (net)
                  0.11    0.00    1.00 v _150_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.19    1.19 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _136_ (net)
                  0.07    0.00    1.19 v _268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.22    0.39    1.58 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _138_ (net)
                  0.22    0.00    1.58 ^ _197_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.13    0.10    1.69 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _072_ (net)
                  0.13    0.00    1.69 v _211_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     6    0.05    0.16    0.30    1.98 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.16    0.00    1.98 v _212_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    2.23 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _086_ (net)
                  0.11    0.00    2.23 v _213_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    2.33 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _087_ (net)
                  0.12    0.00    2.33 ^ _214_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    2.55 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    2.55 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.34    0.23    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.68   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.26    0.00    0.54 ^ _146_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.21    0.18    0.71 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _116_ (net)
                  0.21    0.00    0.71 v _149_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.01    0.11    0.29    1.00 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _123_ (net)
                  0.11    0.00    1.00 v _150_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.19    1.19 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _136_ (net)
                  0.07    0.00    1.19 v _268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.22    0.39    1.58 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _138_ (net)
                  0.22    0.00    1.58 ^ _197_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.13    0.10    1.69 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _072_ (net)
                  0.13    0.00    1.69 v _211_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     6    0.05    0.16    0.30    1.98 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.16    0.00    1.98 v _212_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    2.23 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _086_ (net)
                  0.11    0.00    2.23 v _213_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    2.33 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _087_ (net)
                  0.12    0.00    2.33 ^ _214_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    2.55 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    2.55 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.28e-03   8.06e-04   2.15e-08   7.09e-03  42.1%
Combinational          6.84e-03   2.93e-03   2.96e-08   9.77e-03  57.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-02   3.74e-03   5.10e-08   1.69e-02 100.0%
                          77.8%      22.2%       0.0%
