# Week 4 â€“ Day 2  
## Velocity Saturation & CMOS Inverter VTC

---

<details>
<summary><h2> ğŸŒŸ THEORY </h2> </summary>


### ğŸ¯ Objective
Compare **drain current** behavior in **long-channel (1.2 Âµm)** and **short-channel (0.2 Âµm)** NMOS devices using SPICE simulation.

---

### âš™ï¸ SPICE Setup

```spice
M1 vdd n100 0 0 nmos W=1.8u L=1.2u
R1 in n1 55
Vdd vdd 0 2.5
Vin in 0 2.5
.lib "025um_model.mod" CMOS_MODELS
.dc Vdd 0 2.5 0.1 Vin 0 2.5 0.2
```
ğŸ” Key Concepts
ğŸ§© 1. Velocity Saturation

When the electric field in a short-channel MOSFET becomes high, carrier velocity stops increasing linearly and saturates.
```
Condition	Velocity Relation
Low Field (E < EC)	v = Î¼n * E
High Field (E â‰¥ EC)	v â‰ˆ vsat

Typical values (Si NMOS at 300K):

Mobility (Î¼n) â‰ˆ 450 cmÂ²/VÂ·s

Saturation Velocity (vsat) â‰ˆ 10â· cm/s

Critical Field (EC = vsat / Î¼n) â‰ˆ 2Ã—10â´ V/cm
```
âš¡ 2. Current Equations

Long-Channel MOSFET:


```

ID=0.5âˆ—Î¼nâˆ—Coxâˆ—(W/L)âˆ—(VGSâˆ’VT)2âˆ—(1+Î»VDS)

```
ID=0.5âˆ—Î¼nâˆ—Coxâˆ—(W/L)âˆ—(VGSâˆ’VT)
2
âˆ—(1+Î»VDS)

Short-Channel (Velocity-Saturated):
```


ID=Î¼nâˆ—Coxâˆ—(W/L)âˆ—(VGSâˆ’VT)âˆ—VDSsatVDSsat=(vsatâˆ—L)/Î¼n


```
ID=Î¼nâˆ—Coxâˆ—(W/L)âˆ—(VGSâˆ’VT)âˆ—VDSsatVDSsat=(vsatâˆ—L)/Î¼n

Unified Model:
```

ID=Knâˆ—VGTâˆ—Vminâˆ’0.5âˆ—Knâˆ—Vmin

```
ID=Knâˆ—VGTâˆ—Vminâˆ’0.5âˆ—Knâˆ—Vmin
2
âˆ—(1+Î»VDS)

where:

Vmin = min(VGT, VDS, VDSsat)

VGT = VGS âˆ’ VT

Kn = Î¼nCox(W/L)

ğŸ§­ 3. Comparison Between Long & Short Channels
Feature	Long Channel	Short Channel
```
IDâ€“VDS	Quadratic	Linear
IDâ€“VGS	âˆ (VGS âˆ’ VT)Â²	âˆ (VGS âˆ’ VT)
Velocity	v = Î¼E	v â‰ˆ vsat
Threshold	â‰ˆ 0.8 V	â‰ˆ 0.77 V

```
Dominant Effect	Mobility	Velocity Saturation, DIBL
âš™ï¸ 4. MOSFET Operation Regions
Region	Condition	Behavior
```
Cutoff	VGS < VT	ID â‰ˆ 0
Linear	VDS < (VGS âˆ’ VT)	ID âˆ VDS
Saturation	VDS â‰¥ (VGS âˆ’ VT)	Channel pinches off, ID â‰ˆ constant
```
âš¡ CMOS Inverter Analysis
ğŸŸ£ PMOS Load Curve

Source â†’ VDD

Drain â†’ Output (Vout)

Gate â†’ Input (Vin)

Relation: Vout = VDD + VDSP

As Vout increases â†’ ID decreases â†’ capacitor charging current reduces.

ğŸ”µ NMOS Load Curve

Source â†’ GND

Drain â†’ Vout

Gate â†’ Vin

Relation: VGSN = Vin, VDSN = Vout

Direct ID vs Vout plots for different Vin values.

ğŸ”€ Combining NMOS & PMOS Curves

The intersection points of both load curves (IDN = IDP) give the operating points of the inverter.
Plotting all intersection points forms the VTC (Voltage Transfer Characteristic) curve.

ğŸ“‰ CMOS Inverter VTC Behavior (VDD = 2 V)
```
Vin (V)	Vout (V)	PMOS	NMOS	Operation
0	â‰ˆ2	ON (Linear)	OFF	Output HIGH
0.5	1.5â€“2	ON	Saturation	Output starts to fall
1.0	0.5â€“1.5	Saturation	Saturation	High-gain region
1.5	0â€“0.5	Saturation	ON	Output LOW
2.0	0	OFF	ON	Fully LOW
ğŸ§  Key Points

```

Vin = 0 â†’ Output HIGH (VDD)

Vin = VDD â†’ Output LOW (0 V)

Middle Region: both devices in saturation â†’ High gain

Static Power: very low (only one device ON at a time)

âš¡ Impact of Scaling

As device length â†“ â†’ Electric field â†‘

Velocity saturation dominates â†’ IDâ€“VGS becomes linear

Reduces gain and affects inverter slope

Modern BSIM SPICE models include this effect automatically.

ğŸ§ª LAB: Sky130 Simulation
```
Technology: Sky130 (Typical Corner)
W/L: 0.39 Âµm / 0.15 Âµm
Supply Voltage: 1.8 V
```
ğŸ”¹ a) IDâ€“VDS Sweep
ngspice day2_nfet_idvds_L015_W039.spice
plot -vdd#branch


Observation:

For small VDS â†’ Quadratic behavior

For large VDS (>1 V) â†’ Linear (velocity saturation visible)

Peak ID â‰ˆ 196 ÂµA @ VGS = 1.8 V

ğŸ”¹ b) IDâ€“VGS Sweep
ngspice day2_nfet_idvgs_L015_W039.spice
plot -vdd#branch


Observation:

ID rises linearly at high VGS

Confirms velocity saturation dominance

ğŸ”¹ c) Threshold Voltage (VT) Extraction

Steps:

Plot ID vs VGS curve

Draw a tangent in the steep region

Extend tangent to X-axis â†’ Intersection = VT

Result:
VT â‰ˆ 0.77 V (slightly lower due to DIBL)

âœ… Final Summary
```
Long-channel: ID âˆ (VGS âˆ’ VT)Â²

Short-channel: ID âˆ (VGS âˆ’ VT) â†’ velocity saturation

CMOS Inverter: Built from NMOS + PMOS load curves

High Gain Region: Both in saturation

Velocity Saturation: Crucial in modern short-channel devices

Velocity saturation reduces current drive in scaled MOSFETs.

CMOS inverter VTC shows the balance between PMOS & NMOS.

Both digital (logic switching) and analog (gain region) operations depend on this balance.
