library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nuc_core is
  generic (
    NBITS_DATA : integer := 8
    );
  port (
    clk, rst_n : in std_logic;
    pxl_raw    : in std_logic_vector(NBITS_DATA-1 downto 0);
    pxl_ref    : in std_logic_vector(NBITS_DATA-1 downto 0);
    mean_ref   : in std_logic_vector(NBITS_DATA-1 downto 0);
    pxl_out    : in std_logic_vector(NBITS_DATA-1 downto 0);
    );

end entity nuc_core;

architecture bhv of nuc_core is


begin


  

  
    
