{"/home/drako/eSim-Workspace/inverter": ["inverter-cache.lib", "inverter.bak", "inverter.net", "inverter.proj", "inverter.sch", "inverter.pro"], "/home/drako/eSim-Workspace/timer555": ["timer555.proj"], "/home/drako/eSim-Workspace/wallace": ["wallace.proj"], "/home/drako/eSim-Workspace/xor_gate": ["xor_gate.bak", "analysis", "xor_gate_Previous_Values.xml", "xor_gate.cir.out", "xor_gate.sch", "xor_gate.pro", "xor_gate1.cir", "plot_data_i.txt", "plot_data_v.txt", "bsim4v5.out", "xor_gate.proj", "xor_gate-cache.lib", "xor_gate.cir"], "/home/drako/eSim-Workspace/and_gate": ["and_gate2.cir", "and_gate.cir", "analysis", "and_gate.proj", "and_gate_Previous_Values.xml", "and_gate.sch", "and_gate.bak", "and_gate.pro", "plot_data_i.txt", "plot_data_v.txt", "and_gate.cir.out", "bsim4v5.out", "and_gate-cache.lib"], "/home/drako/eSim-Workspace/halfadder": ["halfadder-rescue.lib", "halfadder.pro", "halfadder.sch", "halfadder.proj"], "/home/drako/eSim-Workspace/andand": ["andand.proj"], "/home/drako/eSim-Workspace/wallace_2bit": ["wallace_2bit.proj", "block1.bak", "Block1.bak", "analysis", "block3.bak", "block3.sch", "wallace_2bit.pro", "block2.sch", "wallace_2bit.bak", "wallace_2bit.cir", "wallace_2bit.sch", "block2.bak", "wallace_2bit_Previous_Values.xml", "wallace_2bit-cache.lib", "wallace_2bit.cir.out", "plot_data_i.txt", "plot_data_v.txt", "block1.sch", "bsim4v5.out", "Block1.sch"], "/home/drako/eSim-Workspace/or_gate": ["or_gate.proj"], "/home/drako/eSim-Workspace/avsddac_3v3_sky130_v2/schematics/4bit_DAC": ["4bit_DAC_Previous_Values.xml", "switch.pro", "2bit_DAC_Previous_Values.xml", "4bit_DAC.sch", "switch.cir.out", "3bit_DAC_Previous_Values.xml", "switch_Previous_Values.xml", "3bit_DAC.bak", "4bit_DAC.proj", "3bit_DAC-cache.lib", "3bit_DAC.cir", "2bit_DAC.sch", "analysis", "3bit_DAC.cir.out", "4bit_DAC.bak", "3bit_DAC.sch", "2bit_DAC-cache.lib", "4bit_DAC.cir.out", "4bit_DAC.cir", "switch.sub", "2bit_DAC.sub", "switch-cache.lib", "4bit_DAC-rescue.lib", "switch.bak", "2bit_DAC.cir.out", "2bit_DAC.pro", "3bit_DAC.sub", "switch.cir", "3bit_DAC.pro", "4bit_DAC.pro", "4bit_DAC-cache.lib", "switch.sch", "2bit_DAC.bak", "2bit_DAC.cir"], "/home/drako/eSim-Workspace/halfadder1": ["xor_gate.bak", "halfadder1.bak", "and_gate.cir", "analysis", "halfadder1.proj", "halfadder1_Previous_Values.xml", "halfadder1.sch", "xor_gate_Previous_Values.xml", "xor_gate.cir.out", "and_gate_Previous_Values.xml", "and_gate.sch", "xor_gate.sch", "halfadder1.pro", "halfadder1.cir", "and_gate.bak", "halfadder1.cir.out", "halfadder1-cache.lib", "xor_gate.pro", "and_gate.pro", "xor_gate1.cir", "and_gate1.cir", "plot_data_i.txt", "plot_data_v.txt", "and_gate.cir.out", "and_gate.sub", "bsim4v5.out", "and_gate-cache.lib", "and_gaten1.cir", "xor_gate.sub", "xor_gate-cache.lib", "xor_gate.cir"], "/home/drako/eSim-Workspace/fulladder": ["fulladder.pro", "fulladder.bak", "fulladder.sch", "fulladder.proj", "fulladder-cache.lib", "fulladder.cir"], "/home/drako/eSim-Workspace/wallace2tree": ["wallace2tree.cir", "wallace2tree.sch", "wallace2tree.bak", "and_gate.sch", "wallace2tree-cache.lib", "and_gate.pro", "wallace2tree.pro"], "/home/drako/eSim-Workspace/wstage": ["wstage-cache.lib", "wstage.bak", "wstage.proj", "wstage.pro", "wstage.cir", "wstage.sch"], "/home/drako/eSim-Workspace/wallace8tree": ["wallace8tree.proj"], "/home/drako/eSim-Workspace/wstage2": ["wstage2.proj"], "/home/drako/eSim-Workspace/wallace4tree": ["wallace4tree.proj"], "/home/drako/eSim-Workspace/wallace4bit": ["wallace4bit.pro", "xor_gate.bak", "wallace2tree.cir", "wallace4bit-cache.lib", "fulladder_Previous_Values.xml", "wallace4bit_test.cir", "wallace4bit.cir", "fulladder.pro", "halfadder.cir.out", "and_gate.cir", "fulladder.bak", "wallace2tree.sch", "fulladder.cir.out", "analysis", "wallace2tree.bak", "halfadder.cir", "wallace2tree_test.cir", "xor_gate_Previous_Values.xml", "halfadder.pro", "xor_gate.cir.out", "wallace4bit_Previous_Values.xml", "and_gate_Previous_Values.xml", "wallace4bit.bak", "and_gate.sch", "xor_gate.sch", "wallace2tree-cache.lib", "halfadder.sch", "xor_gate_test.cir", "and_gate.bak", "halfadder.bak", "wallace2tree.cir.out", "xor_gate.pro", "halfadder-cache.lib", "wallace4bit.cir.out", "fulladder.sch", "halfadder_Previous_Values.xml", "and_gate.pro", "halfadder.sub", "and_gate1.cir", "wallace4bit.proj", "fulladder-cache.lib", "plot_data_i.txt", "plot_data_v.txt", "and_gate.cir.out", "and_gate.sub", "bsim4v5.out", "wallace2tree_Previous_Values.xml", "fulladder.cir", "and_gate-cache.lib", "wallace4bit.sch", "fulladder.sub", "wallace2tree.sub", "wallace2tree.pro", "and_gaten1.cir", "xor_gate.sub", "xor_gate-cache.lib", "xor_gate.cir"], "/home/drako/eSim-Workspace/wallace3tree": ["xor_gate.bak", "fulladder_Previous_Values.xml", "fulladder.pro", "halfadder.cir.out", "and_gate.cir", "wallace3tree.bak", "fulladder.bak", "fulladder.cir.out", "analysis", "halfadder.cir", "xor_gate_Previous_Values.xml", "wallace3tree_test.cir", "halfadder.pro", "xor_gate.cir.out", "and_gate_Previous_Values.xml", "and_gate.sch", "xor_gate.sch", "wallace3tree.cir", "halfadder.sch", "wallace3tree-cache.lib", "xor_gate_test.cir", "and_gate.bak", "halfadder.bak", "wallace3tree.proj", "xor_gate.pro", "halfadder-cache.lib", "fulladder.sch", "halfadder_Previous_Values.xml", "and_gate.pro", "halfadder.sub", "wallace3tree.cir.out", "wallace3tree.sch", "wallace3tree.pro", "and_gate1.cir", "fulladder-cache.lib", "plot_data_i.txt", "plot_data_v.txt", "and_gate.cir.out", "and_gate.sub", "bsim4v5.out", "fulladder.cir", "and_gate-cache.lib", "fulladder.sub", "wallace3tree_Previous_Values.xml", "and_gaten1.cir", "xor_gate.sub", "xor_gate-cache.lib", "xor_gate.cir"]}