/*
 * This file is part of the ÂµOS++ distribution.
 *   (https://github.com/micro-os-plus)
 * Copyright (c) 2017 Liviu Ionescu.
 *
 * Permission to use, copy, modify, and/or distribute this software
 * for any purpose is hereby granted, under the terms of the MIT license.
 *
 * If a copy of the license was not distributed with this file, it can
 * be obtained from https://opensource.org/licenses/MIT/.
 */

#ifndef SIFIVE_DEVICES_FE310_DEFINES_H_
#define SIFIVE_DEVICES_FE310_DEFINES_H_

// ----------------------------------------------------------------------------

#include <stdint.h>

// ----------------------------------------------------------------------------

#define SIFIVE_FE310_GPIO_PINS_LAST_NUMBER (31u)

// ----------------------------------------------------------------------------

// The names of the RISCV_MMIO_ symbols are architecture specific,
// but their values depend on a specific device implementation.
// These definitions will be used in <riscv-arch/device-functions-inlines.h>,
// included in <micro-os-plus/device..

#define RISCV_MMIO_MTIME_ADDRESS \
  (SIFIVE_FE310_CLINT_BASE_ADDRESS + SIFIVE_FE310_CLINT_MTIME_OFFSET)
#define RISCV_MMIO_MTIMECMP_ADDRESS \
  (SIFIVE_FE310_CLINT_BASE_ADDRESS + SIFIVE_FE310_CLINT_MTIMECMP_OFFSET)

// ----------------------------------------------------------------------------
// Alternate IO Functions. To activate them, set the GPIO->iofen bits.

// IOF0. Clear the corresponding bits in GPIO->iofsel.
#define SIFIVE_FE310_GPIO_IOF0_SPI1_MASK (0x01FFul << 2u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS0_POSITION (2u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS0 (1ul << 2u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_MOSI_POSITION (3u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_MOSI (1ul << 3u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ0_POSITION (3u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ0 (1ul << 3u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_MISO_POSITION (4u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_MISO (1ul << 4u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ1_POSITION (4u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ1 (1ul << 4u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SCK_POSITION (5u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SCK (1ul << 5u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ2_POSITION (6u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ2 (1ul << 6u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ3_POSITION (7u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_DQ3 (1ul << 7u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS1_POSITION (8u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS1 (1ul << 8u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS2_POSITION (9u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS2 (1ul << 9u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS3_POSITION (10u)
#define SIFIVE_FE310_GPIO_IOF0_SPI1_SS3 (1ul << 10u)

#define SIFIVE_FE310_GPIO_IOF0_UART0_MASK (0x03ul << 16u)
#define SIFIVE_FE310_GPIO_IOF0_UART0_RX_POSITION (16u)
#define SIFIVE_FE310_GPIO_IOF0_UART0_RX (1ul << 16u)
#define SIFIVE_FE310_GPIO_IOF0_UART0_TX_POSITION (17u)
#define SIFIVE_FE310_GPIO_IOF0_UART0_TX (1ul << 17u)

// IOF1. Set the corresponding bits in GPIO->iofsel.
#define SIFIVE_FE310_GPIO_IOF1_PWM0_MASK (0x0Ful << 0u)
#define SIFIVE_FE310_GPIO_IOF1_PWM1_MASK (0x0Ful << 19u)
#define SIFIVE_FE310_GPIO_IOF1_PWM2_MASK (0x0Ful << 10u)

// ----------------------------------------------------------------------------

#endif // SIFIVE_DEVICES_FE310_DEFINES_H_

// ----------------------------------------------------------------------------
