
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -7 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/GitHub/FPGA/pa.fromNetlist.tcl
# create_project -name FPGA -dir "D:/GitHub/FPGA/planAhead_run_1" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/GitHub/FPGA/seg_test.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/GitHub/FPGA} }
# set_property target_constrs_file "seg_test.ucf" [current_fileset -constrset]
Adding file 'D:/github/FPGA/seg_test.ucf' to fileset 'constrs_1'
# add_files [list {seg_test.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design seg_test.ngc ...
WARNING:NetListWriters:298 - No output is written to seg_test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file seg_test.edif ...
ngc2edif: Total memory usage is 78984 kilobytes

Parsing EDIF File [D:/GitHub/FPGA/planAhead_run_1/FPGA.data/cache/seg_test_ngc_zx.edif]
Finished Parsing EDIF File [D:/GitHub/FPGA/planAhead_run_1/FPGA.data/cache/seg_test_ngc_zx.edif]
Loading clock regions from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/github/FPGA/seg_test.ucf]
Finished Parsing UCF File [D:/github/FPGA/seg_test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 820fcb7b
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 650.633 ; gain = 177.496
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Sep 07 10:59:03 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
