verilog generated by Yosys, but memories are removed. Maybe I should put the memories back.
