void __update_tlb(struct vm_area_struct *vma, unsigned long address, pte_t pte)\r\n{\r\nunsigned long flags, pteval, vpn;\r\nif (vma && current->active_mm != vma->vm_mm)\r\nreturn;\r\nlocal_irq_save(flags);\r\nvpn = address & MMU_VPN_MASK;\r\n__raw_writel(vpn, MMU_PTEH);\r\n__raw_writel(get_asid(), MMU_PTEAEX);\r\npteval = pte.pte_low;\r\n#ifdef CONFIG_X2TLB\r\n__raw_writel(pte.pte_high, MMU_PTEA);\r\n#endif\r\npteval &= _PAGE_FLAGS_HARDWARE_MASK;\r\n#ifdef CONFIG_CACHE_WRITETHROUGH\r\npteval |= _PAGE_WT;\r\n#endif\r\n__raw_writel(pteval, MMU_PTEL);\r\nasm volatile("ldtlb": : : "memory");\r\nlocal_irq_restore(flags);\r\n}\r\nvoid local_flush_tlb_one(unsigned long asid, unsigned long page)\r\n{\r\njump_to_uncached();\r\n__raw_writel(page, MMU_UTLB_ADDRESS_ARRAY | MMU_PAGE_ASSOC_BIT);\r\n__raw_writel(asid, MMU_UTLB_ADDRESS_ARRAY2 | MMU_PAGE_ASSOC_BIT);\r\n__raw_writel(page, MMU_ITLB_ADDRESS_ARRAY | MMU_PAGE_ASSOC_BIT);\r\n__raw_writel(asid, MMU_ITLB_ADDRESS_ARRAY2 | MMU_PAGE_ASSOC_BIT);\r\nback_to_cached();\r\n}\r\nvoid local_flush_tlb_all(void)\r\n{\r\nunsigned long flags, status;\r\nint i;\r\nlocal_irq_save(flags);\r\njump_to_uncached();\r\nstatus = __raw_readl(MMUCR);\r\nstatus = ((status & MMUCR_URB) >> MMUCR_URB_SHIFT);\r\nif (status == 0)\r\nstatus = MMUCR_URB_NENTRIES;\r\nfor (i = 0; i < status; i++)\r\n__raw_writel(0x0, MMU_UTLB_ADDRESS_ARRAY | (i << 8));\r\nfor (i = 0; i < 4; i++)\r\n__raw_writel(0x0, MMU_ITLB_ADDRESS_ARRAY | (i << 8));\r\nback_to_cached();\r\nctrl_barrier();\r\nlocal_irq_restore(flags);\r\n}
