// Seed: 1431966653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5[-1] = -1'h0;
endmodule
module module_1 #(
    parameter id_1  = 32'd58,
    parameter id_10 = 32'd98,
    parameter id_19 = 32'd37,
    parameter id_3  = 32'd50,
    parameter id_6  = 32'd98,
    parameter id_7  = 32'd29
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output logic [7:0] id_12;
  input wire id_11;
  inout wire _id_10;
  inout wor id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_9 = 1 - id_2;
  module_0 modCall_1 (
      id_14,
      id_2,
      id_2,
      id_2,
      id_16,
      id_15,
      id_9,
      id_9,
      id_14,
      id_8,
      id_2,
      id_2,
      id_9,
      id_8,
      id_8,
      id_11,
      id_5
  );
  assign id_12 = id_17;
  logic [-1 'b0 : 1] _id_19 = id_7 && -1 && id_17 && -1'h0 && 1 && 1'b0, id_20;
  always deassign id_15;
  wire [id_19 : id_6] id_21;
  assign id_12[id_3] = -1'b0;
  assign id_10 = id_11;
  wire [id_7  ^  -1 : id_10] id_22;
  assign id_16[id_1] = id_2;
endmodule
