<h1 align="center">Pratik Suryawanshi (PS_O5)</h1>
<h3 align="center">SoC & HPC Architect | ARM & RISC-V | CUDA | Embedded AI</h3>

<p align="center">
  <i>Specializing in Heterogeneous Computing, Hardware-Software Co-Design, and Scientific AI.</i>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/HPC-CUDA%20%7C%20OpenMP%20%7C%20MPI-76B900?logo=nvidia&logoColor=white"/>
  <img src="https://img.shields.io/badge/AI%20Acceleration-PyTorch%20%7C%20TinyML%20%7C%20GNNs-EE4C2C?logo=pytorch&logoColor=white"/>
  <br>
  <img src="https://img.shields.io/badge/Architecture-ARM--V%20%7C%20RISC-0091BD?logo=arm&logoColor=white"/>
  <img src="https://img.shields.io/badge/Silicon-Verilog%20%7C%20SystemVerilog-blue?logo=intel&logoColor=white"/>
  <img src="https://img.shields.io/badge/Embedded-FreeRTOS%20%7C%20Linux%20Kernel-FCC624?logo=linux&logoColor=black"/>
  <br>
  <img src="https://img.shields.io/badge/SciComp-Navier--Stokes%20%7C%20Maxwell's%20Eq-ff69b4?logo=wolframmathematica&logoColor=white"/>
  <img src="https://img.shields.io/badge/Focus-Real--Time%20Determinism-critical?logo=clock&logoColor=white"/>
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/ps-o5/"> 
    <img src="https://img.shields.io/badge/Connect-LinkedIn-0077B5?logo=linkedin&logoColor=white&style=for-the-badge"/>
  </a>
  <a href="mailto:patsuryawanshi@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact_Me-D14836?logo=gmail&logoColor=white&style=for-the-badge"/>
  </a>
  <a href="https://www.researchgate.net/profile/Pratik-Suryawanshi-7">
    <img src="https://img.shields.io/badge/Research-Publications-00CCBB?logo=researchgate&logoColor=white&style=for-the-badge"/>
  </a>
</p>

---

### ðŸš€ Professional Summary
I am an R&D Engineer bridging the gap between **Scientific Computing** and **Embedded Hardware**. My work focuses on running complex physical models (PDEs) and AI inference on specialized silicon with strict real-time constraints.

* **Master's Thesis:** Real-Time Determinism of Equivariant GNNs on **RISC-V** (Bare-metal/FreeRTOS).
* **Key Interest:** Eliminating the "Real-Time Gap" in AI for Scientific Computing using **Vector Intrinsics (RVV/NEON)** and **Heterogeneous SoCs**.

---

### ðŸ› ï¸ Technical Arsenal

| Domain | Technologies & Tools |
| :--- | :--- |
| **HPC & Acceleration** | **CUDA**, OpenMP, MPI, SIMD (AVX/RVV), AHMED Library |
| **Embedded Systems** | **FreeRTOS**, Embedded Linux (Yocto), Bare-metal C, UART/I2C/SPI Drivers |
| **Hardware Design** | **RISC-V** (T-Head C906), ARM Cortex-A/M, **SystemVerilog**, SoC Partitioning |
| **Algorithms** | Numerical Methods (Elliptic PDEs), FFT/IFFT, Graph Neural Networks (GNN) |
| **DevOps & Tools** | CMake, Docker, Git, NVIDIA Nsight, Verilator |

---

### ðŸ”¬ Featured Projects & Research

> *Note: Some repositories are private for IP reasons. Detailed documentation available upon request.*

| Project | Tech Stack | Impact / Metric |
| :--- | :--- | :--- |
| **RISC-V GNN Accelerator** | `C`, `RVV Intrinsics`, `FreeRTOS` | **3.5x speedup** on MACE kernels via vectorization; achieved <1ms deterministic latency. |
| **Automotive Simulation Engine** | `CUDA`, `C++`, `NVIDIA Nsight` | Optimized GPU memory patterns for **ZF Group**, enabling real-time vehicle dynamics solving. |
| **SoC Partitioning Framework** | `Python`, `SystemC`, `Graph Theory` | Reduced NoC traffic by **40%** for **Siemens** multi-core architectures. |
| **Radar/SAR Imaging Pipeline** | `CUDA`, `OpenMP`, `Jetson TX2` | Accelerated FFT/IFFT kernels for high-fidelity radar imaging. |

---

### ðŸ§˜â€â™‚ï¸ The Human Side
When I am not optimizing kernels or debugging Verilog:
* **Music:** Classical Flute (Learning & Practice).
* **Philosophy:** Student of *Tantra* (Science of Inner Transformation) & Indian Philosophy.
* **Sport:** Swimming & Endurance Training.

---
<p align="center">
  <i>"Seeker of knowledge. Builder of ideas. Explorer of the inner and outer worlds."</i>
</p>
