FIRRTL version 1.1.0
circuit Processor :
  module RAM :
    input clock : Clock
    input reset : UInt<1>
    input io_writeEn : UInt<1>
    input io_addrIn : UInt<8>
    input io_dataIn : UInt<8>
    output io_dataOut : UInt<8>

    mem mem : @[RAM.scala 13:24]
      data-type => UInt<8>
      depth => 256
      read-latency => 1
      write-latency => 1
      reader => io_dataOut_MPORT
      writer => MPORT
      read-under-write => undefined
    reg mdr : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mdr) @[RAM.scala 15:20]
    node _GEN_0 = validif(io_writeEn, io_addrIn) @[RAM.scala 19:21]
    node _GEN_1 = validif(io_writeEn, clock) @[RAM.scala 19:21]
    node _GEN_2 = mux(io_writeEn, UInt<1>("h1"), UInt<1>("h0")) @[RAM.scala 19:21 13:24]
    node _GEN_3 = validif(io_writeEn, UInt<1>("h1")) @[RAM.scala 19:21]
    node _GEN_4 = validif(io_writeEn, io_dataIn) @[RAM.scala 19:21]
    node _GEN_5 = validif(UInt<1>("h1"), io_addrIn) @[RAM.scala 23:{25,25}]
    node _io_dataOut_WIRE = _GEN_5 @[RAM.scala 23:25]
    node _io_dataOut_T = or(_io_dataOut_WIRE, UInt<8>("h0")) @[RAM.scala 23:25]
    node _io_dataOut_T_1 = bits(_io_dataOut_T, 7, 0) @[RAM.scala 23:25]
    node _GEN_6 = mux(UInt<1>("h1"), UInt<1>("h1"), UInt<1>("h0")) @[RAM.scala 13:24 23:{25,25}]
    node _GEN_7 = validif(UInt<1>("h1"), _io_dataOut_T_1) @[RAM.scala 23:{25,25}]
    node _GEN_8 = validif(UInt<1>("h1"), clock) @[RAM.scala 23:{25,25}]
    io_dataOut <= mem.io_dataOut_MPORT.data @[RAM.scala 23:14]
    mem.io_dataOut_MPORT.addr <= _GEN_7
    mem.io_dataOut_MPORT.en <= _GEN_6
    mem.io_dataOut_MPORT.clk <= _GEN_8
    mem.MPORT.addr <= _GEN_0
    mem.MPORT.en <= _GEN_2
    mem.MPORT.clk <= _GEN_1
    mem.MPORT.data <= _GEN_4
    mem.MPORT.mask <= _GEN_3
    mdr <= mux(reset, UInt<8>("h0"), mdr) @[RAM.scala 15:{20,20,20}]

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_op1Load : UInt<1>
    input io_op2Load : UInt<1>
    input io_addSig : UInt<1>
    input io_subSig : UInt<1>
    input io_divSig : UInt<1>
    input io_mulSig : UInt<1>
    input io_modSig : UInt<1>
    input io_incSig : UInt<1>
    input io_decSig : UInt<1>
    input io_op1In : UInt<8>
    input io_op2In : UInt<8>
    output io_resultOut : UInt<8>
    output io_zeroFlag : UInt<1>
    output io_carryFlag : UInt<1>

    reg op1Reg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), op1Reg) @[ALU.scala 20:25]
    reg op2Reg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), op2Reg) @[ALU.scala 21:25]
    reg resultReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), resultReg) @[ALU.scala 22:28]
    reg zeroFlagReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), zeroFlagReg) @[ALU.scala 23:30]
    reg carryFlagReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), carryFlagReg) @[ALU.scala 24:31]
    node _GEN_0 = mux(io_op1Load, io_op1In, op1Reg) @[ALU.scala 26:23 27:16 20:25]
    node _GEN_1 = mux(io_op2Load, io_op2In, op2Reg) @[ALU.scala 30:23 31:16 21:25]
    node _resultReg_T = add(op1Reg, op2Reg) @[ALU.scala 35:29]
    node _resultReg_T_1 = tail(_resultReg_T, 1) @[ALU.scala 35:29]
    node _GEN_2 = mux(io_addSig, _resultReg_T_1, resultReg) @[ALU.scala 34:22 35:19 22:28]
    node _resultReg_T_2 = sub(op1Reg, op2Reg) @[ALU.scala 39:29]
    node _resultReg_T_3 = tail(_resultReg_T_2, 1) @[ALU.scala 39:29]
    node _GEN_3 = mux(io_subSig, _resultReg_T_3, _GEN_2) @[ALU.scala 38:22 39:19]
    node _resultReg_T_4 = mul(op1Reg, op2Reg) @[ALU.scala 43:29]
    node _GEN_4 = mux(io_mulSig, _resultReg_T_4, _GEN_3) @[ALU.scala 42:22 43:19]
    node _resultReg_T_5 = div(op1Reg, op2Reg) @[ALU.scala 47:29]
    node _GEN_5 = mux(io_divSig, _resultReg_T_5, _GEN_4) @[ALU.scala 46:22 47:19]
    node _resultReg_T_6 = rem(op1Reg, op2Reg) @[ALU.scala 51:29]
    node _GEN_6 = mux(io_modSig, _resultReg_T_6, _GEN_5) @[ALU.scala 50:22 51:19]
    node _resultReg_T_7 = add(op1Reg, UInt<1>("h1")) @[ALU.scala 55:29]
    node _resultReg_T_8 = tail(_resultReg_T_7, 1) @[ALU.scala 55:29]
    node _GEN_7 = mux(io_incSig, _resultReg_T_8, _GEN_6) @[ALU.scala 54:22 55:19]
    node _resultReg_T_9 = sub(op1Reg, UInt<1>("h1")) @[ALU.scala 59:29]
    node _resultReg_T_10 = tail(_resultReg_T_9, 1) @[ALU.scala 59:29]
    node _GEN_8 = mux(io_decSig, _resultReg_T_10, _GEN_7) @[ALU.scala 58:22 59:19]
    node _T = eq(resultReg, UInt<1>("h0")) @[ALU.scala 62:21]
    node _T_1 = eq(op1Reg, op2Reg) @[ALU.scala 62:39]
    node _T_2 = or(_T, _T_1) @[ALU.scala 62:29]
    node _GEN_9 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 62:51 63:21 65:21]
    io_resultOut <= resultReg @[ALU.scala 68:18]
    io_zeroFlag <= zeroFlagReg @[ALU.scala 69:17]
    io_carryFlag <= carryFlagReg @[ALU.scala 70:18]
    op1Reg <= mux(reset, UInt<8>("h0"), _GEN_0) @[ALU.scala 20:{25,25}]
    op2Reg <= mux(reset, UInt<8>("h0"), _GEN_1) @[ALU.scala 21:{25,25}]
    resultReg <= bits(mux(reset, UInt<8>("h1"), _GEN_8), 7, 0) @[ALU.scala 22:{28,28}]
    zeroFlagReg <= mux(reset, UInt<1>("h0"), _GEN_9) @[ALU.scala 23:{30,30}]
    carryFlagReg <= mux(reset, UInt<1>("h0"), carryFlagReg) @[ALU.scala 24:{31,31,31}]

  module Processor :
    input clock : Clock
    input reset : UInt<1>
    output io_finished : UInt<1>

    inst ram of RAM @[Processor.scala 78:19]
    inst alu of ALU @[Processor.scala 89:19]
    reg finishedReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), finishedReg) @[Processor.scala 75:28]
    reg instructionPointerReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), instructionPointerReg) @[Processor.scala 81:38]
    reg aReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), aReg) @[Processor.scala 82:21]
    reg bReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), bReg) @[Processor.scala 83:21]
    reg cReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), cReg) @[Processor.scala 84:21]
    reg stackPointerReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), stackPointerReg) @[Processor.scala 85:32]
    reg mdr : UInt<8>, clock with :
      reset => (UInt<1>("h0"), mdr) @[Processor.scala 86:20]
    reg currentState : UInt<3>, clock with :
      reset => (UInt<1>("h0"), currentState) @[Processor.scala 91:29]
    reg dataRegister : UInt<8>, clock with :
      reset => (UInt<1>("h0"), dataRegister) @[Processor.scala 92:29]
    reg instruction_opcode : UInt<8>, clock with :
      reset => (UInt<1>("h0"), instruction_opcode) @[Processor.scala 95:28]
    reg instruction_operands_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), instruction_operands_0) @[Processor.scala 95:28]
    reg instruction_operands_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), instruction_operands_1) @[Processor.scala 95:28]
    reg bytesToRead : UInt<2>, clock with :
      reset => (UInt<1>("h0"), bytesToRead) @[Processor.scala 102:28]
    reg operandCount : UInt<2>, clock with :
      reset => (UInt<1>("h0"), operandCount) @[Processor.scala 103:29]
    reg tStateCount_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), tStateCount_value) @[Counter.scala 61:40]
    node _T = asUInt(UInt<1>("h0")) @[Processor.scala 146:25]
    node _T_1 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_2 = eq(_T, _T_1) @[Processor.scala 146:25]
    node _T_3 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 149:31]
    node wrap = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
    node _T_4 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 153:39]
    node _GEN_0 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 153:48 155:16]
    node _T_5 = asUInt(UInt<1>("h1")) @[Processor.scala 146:25]
    node _T_6 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_7 = eq(_T_5, _T_6) @[Processor.scala 146:25]
    node _T_12 = asUInt(UInt<2>("h2")) @[Processor.scala 146:25]
    node _T_13 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_14 = eq(_T_12, _T_13) @[Processor.scala 146:25]
    node _T_49 = asUInt(UInt<2>("h3")) @[Processor.scala 146:25]
    node _T_50 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_51 = eq(_T_49, _T_50) @[Processor.scala 146:25]
    node _T_53 = asUInt(UInt<3>("h4")) @[Processor.scala 146:25]
    node _T_54 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_55 = eq(_T_53, _T_54) @[Processor.scala 146:25]
    node _T_57 = asUInt(UInt<3>("h5")) @[Processor.scala 146:25]
    node _T_58 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_59 = eq(_T_57, _T_58) @[Processor.scala 146:25]
    node _T_60 = eq(UInt<1>("h0"), instruction_opcode) @[Processor.scala 326:23]
    node _T_67 = eq(UInt<1>("h1"), instruction_opcode) @[Processor.scala 326:23]
    node _T_73 = eq(UInt<2>("h2"), instruction_opcode) @[Processor.scala 326:23]
    node _T_79 = eq(UInt<2>("h3"), instruction_opcode) @[Processor.scala 326:23]
    node _T_84 = eq(UInt<3>("h4"), instruction_opcode) @[Processor.scala 326:23]
    node _T_93 = eq(UInt<3>("h5"), instruction_opcode) @[Processor.scala 326:23]
    node _T_102 = eq(UInt<3>("h6"), instruction_opcode) @[Processor.scala 326:23]
    node _T_103 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 501:35]
    node _T_107 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 516:43]
    node _T_108 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 521:43]
    node _GEN_155 = mux(_T_108, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 521:52 534:22]
    node _GEN_163 = mux(_T_107, UInt<1>("h0"), _GEN_155) @[Processor.scala 131:12 516:52]
    node _GEN_172 = mux(_T_103, UInt<1>("h0"), _GEN_163) @[Processor.scala 131:12 501:44]
    node _T_112 = eq(UInt<3>("h7"), instruction_opcode) @[Processor.scala 326:23]
    node _T_113 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 542:35]
    node _T_117 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 557:43]
    node _T_118 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 562:43]
    node _GEN_186 = mux(_T_118, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 562:52 575:22]
    node _GEN_194 = mux(_T_117, UInt<1>("h0"), _GEN_186) @[Processor.scala 131:12 557:52]
    node _GEN_203 = mux(_T_113, UInt<1>("h0"), _GEN_194) @[Processor.scala 131:12 542:44]
    node _T_122 = eq(UInt<4>("h8"), instruction_opcode) @[Processor.scala 326:23]
    node _T_123 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 584:35]
    node _T_127 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 598:43]
    node _T_131 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 613:43]
    node _T_132 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 617:43]
    node _GEN_217 = mux(_T_132, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 617:52 619:22]
    node _GEN_225 = mux(_T_131, UInt<1>("h0"), _GEN_217) @[Processor.scala 131:12 613:52]
    node _GEN_234 = mux(_T_127, UInt<1>("h0"), _GEN_225) @[Processor.scala 131:12 598:52]
    node _GEN_244 = mux(_T_123, UInt<1>("h0"), _GEN_234) @[Processor.scala 131:12 584:44]
    node _T_136 = eq(UInt<4>("h9"), instruction_opcode) @[Processor.scala 326:23]
    node _T_137 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 639:35]
    node _T_141 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 654:43]
    node _T_142 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 658:43]
    node _T_143 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 663:43]
    node _T_144 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 667:43]
    node _GEN_258 = mux(_T_144, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 667:52 669:22]
    node _GEN_266 = mux(_T_143, UInt<1>("h0"), _GEN_258) @[Processor.scala 131:12 663:52]
    node _GEN_274 = mux(_T_142, UInt<1>("h0"), _GEN_266) @[Processor.scala 131:12 658:52]
    node _GEN_283 = mux(_T_141, UInt<1>("h0"), _GEN_274) @[Processor.scala 131:12 654:52]
    node _GEN_293 = mux(_T_137, UInt<1>("h0"), _GEN_283) @[Processor.scala 131:12 639:44]
    node _T_148 = eq(UInt<5>("h1c"), instruction_opcode) @[Processor.scala 326:23]
    node _T_149 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 688:35]
    node _T_153 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 703:43]
    node _T_154 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 708:43]
    node _T_155 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 712:43]
    node _GEN_307 = mux(_T_155, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 712:52 714:22]
    node _GEN_315 = mux(_T_154, UInt<1>("h0"), _GEN_307) @[Processor.scala 131:12 708:52]
    node _GEN_324 = mux(_T_153, UInt<1>("h0"), _GEN_315) @[Processor.scala 131:12 703:52]
    node _GEN_334 = mux(_T_149, UInt<1>("h0"), _GEN_324) @[Processor.scala 131:12 688:44]
    node _T_159 = eq(UInt<4>("ha"), instruction_opcode) @[Processor.scala 326:23]
    node _T_160 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 734:35]
    node _T_164 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 748:43]
    node _T_168 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 763:43]
    node _T_169 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 767:43]
    node _GEN_351 = mux(_T_169, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 767:52 769:22]
    node _GEN_359 = mux(_T_168, UInt<1>("h0"), _GEN_351) @[Processor.scala 131:12 763:52]
    node _GEN_368 = mux(_T_164, UInt<1>("h0"), _GEN_359) @[Processor.scala 131:12 748:52]
    node _GEN_378 = mux(_T_160, UInt<1>("h0"), _GEN_368) @[Processor.scala 131:12 734:44]
    node _T_173 = eq(UInt<4>("hb"), instruction_opcode) @[Processor.scala 326:23]
    node _T_174 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 789:35]
    node _T_178 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 804:43]
    node _T_179 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 808:43]
    node _T_180 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 813:43]
    node _T_181 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 817:43]
    node _GEN_392 = mux(_T_181, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 817:52 819:22]
    node _GEN_400 = mux(_T_180, UInt<1>("h0"), _GEN_392) @[Processor.scala 131:12 813:52]
    node _GEN_408 = mux(_T_179, UInt<1>("h0"), _GEN_400) @[Processor.scala 131:12 808:52]
    node _GEN_417 = mux(_T_178, UInt<1>("h0"), _GEN_408) @[Processor.scala 131:12 804:52]
    node _GEN_427 = mux(_T_174, UInt<1>("h0"), _GEN_417) @[Processor.scala 131:12 789:44]
    node _T_185 = eq(UInt<5>("h1d"), instruction_opcode) @[Processor.scala 326:23]
    node _T_186 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 839:35]
    node _T_190 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 854:43]
    node _T_191 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 859:43]
    node _T_192 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 863:43]
    node _GEN_441 = mux(_T_192, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 863:52 865:22]
    node _GEN_449 = mux(_T_191, UInt<1>("h0"), _GEN_441) @[Processor.scala 131:12 859:52]
    node _GEN_458 = mux(_T_190, UInt<1>("h0"), _GEN_449) @[Processor.scala 131:12 854:52]
    node _GEN_468 = mux(_T_186, UInt<1>("h0"), _GEN_458) @[Processor.scala 131:12 839:44]
    node _T_196 = eq(UInt<5>("h16"), instruction_opcode) @[Processor.scala 326:23]
    node _T_197 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 884:35]
    node _T_201 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 898:43]
    node _T_205 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 913:43]
    node _T_206 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 917:43]
    node _GEN_485 = mux(_T_206, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 917:52 919:22]
    node _GEN_493 = mux(_T_205, UInt<1>("h0"), _GEN_485) @[Processor.scala 131:12 913:52]
    node _GEN_502 = mux(_T_201, UInt<1>("h0"), _GEN_493) @[Processor.scala 131:12 898:52]
    node _GEN_512 = mux(_T_197, UInt<1>("h0"), _GEN_502) @[Processor.scala 131:12 884:44]
    node _T_210 = eq(UInt<5>("h19"), instruction_opcode) @[Processor.scala 326:23]
    node _T_211 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 939:35]
    node _T_215 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 954:43]
    node _T_216 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 958:43]
    node _T_217 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 963:43]
    node _T_218 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 967:43]
    node _GEN_526 = mux(_T_218, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 967:52 969:22]
    node _GEN_534 = mux(_T_217, UInt<1>("h0"), _GEN_526) @[Processor.scala 131:12 963:52]
    node _GEN_542 = mux(_T_216, UInt<1>("h0"), _GEN_534) @[Processor.scala 131:12 958:52]
    node _GEN_551 = mux(_T_215, UInt<1>("h0"), _GEN_542) @[Processor.scala 131:12 954:52]
    node _GEN_561 = mux(_T_211, UInt<1>("h0"), _GEN_551) @[Processor.scala 131:12 939:44]
    node _T_222 = eq(UInt<5>("h1e"), instruction_opcode) @[Processor.scala 326:23]
    node _T_223 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 989:35]
    node _T_227 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1004:43]
    node _T_228 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1009:43]
    node _T_229 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1013:43]
    node _GEN_575 = mux(_T_229, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1013:52 1015:22 131:12]
    node _GEN_583 = mux(_T_228, UInt<1>("h0"), _GEN_575) @[Processor.scala 1009:52 131:12]
    node _GEN_592 = mux(_T_227, UInt<1>("h0"), _GEN_583) @[Processor.scala 1004:52 131:12]
    node _GEN_602 = mux(_T_223, UInt<1>("h0"), _GEN_592) @[Processor.scala 131:12 989:44]
    node _T_233 = eq(UInt<5>("h17"), instruction_opcode) @[Processor.scala 326:23]
    node _T_234 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1034:35]
    node _T_238 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1048:43]
    node _T_242 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1063:43]
    node _T_243 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1067:43]
    node _GEN_619 = mux(_T_243, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1067:52 1069:22 131:12]
    node _GEN_627 = mux(_T_242, UInt<1>("h0"), _GEN_619) @[Processor.scala 1063:52 131:12]
    node _GEN_636 = mux(_T_238, UInt<1>("h0"), _GEN_627) @[Processor.scala 1048:52 131:12]
    node _GEN_646 = mux(_T_234, UInt<1>("h0"), _GEN_636) @[Processor.scala 1034:44 131:12]
    node _T_247 = eq(UInt<5>("h1a"), instruction_opcode) @[Processor.scala 326:23]
    node _T_248 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1089:35]
    node _T_252 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1104:43]
    node _T_253 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1108:43]
    node _T_254 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1113:43]
    node _T_255 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 1117:43]
    node _GEN_660 = mux(_T_255, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1117:52 1119:22 131:12]
    node _GEN_668 = mux(_T_254, UInt<1>("h0"), _GEN_660) @[Processor.scala 1113:52 131:12]
    node _GEN_676 = mux(_T_253, UInt<1>("h0"), _GEN_668) @[Processor.scala 1108:52 131:12]
    node _GEN_685 = mux(_T_252, UInt<1>("h0"), _GEN_676) @[Processor.scala 1104:52 131:12]
    node _GEN_695 = mux(_T_248, UInt<1>("h0"), _GEN_685) @[Processor.scala 1089:44 131:12]
    node _T_259 = eq(UInt<5>("h1f"), instruction_opcode) @[Processor.scala 326:23]
    node _T_260 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1139:35]
    node _T_264 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1154:43]
    node _T_265 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1159:43]
    node _T_266 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1163:43]
    node _GEN_709 = mux(_T_266, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1163:52 1165:22 131:12]
    node _GEN_717 = mux(_T_265, UInt<1>("h0"), _GEN_709) @[Processor.scala 1159:52 131:12]
    node _GEN_726 = mux(_T_264, UInt<1>("h0"), _GEN_717) @[Processor.scala 1154:52 131:12]
    node _GEN_736 = mux(_T_260, UInt<1>("h0"), _GEN_726) @[Processor.scala 1139:44 131:12]
    node _T_270 = eq(UInt<5>("h18"), instruction_opcode) @[Processor.scala 326:23]
    node _T_271 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1184:35]
    node _T_275 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1198:43]
    node _T_279 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1213:43]
    node _T_280 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1217:43]
    node _GEN_753 = mux(_T_280, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1217:52 1219:22 131:12]
    node _GEN_761 = mux(_T_279, UInt<1>("h0"), _GEN_753) @[Processor.scala 1213:52 131:12]
    node _GEN_770 = mux(_T_275, UInt<1>("h0"), _GEN_761) @[Processor.scala 1198:52 131:12]
    node _GEN_780 = mux(_T_271, UInt<1>("h0"), _GEN_770) @[Processor.scala 1184:44 131:12]
    node _T_284 = eq(UInt<5>("h1b"), instruction_opcode) @[Processor.scala 326:23]
    node _T_285 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1239:35]
    node _T_289 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1254:43]
    node _T_290 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1258:43]
    node _T_291 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1263:43]
    node _T_292 = eq(tStateCount_value, UInt<3>("h4")) @[Processor.scala 1267:43]
    node _GEN_794 = mux(_T_292, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1267:52 1269:22 131:12]
    node _GEN_802 = mux(_T_291, UInt<1>("h0"), _GEN_794) @[Processor.scala 1263:52 131:12]
    node _GEN_810 = mux(_T_290, UInt<1>("h0"), _GEN_802) @[Processor.scala 1258:52 131:12]
    node _GEN_819 = mux(_T_289, UInt<1>("h0"), _GEN_810) @[Processor.scala 1254:52 131:12]
    node _GEN_829 = mux(_T_285, UInt<1>("h0"), _GEN_819) @[Processor.scala 1239:44 131:12]
    node _T_296 = eq(UInt<6>("h20"), instruction_opcode) @[Processor.scala 326:23]
    node _T_297 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1289:35]
    node _T_301 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1304:43]
    node _T_302 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1309:43]
    node _T_303 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1313:43]
    node _GEN_843 = mux(_T_303, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 131:12 1313:52 1315:22]
    node _GEN_851 = mux(_T_302, UInt<1>("h0"), _GEN_843) @[Processor.scala 1309:52 131:12]
    node _GEN_860 = mux(_T_301, UInt<1>("h0"), _GEN_851) @[Processor.scala 1304:52 131:12]
    node _GEN_870 = mux(_T_297, UInt<1>("h0"), _GEN_860) @[Processor.scala 1289:44 131:12]
    node _GEN_1118 = mux(_T_296, _GEN_870, UInt<1>("h0")) @[Processor.scala 131:12 326:23]
    node _GEN_1135 = mux(_T_284, _GEN_829, _GEN_1118) @[Processor.scala 326:23]
    node _GEN_1150 = mux(_T_270, _GEN_780, _GEN_1135) @[Processor.scala 326:23]
    node _GEN_1166 = mux(_T_259, _GEN_736, _GEN_1150) @[Processor.scala 326:23]
    node _GEN_1184 = mux(_T_247, _GEN_695, _GEN_1166) @[Processor.scala 326:23]
    node _GEN_1200 = mux(_T_233, _GEN_646, _GEN_1184) @[Processor.scala 326:23]
    node _GEN_1217 = mux(_T_222, _GEN_602, _GEN_1200) @[Processor.scala 326:23]
    node _GEN_1236 = mux(_T_210, _GEN_561, _GEN_1217) @[Processor.scala 326:23]
    node _GEN_1253 = mux(_T_196, _GEN_512, _GEN_1236) @[Processor.scala 326:23]
    node _GEN_1271 = mux(_T_185, _GEN_468, _GEN_1253) @[Processor.scala 326:23]
    node _GEN_1291 = mux(_T_173, _GEN_427, _GEN_1271) @[Processor.scala 326:23]
    node _GEN_1309 = mux(_T_159, _GEN_378, _GEN_1291) @[Processor.scala 326:23]
    node _GEN_1328 = mux(_T_148, _GEN_334, _GEN_1309) @[Processor.scala 326:23]
    node _GEN_1349 = mux(_T_136, _GEN_293, _GEN_1328) @[Processor.scala 326:23]
    node _GEN_1368 = mux(_T_122, _GEN_244, _GEN_1349) @[Processor.scala 326:23]
    node _GEN_1390 = mux(_T_112, _GEN_203, _GEN_1368) @[Processor.scala 326:23]
    node _GEN_1411 = mux(_T_102, _GEN_172, _GEN_1390) @[Processor.scala 326:23]
    node _GEN_1436 = mux(_T_93, UInt<1>("h0"), _GEN_1411) @[Processor.scala 131:12 326:23]
    node _GEN_1459 = mux(_T_84, UInt<1>("h0"), _GEN_1436) @[Processor.scala 131:12 326:23]
    node _GEN_1481 = mux(_T_79, UInt<1>("h0"), _GEN_1459) @[Processor.scala 131:12 326:23]
    node _GEN_1503 = mux(_T_73, UInt<1>("h0"), _GEN_1481) @[Processor.scala 131:12 326:23]
    node _GEN_1526 = mux(_T_67, UInt<1>("h0"), _GEN_1503) @[Processor.scala 131:12 326:23]
    node _GEN_1549 = mux(_T_60, UInt<1>("h0"), _GEN_1526) @[Processor.scala 131:12 326:23]
    node _GEN_1573 = mux(_T_59, _GEN_1549, UInt<1>("h0")) @[Processor.scala 131:12 146:25]
    node _GEN_1601 = mux(_T_55, UInt<1>("h0"), _GEN_1573) @[Processor.scala 131:12 146:25]
    node _GEN_1630 = mux(_T_51, UInt<1>("h0"), _GEN_1601) @[Processor.scala 131:12 146:25]
    node _GEN_1659 = mux(_T_14, UInt<1>("h0"), _GEN_1630) @[Processor.scala 131:12 146:25]
    node _GEN_1689 = mux(_T_7, UInt<1>("h0"), _GEN_1659) @[Processor.scala 131:12 146:25]
    node _GEN_1719 = mux(_T_2, UInt<1>("h0"), _GEN_1689) @[Processor.scala 131:12 146:25]
    node resultEn = _GEN_1719 @[Processor.scala 111:29]
    node _T_68 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 371:35]
    node _T_72 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 384:42]
    node _GEN_69 = mux(_T_72, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 384:51 385:19 129:9]
    node _GEN_74 = mux(_T_68, UInt<1>("h0"), _GEN_69) @[Processor.scala 371:44 129:9]
    node _GEN_1516 = mux(_T_67, _GEN_74, UInt<1>("h0")) @[Processor.scala 326:23 129:9]
    node _GEN_1544 = mux(_T_60, UInt<1>("h0"), _GEN_1516) @[Processor.scala 326:23 129:9]
    node _GEN_1568 = mux(_T_59, _GEN_1544, UInt<1>("h0")) @[Processor.scala 146:25 129:9]
    node _GEN_1596 = mux(_T_55, UInt<1>("h0"), _GEN_1568) @[Processor.scala 146:25 129:9]
    node _GEN_1625 = mux(_T_51, UInt<1>("h0"), _GEN_1596) @[Processor.scala 146:25 129:9]
    node _GEN_1654 = mux(_T_14, UInt<1>("h0"), _GEN_1625) @[Processor.scala 146:25 129:9]
    node _GEN_1685 = mux(_T_7, UInt<1>("h0"), _GEN_1654) @[Processor.scala 146:25 129:9]
    node _GEN_1715 = mux(_T_2, UInt<1>("h0"), _GEN_1685) @[Processor.scala 146:25 129:9]
    node op2En = _GEN_1715 @[Processor.scala 109:26]
    node _T_307 = eq(UInt<4>("hc"), instruction_opcode) @[Processor.scala 326:23]
    node _T_308 = eq(UInt<4>("hd"), instruction_opcode) @[Processor.scala 326:23]
    node zeroFlag = alu.io_zeroFlag @[Processor.scala 123:29 1571:12]
    node _GEN_875 = mux(zeroFlag, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1341:27 1342:19 128:9]
    node _T_309 = eq(UInt<4>("he"), instruction_opcode) @[Processor.scala 326:23]
    node _T_310 = eq(zeroFlag, UInt<1>("h0")) @[Processor.scala 1350:17]
    node _GEN_877 = mux(_T_310, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1350:28 1351:19 128:9]
    node _T_311 = eq(UInt<4>("hf"), instruction_opcode) @[Processor.scala 326:23]
    node _T_320 = eq(UInt<5>("h11"), instruction_opcode) @[Processor.scala 326:23]
    node _T_327 = eq(UInt<5>("h12"), instruction_opcode) @[Processor.scala 326:23]
    node _T_334 = eq(UInt<5>("h14"), instruction_opcode) @[Processor.scala 326:23]
    node _T_335 = eq(UInt<5>("h10"), instruction_opcode) @[Processor.scala 326:23]
    node _T_336 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1458:35]
    node _T_337 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1462:42]
    node _T_338 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1467:42]
    node _T_339 = eq(tStateCount_value, UInt<2>("h3")) @[Processor.scala 1471:42]
    node _GEN_938 = mux(_T_339, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1471:51 1473:19 128:9]
    node _GEN_944 = mux(_T_338, UInt<1>("h0"), _GEN_938) @[Processor.scala 1467:51 128:9]
    node _GEN_951 = mux(_T_337, UInt<1>("h0"), _GEN_944) @[Processor.scala 1462:51 128:9]
    node _GEN_959 = mux(_T_336, UInt<1>("h0"), _GEN_951) @[Processor.scala 1458:44 128:9]
    node _GEN_1012 = mux(_T_335, _GEN_959, UInt<1>("h0")) @[Processor.scala 326:23 128:9]
    node _GEN_1024 = mux(_T_334, UInt<1>("h0"), _GEN_1012) @[Processor.scala 326:23 128:9]
    node _GEN_1039 = mux(_T_327, UInt<1>("h0"), _GEN_1024) @[Processor.scala 326:23 128:9]
    node _GEN_1053 = mux(_T_320, UInt<1>("h0"), _GEN_1039) @[Processor.scala 326:23 128:9]
    node _GEN_1069 = mux(_T_311, UInt<1>("h0"), _GEN_1053) @[Processor.scala 326:23 128:9]
    node _GEN_1071 = mux(_T_309, _GEN_877, _GEN_1069) @[Processor.scala 326:23]
    node _GEN_1085 = mux(_T_308, _GEN_875, _GEN_1071) @[Processor.scala 326:23]
    node _GEN_1099 = mux(_T_307, UInt<1>("h1"), _GEN_1085) @[Processor.scala 1334:17 326:23]
    node _GEN_1123 = mux(_T_296, UInt<1>("h0"), _GEN_1099) @[Processor.scala 326:23 128:9]
    node _GEN_1140 = mux(_T_284, UInt<1>("h0"), _GEN_1123) @[Processor.scala 326:23 128:9]
    node _GEN_1156 = mux(_T_270, UInt<1>("h0"), _GEN_1140) @[Processor.scala 326:23 128:9]
    node _GEN_1173 = mux(_T_259, UInt<1>("h0"), _GEN_1156) @[Processor.scala 326:23 128:9]
    node _GEN_1190 = mux(_T_247, UInt<1>("h0"), _GEN_1173) @[Processor.scala 326:23 128:9]
    node _GEN_1207 = mux(_T_233, UInt<1>("h0"), _GEN_1190) @[Processor.scala 326:23 128:9]
    node _GEN_1225 = mux(_T_222, UInt<1>("h0"), _GEN_1207) @[Processor.scala 326:23 128:9]
    node _GEN_1243 = mux(_T_210, UInt<1>("h0"), _GEN_1225) @[Processor.scala 326:23 128:9]
    node _GEN_1261 = mux(_T_196, UInt<1>("h0"), _GEN_1243) @[Processor.scala 326:23 128:9]
    node _GEN_1280 = mux(_T_185, UInt<1>("h0"), _GEN_1261) @[Processor.scala 326:23 128:9]
    node _GEN_1299 = mux(_T_173, UInt<1>("h0"), _GEN_1280) @[Processor.scala 326:23 128:9]
    node _GEN_1318 = mux(_T_159, UInt<1>("h0"), _GEN_1299) @[Processor.scala 326:23 128:9]
    node _GEN_1338 = mux(_T_148, UInt<1>("h0"), _GEN_1318) @[Processor.scala 326:23 128:9]
    node _GEN_1358 = mux(_T_136, UInt<1>("h0"), _GEN_1338) @[Processor.scala 326:23 128:9]
    node _GEN_1378 = mux(_T_122, UInt<1>("h0"), _GEN_1358) @[Processor.scala 326:23 128:9]
    node _GEN_1399 = mux(_T_112, UInt<1>("h0"), _GEN_1378) @[Processor.scala 326:23 128:9]
    node _GEN_1421 = mux(_T_102, UInt<1>("h0"), _GEN_1399) @[Processor.scala 326:23 128:9]
    node _GEN_1445 = mux(_T_93, UInt<1>("h0"), _GEN_1421) @[Processor.scala 326:23 128:9]
    node _GEN_1467 = mux(_T_84, UInt<1>("h0"), _GEN_1445) @[Processor.scala 326:23 128:9]
    node _GEN_1489 = mux(_T_79, UInt<1>("h0"), _GEN_1467) @[Processor.scala 326:23 128:9]
    node _GEN_1511 = mux(_T_73, UInt<1>("h0"), _GEN_1489) @[Processor.scala 326:23 128:9]
    node _GEN_1534 = mux(_T_67, UInt<1>("h0"), _GEN_1511) @[Processor.scala 326:23 128:9]
    node _GEN_1557 = mux(_T_60, UInt<1>("h0"), _GEN_1534) @[Processor.scala 326:23 128:9]
    node _GEN_1581 = mux(_T_59, _GEN_1557, UInt<1>("h0")) @[Processor.scala 146:25 128:9]
    node _GEN_1609 = mux(_T_55, UInt<1>("h0"), _GEN_1581) @[Processor.scala 146:25 128:9]
    node _GEN_1638 = mux(_T_51, UInt<1>("h0"), _GEN_1609) @[Processor.scala 146:25 128:9]
    node _GEN_1667 = mux(_T_14, UInt<1>("h0"), _GEN_1638) @[Processor.scala 146:25 128:9]
    node _GEN_1697 = mux(_T_7, UInt<1>("h0"), _GEN_1667) @[Processor.scala 146:25 128:9]
    node _GEN_1727 = mux(_T_2, UInt<1>("h0"), _GEN_1697) @[Processor.scala 146:25 128:9]
    node op1En = _GEN_1727 @[Processor.scala 108:26]
    node _GEN_6 = mux(_T_3, UInt<1>("h0"), _GEN_0) @[Processor.scala 127:10 149:40]
    node _T_8 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 162:31]
    node _T_9 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 166:38]
    node _GEN_11 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 166:47 168:16]
    node _GEN_17 = mux(_T_8, UInt<1>("h0"), _GEN_11) @[Processor.scala 127:10 162:40]
    node _T_74 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 393:35]
    node _T_75 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 397:43]
    node _GEN_82 = mux(_T_75, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 397:52 399:20]
    node _GEN_90 = mux(_T_74, UInt<1>("h0"), _GEN_82) @[Processor.scala 127:10 393:44]
    node _T_85 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 436:35]
    node _T_89 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 449:42]
    node _GEN_115 = mux(_T_89, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 449:51 450:20]
    node _GEN_123 = mux(_T_85, UInt<1>("h0"), _GEN_115) @[Processor.scala 127:10 436:44]
    node _GEN_271 = mux(_T_142, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 658:52 660:20]
    node _GEN_281 = mux(_T_141, UInt<1>("h0"), _GEN_271) @[Processor.scala 127:10 654:52]
    node _GEN_291 = mux(_T_137, UInt<1>("h0"), _GEN_281) @[Processor.scala 127:10 639:44]
    node _GEN_405 = mux(_T_179, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 808:52 810:20]
    node _GEN_415 = mux(_T_178, UInt<1>("h0"), _GEN_405) @[Processor.scala 127:10 804:52]
    node _GEN_425 = mux(_T_174, UInt<1>("h0"), _GEN_415) @[Processor.scala 127:10 789:44]
    node _GEN_539 = mux(_T_216, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 958:52 960:20]
    node _GEN_549 = mux(_T_215, UInt<1>("h0"), _GEN_539) @[Processor.scala 127:10 954:52]
    node _GEN_559 = mux(_T_211, UInt<1>("h0"), _GEN_549) @[Processor.scala 127:10 939:44]
    node _GEN_673 = mux(_T_253, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1108:52 1110:20 127:10]
    node _GEN_683 = mux(_T_252, UInt<1>("h0"), _GEN_673) @[Processor.scala 1104:52 127:10]
    node _GEN_693 = mux(_T_248, UInt<1>("h0"), _GEN_683) @[Processor.scala 1089:44 127:10]
    node _GEN_807 = mux(_T_290, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1258:52 1260:20 127:10]
    node _GEN_817 = mux(_T_289, UInt<1>("h0"), _GEN_807) @[Processor.scala 1254:52 127:10]
    node _GEN_827 = mux(_T_285, UInt<1>("h0"), _GEN_817) @[Processor.scala 1239:44 127:10]
    node _T_328 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1425:35]
    node _T_329 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1429:42]
    node _T_330 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1433:42]
    node _GEN_917 = mux(_T_330, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 1433:51 1435:20]
    node _GEN_925 = mux(_T_329, UInt<1>("h0"), _GEN_917) @[Processor.scala 127:10 1429:51]
    node _GEN_933 = mux(_T_328, UInt<1>("h0"), _GEN_925) @[Processor.scala 127:10 1425:44]
    node _T_340 = eq(UInt<5>("h13"), instruction_opcode) @[Processor.scala 326:23]
    node _T_341 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1482:35]
    node _T_342 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1486:42]
    node _T_343 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1490:42]
    node _GEN_962 = mux(_T_343, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 127:10 1490:51 1492:20]
    node _GEN_968 = mux(_T_342, UInt<1>("h0"), _GEN_962) @[Processor.scala 127:10 1486:51]
    node _GEN_974 = mux(_T_341, UInt<1>("h0"), _GEN_968) @[Processor.scala 127:10 1482:44]
    node _GEN_1002 = mux(_T_340, _GEN_974, UInt<1>("h0")) @[Processor.scala 127:10 326:23]
    node _GEN_1015 = mux(_T_335, UInt<1>("h0"), _GEN_1002) @[Processor.scala 127:10 326:23]
    node _GEN_1026 = mux(_T_334, UInt<1>("h0"), _GEN_1015) @[Processor.scala 127:10 326:23]
    node _GEN_1032 = mux(_T_327, _GEN_933, _GEN_1026) @[Processor.scala 326:23]
    node _GEN_1049 = mux(_T_320, UInt<1>("h0"), _GEN_1032) @[Processor.scala 127:10 326:23]
    node _GEN_1065 = mux(_T_311, UInt<1>("h0"), _GEN_1049) @[Processor.scala 127:10 326:23]
    node _GEN_1081 = mux(_T_309, UInt<1>("h0"), _GEN_1065) @[Processor.scala 127:10 326:23]
    node _GEN_1095 = mux(_T_308, UInt<1>("h0"), _GEN_1081) @[Processor.scala 127:10 326:23]
    node _GEN_1109 = mux(_T_307, UInt<1>("h0"), _GEN_1095) @[Processor.scala 127:10 326:23]
    node _GEN_1128 = mux(_T_296, UInt<1>("h0"), _GEN_1109) @[Processor.scala 127:10 326:23]
    node _GEN_1132 = mux(_T_284, _GEN_827, _GEN_1128) @[Processor.scala 326:23]
    node _GEN_1155 = mux(_T_270, UInt<1>("h0"), _GEN_1132) @[Processor.scala 127:10 326:23]
    node _GEN_1172 = mux(_T_259, UInt<1>("h0"), _GEN_1155) @[Processor.scala 127:10 326:23]
    node _GEN_1181 = mux(_T_247, _GEN_693, _GEN_1172) @[Processor.scala 326:23]
    node _GEN_1205 = mux(_T_233, UInt<1>("h0"), _GEN_1181) @[Processor.scala 127:10 326:23]
    node _GEN_1223 = mux(_T_222, UInt<1>("h0"), _GEN_1205) @[Processor.scala 127:10 326:23]
    node _GEN_1233 = mux(_T_210, _GEN_559, _GEN_1223) @[Processor.scala 326:23]
    node _GEN_1258 = mux(_T_196, UInt<1>("h0"), _GEN_1233) @[Processor.scala 127:10 326:23]
    node _GEN_1277 = mux(_T_185, UInt<1>("h0"), _GEN_1258) @[Processor.scala 127:10 326:23]
    node _GEN_1288 = mux(_T_173, _GEN_425, _GEN_1277) @[Processor.scala 326:23]
    node _GEN_1314 = mux(_T_159, UInt<1>("h0"), _GEN_1288) @[Processor.scala 127:10 326:23]
    node _GEN_1334 = mux(_T_148, UInt<1>("h0"), _GEN_1314) @[Processor.scala 127:10 326:23]
    node _GEN_1346 = mux(_T_136, _GEN_291, _GEN_1334) @[Processor.scala 326:23]
    node _GEN_1373 = mux(_T_122, UInt<1>("h0"), _GEN_1346) @[Processor.scala 127:10 326:23]
    node _GEN_1394 = mux(_T_112, UInt<1>("h0"), _GEN_1373) @[Processor.scala 127:10 326:23]
    node _GEN_1416 = mux(_T_102, UInt<1>("h0"), _GEN_1394) @[Processor.scala 127:10 326:23]
    node _GEN_1440 = mux(_T_93, UInt<1>("h0"), _GEN_1416) @[Processor.scala 127:10 326:23]
    node _GEN_1450 = mux(_T_84, _GEN_123, _GEN_1440) @[Processor.scala 326:23]
    node _GEN_1476 = mux(_T_79, UInt<1>("h0"), _GEN_1450) @[Processor.scala 127:10 326:23]
    node _GEN_1494 = mux(_T_73, _GEN_90, _GEN_1476) @[Processor.scala 326:23]
    node _GEN_1520 = mux(_T_67, UInt<1>("h0"), _GEN_1494) @[Processor.scala 127:10 326:23]
    node _GEN_1546 = mux(_T_60, UInt<1>("h0"), _GEN_1520) @[Processor.scala 127:10 326:23]
    node _GEN_1570 = mux(_T_59, _GEN_1546, UInt<1>("h0")) @[Processor.scala 127:10 146:25]
    node _GEN_1598 = mux(_T_55, UInt<1>("h0"), _GEN_1570) @[Processor.scala 127:10 146:25]
    node _GEN_1627 = mux(_T_51, UInt<1>("h0"), _GEN_1598) @[Processor.scala 127:10 146:25]
    node _GEN_1656 = mux(_T_14, UInt<1>("h0"), _GEN_1627) @[Processor.scala 127:10 146:25]
    node _GEN_1672 = mux(_T_7, _GEN_17, _GEN_1656) @[Processor.scala 146:25]
    node _GEN_1702 = mux(_T_2, _GEN_6, _GEN_1672) @[Processor.scala 146:25]
    node dataEn = _GEN_1702 @[Processor.scala 107:27]
    node _GEN_4 = mux(_T_3, UInt<1>("h0"), UInt<8>("h0")) @[Processor.scala 149:40 151:13 143:24]
    node _GEN_15 = mux(_T_8, instructionPointerReg, UInt<8>("h0")) @[Processor.scala 162:40 164:13 143:24]
    node _T_61 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 344:44]
    node _T_62 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 344:44]
    node _T_63 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 344:44]
    node _GEN_57 = mux(_T_63, cReg, UInt<8>("h0")) @[Processor.scala 344:44 352:19 143:24]
    node _GEN_58 = mux(_T_62, bReg, _GEN_57) @[Processor.scala 344:44 349:19]
    node _GEN_59 = mux(_T_61, aReg, _GEN_58) @[Processor.scala 344:44 346:19]
    node _GEN_88 = mux(_T_74, instruction_operands_0, UInt<8>("h0")) @[Processor.scala 393:44 395:17 143:24]
    node _T_86 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 437:46]
    node _T_87 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 437:46]
    node _T_88 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 437:46]
    node _GEN_106 = mux(_T_88, cReg, UInt<8>("h0")) @[Processor.scala 437:46 445:21 143:24]
    node _GEN_107 = mux(_T_87, bReg, _GEN_106) @[Processor.scala 437:46 442:21]
    node _GEN_108 = mux(_T_86, aReg, _GEN_107) @[Processor.scala 437:46 439:21]
    node _GEN_121 = mux(_T_85, _GEN_108, UInt<8>("h0")) @[Processor.scala 143:24 436:44]
    node _T_94 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 468:35]
    node _T_98 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 481:42]
    node _T_99 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 482:46]
    node _T_100 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 482:46]
    node _T_101 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 482:46]
    node _GEN_131 = mux(_T_101, cReg, UInt<8>("h0")) @[Processor.scala 482:46 490:21 143:24]
    node _GEN_132 = mux(_T_100, bReg, _GEN_131) @[Processor.scala 482:46 487:21]
    node _GEN_133 = mux(_T_99, aReg, _GEN_132) @[Processor.scala 482:46 484:21]
    node _GEN_134 = mux(_T_98, _GEN_133, UInt<8>("h0")) @[Processor.scala 143:24 481:51]
    node _GEN_140 = mux(_T_94, UInt<8>("h0"), _GEN_134) @[Processor.scala 143:24 468:44]
    node _T_104 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 503:46]
    node _T_105 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 503:46]
    node _T_106 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 503:46]
    node _GEN_143 = mux(_T_106, cReg, UInt<8>("h0")) @[Processor.scala 503:46 511:21 143:24]
    node _GEN_144 = mux(_T_105, bReg, _GEN_143) @[Processor.scala 503:46 508:21]
    node _GEN_145 = mux(_T_104, aReg, _GEN_144) @[Processor.scala 503:46 505:21]
    node _GEN_165 = mux(_T_103, _GEN_145, UInt<8>("h0")) @[Processor.scala 143:24 501:44]
    node _T_114 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 544:46]
    node _T_115 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 544:46]
    node _T_116 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 544:46]
    node _GEN_174 = mux(_T_116, cReg, UInt<8>("h0")) @[Processor.scala 544:46 552:21 143:24]
    node _GEN_175 = mux(_T_115, bReg, _GEN_174) @[Processor.scala 544:46 549:21]
    node _GEN_176 = mux(_T_114, aReg, _GEN_175) @[Processor.scala 544:46 546:21]
    node _GEN_196 = mux(_T_113, _GEN_176, UInt<8>("h0")) @[Processor.scala 143:24 542:44]
    node _T_124 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 585:46]
    node _T_125 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 585:46]
    node _T_126 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 585:46]
    node _GEN_205 = mux(_T_126, cReg, UInt<8>("h0")) @[Processor.scala 585:46 593:21 143:24]
    node _GEN_206 = mux(_T_125, bReg, _GEN_205) @[Processor.scala 585:46 590:21]
    node _GEN_207 = mux(_T_124, aReg, _GEN_206) @[Processor.scala 585:46 587:21]
    node _T_128 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 600:46]
    node _T_129 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 600:46]
    node _T_130 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 600:46]
    node _GEN_208 = mux(_T_130, cReg, UInt<8>("h0")) @[Processor.scala 600:46 608:21 143:24]
    node _GEN_209 = mux(_T_129, bReg, _GEN_208) @[Processor.scala 600:46 605:21]
    node _GEN_210 = mux(_T_128, aReg, _GEN_209) @[Processor.scala 600:46 602:21]
    node _GEN_230 = mux(_T_127, _GEN_210, UInt<8>("h0")) @[Processor.scala 143:24 598:52]
    node _GEN_239 = mux(_T_123, _GEN_207, _GEN_230) @[Processor.scala 584:44]
    node _T_138 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 641:46]
    node _T_139 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 641:46]
    node _T_140 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 641:46]
    node _GEN_249 = mux(_T_140, cReg, UInt<8>("h0")) @[Processor.scala 641:46 649:21 143:24]
    node _GEN_250 = mux(_T_139, bReg, _GEN_249) @[Processor.scala 641:46 646:21]
    node _GEN_251 = mux(_T_138, aReg, _GEN_250) @[Processor.scala 641:46 643:21]
    node _GEN_279 = mux(_T_141, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 654:52 656:17 143:24]
    node _GEN_288 = mux(_T_137, _GEN_251, _GEN_279) @[Processor.scala 639:44]
    node _T_150 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 690:46]
    node _T_151 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 690:46]
    node _T_152 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 690:46]
    node _GEN_298 = mux(_T_152, cReg, UInt<8>("h0")) @[Processor.scala 690:46 698:21 143:24]
    node _GEN_299 = mux(_T_151, bReg, _GEN_298) @[Processor.scala 690:46 695:21]
    node _GEN_300 = mux(_T_150, aReg, _GEN_299) @[Processor.scala 690:46 692:21]
    node _GEN_320 = mux(_T_153, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 703:52 705:17 143:24]
    node _GEN_329 = mux(_T_149, _GEN_300, _GEN_320) @[Processor.scala 688:44]
    node _T_161 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 735:46]
    node _T_162 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 735:46]
    node _T_163 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 735:46]
    node _GEN_339 = mux(_T_163, cReg, UInt<8>("h0")) @[Processor.scala 735:46 743:21 143:24]
    node _GEN_340 = mux(_T_162, bReg, _GEN_339) @[Processor.scala 735:46 740:21]
    node _GEN_341 = mux(_T_161, aReg, _GEN_340) @[Processor.scala 735:46 737:21]
    node _T_165 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 750:46]
    node _T_166 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 750:46]
    node _T_167 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 750:46]
    node _GEN_342 = mux(_T_167, cReg, UInt<8>("h0")) @[Processor.scala 750:46 758:21 143:24]
    node _GEN_343 = mux(_T_166, bReg, _GEN_342) @[Processor.scala 750:46 755:21]
    node _GEN_344 = mux(_T_165, aReg, _GEN_343) @[Processor.scala 750:46 752:21]
    node _GEN_364 = mux(_T_164, _GEN_344, UInt<8>("h0")) @[Processor.scala 143:24 748:52]
    node _GEN_373 = mux(_T_160, _GEN_341, _GEN_364) @[Processor.scala 734:44]
    node _T_175 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 791:46]
    node _T_176 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 791:46]
    node _T_177 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 791:46]
    node _GEN_383 = mux(_T_177, cReg, UInt<8>("h0")) @[Processor.scala 791:46 799:21 143:24]
    node _GEN_384 = mux(_T_176, bReg, _GEN_383) @[Processor.scala 791:46 796:21]
    node _GEN_385 = mux(_T_175, aReg, _GEN_384) @[Processor.scala 791:46 793:21]
    node _GEN_413 = mux(_T_178, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 804:52 806:17 143:24]
    node _GEN_422 = mux(_T_174, _GEN_385, _GEN_413) @[Processor.scala 789:44]
    node _T_187 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 841:46]
    node _T_188 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 841:46]
    node _T_189 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 841:46]
    node _GEN_432 = mux(_T_189, cReg, UInt<8>("h0")) @[Processor.scala 841:46 849:21 143:24]
    node _GEN_433 = mux(_T_188, bReg, _GEN_432) @[Processor.scala 841:46 846:21]
    node _GEN_434 = mux(_T_187, aReg, _GEN_433) @[Processor.scala 841:46 843:21]
    node _GEN_454 = mux(_T_190, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 854:52 856:17 143:24]
    node _GEN_463 = mux(_T_186, _GEN_434, _GEN_454) @[Processor.scala 839:44]
    node _T_198 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 885:46]
    node _T_199 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 885:46]
    node _T_200 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 885:46]
    node _GEN_473 = mux(_T_200, cReg, UInt<8>("h0")) @[Processor.scala 885:46 893:21 143:24]
    node _GEN_474 = mux(_T_199, bReg, _GEN_473) @[Processor.scala 885:46 890:21]
    node _GEN_475 = mux(_T_198, aReg, _GEN_474) @[Processor.scala 885:46 887:21]
    node _T_202 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 900:46]
    node _T_203 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 900:46]
    node _T_204 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 900:46]
    node _GEN_476 = mux(_T_204, cReg, UInt<8>("h0")) @[Processor.scala 900:46 908:21 143:24]
    node _GEN_477 = mux(_T_203, bReg, _GEN_476) @[Processor.scala 900:46 905:21]
    node _GEN_478 = mux(_T_202, aReg, _GEN_477) @[Processor.scala 900:46 902:21]
    node _GEN_498 = mux(_T_201, _GEN_478, UInt<8>("h0")) @[Processor.scala 143:24 898:52]
    node _GEN_507 = mux(_T_197, _GEN_475, _GEN_498) @[Processor.scala 884:44]
    node _T_212 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 941:46]
    node _T_213 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 941:46]
    node _T_214 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 941:46]
    node _GEN_517 = mux(_T_214, cReg, UInt<8>("h0")) @[Processor.scala 941:46 949:21 143:24]
    node _GEN_518 = mux(_T_213, bReg, _GEN_517) @[Processor.scala 941:46 946:21]
    node _GEN_519 = mux(_T_212, aReg, _GEN_518) @[Processor.scala 941:46 943:21]
    node _GEN_547 = mux(_T_215, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 954:52 956:17 143:24]
    node _GEN_556 = mux(_T_211, _GEN_519, _GEN_547) @[Processor.scala 939:44]
    node _T_224 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 991:46]
    node _T_225 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 991:46]
    node _T_226 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 991:46]
    node _GEN_566 = mux(_T_226, cReg, UInt<8>("h0")) @[Processor.scala 991:46 999:21 143:24]
    node _GEN_567 = mux(_T_225, bReg, _GEN_566) @[Processor.scala 991:46 996:21]
    node _GEN_568 = mux(_T_224, aReg, _GEN_567) @[Processor.scala 991:46 993:21]
    node _GEN_588 = mux(_T_227, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 1004:52 1006:17 143:24]
    node _GEN_597 = mux(_T_223, _GEN_568, _GEN_588) @[Processor.scala 989:44]
    node _T_235 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1035:46]
    node _T_236 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1035:46]
    node _T_237 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1035:46]
    node _GEN_607 = mux(_T_237, cReg, UInt<8>("h0")) @[Processor.scala 1035:46 1043:21 143:24]
    node _GEN_608 = mux(_T_236, bReg, _GEN_607) @[Processor.scala 1035:46 1040:21]
    node _GEN_609 = mux(_T_235, aReg, _GEN_608) @[Processor.scala 1035:46 1037:21]
    node _T_239 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 1050:46]
    node _T_240 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 1050:46]
    node _T_241 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 1050:46]
    node _GEN_610 = mux(_T_241, cReg, UInt<8>("h0")) @[Processor.scala 1050:46 1058:21 143:24]
    node _GEN_611 = mux(_T_240, bReg, _GEN_610) @[Processor.scala 1050:46 1055:21]
    node _GEN_612 = mux(_T_239, aReg, _GEN_611) @[Processor.scala 1050:46 1052:21]
    node _GEN_632 = mux(_T_238, _GEN_612, UInt<8>("h0")) @[Processor.scala 1048:52 143:24]
    node _GEN_641 = mux(_T_234, _GEN_609, _GEN_632) @[Processor.scala 1034:44]
    node _T_249 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1091:46]
    node _T_250 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1091:46]
    node _T_251 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1091:46]
    node _GEN_651 = mux(_T_251, cReg, UInt<8>("h0")) @[Processor.scala 1091:46 1099:21 143:24]
    node _GEN_652 = mux(_T_250, bReg, _GEN_651) @[Processor.scala 1091:46 1096:21]
    node _GEN_653 = mux(_T_249, aReg, _GEN_652) @[Processor.scala 1091:46 1093:21]
    node _GEN_681 = mux(_T_252, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 1104:52 1106:17 143:24]
    node _GEN_690 = mux(_T_248, _GEN_653, _GEN_681) @[Processor.scala 1089:44]
    node _T_261 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1141:46]
    node _T_262 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1141:46]
    node _T_263 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1141:46]
    node _GEN_700 = mux(_T_263, cReg, UInt<8>("h0")) @[Processor.scala 1141:46 1149:21 143:24]
    node _GEN_701 = mux(_T_262, bReg, _GEN_700) @[Processor.scala 1141:46 1146:21]
    node _GEN_702 = mux(_T_261, aReg, _GEN_701) @[Processor.scala 1141:46 1143:21]
    node _GEN_722 = mux(_T_264, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 1154:52 1156:17 143:24]
    node _GEN_731 = mux(_T_260, _GEN_702, _GEN_722) @[Processor.scala 1139:44]
    node _T_272 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1185:46]
    node _T_273 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1185:46]
    node _T_274 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1185:46]
    node _GEN_741 = mux(_T_274, cReg, UInt<8>("h0")) @[Processor.scala 1185:46 1193:21 143:24]
    node _GEN_742 = mux(_T_273, bReg, _GEN_741) @[Processor.scala 1185:46 1190:21]
    node _GEN_743 = mux(_T_272, aReg, _GEN_742) @[Processor.scala 1185:46 1187:21]
    node _T_276 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 1200:46]
    node _T_277 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 1200:46]
    node _T_278 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 1200:46]
    node _GEN_744 = mux(_T_278, cReg, UInt<8>("h0")) @[Processor.scala 1200:46 1208:21 143:24]
    node _GEN_745 = mux(_T_277, bReg, _GEN_744) @[Processor.scala 1200:46 1205:21]
    node _GEN_746 = mux(_T_276, aReg, _GEN_745) @[Processor.scala 1200:46 1202:21]
    node _GEN_766 = mux(_T_275, _GEN_746, UInt<8>("h0")) @[Processor.scala 1198:52 143:24]
    node _GEN_775 = mux(_T_271, _GEN_743, _GEN_766) @[Processor.scala 1184:44]
    node _T_286 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1241:46]
    node _T_287 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1241:46]
    node _T_288 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1241:46]
    node _GEN_785 = mux(_T_288, cReg, UInt<8>("h0")) @[Processor.scala 1241:46 1249:21 143:24]
    node _GEN_786 = mux(_T_287, bReg, _GEN_785) @[Processor.scala 1241:46 1246:21]
    node _GEN_787 = mux(_T_286, aReg, _GEN_786) @[Processor.scala 1241:46 1243:21]
    node _GEN_815 = mux(_T_289, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 1254:52 1256:17 143:24]
    node _GEN_824 = mux(_T_285, _GEN_787, _GEN_815) @[Processor.scala 1239:44]
    node _T_298 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1291:46]
    node _T_299 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1291:46]
    node _T_300 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1291:46]
    node _GEN_834 = mux(_T_300, cReg, UInt<8>("h0")) @[Processor.scala 1291:46 1299:21 143:24]
    node _GEN_835 = mux(_T_299, bReg, _GEN_834) @[Processor.scala 1291:46 1296:21]
    node _GEN_836 = mux(_T_298, aReg, _GEN_835) @[Processor.scala 1291:46 1293:21]
    node _GEN_856 = mux(_T_301, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 1304:52 1306:17 143:24]
    node _GEN_865 = mux(_T_297, _GEN_836, _GEN_856) @[Processor.scala 1289:44]
    node _T_312 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1359:35]
    node _T_313 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1361:46]
    node _T_314 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1361:46]
    node _T_315 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1361:46]
    node _GEN_879 = mux(_T_315, cReg, UInt<8>("h0")) @[Processor.scala 1361:46 1369:21 143:24]
    node _GEN_880 = mux(_T_314, bReg, _GEN_879) @[Processor.scala 1361:46 1366:21]
    node _GEN_881 = mux(_T_313, aReg, _GEN_880) @[Processor.scala 1361:46 1363:21]
    node _T_316 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1374:42]
    node _T_317 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 1376:46]
    node _T_318 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 1376:46]
    node _T_319 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 1376:46]
    node _GEN_882 = mux(_T_319, cReg, UInt<8>("h0")) @[Processor.scala 1376:46 1384:21 143:24]
    node _GEN_883 = mux(_T_318, bReg, _GEN_882) @[Processor.scala 1376:46 1381:21]
    node _GEN_884 = mux(_T_317, aReg, _GEN_883) @[Processor.scala 1376:46 1378:21]
    node _GEN_885 = mux(_T_316, _GEN_884, UInt<8>("h0")) @[Processor.scala 1374:51 143:24]
    node _GEN_889 = mux(_T_312, _GEN_881, _GEN_885) @[Processor.scala 1359:44]
    node _T_321 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1396:35]
    node _T_325 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1410:43]
    node _GEN_900 = mux(_T_325, stackPointerReg, UInt<8>("h0")) @[Processor.scala 1410:52 1412:17 143:24]
    node _GEN_907 = mux(_T_321, UInt<8>("h0"), _GEN_900) @[Processor.scala 1396:44 143:24]
    node _GEN_923 = mux(_T_329, stackPointerReg, UInt<8>("h0")) @[Processor.scala 1429:51 1431:17 143:24]
    node _GEN_932 = mux(_T_328, UInt<8>("h0"), _GEN_923) @[Processor.scala 1425:44 143:24]
    node _GEN_947 = mux(_T_337, stackPointerReg, UInt<8>("h0")) @[Processor.scala 1462:51 1464:17 143:24]
    node _GEN_956 = mux(_T_336, UInt<8>("h0"), _GEN_947) @[Processor.scala 143:24 1458:44]
    node _GEN_966 = mux(_T_342, stackPointerReg, UInt<8>("h0")) @[Processor.scala 1486:51 1488:17 143:24]
    node _GEN_973 = mux(_T_341, UInt<8>("h0"), _GEN_966) @[Processor.scala 143:24 1482:44]
    node _T_344 = eq(UInt<5>("h15"), instruction_opcode) @[Processor.scala 326:23]
    node _T_345 = eq(UInt<6>("h21"), instruction_opcode) @[Processor.scala 326:23]
    node _T_346 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 1506:35]
    node _T_347 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1508:46]
    node _T_348 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1508:46]
    node _T_349 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1508:46]
    node _GEN_977 = mux(_T_349, cReg, UInt<8>("h0")) @[Processor.scala 1508:46 1516:21 143:24]
    node _GEN_978 = mux(_T_348, bReg, _GEN_977) @[Processor.scala 1508:46 1513:21]
    node _GEN_979 = mux(_T_347, aReg, _GEN_978) @[Processor.scala 1508:46 1510:21]
    node _T_350 = eq(tStateCount_value, UInt<1>("h1")) @[Processor.scala 1521:42]
    node _GEN_980 = mux(_T_350, instruction_operands_1, UInt<8>("h0")) @[Processor.scala 1521:51 1523:17 143:24]
    node _GEN_984 = mux(_T_346, _GEN_979, _GEN_980) @[Processor.scala 1506:44]
    node _GEN_989 = mux(_T_345, _GEN_984, UInt<8>("h0")) @[Processor.scala 326:23 143:24]
    node _GEN_995 = mux(_T_344, UInt<8>("h0"), _GEN_989) @[Processor.scala 326:23 143:24]
    node _GEN_1001 = mux(_T_340, _GEN_973, _GEN_995) @[Processor.scala 326:23]
    node _GEN_1009 = mux(_T_335, _GEN_956, _GEN_1001) @[Processor.scala 326:23]
    node _GEN_1021 = mux(_T_334, UInt<8>("h0"), _GEN_1009) @[Processor.scala 326:23 143:24]
    node _GEN_1031 = mux(_T_327, _GEN_932, _GEN_1021) @[Processor.scala 326:23]
    node _GEN_1045 = mux(_T_320, _GEN_907, _GEN_1031) @[Processor.scala 326:23]
    node _GEN_1057 = mux(_T_311, _GEN_889, _GEN_1045) @[Processor.scala 326:23]
    node _GEN_1074 = mux(_T_309, UInt<8>("h0"), _GEN_1057) @[Processor.scala 326:23 143:24]
    node _GEN_1088 = mux(_T_308, UInt<8>("h0"), _GEN_1074) @[Processor.scala 326:23 143:24]
    node _GEN_1102 = mux(_T_307, UInt<8>("h0"), _GEN_1088) @[Processor.scala 326:23 143:24]
    node _GEN_1113 = mux(_T_296, _GEN_865, _GEN_1102) @[Processor.scala 326:23]
    node _GEN_1129 = mux(_T_284, _GEN_824, _GEN_1113) @[Processor.scala 326:23]
    node _GEN_1145 = mux(_T_270, _GEN_775, _GEN_1129) @[Processor.scala 326:23]
    node _GEN_1161 = mux(_T_259, _GEN_731, _GEN_1145) @[Processor.scala 326:23]
    node _GEN_1178 = mux(_T_247, _GEN_690, _GEN_1161) @[Processor.scala 326:23]
    node _GEN_1195 = mux(_T_233, _GEN_641, _GEN_1178) @[Processor.scala 326:23]
    node _GEN_1212 = mux(_T_222, _GEN_597, _GEN_1195) @[Processor.scala 326:23]
    node _GEN_1230 = mux(_T_210, _GEN_556, _GEN_1212) @[Processor.scala 326:23]
    node _GEN_1248 = mux(_T_196, _GEN_507, _GEN_1230) @[Processor.scala 326:23]
    node _GEN_1266 = mux(_T_185, _GEN_463, _GEN_1248) @[Processor.scala 326:23]
    node _GEN_1285 = mux(_T_173, _GEN_422, _GEN_1266) @[Processor.scala 326:23]
    node _GEN_1304 = mux(_T_159, _GEN_373, _GEN_1285) @[Processor.scala 326:23]
    node _GEN_1323 = mux(_T_148, _GEN_329, _GEN_1304) @[Processor.scala 326:23]
    node _GEN_1343 = mux(_T_136, _GEN_288, _GEN_1323) @[Processor.scala 326:23]
    node _GEN_1363 = mux(_T_122, _GEN_239, _GEN_1343) @[Processor.scala 326:23]
    node _GEN_1383 = mux(_T_112, _GEN_196, _GEN_1363) @[Processor.scala 326:23]
    node _GEN_1404 = mux(_T_102, _GEN_165, _GEN_1383) @[Processor.scala 326:23]
    node _GEN_1428 = mux(_T_93, _GEN_140, _GEN_1404) @[Processor.scala 326:23]
    node _GEN_1448 = mux(_T_84, _GEN_121, _GEN_1428) @[Processor.scala 326:23]
    node _GEN_1475 = mux(_T_79, UInt<8>("h0"), _GEN_1448) @[Processor.scala 326:23 143:24]
    node _GEN_1492 = mux(_T_73, _GEN_88, _GEN_1475) @[Processor.scala 326:23]
    node _GEN_1519 = mux(_T_67, UInt<8>("h0"), _GEN_1492) @[Processor.scala 326:23 143:24]
    node _GEN_1537 = mux(_T_60, _GEN_59, _GEN_1519) @[Processor.scala 326:23]
    node _GEN_1561 = mux(_T_59, _GEN_1537, UInt<8>("h0")) @[Processor.scala 143:24 146:25]
    node _GEN_1590 = mux(_T_55, UInt<8>("h0"), _GEN_1561) @[Processor.scala 143:24 146:25]
    node _GEN_1619 = mux(_T_51, UInt<8>("h0"), _GEN_1590) @[Processor.scala 143:24 146:25]
    node _GEN_1648 = mux(_T_14, UInt<8>("h0"), _GEN_1619) @[Processor.scala 143:24 146:25]
    node _GEN_1670 = mux(_T_7, _GEN_15, _GEN_1648) @[Processor.scala 146:25]
    node _GEN_1700 = mux(_T_2, _GEN_4, _GEN_1670) @[Processor.scala 146:25]
    node _GEN_1730 = mux(dataEn, ram.io_dataOut, _GEN_1700) @[Processor.scala 1578:17 1579:9]
    node _GEN_1731 = mux(op1En, instruction_operands_0, _GEN_1730) @[Processor.scala 1584:16 1585:9]
    node _GEN_1732 = mux(op2En, instruction_operands_1, _GEN_1731) @[Processor.scala 1587:16 1588:9]
    node _GEN_1733 = mux(resultEn, alu.io_resultOut, _GEN_1732) @[Processor.scala 1596:19 1597:9]
    node bus = _GEN_1733 @[Processor.scala 143:24]
    node _GEN_1 = mux(_T_4, bus, instructionPointerReg) @[Processor.scala 153:48 156:31 81:38]
    node _GEN_2 = mux(_T_4, UInt<1>("h1"), currentState) @[Processor.scala 153:48 157:22 91:29]
    node _GEN_3 = mux(_T_4, UInt<1>("h0"), tStateCount_value) @[Processor.scala 153:48 Counter.scala 98:11 61:40]
    node _GEN_5 = mux(_T_3, _value_T_1, _GEN_3) @[Processor.scala 149:40 Counter.scala 77:15]
    node _GEN_7 = mux(_T_3, instructionPointerReg, _GEN_1) @[Processor.scala 149:40 81:38]
    node _GEN_8 = mux(_T_3, currentState, _GEN_2) @[Processor.scala 149:40 91:29]
    node wrap_1 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_2 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
    node _T_10 = eq(bytesToRead, UInt<1>("h0")) @[Processor.scala 172:27]
    node _T_11 = gt(bytesToRead, UInt<1>("h0")) @[Processor.scala 176:34]
    node _GEN_9 = mux(_T_11, UInt<3>("h4"), currentState) @[Processor.scala 176:41 179:24 91:29]
    node _GEN_10 = mux(_T_10, UInt<2>("h2"), _GEN_9) @[Processor.scala 172:36 175:24]
    node _GEN_12 = mux(_T_9, bus, dataRegister) @[Processor.scala 166:47 169:22 92:29]
    node _GEN_13 = mux(_T_9, UInt<1>("h0"), tStateCount_value) @[Processor.scala 166:47 Counter.scala 98:11 61:40]
    node _GEN_14 = mux(_T_9, _GEN_10, currentState) @[Processor.scala 166:47 91:29]
    node _GEN_16 = mux(_T_8, _value_T_3, _GEN_13) @[Processor.scala 162:40 Counter.scala 77:15]
    node _GEN_18 = mux(_T_8, dataRegister, _GEN_12) @[Processor.scala 162:40 92:29]
    node _GEN_19 = mux(_T_8, currentState, _GEN_14) @[Processor.scala 162:40 91:29]
    node _T_15 = eq(UInt<1>("h0"), dataRegister) @[Processor.scala 192:29]
    node _T_16 = eq(UInt<1>("h1"), dataRegister) @[Processor.scala 192:29]
    node _T_17 = eq(UInt<2>("h2"), dataRegister) @[Processor.scala 192:29]
    node _T_18 = eq(UInt<2>("h3"), dataRegister) @[Processor.scala 192:29]
    node _T_19 = eq(UInt<3>("h4"), dataRegister) @[Processor.scala 192:29]
    node _T_20 = eq(UInt<3>("h5"), dataRegister) @[Processor.scala 192:29]
    node _T_21 = eq(UInt<3>("h6"), dataRegister) @[Processor.scala 192:29]
    node _T_22 = eq(UInt<3>("h7"), dataRegister) @[Processor.scala 192:29]
    node _T_23 = eq(UInt<4>("h8"), dataRegister) @[Processor.scala 192:29]
    node _T_24 = eq(UInt<4>("h9"), dataRegister) @[Processor.scala 192:29]
    node _T_25 = eq(UInt<4>("ha"), dataRegister) @[Processor.scala 192:29]
    node _T_26 = eq(UInt<4>("hb"), dataRegister) @[Processor.scala 192:29]
    node _T_27 = eq(UInt<5>("h16"), dataRegister) @[Processor.scala 192:29]
    node _T_28 = eq(UInt<5>("h17"), dataRegister) @[Processor.scala 192:29]
    node _T_29 = eq(UInt<5>("h18"), dataRegister) @[Processor.scala 192:29]
    node _T_30 = eq(UInt<5>("h19"), dataRegister) @[Processor.scala 192:29]
    node _T_31 = eq(UInt<5>("h1a"), dataRegister) @[Processor.scala 192:29]
    node _T_32 = eq(UInt<5>("h1b"), dataRegister) @[Processor.scala 192:29]
    node _T_33 = eq(UInt<4>("hc"), dataRegister) @[Processor.scala 192:29]
    node _T_34 = eq(UInt<4>("hd"), dataRegister) @[Processor.scala 192:29]
    node _T_35 = eq(UInt<4>("he"), dataRegister) @[Processor.scala 192:29]
    node _T_36 = eq(UInt<4>("hf"), dataRegister) @[Processor.scala 192:29]
    node _T_37 = eq(UInt<5>("h11"), dataRegister) @[Processor.scala 192:29]
    node _T_38 = eq(UInt<5>("h12"), dataRegister) @[Processor.scala 192:29]
    node _T_39 = eq(UInt<5>("h14"), dataRegister) @[Processor.scala 192:29]
    node _T_40 = eq(UInt<5>("h13"), dataRegister) @[Processor.scala 192:29]
    node _T_41 = eq(UInt<5>("h15"), dataRegister) @[Processor.scala 192:29]
    node _T_42 = eq(UInt<5>("h10"), dataRegister) @[Processor.scala 192:29]
    node _T_43 = eq(UInt<5>("h1c"), dataRegister) @[Processor.scala 192:29]
    node _T_44 = eq(UInt<5>("h1d"), dataRegister) @[Processor.scala 192:29]
    node _T_45 = eq(UInt<5>("h1e"), dataRegister) @[Processor.scala 192:29]
    node _T_46 = eq(UInt<5>("h1f"), dataRegister) @[Processor.scala 192:29]
    node _T_47 = eq(UInt<6>("h20"), dataRegister) @[Processor.scala 192:29]
    node _T_48 = eq(UInt<6>("h21"), dataRegister) @[Processor.scala 192:29]
    node _GEN_20 = mux(_T_48, UInt<2>("h2"), bytesToRead) @[Processor.scala 192:29 295:23 102:28]
    node _GEN_21 = mux(_T_47, UInt<2>("h2"), _GEN_20) @[Processor.scala 192:29 292:23]
    node _GEN_22 = mux(_T_46, UInt<2>("h2"), _GEN_21) @[Processor.scala 192:29 289:23]
    node _GEN_23 = mux(_T_45, UInt<2>("h2"), _GEN_22) @[Processor.scala 192:29 286:23]
    node _GEN_24 = mux(_T_44, UInt<2>("h2"), _GEN_23) @[Processor.scala 192:29 283:23]
    node _GEN_25 = mux(_T_43, UInt<2>("h2"), _GEN_24) @[Processor.scala 192:29 280:23]
    node _GEN_26 = mux(_T_42, UInt<1>("h1"), _GEN_25) @[Processor.scala 192:29 277:23]
    node _GEN_27 = mux(_T_41, UInt<1>("h0"), _GEN_26) @[Processor.scala 192:29 274:23]
    node _GEN_28 = mux(_T_40, UInt<1>("h0"), _GEN_27) @[Processor.scala 192:29 271:23]
    node _GEN_29 = mux(_T_39, UInt<1>("h0"), _GEN_28) @[Processor.scala 192:29 268:23]
    node _GEN_30 = mux(_T_38, UInt<1>("h1"), _GEN_29) @[Processor.scala 192:29 265:23]
    node _GEN_31 = mux(_T_37, UInt<1>("h1"), _GEN_30) @[Processor.scala 192:29 262:23]
    node _GEN_32 = mux(_T_36, UInt<2>("h2"), _GEN_31) @[Processor.scala 192:29 259:23]
    node _GEN_33 = mux(_T_35, UInt<1>("h1"), _GEN_32) @[Processor.scala 192:29 256:23]
    node _GEN_34 = mux(_T_34, UInt<1>("h1"), _GEN_33) @[Processor.scala 192:29 253:23]
    node _GEN_35 = mux(_T_33, UInt<1>("h1"), _GEN_34) @[Processor.scala 192:29 250:23]
    node _GEN_36 = mux(_T_32, UInt<2>("h2"), _GEN_35) @[Processor.scala 192:29 247:23]
    node _GEN_37 = mux(_T_31, UInt<2>("h2"), _GEN_36) @[Processor.scala 192:29 244:23]
    node _GEN_38 = mux(_T_30, UInt<2>("h2"), _GEN_37) @[Processor.scala 192:29 241:23]
    node _GEN_39 = mux(_T_29, UInt<2>("h2"), _GEN_38) @[Processor.scala 192:29 238:23]
    node _GEN_40 = mux(_T_28, UInt<2>("h2"), _GEN_39) @[Processor.scala 192:29 235:23]
    node _GEN_41 = mux(_T_27, UInt<2>("h2"), _GEN_40) @[Processor.scala 192:29 232:23]
    node _GEN_42 = mux(_T_26, UInt<2>("h2"), _GEN_41) @[Processor.scala 192:29 229:23]
    node _GEN_43 = mux(_T_25, UInt<2>("h2"), _GEN_42) @[Processor.scala 192:29 226:23]
    node _GEN_44 = mux(_T_24, UInt<2>("h2"), _GEN_43) @[Processor.scala 192:29 223:23]
    node _GEN_45 = mux(_T_23, UInt<2>("h2"), _GEN_44) @[Processor.scala 192:29 220:23]
    node _GEN_46 = mux(_T_22, UInt<1>("h1"), _GEN_45) @[Processor.scala 192:29 217:23]
    node _GEN_47 = mux(_T_21, UInt<1>("h1"), _GEN_46) @[Processor.scala 192:29 214:23]
    node _GEN_48 = mux(_T_20, UInt<2>("h2"), _GEN_47) @[Processor.scala 192:29 211:23]
    node _GEN_49 = mux(_T_19, UInt<2>("h2"), _GEN_48) @[Processor.scala 192:29 208:23]
    node _GEN_50 = mux(_T_18, UInt<2>("h2"), _GEN_49) @[Processor.scala 192:29 205:23]
    node _GEN_51 = mux(_T_17, UInt<2>("h2"), _GEN_50) @[Processor.scala 192:29 202:23]
    node _GEN_52 = mux(_T_16, UInt<2>("h2"), _GEN_51) @[Processor.scala 192:29 199:23]
    node _GEN_53 = mux(_T_15, UInt<2>("h2"), _GEN_52) @[Processor.scala 192:29 196:23]
    node _instructionPointerReg_T = add(instructionPointerReg, UInt<1>("h1")) @[Processor.scala 304:54]
    node _instructionPointerReg_T_1 = tail(_instructionPointerReg_T, 1) @[Processor.scala 304:54]
    node _T_52 = eq(bytesToRead, UInt<1>("h0")) @[Processor.scala 305:25]
    node _GEN_54 = mux(_T_52, UInt<3>("h5"), UInt<1>("h1")) @[Processor.scala 305:34 308:22 312:22]
    node _T_56 = bits(operandCount, 0, 0)
    node _instruction_operands_T_56 = dataRegister @[Processor.scala 316:{42,42}]
    node _GEN_55 = mux(eq(UInt<1>("h0"), _T_56), _instruction_operands_T_56, instruction_operands_0) @[Processor.scala 316:{42,42} 95:28]
    node _GEN_56 = mux(eq(UInt<1>("h1"), _T_56), _instruction_operands_T_56, instruction_operands_1) @[Processor.scala 316:{42,42} 95:28]
    node _bytesToRead_T = sub(bytesToRead, UInt<1>("h1")) @[Processor.scala 317:34]
    node _bytesToRead_T_1 = tail(_bytesToRead_T, 1) @[Processor.scala 317:34]
    node _operandCount_T = add(operandCount, UInt<1>("h1")) @[Processor.scala 318:36]
    node _operandCount_T_1 = tail(_operandCount_T, 1) @[Processor.scala 318:36]
    node _T_64 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 356:44]
    node _T_65 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 356:44]
    node _T_66 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 356:44]
    node _GEN_60 = mux(_T_66, bus, cReg) @[Processor.scala 356:44 364:20 84:21]
    node _GEN_61 = mux(_T_65, bus, bReg) @[Processor.scala 356:44 361:20 83:21]
    node _GEN_62 = mux(_T_65, cReg, _GEN_60) @[Processor.scala 356:44 84:21]
    node _GEN_63 = mux(_T_64, bus, aReg) @[Processor.scala 356:44 358:20 82:21]
    node _GEN_64 = mux(_T_64, bReg, _GEN_61) @[Processor.scala 356:44 83:21]
    node _GEN_65 = mux(_T_64, cReg, _GEN_62) @[Processor.scala 356:44 84:21]
    node _T_69 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 372:46]
    node _T_70 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 372:46]
    node _T_71 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 372:46]
    node _GEN_66 = mux(_T_71, cReg, mdr) @[Processor.scala 372:46 380:21 86:20]
    node _GEN_67 = mux(_T_70, bReg, _GEN_66) @[Processor.scala 372:46 377:21]
    node _GEN_68 = mux(_T_69, aReg, _GEN_67) @[Processor.scala 372:46 374:21]
    node wrap_2 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_4 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_5 = tail(_value_T_4, 1) @[Counter.scala 77:24]
    node _GEN_70 = mux(_T_72, UInt<1>("h1"), currentState) @[Processor.scala 384:51 387:26 91:29]
    node _GEN_71 = mux(_T_72, UInt<1>("h0"), tStateCount_value) @[Processor.scala 384:51 Counter.scala 98:11 61:40]
    node _GEN_72 = mux(_T_68, _GEN_68, mdr) @[Processor.scala 371:44 86:20]
    node _GEN_73 = mux(_T_68, _value_T_5, _GEN_71) @[Processor.scala 371:44 Counter.scala 77:15]
    node _GEN_75 = mux(_T_68, currentState, _GEN_70) @[Processor.scala 371:44 91:29]
    node wrap_3 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_6 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_7 = tail(_value_T_6, 1) @[Counter.scala 77:24]
    node _T_76 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 400:46]
    node _T_77 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 400:46]
    node _T_78 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 400:46]
    node _GEN_76 = mux(_T_78, bus, cReg) @[Processor.scala 400:46 408:22 84:21]
    node _GEN_77 = mux(_T_77, bus, bReg) @[Processor.scala 400:46 405:22 83:21]
    node _GEN_78 = mux(_T_77, cReg, _GEN_76) @[Processor.scala 400:46 84:21]
    node _GEN_79 = mux(_T_76, bus, aReg) @[Processor.scala 400:46 402:22 82:21]
    node _GEN_80 = mux(_T_76, bReg, _GEN_77) @[Processor.scala 400:46 83:21]
    node _GEN_81 = mux(_T_76, cReg, _GEN_78) @[Processor.scala 400:46 84:21]
    node _GEN_83 = mux(_T_75, _GEN_79, aReg) @[Processor.scala 397:52 82:21]
    node _GEN_84 = mux(_T_75, _GEN_80, bReg) @[Processor.scala 397:52 83:21]
    node _GEN_85 = mux(_T_75, _GEN_81, cReg) @[Processor.scala 397:52 84:21]
    node _GEN_86 = mux(_T_75, UInt<1>("h1"), currentState) @[Processor.scala 397:52 411:26 91:29]
    node _GEN_87 = mux(_T_75, UInt<1>("h0"), tStateCount_value) @[Processor.scala 397:52 Counter.scala 98:11 61:40]
    node _GEN_89 = mux(_T_74, _value_T_7, _GEN_87) @[Processor.scala 393:44 Counter.scala 77:15]
    node _GEN_91 = mux(_T_74, aReg, _GEN_83) @[Processor.scala 393:44 82:21]
    node _GEN_92 = mux(_T_74, bReg, _GEN_84) @[Processor.scala 393:44 83:21]
    node _GEN_93 = mux(_T_74, cReg, _GEN_85) @[Processor.scala 393:44 84:21]
    node _GEN_94 = mux(_T_74, currentState, _GEN_86) @[Processor.scala 393:44 91:29]
    node _T_80 = eq(tStateCount_value, UInt<1>("h0")) @[Processor.scala 417:35]
    node _T_81 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 419:46]
    node _T_82 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 419:46]
    node _T_83 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 419:46]
    node _GEN_95 = mux(_T_83, instruction_operands_0, cReg) @[Processor.scala 419:46 427:22 84:21]
    node _GEN_96 = mux(_T_82, instruction_operands_0, bReg) @[Processor.scala 419:46 424:22 83:21]
    node _GEN_97 = mux(_T_82, cReg, _GEN_95) @[Processor.scala 419:46 84:21]
    node _GEN_98 = mux(_T_81, instruction_operands_0, aReg) @[Processor.scala 419:46 421:22 82:21]
    node _GEN_99 = mux(_T_81, bReg, _GEN_96) @[Processor.scala 419:46 83:21]
    node _GEN_100 = mux(_T_81, cReg, _GEN_97) @[Processor.scala 419:46 84:21]
    node _GEN_101 = mux(_T_80, _GEN_98, aReg) @[Processor.scala 417:44 82:21]
    node _GEN_102 = mux(_T_80, _GEN_99, bReg) @[Processor.scala 417:44 83:21]
    node _GEN_103 = mux(_T_80, _GEN_100, cReg) @[Processor.scala 417:44 84:21]
    node _GEN_104 = mux(_T_80, UInt<1>("h1"), currentState) @[Processor.scala 417:44 430:26 91:29]
    node _GEN_105 = mux(_T_80, UInt<1>("h0"), tStateCount_value) @[Processor.scala 417:44 Counter.scala 98:11 61:40]
    node wrap_4 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_8 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_9 = tail(_value_T_8, 1) @[Counter.scala 77:24]
    node _T_90 = eq(UInt<1>("h0"), instruction_operands_1) @[Processor.scala 451:46]
    node _T_91 = eq(UInt<1>("h1"), instruction_operands_1) @[Processor.scala 451:46]
    node _T_92 = eq(UInt<2>("h2"), instruction_operands_1) @[Processor.scala 451:46]
    node _GEN_109 = mux(_T_92, bus, cReg) @[Processor.scala 451:46 459:22 84:21]
    node _GEN_110 = mux(_T_91, bus, bReg) @[Processor.scala 451:46 456:22 83:21]
    node _GEN_111 = mux(_T_91, cReg, _GEN_109) @[Processor.scala 451:46 84:21]
    node _GEN_112 = mux(_T_90, bus, aReg) @[Processor.scala 451:46 453:22 82:21]
    node _GEN_113 = mux(_T_90, bReg, _GEN_110) @[Processor.scala 451:46 83:21]
    node _GEN_114 = mux(_T_90, cReg, _GEN_111) @[Processor.scala 451:46 84:21]
    node _GEN_116 = mux(_T_89, _GEN_112, aReg) @[Processor.scala 449:51 82:21]
    node _GEN_117 = mux(_T_89, _GEN_113, bReg) @[Processor.scala 449:51 83:21]
    node _GEN_118 = mux(_T_89, _GEN_114, cReg) @[Processor.scala 449:51 84:21]
    node _GEN_119 = mux(_T_89, UInt<1>("h1"), currentState) @[Processor.scala 449:51 462:26 91:29]
    node _GEN_120 = mux(_T_89, UInt<1>("h0"), tStateCount_value) @[Processor.scala 449:51 Counter.scala 98:11 61:40]
    node _GEN_122 = mux(_T_85, _value_T_9, _GEN_120) @[Processor.scala 436:44 Counter.scala 77:15]
    node _GEN_124 = mux(_T_85, aReg, _GEN_116) @[Processor.scala 436:44 82:21]
    node _GEN_125 = mux(_T_85, bReg, _GEN_117) @[Processor.scala 436:44 83:21]
    node _GEN_126 = mux(_T_85, cReg, _GEN_118) @[Processor.scala 436:44 84:21]
    node _GEN_127 = mux(_T_85, currentState, _GEN_119) @[Processor.scala 436:44 91:29]
    node _T_95 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 469:46]
    node _T_96 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 469:46]
    node _T_97 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 469:46]
    node _GEN_128 = mux(_T_97, cReg, mdr) @[Processor.scala 469:46 477:21 86:20]
    node _GEN_129 = mux(_T_96, bReg, _GEN_128) @[Processor.scala 469:46 474:21]
    node _GEN_130 = mux(_T_95, aReg, _GEN_129) @[Processor.scala 469:46 471:21]
    node wrap_5 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_10 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_11 = tail(_value_T_10, 1) @[Counter.scala 77:24]
    node _GEN_135 = mux(_T_98, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 130:11 481:51 493:21]
    node _GEN_136 = mux(_T_98, UInt<1>("h1"), currentState) @[Processor.scala 481:51 494:26 91:29]
    node _GEN_137 = mux(_T_98, UInt<1>("h0"), tStateCount_value) @[Processor.scala 481:51 Counter.scala 98:11 61:40]
    node _GEN_138 = mux(_T_94, _GEN_130, mdr) @[Processor.scala 468:44 86:20]
    node _GEN_139 = mux(_T_94, _value_T_11, _GEN_137) @[Processor.scala 468:44 Counter.scala 77:15]
    node _GEN_141 = mux(_T_94, UInt<1>("h0"), _GEN_135) @[Processor.scala 130:11 468:44]
    node _GEN_142 = mux(_T_94, currentState, _GEN_136) @[Processor.scala 468:44 91:29]
    node wrap_6 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_12 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_13 = tail(_value_T_12, 1) @[Counter.scala 77:24]
    node wrap_7 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_14 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_15 = tail(_value_T_14, 1) @[Counter.scala 77:24]
    node _T_109 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 523:46]
    node _T_110 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 523:46]
    node _T_111 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 523:46]
    node _GEN_146 = mux(_T_111, bus, cReg) @[Processor.scala 523:46 531:22 84:21]
    node _GEN_147 = mux(_T_110, bus, bReg) @[Processor.scala 523:46 528:22 83:21]
    node _GEN_148 = mux(_T_110, cReg, _GEN_146) @[Processor.scala 523:46 84:21]
    node _GEN_149 = mux(_T_109, bus, aReg) @[Processor.scala 523:46 525:22 82:21]
    node _GEN_150 = mux(_T_109, bReg, _GEN_147) @[Processor.scala 523:46 83:21]
    node _GEN_151 = mux(_T_109, cReg, _GEN_148) @[Processor.scala 523:46 84:21]
    node _GEN_152 = mux(_T_108, _GEN_149, aReg) @[Processor.scala 521:52 82:21]
    node _GEN_153 = mux(_T_108, _GEN_150, bReg) @[Processor.scala 521:52 83:21]
    node _GEN_154 = mux(_T_108, _GEN_151, cReg) @[Processor.scala 521:52 84:21]
    node _GEN_156 = mux(_T_108, UInt<1>("h0"), tStateCount_value) @[Processor.scala 521:52 Counter.scala 98:11 61:40]
    node _GEN_157 = mux(_T_108, UInt<1>("h1"), currentState) @[Processor.scala 521:52 536:26 91:29]
    node _GEN_158 = mux(_T_107, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 139:10 516:52 518:20]
    node _GEN_159 = mux(_T_107, _value_T_15, _GEN_156) @[Processor.scala 516:52 Counter.scala 77:15]
    node _GEN_160 = mux(_T_107, aReg, _GEN_152) @[Processor.scala 516:52 82:21]
    node _GEN_161 = mux(_T_107, bReg, _GEN_153) @[Processor.scala 516:52 83:21]
    node _GEN_162 = mux(_T_107, cReg, _GEN_154) @[Processor.scala 516:52 84:21]
    node _GEN_164 = mux(_T_107, currentState, _GEN_157) @[Processor.scala 516:52 91:29]
    node _GEN_166 = mux(_T_103, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 501:44 514:21]
    node _GEN_167 = mux(_T_103, _value_T_13, _GEN_159) @[Processor.scala 501:44 Counter.scala 77:15]
    node _GEN_168 = mux(_T_103, UInt<1>("h0"), _GEN_158) @[Processor.scala 139:10 501:44]
    node _GEN_169 = mux(_T_103, aReg, _GEN_160) @[Processor.scala 501:44 82:21]
    node _GEN_170 = mux(_T_103, bReg, _GEN_161) @[Processor.scala 501:44 83:21]
    node _GEN_171 = mux(_T_103, cReg, _GEN_162) @[Processor.scala 501:44 84:21]
    node _GEN_173 = mux(_T_103, currentState, _GEN_164) @[Processor.scala 501:44 91:29]
    node wrap_8 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_16 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_17 = tail(_value_T_16, 1) @[Counter.scala 77:24]
    node wrap_9 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_18 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_19 = tail(_value_T_18, 1) @[Counter.scala 77:24]
    node _T_119 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 564:46]
    node _T_120 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 564:46]
    node _T_121 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 564:46]
    node _GEN_177 = mux(_T_121, bus, cReg) @[Processor.scala 564:46 572:22 84:21]
    node _GEN_178 = mux(_T_120, bus, bReg) @[Processor.scala 564:46 569:22 83:21]
    node _GEN_179 = mux(_T_120, cReg, _GEN_177) @[Processor.scala 564:46 84:21]
    node _GEN_180 = mux(_T_119, bus, aReg) @[Processor.scala 564:46 566:22 82:21]
    node _GEN_181 = mux(_T_119, bReg, _GEN_178) @[Processor.scala 564:46 83:21]
    node _GEN_182 = mux(_T_119, cReg, _GEN_179) @[Processor.scala 564:46 84:21]
    node _GEN_183 = mux(_T_118, _GEN_180, aReg) @[Processor.scala 562:52 82:21]
    node _GEN_184 = mux(_T_118, _GEN_181, bReg) @[Processor.scala 562:52 83:21]
    node _GEN_185 = mux(_T_118, _GEN_182, cReg) @[Processor.scala 562:52 84:21]
    node _GEN_187 = mux(_T_118, UInt<1>("h0"), tStateCount_value) @[Processor.scala 562:52 Counter.scala 98:11 61:40]
    node _GEN_188 = mux(_T_118, UInt<1>("h1"), currentState) @[Processor.scala 562:52 577:26 91:29]
    node _GEN_189 = mux(_T_117, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 140:10 557:52 559:20]
    node _GEN_190 = mux(_T_117, _value_T_19, _GEN_187) @[Processor.scala 557:52 Counter.scala 77:15]
    node _GEN_191 = mux(_T_117, aReg, _GEN_183) @[Processor.scala 557:52 82:21]
    node _GEN_192 = mux(_T_117, bReg, _GEN_184) @[Processor.scala 557:52 83:21]
    node _GEN_193 = mux(_T_117, cReg, _GEN_185) @[Processor.scala 557:52 84:21]
    node _GEN_195 = mux(_T_117, currentState, _GEN_188) @[Processor.scala 557:52 91:29]
    node _GEN_197 = mux(_T_113, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 542:44 555:21]
    node _GEN_198 = mux(_T_113, _value_T_17, _GEN_190) @[Processor.scala 542:44 Counter.scala 77:15]
    node _GEN_199 = mux(_T_113, UInt<1>("h0"), _GEN_189) @[Processor.scala 140:10 542:44]
    node _GEN_200 = mux(_T_113, aReg, _GEN_191) @[Processor.scala 542:44 82:21]
    node _GEN_201 = mux(_T_113, bReg, _GEN_192) @[Processor.scala 542:44 83:21]
    node _GEN_202 = mux(_T_113, cReg, _GEN_193) @[Processor.scala 542:44 84:21]
    node _GEN_204 = mux(_T_113, currentState, _GEN_195) @[Processor.scala 542:44 91:29]
    node wrap_10 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_20 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_21 = tail(_value_T_20, 1) @[Counter.scala 77:24]
    node wrap_11 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_22 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_23 = tail(_value_T_22, 1) @[Counter.scala 77:24]
    node wrap_12 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_24 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_25 = tail(_value_T_24, 1) @[Counter.scala 77:24]
    node _T_133 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 620:46]
    node _T_134 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 620:46]
    node _T_135 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 620:46]
    node _GEN_211 = mux(_T_135, bus, cReg) @[Processor.scala 620:46 628:22 84:21]
    node _GEN_212 = mux(_T_134, bus, bReg) @[Processor.scala 620:46 625:22 83:21]
    node _GEN_213 = mux(_T_134, cReg, _GEN_211) @[Processor.scala 620:46 84:21]
    node _GEN_214 = mux(_T_133, bus, aReg) @[Processor.scala 620:46 622:22 82:21]
    node _GEN_215 = mux(_T_133, bReg, _GEN_212) @[Processor.scala 620:46 83:21]
    node _GEN_216 = mux(_T_133, cReg, _GEN_213) @[Processor.scala 620:46 84:21]
    node _GEN_218 = mux(_T_132, _GEN_214, aReg) @[Processor.scala 617:52 82:21]
    node _GEN_219 = mux(_T_132, _GEN_215, bReg) @[Processor.scala 617:52 83:21]
    node _GEN_220 = mux(_T_132, _GEN_216, cReg) @[Processor.scala 617:52 84:21]
    node _GEN_221 = mux(_T_132, UInt<1>("h0"), tStateCount_value) @[Processor.scala 617:52 Counter.scala 98:11 61:40]
    node _GEN_222 = mux(_T_132, UInt<1>("h1"), currentState) @[Processor.scala 617:52 632:26 91:29]
    node _GEN_223 = mux(_T_131, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 134:10 613:52 615:20]
    node _GEN_224 = mux(_T_131, _value_T_25, _GEN_221) @[Processor.scala 613:52 Counter.scala 77:15]
    node _GEN_226 = mux(_T_131, aReg, _GEN_218) @[Processor.scala 613:52 82:21]
    node _GEN_227 = mux(_T_131, bReg, _GEN_219) @[Processor.scala 613:52 83:21]
    node _GEN_228 = mux(_T_131, cReg, _GEN_220) @[Processor.scala 613:52 84:21]
    node _GEN_229 = mux(_T_131, currentState, _GEN_222) @[Processor.scala 613:52 91:29]
    node _GEN_231 = mux(_T_127, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 598:52 611:21]
    node _GEN_232 = mux(_T_127, _value_T_23, _GEN_224) @[Processor.scala 598:52 Counter.scala 77:15]
    node _GEN_233 = mux(_T_127, UInt<1>("h0"), _GEN_223) @[Processor.scala 134:10 598:52]
    node _GEN_235 = mux(_T_127, aReg, _GEN_226) @[Processor.scala 598:52 82:21]
    node _GEN_236 = mux(_T_127, bReg, _GEN_227) @[Processor.scala 598:52 83:21]
    node _GEN_237 = mux(_T_127, cReg, _GEN_228) @[Processor.scala 598:52 84:21]
    node _GEN_238 = mux(_T_127, currentState, _GEN_229) @[Processor.scala 598:52 91:29]
    node _GEN_240 = mux(_T_123, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 584:44 596:21]
    node _GEN_241 = mux(_T_123, _value_T_21, _GEN_232) @[Processor.scala 584:44 Counter.scala 77:15]
    node _GEN_242 = mux(_T_123, UInt<1>("h0"), _GEN_231) @[Processor.scala 133:11 584:44]
    node _GEN_243 = mux(_T_123, UInt<1>("h0"), _GEN_233) @[Processor.scala 134:10 584:44]
    node _GEN_245 = mux(_T_123, aReg, _GEN_235) @[Processor.scala 584:44 82:21]
    node _GEN_246 = mux(_T_123, bReg, _GEN_236) @[Processor.scala 584:44 83:21]
    node _GEN_247 = mux(_T_123, cReg, _GEN_237) @[Processor.scala 584:44 84:21]
    node _GEN_248 = mux(_T_123, currentState, _GEN_238) @[Processor.scala 584:44 91:29]
    node wrap_13 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_26 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_27 = tail(_value_T_26, 1) @[Counter.scala 77:24]
    node wrap_14 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_28 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_29 = tail(_value_T_28, 1) @[Counter.scala 77:24]
    node wrap_15 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_30 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_31 = tail(_value_T_30, 1) @[Counter.scala 77:24]
    node wrap_16 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_32 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_33 = tail(_value_T_32, 1) @[Counter.scala 77:24]
    node _T_145 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 670:46]
    node _T_146 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 670:46]
    node _T_147 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 670:46]
    node _GEN_252 = mux(_T_147, bus, cReg) @[Processor.scala 670:46 678:22 84:21]
    node _GEN_253 = mux(_T_146, bus, bReg) @[Processor.scala 670:46 675:22 83:21]
    node _GEN_254 = mux(_T_146, cReg, _GEN_252) @[Processor.scala 670:46 84:21]
    node _GEN_255 = mux(_T_145, bus, aReg) @[Processor.scala 670:46 672:22 82:21]
    node _GEN_256 = mux(_T_145, bReg, _GEN_253) @[Processor.scala 670:46 83:21]
    node _GEN_257 = mux(_T_145, cReg, _GEN_254) @[Processor.scala 670:46 84:21]
    node _GEN_259 = mux(_T_144, _GEN_255, aReg) @[Processor.scala 667:52 82:21]
    node _GEN_260 = mux(_T_144, _GEN_256, bReg) @[Processor.scala 667:52 83:21]
    node _GEN_261 = mux(_T_144, _GEN_257, cReg) @[Processor.scala 667:52 84:21]
    node _GEN_262 = mux(_T_144, UInt<1>("h0"), tStateCount_value) @[Processor.scala 667:52 Counter.scala 98:11 61:40]
    node _GEN_263 = mux(_T_144, UInt<1>("h1"), currentState) @[Processor.scala 667:52 682:26 91:29]
    node _GEN_264 = mux(_T_143, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 134:10 663:52 665:20]
    node _GEN_265 = mux(_T_143, _value_T_33, _GEN_262) @[Processor.scala 663:52 Counter.scala 77:15]
    node _GEN_267 = mux(_T_143, aReg, _GEN_259) @[Processor.scala 663:52 82:21]
    node _GEN_268 = mux(_T_143, bReg, _GEN_260) @[Processor.scala 663:52 83:21]
    node _GEN_269 = mux(_T_143, cReg, _GEN_261) @[Processor.scala 663:52 84:21]
    node _GEN_270 = mux(_T_143, currentState, _GEN_263) @[Processor.scala 663:52 91:29]
    node _GEN_272 = mux(_T_142, _value_T_31, _GEN_265) @[Processor.scala 658:52 Counter.scala 77:15]
    node _GEN_273 = mux(_T_142, UInt<1>("h0"), _GEN_264) @[Processor.scala 134:10 658:52]
    node _GEN_275 = mux(_T_142, aReg, _GEN_267) @[Processor.scala 658:52 82:21]
    node _GEN_276 = mux(_T_142, bReg, _GEN_268) @[Processor.scala 658:52 83:21]
    node _GEN_277 = mux(_T_142, cReg, _GEN_269) @[Processor.scala 658:52 84:21]
    node _GEN_278 = mux(_T_142, currentState, _GEN_270) @[Processor.scala 658:52 91:29]
    node _GEN_280 = mux(_T_141, _value_T_29, _GEN_272) @[Processor.scala 654:52 Counter.scala 77:15]
    node _GEN_282 = mux(_T_141, UInt<1>("h0"), _GEN_273) @[Processor.scala 134:10 654:52]
    node _GEN_284 = mux(_T_141, aReg, _GEN_275) @[Processor.scala 654:52 82:21]
    node _GEN_285 = mux(_T_141, bReg, _GEN_276) @[Processor.scala 654:52 83:21]
    node _GEN_286 = mux(_T_141, cReg, _GEN_277) @[Processor.scala 654:52 84:21]
    node _GEN_287 = mux(_T_141, currentState, _GEN_278) @[Processor.scala 654:52 91:29]
    node _GEN_289 = mux(_T_137, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 639:44 652:21]
    node _GEN_290 = mux(_T_137, _value_T_27, _GEN_280) @[Processor.scala 639:44 Counter.scala 77:15]
    node _GEN_292 = mux(_T_137, UInt<1>("h0"), _GEN_282) @[Processor.scala 134:10 639:44]
    node _GEN_294 = mux(_T_137, aReg, _GEN_284) @[Processor.scala 639:44 82:21]
    node _GEN_295 = mux(_T_137, bReg, _GEN_285) @[Processor.scala 639:44 83:21]
    node _GEN_296 = mux(_T_137, cReg, _GEN_286) @[Processor.scala 639:44 84:21]
    node _GEN_297 = mux(_T_137, currentState, _GEN_287) @[Processor.scala 639:44 91:29]
    node wrap_17 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_34 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_35 = tail(_value_T_34, 1) @[Counter.scala 77:24]
    node wrap_18 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_36 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_37 = tail(_value_T_36, 1) @[Counter.scala 77:24]
    node wrap_19 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_38 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_39 = tail(_value_T_38, 1) @[Counter.scala 77:24]
    node _T_156 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 715:46]
    node _T_157 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 715:46]
    node _T_158 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 715:46]
    node _GEN_301 = mux(_T_158, bus, cReg) @[Processor.scala 715:46 723:22 84:21]
    node _GEN_302 = mux(_T_157, bus, bReg) @[Processor.scala 715:46 720:22 83:21]
    node _GEN_303 = mux(_T_157, cReg, _GEN_301) @[Processor.scala 715:46 84:21]
    node _GEN_304 = mux(_T_156, bus, aReg) @[Processor.scala 715:46 717:22 82:21]
    node _GEN_305 = mux(_T_156, bReg, _GEN_302) @[Processor.scala 715:46 83:21]
    node _GEN_306 = mux(_T_156, cReg, _GEN_303) @[Processor.scala 715:46 84:21]
    node _GEN_308 = mux(_T_155, _GEN_304, aReg) @[Processor.scala 712:52 82:21]
    node _GEN_309 = mux(_T_155, _GEN_305, bReg) @[Processor.scala 712:52 83:21]
    node _GEN_310 = mux(_T_155, _GEN_306, cReg) @[Processor.scala 712:52 84:21]
    node _GEN_311 = mux(_T_155, UInt<1>("h0"), tStateCount_value) @[Processor.scala 712:52 Counter.scala 98:11 61:40]
    node _GEN_312 = mux(_T_155, UInt<1>("h1"), currentState) @[Processor.scala 712:52 727:26 91:29]
    node _GEN_313 = mux(_T_154, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 134:10 708:52 710:20]
    node _GEN_314 = mux(_T_154, _value_T_39, _GEN_311) @[Processor.scala 708:52 Counter.scala 77:15]
    node _GEN_316 = mux(_T_154, aReg, _GEN_308) @[Processor.scala 708:52 82:21]
    node _GEN_317 = mux(_T_154, bReg, _GEN_309) @[Processor.scala 708:52 83:21]
    node _GEN_318 = mux(_T_154, cReg, _GEN_310) @[Processor.scala 708:52 84:21]
    node _GEN_319 = mux(_T_154, currentState, _GEN_312) @[Processor.scala 708:52 91:29]
    node _GEN_321 = mux(_T_153, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 703:52 706:21]
    node _GEN_322 = mux(_T_153, _value_T_37, _GEN_314) @[Processor.scala 703:52 Counter.scala 77:15]
    node _GEN_323 = mux(_T_153, UInt<1>("h0"), _GEN_313) @[Processor.scala 134:10 703:52]
    node _GEN_325 = mux(_T_153, aReg, _GEN_316) @[Processor.scala 703:52 82:21]
    node _GEN_326 = mux(_T_153, bReg, _GEN_317) @[Processor.scala 703:52 83:21]
    node _GEN_327 = mux(_T_153, cReg, _GEN_318) @[Processor.scala 703:52 84:21]
    node _GEN_328 = mux(_T_153, currentState, _GEN_319) @[Processor.scala 703:52 91:29]
    node _GEN_330 = mux(_T_149, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 688:44 701:21]
    node _GEN_331 = mux(_T_149, _value_T_35, _GEN_322) @[Processor.scala 688:44 Counter.scala 77:15]
    node _GEN_332 = mux(_T_149, UInt<1>("h0"), _GEN_321) @[Processor.scala 133:11 688:44]
    node _GEN_333 = mux(_T_149, UInt<1>("h0"), _GEN_323) @[Processor.scala 134:10 688:44]
    node _GEN_335 = mux(_T_149, aReg, _GEN_325) @[Processor.scala 688:44 82:21]
    node _GEN_336 = mux(_T_149, bReg, _GEN_326) @[Processor.scala 688:44 83:21]
    node _GEN_337 = mux(_T_149, cReg, _GEN_327) @[Processor.scala 688:44 84:21]
    node _GEN_338 = mux(_T_149, currentState, _GEN_328) @[Processor.scala 688:44 91:29]
    node wrap_20 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_40 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_41 = tail(_value_T_40, 1) @[Counter.scala 77:24]
    node wrap_21 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_42 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_43 = tail(_value_T_42, 1) @[Counter.scala 77:24]
    node wrap_22 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_44 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_45 = tail(_value_T_44, 1) @[Counter.scala 77:24]
    node _T_170 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 770:46]
    node _T_171 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 770:46]
    node _T_172 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 770:46]
    node _GEN_345 = mux(_T_172, bus, cReg) @[Processor.scala 770:46 778:22 84:21]
    node _GEN_346 = mux(_T_171, bus, bReg) @[Processor.scala 770:46 775:22 83:21]
    node _GEN_347 = mux(_T_171, cReg, _GEN_345) @[Processor.scala 770:46 84:21]
    node _GEN_348 = mux(_T_170, bus, aReg) @[Processor.scala 770:46 772:22 82:21]
    node _GEN_349 = mux(_T_170, bReg, _GEN_346) @[Processor.scala 770:46 83:21]
    node _GEN_350 = mux(_T_170, cReg, _GEN_347) @[Processor.scala 770:46 84:21]
    node _GEN_352 = mux(_T_169, _GEN_348, aReg) @[Processor.scala 767:52 82:21]
    node _GEN_353 = mux(_T_169, _GEN_349, bReg) @[Processor.scala 767:52 83:21]
    node _GEN_354 = mux(_T_169, _GEN_350, cReg) @[Processor.scala 767:52 84:21]
    node _GEN_355 = mux(_T_169, UInt<1>("h0"), tStateCount_value) @[Processor.scala 767:52 Counter.scala 98:11 61:40]
    node _GEN_356 = mux(_T_169, UInt<1>("h1"), currentState) @[Processor.scala 767:52 782:26 91:29]
    node _GEN_357 = mux(_T_168, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 135:10 763:52 765:20]
    node _GEN_358 = mux(_T_168, _value_T_45, _GEN_355) @[Processor.scala 763:52 Counter.scala 77:15]
    node _GEN_360 = mux(_T_168, aReg, _GEN_352) @[Processor.scala 763:52 82:21]
    node _GEN_361 = mux(_T_168, bReg, _GEN_353) @[Processor.scala 763:52 83:21]
    node _GEN_362 = mux(_T_168, cReg, _GEN_354) @[Processor.scala 763:52 84:21]
    node _GEN_363 = mux(_T_168, currentState, _GEN_356) @[Processor.scala 763:52 91:29]
    node _GEN_365 = mux(_T_164, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 748:52 761:21]
    node _GEN_366 = mux(_T_164, _value_T_43, _GEN_358) @[Processor.scala 748:52 Counter.scala 77:15]
    node _GEN_367 = mux(_T_164, UInt<1>("h0"), _GEN_357) @[Processor.scala 135:10 748:52]
    node _GEN_369 = mux(_T_164, aReg, _GEN_360) @[Processor.scala 748:52 82:21]
    node _GEN_370 = mux(_T_164, bReg, _GEN_361) @[Processor.scala 748:52 83:21]
    node _GEN_371 = mux(_T_164, cReg, _GEN_362) @[Processor.scala 748:52 84:21]
    node _GEN_372 = mux(_T_164, currentState, _GEN_363) @[Processor.scala 748:52 91:29]
    node _GEN_374 = mux(_T_160, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 734:44 746:21]
    node _GEN_375 = mux(_T_160, _value_T_41, _GEN_366) @[Processor.scala 734:44 Counter.scala 77:15]
    node _GEN_376 = mux(_T_160, UInt<1>("h0"), _GEN_365) @[Processor.scala 133:11 734:44]
    node _GEN_377 = mux(_T_160, UInt<1>("h0"), _GEN_367) @[Processor.scala 135:10 734:44]
    node _GEN_379 = mux(_T_160, aReg, _GEN_369) @[Processor.scala 734:44 82:21]
    node _GEN_380 = mux(_T_160, bReg, _GEN_370) @[Processor.scala 734:44 83:21]
    node _GEN_381 = mux(_T_160, cReg, _GEN_371) @[Processor.scala 734:44 84:21]
    node _GEN_382 = mux(_T_160, currentState, _GEN_372) @[Processor.scala 734:44 91:29]
    node wrap_23 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_46 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_47 = tail(_value_T_46, 1) @[Counter.scala 77:24]
    node wrap_24 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_48 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_49 = tail(_value_T_48, 1) @[Counter.scala 77:24]
    node wrap_25 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_50 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_51 = tail(_value_T_50, 1) @[Counter.scala 77:24]
    node wrap_26 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_52 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_53 = tail(_value_T_52, 1) @[Counter.scala 77:24]
    node _T_182 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 820:46]
    node _T_183 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 820:46]
    node _T_184 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 820:46]
    node _GEN_386 = mux(_T_184, bus, cReg) @[Processor.scala 820:46 828:22 84:21]
    node _GEN_387 = mux(_T_183, bus, bReg) @[Processor.scala 820:46 825:22 83:21]
    node _GEN_388 = mux(_T_183, cReg, _GEN_386) @[Processor.scala 820:46 84:21]
    node _GEN_389 = mux(_T_182, bus, aReg) @[Processor.scala 82:21 820:46 822:22]
    node _GEN_390 = mux(_T_182, bReg, _GEN_387) @[Processor.scala 820:46 83:21]
    node _GEN_391 = mux(_T_182, cReg, _GEN_388) @[Processor.scala 820:46 84:21]
    node _GEN_393 = mux(_T_181, _GEN_389, aReg) @[Processor.scala 817:52 82:21]
    node _GEN_394 = mux(_T_181, _GEN_390, bReg) @[Processor.scala 817:52 83:21]
    node _GEN_395 = mux(_T_181, _GEN_391, cReg) @[Processor.scala 817:52 84:21]
    node _GEN_396 = mux(_T_181, UInt<1>("h0"), tStateCount_value) @[Processor.scala 817:52 Counter.scala 98:11 61:40]
    node _GEN_397 = mux(_T_181, UInt<1>("h1"), currentState) @[Processor.scala 817:52 832:26 91:29]
    node _GEN_398 = mux(_T_180, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 135:10 813:52 815:20]
    node _GEN_399 = mux(_T_180, _value_T_53, _GEN_396) @[Counter.scala 77:15 Processor.scala 813:52]
    node _GEN_401 = mux(_T_180, aReg, _GEN_393) @[Processor.scala 813:52 82:21]
    node _GEN_402 = mux(_T_180, bReg, _GEN_394) @[Processor.scala 813:52 83:21]
    node _GEN_403 = mux(_T_180, cReg, _GEN_395) @[Processor.scala 813:52 84:21]
    node _GEN_404 = mux(_T_180, currentState, _GEN_397) @[Processor.scala 813:52 91:29]
    node _GEN_406 = mux(_T_179, _value_T_51, _GEN_399) @[Counter.scala 77:15 Processor.scala 808:52]
    node _GEN_407 = mux(_T_179, UInt<1>("h0"), _GEN_398) @[Processor.scala 135:10 808:52]
    node _GEN_409 = mux(_T_179, aReg, _GEN_401) @[Processor.scala 808:52 82:21]
    node _GEN_410 = mux(_T_179, bReg, _GEN_402) @[Processor.scala 808:52 83:21]
    node _GEN_411 = mux(_T_179, cReg, _GEN_403) @[Processor.scala 808:52 84:21]
    node _GEN_412 = mux(_T_179, currentState, _GEN_404) @[Processor.scala 808:52 91:29]
    node _GEN_414 = mux(_T_178, _value_T_49, _GEN_406) @[Counter.scala 77:15 Processor.scala 804:52]
    node _GEN_416 = mux(_T_178, UInt<1>("h0"), _GEN_407) @[Processor.scala 135:10 804:52]
    node _GEN_418 = mux(_T_178, aReg, _GEN_409) @[Processor.scala 804:52 82:21]
    node _GEN_419 = mux(_T_178, bReg, _GEN_410) @[Processor.scala 804:52 83:21]
    node _GEN_420 = mux(_T_178, cReg, _GEN_411) @[Processor.scala 804:52 84:21]
    node _GEN_421 = mux(_T_178, currentState, _GEN_412) @[Processor.scala 804:52 91:29]
    node _GEN_423 = mux(_T_174, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 789:44 802:21]
    node _GEN_424 = mux(_T_174, _value_T_47, _GEN_414) @[Counter.scala 77:15 Processor.scala 789:44]
    node _GEN_426 = mux(_T_174, UInt<1>("h0"), _GEN_416) @[Processor.scala 135:10 789:44]
    node _GEN_428 = mux(_T_174, aReg, _GEN_418) @[Processor.scala 789:44 82:21]
    node _GEN_429 = mux(_T_174, bReg, _GEN_419) @[Processor.scala 789:44 83:21]
    node _GEN_430 = mux(_T_174, cReg, _GEN_420) @[Processor.scala 789:44 84:21]
    node _GEN_431 = mux(_T_174, currentState, _GEN_421) @[Processor.scala 789:44 91:29]
    node wrap_27 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_54 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_55 = tail(_value_T_54, 1) @[Counter.scala 77:24]
    node wrap_28 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_56 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_57 = tail(_value_T_56, 1) @[Counter.scala 77:24]
    node wrap_29 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_58 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_59 = tail(_value_T_58, 1) @[Counter.scala 77:24]
    node _T_193 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 866:46]
    node _T_194 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 866:46]
    node _T_195 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 866:46]
    node _GEN_435 = mux(_T_195, bus, cReg) @[Processor.scala 84:21 866:46 874:22]
    node _GEN_436 = mux(_T_194, bus, bReg) @[Processor.scala 83:21 866:46 871:22]
    node _GEN_437 = mux(_T_194, cReg, _GEN_435) @[Processor.scala 84:21 866:46]
    node _GEN_438 = mux(_T_193, bus, aReg) @[Processor.scala 82:21 866:46 868:22]
    node _GEN_439 = mux(_T_193, bReg, _GEN_436) @[Processor.scala 83:21 866:46]
    node _GEN_440 = mux(_T_193, cReg, _GEN_437) @[Processor.scala 84:21 866:46]
    node _GEN_442 = mux(_T_192, _GEN_438, aReg) @[Processor.scala 82:21 863:52]
    node _GEN_443 = mux(_T_192, _GEN_439, bReg) @[Processor.scala 83:21 863:52]
    node _GEN_444 = mux(_T_192, _GEN_440, cReg) @[Processor.scala 84:21 863:52]
    node _GEN_445 = mux(_T_192, UInt<1>("h0"), tStateCount_value) @[Processor.scala 863:52 Counter.scala 98:11 61:40]
    node _GEN_446 = mux(_T_192, UInt<1>("h1"), currentState) @[Processor.scala 863:52 878:26 91:29]
    node _GEN_447 = mux(_T_191, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 135:10 859:52 861:20]
    node _GEN_448 = mux(_T_191, _value_T_59, _GEN_445) @[Counter.scala 77:15 Processor.scala 859:52]
    node _GEN_450 = mux(_T_191, aReg, _GEN_442) @[Processor.scala 82:21 859:52]
    node _GEN_451 = mux(_T_191, bReg, _GEN_443) @[Processor.scala 83:21 859:52]
    node _GEN_452 = mux(_T_191, cReg, _GEN_444) @[Processor.scala 84:21 859:52]
    node _GEN_453 = mux(_T_191, currentState, _GEN_446) @[Processor.scala 859:52 91:29]
    node _GEN_455 = mux(_T_190, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 854:52 857:21]
    node _GEN_456 = mux(_T_190, _value_T_57, _GEN_448) @[Counter.scala 77:15 Processor.scala 854:52]
    node _GEN_457 = mux(_T_190, UInt<1>("h0"), _GEN_447) @[Processor.scala 135:10 854:52]
    node _GEN_459 = mux(_T_190, aReg, _GEN_450) @[Processor.scala 82:21 854:52]
    node _GEN_460 = mux(_T_190, bReg, _GEN_451) @[Processor.scala 83:21 854:52]
    node _GEN_461 = mux(_T_190, cReg, _GEN_452) @[Processor.scala 84:21 854:52]
    node _GEN_462 = mux(_T_190, currentState, _GEN_453) @[Processor.scala 854:52 91:29]
    node _GEN_464 = mux(_T_186, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 839:44 852:21]
    node _GEN_465 = mux(_T_186, _value_T_55, _GEN_456) @[Counter.scala 77:15 Processor.scala 839:44]
    node _GEN_466 = mux(_T_186, UInt<1>("h0"), _GEN_455) @[Processor.scala 133:11 839:44]
    node _GEN_467 = mux(_T_186, UInt<1>("h0"), _GEN_457) @[Processor.scala 135:10 839:44]
    node _GEN_469 = mux(_T_186, aReg, _GEN_459) @[Processor.scala 82:21 839:44]
    node _GEN_470 = mux(_T_186, bReg, _GEN_460) @[Processor.scala 83:21 839:44]
    node _GEN_471 = mux(_T_186, cReg, _GEN_461) @[Processor.scala 839:44 84:21]
    node _GEN_472 = mux(_T_186, currentState, _GEN_462) @[Processor.scala 839:44 91:29]
    node wrap_30 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_60 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_61 = tail(_value_T_60, 1) @[Counter.scala 77:24]
    node wrap_31 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_62 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_63 = tail(_value_T_62, 1) @[Counter.scala 77:24]
    node wrap_32 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_64 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_65 = tail(_value_T_64, 1) @[Counter.scala 77:24]
    node _T_207 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 920:46]
    node _T_208 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 920:46]
    node _T_209 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 920:46]
    node _GEN_479 = mux(_T_209, bus, cReg) @[Processor.scala 84:21 920:46 928:22]
    node _GEN_480 = mux(_T_208, bus, bReg) @[Processor.scala 83:21 920:46 925:22]
    node _GEN_481 = mux(_T_208, cReg, _GEN_479) @[Processor.scala 84:21 920:46]
    node _GEN_482 = mux(_T_207, bus, aReg) @[Processor.scala 82:21 920:46 922:22]
    node _GEN_483 = mux(_T_207, bReg, _GEN_480) @[Processor.scala 83:21 920:46]
    node _GEN_484 = mux(_T_207, cReg, _GEN_481) @[Processor.scala 84:21 920:46]
    node _GEN_486 = mux(_T_206, _GEN_482, aReg) @[Processor.scala 82:21 917:52]
    node _GEN_487 = mux(_T_206, _GEN_483, bReg) @[Processor.scala 83:21 917:52]
    node _GEN_488 = mux(_T_206, _GEN_484, cReg) @[Processor.scala 84:21 917:52]
    node _GEN_489 = mux(_T_206, UInt<1>("h0"), tStateCount_value) @[Processor.scala 917:52 Counter.scala 98:11 61:40]
    node _GEN_490 = mux(_T_206, UInt<1>("h1"), currentState) @[Processor.scala 917:52 932:26 91:29]
    node _GEN_491 = mux(_T_205, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 136:10 913:52 915:20]
    node _GEN_492 = mux(_T_205, _value_T_65, _GEN_489) @[Counter.scala 77:15 Processor.scala 913:52]
    node _GEN_494 = mux(_T_205, aReg, _GEN_486) @[Processor.scala 82:21 913:52]
    node _GEN_495 = mux(_T_205, bReg, _GEN_487) @[Processor.scala 83:21 913:52]
    node _GEN_496 = mux(_T_205, cReg, _GEN_488) @[Processor.scala 84:21 913:52]
    node _GEN_497 = mux(_T_205, currentState, _GEN_490) @[Processor.scala 91:29 913:52]
    node _GEN_499 = mux(_T_201, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 898:52 911:21]
    node _GEN_500 = mux(_T_201, _value_T_63, _GEN_492) @[Counter.scala 77:15 Processor.scala 898:52]
    node _GEN_501 = mux(_T_201, UInt<1>("h0"), _GEN_491) @[Processor.scala 136:10 898:52]
    node _GEN_503 = mux(_T_201, aReg, _GEN_494) @[Processor.scala 82:21 898:52]
    node _GEN_504 = mux(_T_201, bReg, _GEN_495) @[Processor.scala 83:21 898:52]
    node _GEN_505 = mux(_T_201, cReg, _GEN_496) @[Processor.scala 84:21 898:52]
    node _GEN_506 = mux(_T_201, currentState, _GEN_497) @[Processor.scala 898:52 91:29]
    node _GEN_508 = mux(_T_197, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 884:44 896:21]
    node _GEN_509 = mux(_T_197, _value_T_61, _GEN_500) @[Counter.scala 77:15 Processor.scala 884:44]
    node _GEN_510 = mux(_T_197, UInt<1>("h0"), _GEN_499) @[Processor.scala 133:11 884:44]
    node _GEN_511 = mux(_T_197, UInt<1>("h0"), _GEN_501) @[Processor.scala 136:10 884:44]
    node _GEN_513 = mux(_T_197, aReg, _GEN_503) @[Processor.scala 82:21 884:44]
    node _GEN_514 = mux(_T_197, bReg, _GEN_504) @[Processor.scala 83:21 884:44]
    node _GEN_515 = mux(_T_197, cReg, _GEN_505) @[Processor.scala 84:21 884:44]
    node _GEN_516 = mux(_T_197, currentState, _GEN_506) @[Processor.scala 884:44 91:29]
    node wrap_33 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_66 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_67 = tail(_value_T_66, 1) @[Counter.scala 77:24]
    node wrap_34 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_68 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_69 = tail(_value_T_68, 1) @[Counter.scala 77:24]
    node wrap_35 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_70 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_71 = tail(_value_T_70, 1) @[Counter.scala 77:24]
    node wrap_36 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_72 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_73 = tail(_value_T_72, 1) @[Counter.scala 77:24]
    node _T_219 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 970:46]
    node _T_220 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 970:46]
    node _T_221 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 970:46]
    node _GEN_520 = mux(_T_221, bus, cReg) @[Processor.scala 84:21 970:46 978:22]
    node _GEN_521 = mux(_T_220, bus, bReg) @[Processor.scala 83:21 970:46 975:22]
    node _GEN_522 = mux(_T_220, cReg, _GEN_520) @[Processor.scala 84:21 970:46]
    node _GEN_523 = mux(_T_219, bus, aReg) @[Processor.scala 82:21 970:46 972:22]
    node _GEN_524 = mux(_T_219, bReg, _GEN_521) @[Processor.scala 83:21 970:46]
    node _GEN_525 = mux(_T_219, cReg, _GEN_522) @[Processor.scala 84:21 970:46]
    node _GEN_527 = mux(_T_218, _GEN_523, aReg) @[Processor.scala 82:21 967:52]
    node _GEN_528 = mux(_T_218, _GEN_524, bReg) @[Processor.scala 83:21 967:52]
    node _GEN_529 = mux(_T_218, _GEN_525, cReg) @[Processor.scala 84:21 967:52]
    node _GEN_530 = mux(_T_218, UInt<1>("h0"), tStateCount_value) @[Processor.scala 967:52 Counter.scala 98:11 61:40]
    node _GEN_531 = mux(_T_218, UInt<1>("h1"), currentState) @[Processor.scala 967:52 982:26 91:29]
    node _GEN_532 = mux(_T_217, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 136:10 963:52 965:20]
    node _GEN_533 = mux(_T_217, _value_T_73, _GEN_530) @[Counter.scala 77:15 Processor.scala 963:52]
    node _GEN_535 = mux(_T_217, aReg, _GEN_527) @[Processor.scala 82:21 963:52]
    node _GEN_536 = mux(_T_217, bReg, _GEN_528) @[Processor.scala 83:21 963:52]
    node _GEN_537 = mux(_T_217, cReg, _GEN_529) @[Processor.scala 84:21 963:52]
    node _GEN_538 = mux(_T_217, currentState, _GEN_531) @[Processor.scala 91:29 963:52]
    node _GEN_540 = mux(_T_216, _value_T_71, _GEN_533) @[Counter.scala 77:15 Processor.scala 958:52]
    node _GEN_541 = mux(_T_216, UInt<1>("h0"), _GEN_532) @[Processor.scala 136:10 958:52]
    node _GEN_543 = mux(_T_216, aReg, _GEN_535) @[Processor.scala 82:21 958:52]
    node _GEN_544 = mux(_T_216, bReg, _GEN_536) @[Processor.scala 83:21 958:52]
    node _GEN_545 = mux(_T_216, cReg, _GEN_537) @[Processor.scala 84:21 958:52]
    node _GEN_546 = mux(_T_216, currentState, _GEN_538) @[Processor.scala 91:29 958:52]
    node _GEN_548 = mux(_T_215, _value_T_69, _GEN_540) @[Counter.scala 77:15 Processor.scala 954:52]
    node _GEN_550 = mux(_T_215, UInt<1>("h0"), _GEN_541) @[Processor.scala 136:10 954:52]
    node _GEN_552 = mux(_T_215, aReg, _GEN_543) @[Processor.scala 82:21 954:52]
    node _GEN_553 = mux(_T_215, bReg, _GEN_544) @[Processor.scala 83:21 954:52]
    node _GEN_554 = mux(_T_215, cReg, _GEN_545) @[Processor.scala 84:21 954:52]
    node _GEN_555 = mux(_T_215, currentState, _GEN_546) @[Processor.scala 91:29 954:52]
    node _GEN_557 = mux(_T_211, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 939:44 952:21]
    node _GEN_558 = mux(_T_211, _value_T_67, _GEN_548) @[Counter.scala 77:15 Processor.scala 939:44]
    node _GEN_560 = mux(_T_211, UInt<1>("h0"), _GEN_550) @[Processor.scala 136:10 939:44]
    node _GEN_562 = mux(_T_211, aReg, _GEN_552) @[Processor.scala 82:21 939:44]
    node _GEN_563 = mux(_T_211, bReg, _GEN_553) @[Processor.scala 83:21 939:44]
    node _GEN_564 = mux(_T_211, cReg, _GEN_554) @[Processor.scala 84:21 939:44]
    node _GEN_565 = mux(_T_211, currentState, _GEN_555) @[Processor.scala 91:29 939:44]
    node wrap_37 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_74 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_75 = tail(_value_T_74, 1) @[Counter.scala 77:24]
    node wrap_38 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_76 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_77 = tail(_value_T_76, 1) @[Counter.scala 77:24]
    node wrap_39 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_78 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_79 = tail(_value_T_78, 1) @[Counter.scala 77:24]
    node _T_230 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1016:46]
    node _T_231 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1016:46]
    node _T_232 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1016:46]
    node _GEN_569 = mux(_T_232, bus, cReg) @[Processor.scala 1016:46 1024:22 84:21]
    node _GEN_570 = mux(_T_231, bus, bReg) @[Processor.scala 1016:46 1021:22 83:21]
    node _GEN_571 = mux(_T_231, cReg, _GEN_569) @[Processor.scala 1016:46 84:21]
    node _GEN_572 = mux(_T_230, bus, aReg) @[Processor.scala 1016:46 1018:22 82:21]
    node _GEN_573 = mux(_T_230, bReg, _GEN_570) @[Processor.scala 1016:46 83:21]
    node _GEN_574 = mux(_T_230, cReg, _GEN_571) @[Processor.scala 1016:46 84:21]
    node _GEN_576 = mux(_T_229, _GEN_572, aReg) @[Processor.scala 1013:52 82:21]
    node _GEN_577 = mux(_T_229, _GEN_573, bReg) @[Processor.scala 1013:52 83:21]
    node _GEN_578 = mux(_T_229, _GEN_574, cReg) @[Processor.scala 1013:52 84:21]
    node _GEN_579 = mux(_T_229, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1013:52 Counter.scala 98:11 61:40]
    node _GEN_580 = mux(_T_229, UInt<1>("h1"), currentState) @[Processor.scala 1013:52 1028:26 91:29]
    node _GEN_581 = mux(_T_228, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1009:52 1011:20 136:10]
    node _GEN_582 = mux(_T_228, _value_T_79, _GEN_579) @[Processor.scala 1009:52 Counter.scala 77:15]
    node _GEN_584 = mux(_T_228, aReg, _GEN_576) @[Processor.scala 1009:52 82:21]
    node _GEN_585 = mux(_T_228, bReg, _GEN_577) @[Processor.scala 1009:52 83:21]
    node _GEN_586 = mux(_T_228, cReg, _GEN_578) @[Processor.scala 1009:52 84:21]
    node _GEN_587 = mux(_T_228, currentState, _GEN_580) @[Processor.scala 1009:52 91:29]
    node _GEN_589 = mux(_T_227, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1004:52 1007:21 133:11]
    node _GEN_590 = mux(_T_227, _value_T_77, _GEN_582) @[Processor.scala 1004:52 Counter.scala 77:15]
    node _GEN_591 = mux(_T_227, UInt<1>("h0"), _GEN_581) @[Processor.scala 1004:52 136:10]
    node _GEN_593 = mux(_T_227, aReg, _GEN_584) @[Processor.scala 1004:52 82:21]
    node _GEN_594 = mux(_T_227, bReg, _GEN_585) @[Processor.scala 1004:52 83:21]
    node _GEN_595 = mux(_T_227, cReg, _GEN_586) @[Processor.scala 1004:52 84:21]
    node _GEN_596 = mux(_T_227, currentState, _GEN_587) @[Processor.scala 1004:52 91:29]
    node _GEN_598 = mux(_T_223, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1002:21 132:11 989:44]
    node _GEN_599 = mux(_T_223, _value_T_75, _GEN_590) @[Counter.scala 77:15 Processor.scala 989:44]
    node _GEN_600 = mux(_T_223, UInt<1>("h0"), _GEN_589) @[Processor.scala 133:11 989:44]
    node _GEN_601 = mux(_T_223, UInt<1>("h0"), _GEN_591) @[Processor.scala 136:10 989:44]
    node _GEN_603 = mux(_T_223, aReg, _GEN_593) @[Processor.scala 82:21 989:44]
    node _GEN_604 = mux(_T_223, bReg, _GEN_594) @[Processor.scala 83:21 989:44]
    node _GEN_605 = mux(_T_223, cReg, _GEN_595) @[Processor.scala 84:21 989:44]
    node _GEN_606 = mux(_T_223, currentState, _GEN_596) @[Processor.scala 91:29 989:44]
    node wrap_40 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_80 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_81 = tail(_value_T_80, 1) @[Counter.scala 77:24]
    node wrap_41 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_82 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_83 = tail(_value_T_82, 1) @[Counter.scala 77:24]
    node wrap_42 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_84 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_85 = tail(_value_T_84, 1) @[Counter.scala 77:24]
    node _T_244 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1070:46]
    node _T_245 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1070:46]
    node _T_246 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1070:46]
    node _GEN_613 = mux(_T_246, bus, cReg) @[Processor.scala 1070:46 1078:22 84:21]
    node _GEN_614 = mux(_T_245, bus, bReg) @[Processor.scala 1070:46 1075:22 83:21]
    node _GEN_615 = mux(_T_245, cReg, _GEN_613) @[Processor.scala 1070:46 84:21]
    node _GEN_616 = mux(_T_244, bus, aReg) @[Processor.scala 1070:46 1072:22 82:21]
    node _GEN_617 = mux(_T_244, bReg, _GEN_614) @[Processor.scala 1070:46 83:21]
    node _GEN_618 = mux(_T_244, cReg, _GEN_615) @[Processor.scala 1070:46 84:21]
    node _GEN_620 = mux(_T_243, _GEN_616, aReg) @[Processor.scala 1067:52 82:21]
    node _GEN_621 = mux(_T_243, _GEN_617, bReg) @[Processor.scala 1067:52 83:21]
    node _GEN_622 = mux(_T_243, _GEN_618, cReg) @[Processor.scala 1067:52 84:21]
    node _GEN_623 = mux(_T_243, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1067:52 Counter.scala 98:11 61:40]
    node _GEN_624 = mux(_T_243, UInt<1>("h1"), currentState) @[Processor.scala 1067:52 1082:26 91:29]
    node _GEN_625 = mux(_T_242, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1063:52 1065:20 137:10]
    node _GEN_626 = mux(_T_242, _value_T_85, _GEN_623) @[Processor.scala 1063:52 Counter.scala 77:15]
    node _GEN_628 = mux(_T_242, aReg, _GEN_620) @[Processor.scala 1063:52 82:21]
    node _GEN_629 = mux(_T_242, bReg, _GEN_621) @[Processor.scala 1063:52 83:21]
    node _GEN_630 = mux(_T_242, cReg, _GEN_622) @[Processor.scala 1063:52 84:21]
    node _GEN_631 = mux(_T_242, currentState, _GEN_624) @[Processor.scala 1063:52 91:29]
    node _GEN_633 = mux(_T_238, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1048:52 1061:21 133:11]
    node _GEN_634 = mux(_T_238, _value_T_83, _GEN_626) @[Processor.scala 1048:52 Counter.scala 77:15]
    node _GEN_635 = mux(_T_238, UInt<1>("h0"), _GEN_625) @[Processor.scala 1048:52 137:10]
    node _GEN_637 = mux(_T_238, aReg, _GEN_628) @[Processor.scala 1048:52 82:21]
    node _GEN_638 = mux(_T_238, bReg, _GEN_629) @[Processor.scala 1048:52 83:21]
    node _GEN_639 = mux(_T_238, cReg, _GEN_630) @[Processor.scala 1048:52 84:21]
    node _GEN_640 = mux(_T_238, currentState, _GEN_631) @[Processor.scala 1048:52 91:29]
    node _GEN_642 = mux(_T_234, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1034:44 1046:21 132:11]
    node _GEN_643 = mux(_T_234, _value_T_81, _GEN_634) @[Processor.scala 1034:44 Counter.scala 77:15]
    node _GEN_644 = mux(_T_234, UInt<1>("h0"), _GEN_633) @[Processor.scala 1034:44 133:11]
    node _GEN_645 = mux(_T_234, UInt<1>("h0"), _GEN_635) @[Processor.scala 1034:44 137:10]
    node _GEN_647 = mux(_T_234, aReg, _GEN_637) @[Processor.scala 1034:44 82:21]
    node _GEN_648 = mux(_T_234, bReg, _GEN_638) @[Processor.scala 1034:44 83:21]
    node _GEN_649 = mux(_T_234, cReg, _GEN_639) @[Processor.scala 1034:44 84:21]
    node _GEN_650 = mux(_T_234, currentState, _GEN_640) @[Processor.scala 1034:44 91:29]
    node wrap_43 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_86 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_87 = tail(_value_T_86, 1) @[Counter.scala 77:24]
    node wrap_44 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_88 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_89 = tail(_value_T_88, 1) @[Counter.scala 77:24]
    node wrap_45 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_90 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_91 = tail(_value_T_90, 1) @[Counter.scala 77:24]
    node wrap_46 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_92 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_93 = tail(_value_T_92, 1) @[Counter.scala 77:24]
    node _T_256 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1120:46]
    node _T_257 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1120:46]
    node _T_258 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1120:46]
    node _GEN_654 = mux(_T_258, bus, cReg) @[Processor.scala 1120:46 1128:22 84:21]
    node _GEN_655 = mux(_T_257, bus, bReg) @[Processor.scala 1120:46 1125:22 83:21]
    node _GEN_656 = mux(_T_257, cReg, _GEN_654) @[Processor.scala 1120:46 84:21]
    node _GEN_657 = mux(_T_256, bus, aReg) @[Processor.scala 1120:46 1122:22 82:21]
    node _GEN_658 = mux(_T_256, bReg, _GEN_655) @[Processor.scala 1120:46 83:21]
    node _GEN_659 = mux(_T_256, cReg, _GEN_656) @[Processor.scala 1120:46 84:21]
    node _GEN_661 = mux(_T_255, _GEN_657, aReg) @[Processor.scala 1117:52 82:21]
    node _GEN_662 = mux(_T_255, _GEN_658, bReg) @[Processor.scala 1117:52 83:21]
    node _GEN_663 = mux(_T_255, _GEN_659, cReg) @[Processor.scala 1117:52 84:21]
    node _GEN_664 = mux(_T_255, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1117:52 Counter.scala 98:11 61:40]
    node _GEN_665 = mux(_T_255, UInt<1>("h1"), currentState) @[Processor.scala 1117:52 1132:26 91:29]
    node _GEN_666 = mux(_T_254, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1113:52 1115:20 137:10]
    node _GEN_667 = mux(_T_254, _value_T_93, _GEN_664) @[Processor.scala 1113:52 Counter.scala 77:15]
    node _GEN_669 = mux(_T_254, aReg, _GEN_661) @[Processor.scala 1113:52 82:21]
    node _GEN_670 = mux(_T_254, bReg, _GEN_662) @[Processor.scala 1113:52 83:21]
    node _GEN_671 = mux(_T_254, cReg, _GEN_663) @[Processor.scala 1113:52 84:21]
    node _GEN_672 = mux(_T_254, currentState, _GEN_665) @[Processor.scala 1113:52 91:29]
    node _GEN_674 = mux(_T_253, _value_T_91, _GEN_667) @[Processor.scala 1108:52 Counter.scala 77:15]
    node _GEN_675 = mux(_T_253, UInt<1>("h0"), _GEN_666) @[Processor.scala 1108:52 137:10]
    node _GEN_677 = mux(_T_253, aReg, _GEN_669) @[Processor.scala 1108:52 82:21]
    node _GEN_678 = mux(_T_253, bReg, _GEN_670) @[Processor.scala 1108:52 83:21]
    node _GEN_679 = mux(_T_253, cReg, _GEN_671) @[Processor.scala 1108:52 84:21]
    node _GEN_680 = mux(_T_253, currentState, _GEN_672) @[Processor.scala 1108:52 91:29]
    node _GEN_682 = mux(_T_252, _value_T_89, _GEN_674) @[Processor.scala 1104:52 Counter.scala 77:15]
    node _GEN_684 = mux(_T_252, UInt<1>("h0"), _GEN_675) @[Processor.scala 1104:52 137:10]
    node _GEN_686 = mux(_T_252, aReg, _GEN_677) @[Processor.scala 1104:52 82:21]
    node _GEN_687 = mux(_T_252, bReg, _GEN_678) @[Processor.scala 1104:52 83:21]
    node _GEN_688 = mux(_T_252, cReg, _GEN_679) @[Processor.scala 1104:52 84:21]
    node _GEN_689 = mux(_T_252, currentState, _GEN_680) @[Processor.scala 1104:52 91:29]
    node _GEN_691 = mux(_T_248, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1089:44 1102:21 132:11]
    node _GEN_692 = mux(_T_248, _value_T_87, _GEN_682) @[Processor.scala 1089:44 Counter.scala 77:15]
    node _GEN_694 = mux(_T_248, UInt<1>("h0"), _GEN_684) @[Processor.scala 1089:44 137:10]
    node _GEN_696 = mux(_T_248, aReg, _GEN_686) @[Processor.scala 1089:44 82:21]
    node _GEN_697 = mux(_T_248, bReg, _GEN_687) @[Processor.scala 1089:44 83:21]
    node _GEN_698 = mux(_T_248, cReg, _GEN_688) @[Processor.scala 1089:44 84:21]
    node _GEN_699 = mux(_T_248, currentState, _GEN_689) @[Processor.scala 1089:44 91:29]
    node wrap_47 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_94 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_95 = tail(_value_T_94, 1) @[Counter.scala 77:24]
    node wrap_48 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_96 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_97 = tail(_value_T_96, 1) @[Counter.scala 77:24]
    node wrap_49 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_98 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_99 = tail(_value_T_98, 1) @[Counter.scala 77:24]
    node _T_267 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1166:46]
    node _T_268 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1166:46]
    node _T_269 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1166:46]
    node _GEN_703 = mux(_T_269, bus, cReg) @[Processor.scala 1166:46 1174:22 84:21]
    node _GEN_704 = mux(_T_268, bus, bReg) @[Processor.scala 1166:46 1171:22 83:21]
    node _GEN_705 = mux(_T_268, cReg, _GEN_703) @[Processor.scala 1166:46 84:21]
    node _GEN_706 = mux(_T_267, bus, aReg) @[Processor.scala 1166:46 1168:22 82:21]
    node _GEN_707 = mux(_T_267, bReg, _GEN_704) @[Processor.scala 1166:46 83:21]
    node _GEN_708 = mux(_T_267, cReg, _GEN_705) @[Processor.scala 1166:46 84:21]
    node _GEN_710 = mux(_T_266, _GEN_706, aReg) @[Processor.scala 1163:52 82:21]
    node _GEN_711 = mux(_T_266, _GEN_707, bReg) @[Processor.scala 1163:52 83:21]
    node _GEN_712 = mux(_T_266, _GEN_708, cReg) @[Processor.scala 1163:52 84:21]
    node _GEN_713 = mux(_T_266, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1163:52 Counter.scala 98:11 61:40]
    node _GEN_714 = mux(_T_266, UInt<1>("h1"), currentState) @[Processor.scala 1163:52 1178:26 91:29]
    node _GEN_715 = mux(_T_265, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1159:52 1161:20 137:10]
    node _GEN_716 = mux(_T_265, _value_T_99, _GEN_713) @[Processor.scala 1159:52 Counter.scala 77:15]
    node _GEN_718 = mux(_T_265, aReg, _GEN_710) @[Processor.scala 1159:52 82:21]
    node _GEN_719 = mux(_T_265, bReg, _GEN_711) @[Processor.scala 1159:52 83:21]
    node _GEN_720 = mux(_T_265, cReg, _GEN_712) @[Processor.scala 1159:52 84:21]
    node _GEN_721 = mux(_T_265, currentState, _GEN_714) @[Processor.scala 1159:52 91:29]
    node _GEN_723 = mux(_T_264, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1154:52 1157:21 133:11]
    node _GEN_724 = mux(_T_264, _value_T_97, _GEN_716) @[Processor.scala 1154:52 Counter.scala 77:15]
    node _GEN_725 = mux(_T_264, UInt<1>("h0"), _GEN_715) @[Processor.scala 1154:52 137:10]
    node _GEN_727 = mux(_T_264, aReg, _GEN_718) @[Processor.scala 1154:52 82:21]
    node _GEN_728 = mux(_T_264, bReg, _GEN_719) @[Processor.scala 1154:52 83:21]
    node _GEN_729 = mux(_T_264, cReg, _GEN_720) @[Processor.scala 1154:52 84:21]
    node _GEN_730 = mux(_T_264, currentState, _GEN_721) @[Processor.scala 1154:52 91:29]
    node _GEN_732 = mux(_T_260, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1139:44 1152:21 132:11]
    node _GEN_733 = mux(_T_260, _value_T_95, _GEN_724) @[Processor.scala 1139:44 Counter.scala 77:15]
    node _GEN_734 = mux(_T_260, UInt<1>("h0"), _GEN_723) @[Processor.scala 1139:44 133:11]
    node _GEN_735 = mux(_T_260, UInt<1>("h0"), _GEN_725) @[Processor.scala 1139:44 137:10]
    node _GEN_737 = mux(_T_260, aReg, _GEN_727) @[Processor.scala 1139:44 82:21]
    node _GEN_738 = mux(_T_260, bReg, _GEN_728) @[Processor.scala 1139:44 83:21]
    node _GEN_739 = mux(_T_260, cReg, _GEN_729) @[Processor.scala 1139:44 84:21]
    node _GEN_740 = mux(_T_260, currentState, _GEN_730) @[Processor.scala 1139:44 91:29]
    node wrap_50 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_100 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_101 = tail(_value_T_100, 1) @[Counter.scala 77:24]
    node wrap_51 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_102 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_103 = tail(_value_T_102, 1) @[Counter.scala 77:24]
    node wrap_52 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_104 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_105 = tail(_value_T_104, 1) @[Counter.scala 77:24]
    node _T_281 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1220:46]
    node _T_282 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1220:46]
    node _T_283 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1220:46]
    node _GEN_747 = mux(_T_283, bus, cReg) @[Processor.scala 1220:46 1228:22 84:21]
    node _GEN_748 = mux(_T_282, bus, bReg) @[Processor.scala 1220:46 1225:22 83:21]
    node _GEN_749 = mux(_T_282, cReg, _GEN_747) @[Processor.scala 1220:46 84:21]
    node _GEN_750 = mux(_T_281, bus, aReg) @[Processor.scala 1220:46 1222:22 82:21]
    node _GEN_751 = mux(_T_281, bReg, _GEN_748) @[Processor.scala 1220:46 83:21]
    node _GEN_752 = mux(_T_281, cReg, _GEN_749) @[Processor.scala 1220:46 84:21]
    node _GEN_754 = mux(_T_280, _GEN_750, aReg) @[Processor.scala 1217:52 82:21]
    node _GEN_755 = mux(_T_280, _GEN_751, bReg) @[Processor.scala 1217:52 83:21]
    node _GEN_756 = mux(_T_280, _GEN_752, cReg) @[Processor.scala 1217:52 84:21]
    node _GEN_757 = mux(_T_280, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1217:52 Counter.scala 98:11 61:40]
    node _GEN_758 = mux(_T_280, UInt<1>("h1"), currentState) @[Processor.scala 1217:52 1232:26 91:29]
    node _GEN_759 = mux(_T_279, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1213:52 1215:20 138:10]
    node _GEN_760 = mux(_T_279, _value_T_105, _GEN_757) @[Processor.scala 1213:52 Counter.scala 77:15]
    node _GEN_762 = mux(_T_279, aReg, _GEN_754) @[Processor.scala 1213:52 82:21]
    node _GEN_763 = mux(_T_279, bReg, _GEN_755) @[Processor.scala 1213:52 83:21]
    node _GEN_764 = mux(_T_279, cReg, _GEN_756) @[Processor.scala 1213:52 84:21]
    node _GEN_765 = mux(_T_279, currentState, _GEN_758) @[Processor.scala 1213:52 91:29]
    node _GEN_767 = mux(_T_275, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1198:52 1211:21 133:11]
    node _GEN_768 = mux(_T_275, _value_T_103, _GEN_760) @[Processor.scala 1198:52 Counter.scala 77:15]
    node _GEN_769 = mux(_T_275, UInt<1>("h0"), _GEN_759) @[Processor.scala 1198:52 138:10]
    node _GEN_771 = mux(_T_275, aReg, _GEN_762) @[Processor.scala 1198:52 82:21]
    node _GEN_772 = mux(_T_275, bReg, _GEN_763) @[Processor.scala 1198:52 83:21]
    node _GEN_773 = mux(_T_275, cReg, _GEN_764) @[Processor.scala 1198:52 84:21]
    node _GEN_774 = mux(_T_275, currentState, _GEN_765) @[Processor.scala 1198:52 91:29]
    node _GEN_776 = mux(_T_271, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1184:44 1196:21 132:11]
    node _GEN_777 = mux(_T_271, _value_T_101, _GEN_768) @[Processor.scala 1184:44 Counter.scala 77:15]
    node _GEN_778 = mux(_T_271, UInt<1>("h0"), _GEN_767) @[Processor.scala 1184:44 133:11]
    node _GEN_779 = mux(_T_271, UInt<1>("h0"), _GEN_769) @[Processor.scala 1184:44 138:10]
    node _GEN_781 = mux(_T_271, aReg, _GEN_771) @[Processor.scala 1184:44 82:21]
    node _GEN_782 = mux(_T_271, bReg, _GEN_772) @[Processor.scala 1184:44 83:21]
    node _GEN_783 = mux(_T_271, cReg, _GEN_773) @[Processor.scala 1184:44 84:21]
    node _GEN_784 = mux(_T_271, currentState, _GEN_774) @[Processor.scala 1184:44 91:29]
    node wrap_53 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_106 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_107 = tail(_value_T_106, 1) @[Counter.scala 77:24]
    node wrap_54 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_108 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_109 = tail(_value_T_108, 1) @[Counter.scala 77:24]
    node wrap_55 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_110 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_111 = tail(_value_T_110, 1) @[Counter.scala 77:24]
    node wrap_56 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_112 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_113 = tail(_value_T_112, 1) @[Counter.scala 77:24]
    node _T_293 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1270:46]
    node _T_294 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1270:46]
    node _T_295 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1270:46]
    node _GEN_788 = mux(_T_295, bus, cReg) @[Processor.scala 1270:46 1278:22 84:21]
    node _GEN_789 = mux(_T_294, bus, bReg) @[Processor.scala 1270:46 1275:22 83:21]
    node _GEN_790 = mux(_T_294, cReg, _GEN_788) @[Processor.scala 1270:46 84:21]
    node _GEN_791 = mux(_T_293, bus, aReg) @[Processor.scala 1270:46 1272:22 82:21]
    node _GEN_792 = mux(_T_293, bReg, _GEN_789) @[Processor.scala 1270:46 83:21]
    node _GEN_793 = mux(_T_293, cReg, _GEN_790) @[Processor.scala 1270:46 84:21]
    node _GEN_795 = mux(_T_292, _GEN_791, aReg) @[Processor.scala 1267:52 82:21]
    node _GEN_796 = mux(_T_292, _GEN_792, bReg) @[Processor.scala 1267:52 83:21]
    node _GEN_797 = mux(_T_292, _GEN_793, cReg) @[Processor.scala 1267:52 84:21]
    node _GEN_798 = mux(_T_292, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1267:52 Counter.scala 98:11 61:40]
    node _GEN_799 = mux(_T_292, UInt<1>("h1"), currentState) @[Processor.scala 1267:52 1282:26 91:29]
    node _GEN_800 = mux(_T_291, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1263:52 1265:20 138:10]
    node _GEN_801 = mux(_T_291, _value_T_113, _GEN_798) @[Processor.scala 1263:52 Counter.scala 77:15]
    node _GEN_803 = mux(_T_291, aReg, _GEN_795) @[Processor.scala 1263:52 82:21]
    node _GEN_804 = mux(_T_291, bReg, _GEN_796) @[Processor.scala 1263:52 83:21]
    node _GEN_805 = mux(_T_291, cReg, _GEN_797) @[Processor.scala 1263:52 84:21]
    node _GEN_806 = mux(_T_291, currentState, _GEN_799) @[Processor.scala 1263:52 91:29]
    node _GEN_808 = mux(_T_290, _value_T_111, _GEN_801) @[Processor.scala 1258:52 Counter.scala 77:15]
    node _GEN_809 = mux(_T_290, UInt<1>("h0"), _GEN_800) @[Processor.scala 1258:52 138:10]
    node _GEN_811 = mux(_T_290, aReg, _GEN_803) @[Processor.scala 1258:52 82:21]
    node _GEN_812 = mux(_T_290, bReg, _GEN_804) @[Processor.scala 1258:52 83:21]
    node _GEN_813 = mux(_T_290, cReg, _GEN_805) @[Processor.scala 1258:52 84:21]
    node _GEN_814 = mux(_T_290, currentState, _GEN_806) @[Processor.scala 1258:52 91:29]
    node _GEN_816 = mux(_T_289, _value_T_109, _GEN_808) @[Processor.scala 1254:52 Counter.scala 77:15]
    node _GEN_818 = mux(_T_289, UInt<1>("h0"), _GEN_809) @[Processor.scala 1254:52 138:10]
    node _GEN_820 = mux(_T_289, aReg, _GEN_811) @[Processor.scala 1254:52 82:21]
    node _GEN_821 = mux(_T_289, bReg, _GEN_812) @[Processor.scala 1254:52 83:21]
    node _GEN_822 = mux(_T_289, cReg, _GEN_813) @[Processor.scala 1254:52 84:21]
    node _GEN_823 = mux(_T_289, currentState, _GEN_814) @[Processor.scala 1254:52 91:29]
    node _GEN_825 = mux(_T_285, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1239:44 1252:21 132:11]
    node _GEN_826 = mux(_T_285, _value_T_107, _GEN_816) @[Processor.scala 1239:44 Counter.scala 77:15]
    node _GEN_828 = mux(_T_285, UInt<1>("h0"), _GEN_818) @[Processor.scala 1239:44 138:10]
    node _GEN_830 = mux(_T_285, aReg, _GEN_820) @[Processor.scala 1239:44 82:21]
    node _GEN_831 = mux(_T_285, bReg, _GEN_821) @[Processor.scala 1239:44 83:21]
    node _GEN_832 = mux(_T_285, cReg, _GEN_822) @[Processor.scala 1239:44 84:21]
    node _GEN_833 = mux(_T_285, currentState, _GEN_823) @[Processor.scala 1239:44 91:29]
    node wrap_57 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_114 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_115 = tail(_value_T_114, 1) @[Counter.scala 77:24]
    node wrap_58 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_116 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_117 = tail(_value_T_116, 1) @[Counter.scala 77:24]
    node wrap_59 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_118 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_119 = tail(_value_T_118, 1) @[Counter.scala 77:24]
    node _T_304 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1316:46]
    node _T_305 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1316:46]
    node _T_306 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1316:46]
    node _GEN_837 = mux(_T_306, bus, cReg) @[Processor.scala 1316:46 1324:22 84:21]
    node _GEN_838 = mux(_T_305, bus, bReg) @[Processor.scala 1316:46 1321:22 83:21]
    node _GEN_839 = mux(_T_305, cReg, _GEN_837) @[Processor.scala 1316:46 84:21]
    node _GEN_840 = mux(_T_304, bus, aReg) @[Processor.scala 1316:46 1318:22 82:21]
    node _GEN_841 = mux(_T_304, bReg, _GEN_838) @[Processor.scala 1316:46 83:21]
    node _GEN_842 = mux(_T_304, cReg, _GEN_839) @[Processor.scala 1316:46 84:21]
    node _GEN_844 = mux(_T_303, _GEN_840, aReg) @[Processor.scala 1313:52 82:21]
    node _GEN_845 = mux(_T_303, _GEN_841, bReg) @[Processor.scala 1313:52 83:21]
    node _GEN_846 = mux(_T_303, _GEN_842, cReg) @[Processor.scala 1313:52 84:21]
    node _GEN_847 = mux(_T_303, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1313:52 Counter.scala 98:11 61:40]
    node _GEN_848 = mux(_T_303, UInt<1>("h1"), currentState) @[Processor.scala 1313:52 1328:26 91:29]
    node _GEN_849 = mux(_T_302, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1309:52 1311:20 138:10]
    node _GEN_850 = mux(_T_302, _value_T_119, _GEN_847) @[Processor.scala 1309:52 Counter.scala 77:15]
    node _GEN_852 = mux(_T_302, aReg, _GEN_844) @[Processor.scala 1309:52 82:21]
    node _GEN_853 = mux(_T_302, bReg, _GEN_845) @[Processor.scala 1309:52 83:21]
    node _GEN_854 = mux(_T_302, cReg, _GEN_846) @[Processor.scala 1309:52 84:21]
    node _GEN_855 = mux(_T_302, currentState, _GEN_848) @[Processor.scala 1309:52 91:29]
    node _GEN_857 = mux(_T_301, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1304:52 1307:21 133:11]
    node _GEN_858 = mux(_T_301, _value_T_117, _GEN_850) @[Processor.scala 1304:52 Counter.scala 77:15]
    node _GEN_859 = mux(_T_301, UInt<1>("h0"), _GEN_849) @[Processor.scala 1304:52 138:10]
    node _GEN_861 = mux(_T_301, aReg, _GEN_852) @[Processor.scala 1304:52 82:21]
    node _GEN_862 = mux(_T_301, bReg, _GEN_853) @[Processor.scala 1304:52 83:21]
    node _GEN_863 = mux(_T_301, cReg, _GEN_854) @[Processor.scala 1304:52 84:21]
    node _GEN_864 = mux(_T_301, currentState, _GEN_855) @[Processor.scala 1304:52 91:29]
    node _GEN_866 = mux(_T_297, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 1289:44 1302:21 132:11]
    node _GEN_867 = mux(_T_297, _value_T_115, _GEN_858) @[Processor.scala 1289:44 Counter.scala 77:15]
    node _GEN_868 = mux(_T_297, UInt<1>("h0"), _GEN_857) @[Processor.scala 1289:44 133:11]
    node _GEN_869 = mux(_T_297, UInt<1>("h0"), _GEN_859) @[Processor.scala 1289:44 138:10]
    node _GEN_871 = mux(_T_297, aReg, _GEN_861) @[Processor.scala 1289:44 82:21]
    node _GEN_872 = mux(_T_297, bReg, _GEN_862) @[Processor.scala 1289:44 83:21]
    node _GEN_873 = mux(_T_297, cReg, _GEN_863) @[Processor.scala 1289:44 84:21]
    node _GEN_874 = mux(_T_297, currentState, _GEN_864) @[Processor.scala 1289:44 91:29]
    node _GEN_876 = mux(zeroFlag, bus, instructionPointerReg) @[Processor.scala 1341:27 1343:35 81:38]
    node _GEN_878 = mux(_T_310, bus, instructionPointerReg) @[Processor.scala 1350:28 1352:35 81:38]
    node wrap_60 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_120 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_121 = tail(_value_T_120, 1) @[Counter.scala 77:24]
    node _GEN_886 = mux(_T_316, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 1374:51 1387:21]
    node _GEN_887 = mux(_T_316, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1374:51 Counter.scala 98:11 61:40]
    node _GEN_888 = mux(_T_316, UInt<1>("h1"), currentState) @[Processor.scala 1374:51 1389:26 91:29]
    node _GEN_890 = mux(_T_312, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 1359:44 1372:21]
    node _GEN_891 = mux(_T_312, _value_T_121, _GEN_887) @[Processor.scala 1359:44 Counter.scala 77:15]
    node _GEN_892 = mux(_T_312, UInt<1>("h0"), _GEN_886) @[Processor.scala 133:11 1359:44]
    node _GEN_893 = mux(_T_312, currentState, _GEN_888) @[Processor.scala 1359:44 91:29]
    node _T_322 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1398:46]
    node _T_323 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1398:46]
    node _T_324 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1398:46]
    node _GEN_894 = mux(_T_324, cReg, mdr) @[Processor.scala 1398:46 1406:21 86:20]
    node _GEN_895 = mux(_T_323, bReg, _GEN_894) @[Processor.scala 1398:46 1403:21]
    node _GEN_896 = mux(_T_322, aReg, _GEN_895) @[Processor.scala 1398:46 1400:21]
    node wrap_61 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_122 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_123 = tail(_value_T_122, 1) @[Counter.scala 77:24]
    node wrap_62 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_124 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_125 = tail(_value_T_124, 1) @[Counter.scala 77:24]
    node _T_326 = eq(tStateCount_value, UInt<2>("h2")) @[Processor.scala 1415:42]
    node _stackPointerReg_T = sub(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1417:48]
    node _stackPointerReg_T_1 = tail(_stackPointerReg_T, 1) @[Processor.scala 1417:48]
    node _GEN_897 = mux(_T_326, _stackPointerReg_T_1, stackPointerReg) @[Processor.scala 1415:51 1417:29 85:32]
    node _GEN_898 = mux(_T_326, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1415:51 Counter.scala 98:11 61:40]
    node _GEN_899 = mux(_T_326, UInt<1>("h1"), currentState) @[Processor.scala 1415:51 1419:26 91:29]
    node _GEN_901 = mux(_T_325, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 130:11 1410:52 1413:21]
    node _GEN_902 = mux(_T_325, _value_T_125, _GEN_898) @[Processor.scala 1410:52 Counter.scala 77:15]
    node _GEN_903 = mux(_T_325, stackPointerReg, _GEN_897) @[Processor.scala 1410:52 85:32]
    node _GEN_904 = mux(_T_325, currentState, _GEN_899) @[Processor.scala 1410:52 91:29]
    node _GEN_905 = mux(_T_321, _GEN_896, mdr) @[Processor.scala 1396:44 86:20]
    node _GEN_906 = mux(_T_321, _value_T_123, _GEN_902) @[Processor.scala 1396:44 Counter.scala 77:15]
    node _GEN_908 = mux(_T_321, UInt<1>("h0"), _GEN_901) @[Processor.scala 130:11 1396:44]
    node _GEN_909 = mux(_T_321, stackPointerReg, _GEN_903) @[Processor.scala 1396:44 85:32]
    node _GEN_910 = mux(_T_321, currentState, _GEN_904) @[Processor.scala 1396:44 91:29]
    node _stackPointerReg_T_2 = add(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1427:48]
    node _stackPointerReg_T_3 = tail(_stackPointerReg_T_2, 1) @[Processor.scala 1427:48]
    node wrap_63 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_126 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_127 = tail(_value_T_126, 1) @[Counter.scala 77:24]
    node wrap_64 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_128 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_129 = tail(_value_T_128, 1) @[Counter.scala 77:24]
    node _T_331 = eq(UInt<1>("h0"), instruction_operands_0) @[Processor.scala 1436:46]
    node _T_332 = eq(UInt<1>("h1"), instruction_operands_0) @[Processor.scala 1436:46]
    node _T_333 = eq(UInt<2>("h2"), instruction_operands_0) @[Processor.scala 1436:46]
    node _GEN_911 = mux(_T_333, bus, cReg) @[Processor.scala 1436:46 1444:22 84:21]
    node _GEN_912 = mux(_T_332, bus, bReg) @[Processor.scala 1436:46 1441:22 83:21]
    node _GEN_913 = mux(_T_332, cReg, _GEN_911) @[Processor.scala 1436:46 84:21]
    node _GEN_914 = mux(_T_331, bus, aReg) @[Processor.scala 1436:46 1438:22 82:21]
    node _GEN_915 = mux(_T_331, bReg, _GEN_912) @[Processor.scala 1436:46 83:21]
    node _GEN_916 = mux(_T_331, cReg, _GEN_913) @[Processor.scala 1436:46 84:21]
    node _GEN_918 = mux(_T_330, _GEN_914, aReg) @[Processor.scala 1433:51 82:21]
    node _GEN_919 = mux(_T_330, _GEN_915, bReg) @[Processor.scala 1433:51 83:21]
    node _GEN_920 = mux(_T_330, _GEN_916, cReg) @[Processor.scala 1433:51 84:21]
    node _GEN_921 = mux(_T_330, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1433:51 Counter.scala 98:11 61:40]
    node _GEN_922 = mux(_T_330, UInt<1>("h1"), currentState) @[Processor.scala 1433:51 1448:26 91:29]
    node _GEN_924 = mux(_T_329, _value_T_129, _GEN_921) @[Processor.scala 1429:51 Counter.scala 77:15]
    node _GEN_926 = mux(_T_329, aReg, _GEN_918) @[Processor.scala 1429:51 82:21]
    node _GEN_927 = mux(_T_329, bReg, _GEN_919) @[Processor.scala 1429:51 83:21]
    node _GEN_928 = mux(_T_329, cReg, _GEN_920) @[Processor.scala 1429:51 84:21]
    node _GEN_929 = mux(_T_329, currentState, _GEN_922) @[Processor.scala 1429:51 91:29]
    node _GEN_930 = mux(_T_328, _stackPointerReg_T_3, stackPointerReg) @[Processor.scala 1425:44 1427:29 85:32]
    node _GEN_931 = mux(_T_328, _value_T_127, _GEN_924) @[Processor.scala 1425:44 Counter.scala 77:15]
    node _GEN_934 = mux(_T_328, aReg, _GEN_926) @[Processor.scala 1425:44 82:21]
    node _GEN_935 = mux(_T_328, bReg, _GEN_927) @[Processor.scala 1425:44 83:21]
    node _GEN_936 = mux(_T_328, cReg, _GEN_928) @[Processor.scala 1425:44 84:21]
    node _GEN_937 = mux(_T_328, currentState, _GEN_929) @[Processor.scala 1425:44 91:29]
    node wrap_65 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_130 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_131 = tail(_value_T_130, 1) @[Counter.scala 77:24]
    node wrap_66 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_132 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_133 = tail(_value_T_132, 1) @[Counter.scala 77:24]
    node _stackPointerReg_T_4 = sub(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1469:48]
    node _stackPointerReg_T_5 = tail(_stackPointerReg_T_4, 1) @[Processor.scala 1469:48]
    node wrap_67 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_134 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_135 = tail(_value_T_134, 1) @[Counter.scala 77:24]
    node _GEN_939 = mux(_T_339, bus, instructionPointerReg) @[Processor.scala 1471:51 1474:35 81:38]
    node _GEN_940 = mux(_T_339, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1471:51 Counter.scala 98:11 61:40]
    node _GEN_941 = mux(_T_339, UInt<1>("h1"), currentState) @[Processor.scala 1471:51 1476:26 91:29]
    node _GEN_942 = mux(_T_338, _stackPointerReg_T_5, stackPointerReg) @[Processor.scala 1467:51 1469:29 85:32]
    node _GEN_943 = mux(_T_338, _value_T_135, _GEN_940) @[Processor.scala 1467:51 Counter.scala 77:15]
    node _GEN_945 = mux(_T_338, instructionPointerReg, _GEN_939) @[Processor.scala 1467:51 81:38]
    node _GEN_946 = mux(_T_338, currentState, _GEN_941) @[Processor.scala 1467:51 91:29]
    node _GEN_948 = mux(_T_337, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 130:11 1462:51 1465:21]
    node _GEN_949 = mux(_T_337, _value_T_133, _GEN_943) @[Processor.scala 1462:51 Counter.scala 77:15]
    node _GEN_950 = mux(_T_337, stackPointerReg, _GEN_942) @[Processor.scala 1462:51 85:32]
    node _GEN_952 = mux(_T_337, instructionPointerReg, _GEN_945) @[Processor.scala 1462:51 81:38]
    node _GEN_953 = mux(_T_337, currentState, _GEN_946) @[Processor.scala 1462:51 91:29]
    node _GEN_954 = mux(_T_336, instructionPointerReg, mdr) @[Processor.scala 1458:44 1460:17 86:20]
    node _GEN_955 = mux(_T_336, _value_T_131, _GEN_949) @[Processor.scala 1458:44 Counter.scala 77:15]
    node _GEN_957 = mux(_T_336, UInt<1>("h0"), _GEN_948) @[Processor.scala 130:11 1458:44]
    node _GEN_958 = mux(_T_336, stackPointerReg, _GEN_950) @[Processor.scala 1458:44 85:32]
    node _GEN_960 = mux(_T_336, instructionPointerReg, _GEN_952) @[Processor.scala 1458:44 81:38]
    node _GEN_961 = mux(_T_336, currentState, _GEN_953) @[Processor.scala 1458:44 91:29]
    node _stackPointerReg_T_6 = add(stackPointerReg, UInt<1>("h1")) @[Processor.scala 1484:48]
    node _stackPointerReg_T_7 = tail(_stackPointerReg_T_6, 1) @[Processor.scala 1484:48]
    node wrap_68 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_136 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_137 = tail(_value_T_136, 1) @[Counter.scala 77:24]
    node wrap_69 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_138 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_139 = tail(_value_T_138, 1) @[Counter.scala 77:24]
    node _GEN_963 = mux(_T_343, bus, instructionPointerReg) @[Processor.scala 1490:51 1493:35 81:38]
    node _GEN_964 = mux(_T_343, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1490:51 Counter.scala 98:11 61:40]
    node _GEN_965 = mux(_T_343, UInt<1>("h1"), currentState) @[Processor.scala 1490:51 1495:26 91:29]
    node _GEN_967 = mux(_T_342, _value_T_139, _GEN_964) @[Processor.scala 1486:51 Counter.scala 77:15]
    node _GEN_969 = mux(_T_342, instructionPointerReg, _GEN_963) @[Processor.scala 1486:51 81:38]
    node _GEN_970 = mux(_T_342, currentState, _GEN_965) @[Processor.scala 1486:51 91:29]
    node _GEN_971 = mux(_T_341, _stackPointerReg_T_7, stackPointerReg) @[Processor.scala 1482:44 1484:29 85:32]
    node _GEN_972 = mux(_T_341, _value_T_137, _GEN_967) @[Processor.scala 1482:44 Counter.scala 77:15]
    node _GEN_975 = mux(_T_341, instructionPointerReg, _GEN_969) @[Processor.scala 1482:44 81:38]
    node _GEN_976 = mux(_T_341, currentState, _GEN_970) @[Processor.scala 1482:44 91:29]
    node wrap_70 = eq(tStateCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
    node _value_T_140 = add(tStateCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
    node _value_T_141 = tail(_value_T_140, 1) @[Counter.scala 77:24]
    node _GEN_981 = mux(_T_350, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 133:11 1521:51 1524:21]
    node _GEN_982 = mux(_T_350, UInt<1>("h0"), tStateCount_value) @[Processor.scala 1521:51 Counter.scala 98:11 61:40]
    node _GEN_983 = mux(_T_350, UInt<1>("h1"), currentState) @[Processor.scala 1521:51 1526:26 91:29]
    node _GEN_985 = mux(_T_346, UInt<1>("h1"), UInt<1>("h0")) @[Processor.scala 132:11 1506:44 1519:21]
    node _GEN_986 = mux(_T_346, _value_T_141, _GEN_982) @[Processor.scala 1506:44 Counter.scala 77:15]
    node _GEN_987 = mux(_T_346, UInt<1>("h0"), _GEN_981) @[Processor.scala 133:11 1506:44]
    node _GEN_988 = mux(_T_346, currentState, _GEN_983) @[Processor.scala 1506:44 91:29]
    node _GEN_990 = mux(_T_345, _GEN_985, UInt<1>("h0")) @[Processor.scala 132:11 326:23]
    node _GEN_991 = mux(_T_345, _GEN_986, tStateCount_value) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_992 = mux(_T_345, _GEN_987, UInt<1>("h0")) @[Processor.scala 133:11 326:23]
    node _GEN_993 = mux(_T_345, _GEN_988, currentState) @[Processor.scala 326:23 91:29]
    node _GEN_994 = mux(_T_344, UInt<3>("h6"), _GEN_993) @[Processor.scala 326:23 1501:24]
    node _GEN_996 = mux(_T_344, UInt<1>("h0"), _GEN_990) @[Processor.scala 132:11 326:23]
    node _GEN_997 = mux(_T_344, tStateCount_value, _GEN_991) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_998 = mux(_T_344, UInt<1>("h0"), _GEN_992) @[Processor.scala 133:11 326:23]
    node _GEN_999 = mux(_T_340, _GEN_971, stackPointerReg) @[Processor.scala 326:23 85:32]
    node _GEN_1000 = mux(_T_340, _GEN_972, _GEN_997) @[Processor.scala 326:23]
    node _GEN_1003 = mux(_T_340, _GEN_975, instructionPointerReg) @[Processor.scala 326:23 81:38]
    node _GEN_1004 = mux(_T_340, _GEN_976, _GEN_994) @[Processor.scala 326:23]
    node _GEN_1005 = mux(_T_340, UInt<1>("h0"), _GEN_996) @[Processor.scala 132:11 326:23]
    node _GEN_1006 = mux(_T_340, UInt<1>("h0"), _GEN_998) @[Processor.scala 133:11 326:23]
    node _GEN_1007 = mux(_T_335, _GEN_954, mdr) @[Processor.scala 326:23 86:20]
    node _GEN_1008 = mux(_T_335, _GEN_955, _GEN_1000) @[Processor.scala 326:23]
    node _GEN_1010 = mux(_T_335, _GEN_957, UInt<1>("h0")) @[Processor.scala 130:11 326:23]
    node _GEN_1011 = mux(_T_335, _GEN_958, _GEN_999) @[Processor.scala 326:23]
    node _GEN_1013 = mux(_T_335, _GEN_960, _GEN_1003) @[Processor.scala 326:23]
    node _GEN_1014 = mux(_T_335, _GEN_961, _GEN_1004) @[Processor.scala 326:23]
    node _GEN_1016 = mux(_T_335, UInt<1>("h0"), _GEN_1005) @[Processor.scala 132:11 326:23]
    node _GEN_1017 = mux(_T_335, UInt<1>("h0"), _GEN_1006) @[Processor.scala 133:11 326:23]
    node _GEN_1018 = mux(_T_334, UInt<1>("h1"), _GEN_1014) @[Processor.scala 326:23 1453:24]
    node _GEN_1019 = mux(_T_334, mdr, _GEN_1007) @[Processor.scala 326:23 86:20]
    node _GEN_1020 = mux(_T_334, tStateCount_value, _GEN_1008) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_1022 = mux(_T_334, UInt<1>("h0"), _GEN_1010) @[Processor.scala 130:11 326:23]
    node _GEN_1023 = mux(_T_334, stackPointerReg, _GEN_1011) @[Processor.scala 326:23 85:32]
    node _GEN_1025 = mux(_T_334, instructionPointerReg, _GEN_1013) @[Processor.scala 326:23 81:38]
    node _GEN_1027 = mux(_T_334, UInt<1>("h0"), _GEN_1016) @[Processor.scala 132:11 326:23]
    node _GEN_1028 = mux(_T_334, UInt<1>("h0"), _GEN_1017) @[Processor.scala 133:11 326:23]
    node _GEN_1029 = mux(_T_327, _GEN_930, _GEN_1023) @[Processor.scala 326:23]
    node _GEN_1030 = mux(_T_327, _GEN_931, _GEN_1020) @[Processor.scala 326:23]
    node _GEN_1033 = mux(_T_327, _GEN_934, aReg) @[Processor.scala 326:23 82:21]
    node _GEN_1034 = mux(_T_327, _GEN_935, bReg) @[Processor.scala 326:23 83:21]
    node _GEN_1035 = mux(_T_327, _GEN_936, cReg) @[Processor.scala 326:23 84:21]
    node _GEN_1036 = mux(_T_327, _GEN_937, _GEN_1018) @[Processor.scala 326:23]
    node _GEN_1037 = mux(_T_327, mdr, _GEN_1019) @[Processor.scala 326:23 86:20]
    node _GEN_1038 = mux(_T_327, UInt<1>("h0"), _GEN_1022) @[Processor.scala 130:11 326:23]
    node _GEN_1040 = mux(_T_327, instructionPointerReg, _GEN_1025) @[Processor.scala 326:23 81:38]
    node _GEN_1041 = mux(_T_327, UInt<1>("h0"), _GEN_1027) @[Processor.scala 132:11 326:23]
    node _GEN_1042 = mux(_T_327, UInt<1>("h0"), _GEN_1028) @[Processor.scala 133:11 326:23]
    node _GEN_1043 = mux(_T_320, _GEN_905, _GEN_1037) @[Processor.scala 326:23]
    node _GEN_1044 = mux(_T_320, _GEN_906, _GEN_1030) @[Processor.scala 326:23]
    node _GEN_1046 = mux(_T_320, _GEN_908, _GEN_1038) @[Processor.scala 326:23]
    node _GEN_1047 = mux(_T_320, _GEN_909, _GEN_1029) @[Processor.scala 326:23]
    node _GEN_1048 = mux(_T_320, _GEN_910, _GEN_1036) @[Processor.scala 326:23]
    node _GEN_1050 = mux(_T_320, aReg, _GEN_1033) @[Processor.scala 326:23 82:21]
    node _GEN_1051 = mux(_T_320, bReg, _GEN_1034) @[Processor.scala 326:23 83:21]
    node _GEN_1052 = mux(_T_320, cReg, _GEN_1035) @[Processor.scala 326:23 84:21]
    node _GEN_1054 = mux(_T_320, instructionPointerReg, _GEN_1040) @[Processor.scala 326:23 81:38]
    node _GEN_1055 = mux(_T_320, UInt<1>("h0"), _GEN_1041) @[Processor.scala 132:11 326:23]
    node _GEN_1056 = mux(_T_320, UInt<1>("h0"), _GEN_1042) @[Processor.scala 133:11 326:23]
    node _GEN_1058 = mux(_T_311, _GEN_890, _GEN_1055) @[Processor.scala 326:23]
    node _GEN_1059 = mux(_T_311, _GEN_891, _GEN_1044) @[Processor.scala 326:23]
    node _GEN_1060 = mux(_T_311, _GEN_892, _GEN_1056) @[Processor.scala 326:23]
    node _GEN_1061 = mux(_T_311, _GEN_893, _GEN_1048) @[Processor.scala 326:23]
    node _GEN_1062 = mux(_T_311, mdr, _GEN_1043) @[Processor.scala 326:23 86:20]
    node _GEN_1063 = mux(_T_311, UInt<1>("h0"), _GEN_1046) @[Processor.scala 130:11 326:23]
    node _GEN_1064 = mux(_T_311, stackPointerReg, _GEN_1047) @[Processor.scala 326:23 85:32]
    node _GEN_1066 = mux(_T_311, aReg, _GEN_1050) @[Processor.scala 326:23 82:21]
    node _GEN_1067 = mux(_T_311, bReg, _GEN_1051) @[Processor.scala 326:23 83:21]
    node _GEN_1068 = mux(_T_311, cReg, _GEN_1052) @[Processor.scala 326:23 84:21]
    node _GEN_1070 = mux(_T_311, instructionPointerReg, _GEN_1054) @[Processor.scala 326:23 81:38]
    node _GEN_1072 = mux(_T_309, _GEN_878, _GEN_1070) @[Processor.scala 326:23]
    node _GEN_1073 = mux(_T_309, UInt<1>("h1"), _GEN_1061) @[Processor.scala 326:23 1354:24]
    node _GEN_1075 = mux(_T_309, UInt<1>("h0"), _GEN_1058) @[Processor.scala 132:11 326:23]
    node _GEN_1076 = mux(_T_309, tStateCount_value, _GEN_1059) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_1077 = mux(_T_309, UInt<1>("h0"), _GEN_1060) @[Processor.scala 133:11 326:23]
    node _GEN_1078 = mux(_T_309, mdr, _GEN_1062) @[Processor.scala 326:23 86:20]
    node _GEN_1079 = mux(_T_309, UInt<1>("h0"), _GEN_1063) @[Processor.scala 130:11 326:23]
    node _GEN_1080 = mux(_T_309, stackPointerReg, _GEN_1064) @[Processor.scala 326:23 85:32]
    node _GEN_1082 = mux(_T_309, aReg, _GEN_1066) @[Processor.scala 326:23 82:21]
    node _GEN_1083 = mux(_T_309, bReg, _GEN_1067) @[Processor.scala 326:23 83:21]
    node _GEN_1084 = mux(_T_309, cReg, _GEN_1068) @[Processor.scala 326:23 84:21]
    node _GEN_1086 = mux(_T_308, _GEN_876, _GEN_1072) @[Processor.scala 326:23]
    node _GEN_1087 = mux(_T_308, UInt<1>("h1"), _GEN_1073) @[Processor.scala 326:23 1345:24]
    node _GEN_1089 = mux(_T_308, UInt<1>("h0"), _GEN_1075) @[Processor.scala 132:11 326:23]
    node _GEN_1090 = mux(_T_308, tStateCount_value, _GEN_1076) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_1091 = mux(_T_308, UInt<1>("h0"), _GEN_1077) @[Processor.scala 133:11 326:23]
    node _GEN_1092 = mux(_T_308, mdr, _GEN_1078) @[Processor.scala 326:23 86:20]
    node _GEN_1093 = mux(_T_308, UInt<1>("h0"), _GEN_1079) @[Processor.scala 130:11 326:23]
    node _GEN_1094 = mux(_T_308, stackPointerReg, _GEN_1080) @[Processor.scala 326:23 85:32]
    node _GEN_1096 = mux(_T_308, aReg, _GEN_1082) @[Processor.scala 326:23 82:21]
    node _GEN_1097 = mux(_T_308, bReg, _GEN_1083) @[Processor.scala 326:23 83:21]
    node _GEN_1098 = mux(_T_308, cReg, _GEN_1084) @[Processor.scala 326:23 84:21]
    node _GEN_1100 = mux(_T_307, bus, _GEN_1086) @[Processor.scala 326:23 1335:33]
    node _GEN_1101 = mux(_T_307, UInt<1>("h1"), _GEN_1087) @[Processor.scala 326:23 1336:24]
    node _GEN_1103 = mux(_T_307, UInt<1>("h0"), _GEN_1089) @[Processor.scala 132:11 326:23]
    node _GEN_1104 = mux(_T_307, tStateCount_value, _GEN_1090) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_1105 = mux(_T_307, UInt<1>("h0"), _GEN_1091) @[Processor.scala 133:11 326:23]
    node _GEN_1106 = mux(_T_307, mdr, _GEN_1092) @[Processor.scala 326:23 86:20]
    node _GEN_1107 = mux(_T_307, UInt<1>("h0"), _GEN_1093) @[Processor.scala 130:11 326:23]
    node _GEN_1108 = mux(_T_307, stackPointerReg, _GEN_1094) @[Processor.scala 326:23 85:32]
    node _GEN_1110 = mux(_T_307, aReg, _GEN_1096) @[Processor.scala 326:23 82:21]
    node _GEN_1111 = mux(_T_307, bReg, _GEN_1097) @[Processor.scala 326:23 83:21]
    node _GEN_1112 = mux(_T_307, cReg, _GEN_1098) @[Processor.scala 326:23 84:21]
    node _GEN_1114 = mux(_T_296, _GEN_866, _GEN_1103) @[Processor.scala 326:23]
    node _GEN_1115 = mux(_T_296, _GEN_867, _GEN_1104) @[Processor.scala 326:23]
    node _GEN_1116 = mux(_T_296, _GEN_868, _GEN_1105) @[Processor.scala 326:23]
    node _GEN_1117 = mux(_T_296, _GEN_869, UInt<1>("h0")) @[Processor.scala 138:10 326:23]
    node _GEN_1119 = mux(_T_296, _GEN_871, _GEN_1110) @[Processor.scala 326:23]
    node _GEN_1120 = mux(_T_296, _GEN_872, _GEN_1111) @[Processor.scala 326:23]
    node _GEN_1121 = mux(_T_296, _GEN_873, _GEN_1112) @[Processor.scala 326:23]
    node _GEN_1122 = mux(_T_296, _GEN_874, _GEN_1101) @[Processor.scala 326:23]
    node _GEN_1124 = mux(_T_296, instructionPointerReg, _GEN_1100) @[Processor.scala 326:23 81:38]
    node _GEN_1125 = mux(_T_296, mdr, _GEN_1106) @[Processor.scala 326:23 86:20]
    node _GEN_1126 = mux(_T_296, UInt<1>("h0"), _GEN_1107) @[Processor.scala 130:11 326:23]
    node _GEN_1127 = mux(_T_296, stackPointerReg, _GEN_1108) @[Processor.scala 326:23 85:32]
    node _GEN_1130 = mux(_T_284, _GEN_825, _GEN_1114) @[Processor.scala 326:23]
    node _GEN_1131 = mux(_T_284, _GEN_826, _GEN_1115) @[Processor.scala 326:23]
    node _GEN_1133 = mux(_T_284, _GEN_827, _GEN_1116) @[Processor.scala 326:23]
    node _GEN_1134 = mux(_T_284, _GEN_828, _GEN_1117) @[Processor.scala 326:23]
    node _GEN_1136 = mux(_T_284, _GEN_830, _GEN_1119) @[Processor.scala 326:23]
    node _GEN_1137 = mux(_T_284, _GEN_831, _GEN_1120) @[Processor.scala 326:23]
    node _GEN_1138 = mux(_T_284, _GEN_832, _GEN_1121) @[Processor.scala 326:23]
    node _GEN_1139 = mux(_T_284, _GEN_833, _GEN_1122) @[Processor.scala 326:23]
    node _GEN_1141 = mux(_T_284, instructionPointerReg, _GEN_1124) @[Processor.scala 326:23 81:38]
    node _GEN_1142 = mux(_T_284, mdr, _GEN_1125) @[Processor.scala 326:23 86:20]
    node _GEN_1143 = mux(_T_284, UInt<1>("h0"), _GEN_1126) @[Processor.scala 130:11 326:23]
    node _GEN_1144 = mux(_T_284, stackPointerReg, _GEN_1127) @[Processor.scala 326:23 85:32]
    node _GEN_1146 = mux(_T_270, _GEN_776, _GEN_1130) @[Processor.scala 326:23]
    node _GEN_1147 = mux(_T_270, _GEN_777, _GEN_1131) @[Processor.scala 326:23]
    node _GEN_1148 = mux(_T_270, _GEN_778, _GEN_1133) @[Processor.scala 326:23]
    node _GEN_1149 = mux(_T_270, _GEN_779, _GEN_1134) @[Processor.scala 326:23]
    node _GEN_1151 = mux(_T_270, _GEN_781, _GEN_1136) @[Processor.scala 326:23]
    node _GEN_1152 = mux(_T_270, _GEN_782, _GEN_1137) @[Processor.scala 326:23]
    node _GEN_1153 = mux(_T_270, _GEN_783, _GEN_1138) @[Processor.scala 326:23]
    node _GEN_1154 = mux(_T_270, _GEN_784, _GEN_1139) @[Processor.scala 326:23]
    node _GEN_1157 = mux(_T_270, instructionPointerReg, _GEN_1141) @[Processor.scala 326:23 81:38]
    node _GEN_1158 = mux(_T_270, mdr, _GEN_1142) @[Processor.scala 326:23 86:20]
    node _GEN_1159 = mux(_T_270, UInt<1>("h0"), _GEN_1143) @[Processor.scala 130:11 326:23]
    node _GEN_1160 = mux(_T_270, stackPointerReg, _GEN_1144) @[Processor.scala 326:23 85:32]
    node _GEN_1162 = mux(_T_259, _GEN_732, _GEN_1146) @[Processor.scala 326:23]
    node _GEN_1163 = mux(_T_259, _GEN_733, _GEN_1147) @[Processor.scala 326:23]
    node _GEN_1164 = mux(_T_259, _GEN_734, _GEN_1148) @[Processor.scala 326:23]
    node _GEN_1165 = mux(_T_259, _GEN_735, UInt<1>("h0")) @[Processor.scala 137:10 326:23]
    node _GEN_1167 = mux(_T_259, _GEN_737, _GEN_1151) @[Processor.scala 326:23]
    node _GEN_1168 = mux(_T_259, _GEN_738, _GEN_1152) @[Processor.scala 326:23]
    node _GEN_1169 = mux(_T_259, _GEN_739, _GEN_1153) @[Processor.scala 326:23]
    node _GEN_1170 = mux(_T_259, _GEN_740, _GEN_1154) @[Processor.scala 326:23]
    node _GEN_1171 = mux(_T_259, UInt<1>("h0"), _GEN_1149) @[Processor.scala 138:10 326:23]
    node _GEN_1174 = mux(_T_259, instructionPointerReg, _GEN_1157) @[Processor.scala 326:23 81:38]
    node _GEN_1175 = mux(_T_259, mdr, _GEN_1158) @[Processor.scala 326:23 86:20]
    node _GEN_1176 = mux(_T_259, UInt<1>("h0"), _GEN_1159) @[Processor.scala 130:11 326:23]
    node _GEN_1177 = mux(_T_259, stackPointerReg, _GEN_1160) @[Processor.scala 326:23 85:32]
    node _GEN_1179 = mux(_T_247, _GEN_691, _GEN_1162) @[Processor.scala 326:23]
    node _GEN_1180 = mux(_T_247, _GEN_692, _GEN_1163) @[Processor.scala 326:23]
    node _GEN_1182 = mux(_T_247, _GEN_693, _GEN_1164) @[Processor.scala 326:23]
    node _GEN_1183 = mux(_T_247, _GEN_694, _GEN_1165) @[Processor.scala 326:23]
    node _GEN_1185 = mux(_T_247, _GEN_696, _GEN_1167) @[Processor.scala 326:23]
    node _GEN_1186 = mux(_T_247, _GEN_697, _GEN_1168) @[Processor.scala 326:23]
    node _GEN_1187 = mux(_T_247, _GEN_698, _GEN_1169) @[Processor.scala 326:23]
    node _GEN_1188 = mux(_T_247, _GEN_699, _GEN_1170) @[Processor.scala 326:23]
    node _GEN_1189 = mux(_T_247, UInt<1>("h0"), _GEN_1171) @[Processor.scala 138:10 326:23]
    node _GEN_1191 = mux(_T_247, instructionPointerReg, _GEN_1174) @[Processor.scala 326:23 81:38]
    node _GEN_1192 = mux(_T_247, mdr, _GEN_1175) @[Processor.scala 326:23 86:20]
    node _GEN_1193 = mux(_T_247, UInt<1>("h0"), _GEN_1176) @[Processor.scala 130:11 326:23]
    node _GEN_1194 = mux(_T_247, stackPointerReg, _GEN_1177) @[Processor.scala 326:23 85:32]
    node _GEN_1196 = mux(_T_233, _GEN_642, _GEN_1179) @[Processor.scala 326:23]
    node _GEN_1197 = mux(_T_233, _GEN_643, _GEN_1180) @[Processor.scala 326:23]
    node _GEN_1198 = mux(_T_233, _GEN_644, _GEN_1182) @[Processor.scala 326:23]
    node _GEN_1199 = mux(_T_233, _GEN_645, _GEN_1183) @[Processor.scala 326:23]
    node _GEN_1201 = mux(_T_233, _GEN_647, _GEN_1185) @[Processor.scala 326:23]
    node _GEN_1202 = mux(_T_233, _GEN_648, _GEN_1186) @[Processor.scala 326:23]
    node _GEN_1203 = mux(_T_233, _GEN_649, _GEN_1187) @[Processor.scala 326:23]
    node _GEN_1204 = mux(_T_233, _GEN_650, _GEN_1188) @[Processor.scala 326:23]
    node _GEN_1206 = mux(_T_233, UInt<1>("h0"), _GEN_1189) @[Processor.scala 138:10 326:23]
    node _GEN_1208 = mux(_T_233, instructionPointerReg, _GEN_1191) @[Processor.scala 326:23 81:38]
    node _GEN_1209 = mux(_T_233, mdr, _GEN_1192) @[Processor.scala 326:23 86:20]
    node _GEN_1210 = mux(_T_233, UInt<1>("h0"), _GEN_1193) @[Processor.scala 130:11 326:23]
    node _GEN_1211 = mux(_T_233, stackPointerReg, _GEN_1194) @[Processor.scala 326:23 85:32]
    node _GEN_1213 = mux(_T_222, _GEN_598, _GEN_1196) @[Processor.scala 326:23]
    node _GEN_1214 = mux(_T_222, _GEN_599, _GEN_1197) @[Processor.scala 326:23]
    node _GEN_1215 = mux(_T_222, _GEN_600, _GEN_1198) @[Processor.scala 326:23]
    node _GEN_1216 = mux(_T_222, _GEN_601, UInt<1>("h0")) @[Processor.scala 136:10 326:23]
    node _GEN_1218 = mux(_T_222, _GEN_603, _GEN_1201) @[Processor.scala 326:23]
    node _GEN_1219 = mux(_T_222, _GEN_604, _GEN_1202) @[Processor.scala 326:23]
    node _GEN_1220 = mux(_T_222, _GEN_605, _GEN_1203) @[Processor.scala 326:23]
    node _GEN_1221 = mux(_T_222, _GEN_606, _GEN_1204) @[Processor.scala 326:23]
    node _GEN_1222 = mux(_T_222, UInt<1>("h0"), _GEN_1199) @[Processor.scala 137:10 326:23]
    node _GEN_1224 = mux(_T_222, UInt<1>("h0"), _GEN_1206) @[Processor.scala 138:10 326:23]
    node _GEN_1226 = mux(_T_222, instructionPointerReg, _GEN_1208) @[Processor.scala 326:23 81:38]
    node _GEN_1227 = mux(_T_222, mdr, _GEN_1209) @[Processor.scala 326:23 86:20]
    node _GEN_1228 = mux(_T_222, UInt<1>("h0"), _GEN_1210) @[Processor.scala 130:11 326:23]
    node _GEN_1229 = mux(_T_222, stackPointerReg, _GEN_1211) @[Processor.scala 326:23 85:32]
    node _GEN_1231 = mux(_T_210, _GEN_557, _GEN_1213) @[Processor.scala 326:23]
    node _GEN_1232 = mux(_T_210, _GEN_558, _GEN_1214) @[Processor.scala 326:23]
    node _GEN_1234 = mux(_T_210, _GEN_559, _GEN_1215) @[Processor.scala 326:23]
    node _GEN_1235 = mux(_T_210, _GEN_560, _GEN_1216) @[Processor.scala 326:23]
    node _GEN_1237 = mux(_T_210, _GEN_562, _GEN_1218) @[Processor.scala 326:23]
    node _GEN_1238 = mux(_T_210, _GEN_563, _GEN_1219) @[Processor.scala 326:23]
    node _GEN_1239 = mux(_T_210, _GEN_564, _GEN_1220) @[Processor.scala 326:23]
    node _GEN_1240 = mux(_T_210, _GEN_565, _GEN_1221) @[Processor.scala 326:23]
    node _GEN_1241 = mux(_T_210, UInt<1>("h0"), _GEN_1222) @[Processor.scala 137:10 326:23]
    node _GEN_1242 = mux(_T_210, UInt<1>("h0"), _GEN_1224) @[Processor.scala 138:10 326:23]
    node _GEN_1244 = mux(_T_210, instructionPointerReg, _GEN_1226) @[Processor.scala 326:23 81:38]
    node _GEN_1245 = mux(_T_210, mdr, _GEN_1227) @[Processor.scala 326:23 86:20]
    node _GEN_1246 = mux(_T_210, UInt<1>("h0"), _GEN_1228) @[Processor.scala 130:11 326:23]
    node _GEN_1247 = mux(_T_210, stackPointerReg, _GEN_1229) @[Processor.scala 326:23 85:32]
    node _GEN_1249 = mux(_T_196, _GEN_508, _GEN_1231) @[Processor.scala 326:23]
    node _GEN_1250 = mux(_T_196, _GEN_509, _GEN_1232) @[Processor.scala 326:23]
    node _GEN_1251 = mux(_T_196, _GEN_510, _GEN_1234) @[Processor.scala 326:23]
    node _GEN_1252 = mux(_T_196, _GEN_511, _GEN_1235) @[Processor.scala 326:23]
    node _GEN_1254 = mux(_T_196, _GEN_513, _GEN_1237) @[Processor.scala 326:23]
    node _GEN_1255 = mux(_T_196, _GEN_514, _GEN_1238) @[Processor.scala 326:23]
    node _GEN_1256 = mux(_T_196, _GEN_515, _GEN_1239) @[Processor.scala 326:23]
    node _GEN_1257 = mux(_T_196, _GEN_516, _GEN_1240) @[Processor.scala 326:23]
    node _GEN_1259 = mux(_T_196, UInt<1>("h0"), _GEN_1241) @[Processor.scala 137:10 326:23]
    node _GEN_1260 = mux(_T_196, UInt<1>("h0"), _GEN_1242) @[Processor.scala 138:10 326:23]
    node _GEN_1262 = mux(_T_196, instructionPointerReg, _GEN_1244) @[Processor.scala 326:23 81:38]
    node _GEN_1263 = mux(_T_196, mdr, _GEN_1245) @[Processor.scala 326:23 86:20]
    node _GEN_1264 = mux(_T_196, UInt<1>("h0"), _GEN_1246) @[Processor.scala 130:11 326:23]
    node _GEN_1265 = mux(_T_196, stackPointerReg, _GEN_1247) @[Processor.scala 326:23 85:32]
    node _GEN_1267 = mux(_T_185, _GEN_464, _GEN_1249) @[Processor.scala 326:23]
    node _GEN_1268 = mux(_T_185, _GEN_465, _GEN_1250) @[Processor.scala 326:23]
    node _GEN_1269 = mux(_T_185, _GEN_466, _GEN_1251) @[Processor.scala 326:23]
    node _GEN_1270 = mux(_T_185, _GEN_467, UInt<1>("h0")) @[Processor.scala 135:10 326:23]
    node _GEN_1272 = mux(_T_185, _GEN_469, _GEN_1254) @[Processor.scala 326:23]
    node _GEN_1273 = mux(_T_185, _GEN_470, _GEN_1255) @[Processor.scala 326:23]
    node _GEN_1274 = mux(_T_185, _GEN_471, _GEN_1256) @[Processor.scala 326:23]
    node _GEN_1275 = mux(_T_185, _GEN_472, _GEN_1257) @[Processor.scala 326:23]
    node _GEN_1276 = mux(_T_185, UInt<1>("h0"), _GEN_1252) @[Processor.scala 136:10 326:23]
    node _GEN_1278 = mux(_T_185, UInt<1>("h0"), _GEN_1259) @[Processor.scala 137:10 326:23]
    node _GEN_1279 = mux(_T_185, UInt<1>("h0"), _GEN_1260) @[Processor.scala 138:10 326:23]
    node _GEN_1281 = mux(_T_185, instructionPointerReg, _GEN_1262) @[Processor.scala 326:23 81:38]
    node _GEN_1282 = mux(_T_185, mdr, _GEN_1263) @[Processor.scala 326:23 86:20]
    node _GEN_1283 = mux(_T_185, UInt<1>("h0"), _GEN_1264) @[Processor.scala 130:11 326:23]
    node _GEN_1284 = mux(_T_185, stackPointerReg, _GEN_1265) @[Processor.scala 326:23 85:32]
    node _GEN_1286 = mux(_T_173, _GEN_423, _GEN_1267) @[Processor.scala 326:23]
    node _GEN_1287 = mux(_T_173, _GEN_424, _GEN_1268) @[Processor.scala 326:23]
    node _GEN_1289 = mux(_T_173, _GEN_425, _GEN_1269) @[Processor.scala 326:23]
    node _GEN_1290 = mux(_T_173, _GEN_426, _GEN_1270) @[Processor.scala 326:23]
    node _GEN_1292 = mux(_T_173, _GEN_428, _GEN_1272) @[Processor.scala 326:23]
    node _GEN_1293 = mux(_T_173, _GEN_429, _GEN_1273) @[Processor.scala 326:23]
    node _GEN_1294 = mux(_T_173, _GEN_430, _GEN_1274) @[Processor.scala 326:23]
    node _GEN_1295 = mux(_T_173, _GEN_431, _GEN_1275) @[Processor.scala 326:23]
    node _GEN_1296 = mux(_T_173, UInt<1>("h0"), _GEN_1276) @[Processor.scala 136:10 326:23]
    node _GEN_1297 = mux(_T_173, UInt<1>("h0"), _GEN_1278) @[Processor.scala 137:10 326:23]
    node _GEN_1298 = mux(_T_173, UInt<1>("h0"), _GEN_1279) @[Processor.scala 138:10 326:23]
    node _GEN_1300 = mux(_T_173, instructionPointerReg, _GEN_1281) @[Processor.scala 326:23 81:38]
    node _GEN_1301 = mux(_T_173, mdr, _GEN_1282) @[Processor.scala 326:23 86:20]
    node _GEN_1302 = mux(_T_173, UInt<1>("h0"), _GEN_1283) @[Processor.scala 130:11 326:23]
    node _GEN_1303 = mux(_T_173, stackPointerReg, _GEN_1284) @[Processor.scala 326:23 85:32]
    node _GEN_1305 = mux(_T_159, _GEN_374, _GEN_1286) @[Processor.scala 326:23]
    node _GEN_1306 = mux(_T_159, _GEN_375, _GEN_1287) @[Processor.scala 326:23]
    node _GEN_1307 = mux(_T_159, _GEN_376, _GEN_1289) @[Processor.scala 326:23]
    node _GEN_1308 = mux(_T_159, _GEN_377, _GEN_1290) @[Processor.scala 326:23]
    node _GEN_1310 = mux(_T_159, _GEN_379, _GEN_1292) @[Processor.scala 326:23]
    node _GEN_1311 = mux(_T_159, _GEN_380, _GEN_1293) @[Processor.scala 326:23]
    node _GEN_1312 = mux(_T_159, _GEN_381, _GEN_1294) @[Processor.scala 326:23]
    node _GEN_1313 = mux(_T_159, _GEN_382, _GEN_1295) @[Processor.scala 326:23]
    node _GEN_1315 = mux(_T_159, UInt<1>("h0"), _GEN_1296) @[Processor.scala 136:10 326:23]
    node _GEN_1316 = mux(_T_159, UInt<1>("h0"), _GEN_1297) @[Processor.scala 137:10 326:23]
    node _GEN_1317 = mux(_T_159, UInt<1>("h0"), _GEN_1298) @[Processor.scala 138:10 326:23]
    node _GEN_1319 = mux(_T_159, instructionPointerReg, _GEN_1300) @[Processor.scala 326:23 81:38]
    node _GEN_1320 = mux(_T_159, mdr, _GEN_1301) @[Processor.scala 326:23 86:20]
    node _GEN_1321 = mux(_T_159, UInt<1>("h0"), _GEN_1302) @[Processor.scala 130:11 326:23]
    node _GEN_1322 = mux(_T_159, stackPointerReg, _GEN_1303) @[Processor.scala 326:23 85:32]
    node _GEN_1324 = mux(_T_148, _GEN_330, _GEN_1305) @[Processor.scala 326:23]
    node _GEN_1325 = mux(_T_148, _GEN_331, _GEN_1306) @[Processor.scala 326:23]
    node _GEN_1326 = mux(_T_148, _GEN_332, _GEN_1307) @[Processor.scala 326:23]
    node _GEN_1327 = mux(_T_148, _GEN_333, UInt<1>("h0")) @[Processor.scala 134:10 326:23]
    node _GEN_1329 = mux(_T_148, _GEN_335, _GEN_1310) @[Processor.scala 326:23]
    node _GEN_1330 = mux(_T_148, _GEN_336, _GEN_1311) @[Processor.scala 326:23]
    node _GEN_1331 = mux(_T_148, _GEN_337, _GEN_1312) @[Processor.scala 326:23]
    node _GEN_1332 = mux(_T_148, _GEN_338, _GEN_1313) @[Processor.scala 326:23]
    node _GEN_1333 = mux(_T_148, UInt<1>("h0"), _GEN_1308) @[Processor.scala 135:10 326:23]
    node _GEN_1335 = mux(_T_148, UInt<1>("h0"), _GEN_1315) @[Processor.scala 136:10 326:23]
    node _GEN_1336 = mux(_T_148, UInt<1>("h0"), _GEN_1316) @[Processor.scala 137:10 326:23]
    node _GEN_1337 = mux(_T_148, UInt<1>("h0"), _GEN_1317) @[Processor.scala 138:10 326:23]
    node _GEN_1339 = mux(_T_148, instructionPointerReg, _GEN_1319) @[Processor.scala 326:23 81:38]
    node _GEN_1340 = mux(_T_148, mdr, _GEN_1320) @[Processor.scala 326:23 86:20]
    node _GEN_1341 = mux(_T_148, UInt<1>("h0"), _GEN_1321) @[Processor.scala 130:11 326:23]
    node _GEN_1342 = mux(_T_148, stackPointerReg, _GEN_1322) @[Processor.scala 326:23 85:32]
    node _GEN_1344 = mux(_T_136, _GEN_289, _GEN_1324) @[Processor.scala 326:23]
    node _GEN_1345 = mux(_T_136, _GEN_290, _GEN_1325) @[Processor.scala 326:23]
    node _GEN_1347 = mux(_T_136, _GEN_291, _GEN_1326) @[Processor.scala 326:23]
    node _GEN_1348 = mux(_T_136, _GEN_292, _GEN_1327) @[Processor.scala 326:23]
    node _GEN_1350 = mux(_T_136, _GEN_294, _GEN_1329) @[Processor.scala 326:23]
    node _GEN_1351 = mux(_T_136, _GEN_295, _GEN_1330) @[Processor.scala 326:23]
    node _GEN_1352 = mux(_T_136, _GEN_296, _GEN_1331) @[Processor.scala 326:23]
    node _GEN_1353 = mux(_T_136, _GEN_297, _GEN_1332) @[Processor.scala 326:23]
    node _GEN_1354 = mux(_T_136, UInt<1>("h0"), _GEN_1333) @[Processor.scala 135:10 326:23]
    node _GEN_1355 = mux(_T_136, UInt<1>("h0"), _GEN_1335) @[Processor.scala 136:10 326:23]
    node _GEN_1356 = mux(_T_136, UInt<1>("h0"), _GEN_1336) @[Processor.scala 137:10 326:23]
    node _GEN_1357 = mux(_T_136, UInt<1>("h0"), _GEN_1337) @[Processor.scala 138:10 326:23]
    node _GEN_1359 = mux(_T_136, instructionPointerReg, _GEN_1339) @[Processor.scala 326:23 81:38]
    node _GEN_1360 = mux(_T_136, mdr, _GEN_1340) @[Processor.scala 326:23 86:20]
    node _GEN_1361 = mux(_T_136, UInt<1>("h0"), _GEN_1341) @[Processor.scala 130:11 326:23]
    node _GEN_1362 = mux(_T_136, stackPointerReg, _GEN_1342) @[Processor.scala 326:23 85:32]
    node _GEN_1364 = mux(_T_122, _GEN_240, _GEN_1344) @[Processor.scala 326:23]
    node _GEN_1365 = mux(_T_122, _GEN_241, _GEN_1345) @[Processor.scala 326:23]
    node _GEN_1366 = mux(_T_122, _GEN_242, _GEN_1347) @[Processor.scala 326:23]
    node _GEN_1367 = mux(_T_122, _GEN_243, _GEN_1348) @[Processor.scala 326:23]
    node _GEN_1369 = mux(_T_122, _GEN_245, _GEN_1350) @[Processor.scala 326:23]
    node _GEN_1370 = mux(_T_122, _GEN_246, _GEN_1351) @[Processor.scala 326:23]
    node _GEN_1371 = mux(_T_122, _GEN_247, _GEN_1352) @[Processor.scala 326:23]
    node _GEN_1372 = mux(_T_122, _GEN_248, _GEN_1353) @[Processor.scala 326:23]
    node _GEN_1374 = mux(_T_122, UInt<1>("h0"), _GEN_1354) @[Processor.scala 135:10 326:23]
    node _GEN_1375 = mux(_T_122, UInt<1>("h0"), _GEN_1355) @[Processor.scala 136:10 326:23]
    node _GEN_1376 = mux(_T_122, UInt<1>("h0"), _GEN_1356) @[Processor.scala 137:10 326:23]
    node _GEN_1377 = mux(_T_122, UInt<1>("h0"), _GEN_1357) @[Processor.scala 138:10 326:23]
    node _GEN_1379 = mux(_T_122, instructionPointerReg, _GEN_1359) @[Processor.scala 326:23 81:38]
    node _GEN_1380 = mux(_T_122, mdr, _GEN_1360) @[Processor.scala 326:23 86:20]
    node _GEN_1381 = mux(_T_122, UInt<1>("h0"), _GEN_1361) @[Processor.scala 130:11 326:23]
    node _GEN_1382 = mux(_T_122, stackPointerReg, _GEN_1362) @[Processor.scala 326:23 85:32]
    node _GEN_1384 = mux(_T_112, _GEN_197, _GEN_1364) @[Processor.scala 326:23]
    node _GEN_1385 = mux(_T_112, _GEN_198, _GEN_1365) @[Processor.scala 326:23]
    node _GEN_1386 = mux(_T_112, _GEN_199, UInt<1>("h0")) @[Processor.scala 140:10 326:23]
    node _GEN_1387 = mux(_T_112, _GEN_200, _GEN_1369) @[Processor.scala 326:23]
    node _GEN_1388 = mux(_T_112, _GEN_201, _GEN_1370) @[Processor.scala 326:23]
    node _GEN_1389 = mux(_T_112, _GEN_202, _GEN_1371) @[Processor.scala 326:23]
    node _GEN_1391 = mux(_T_112, _GEN_204, _GEN_1372) @[Processor.scala 326:23]
    node _GEN_1392 = mux(_T_112, UInt<1>("h0"), _GEN_1366) @[Processor.scala 133:11 326:23]
    node _GEN_1393 = mux(_T_112, UInt<1>("h0"), _GEN_1367) @[Processor.scala 134:10 326:23]
    node _GEN_1395 = mux(_T_112, UInt<1>("h0"), _GEN_1374) @[Processor.scala 135:10 326:23]
    node _GEN_1396 = mux(_T_112, UInt<1>("h0"), _GEN_1375) @[Processor.scala 136:10 326:23]
    node _GEN_1397 = mux(_T_112, UInt<1>("h0"), _GEN_1376) @[Processor.scala 137:10 326:23]
    node _GEN_1398 = mux(_T_112, UInt<1>("h0"), _GEN_1377) @[Processor.scala 138:10 326:23]
    node _GEN_1400 = mux(_T_112, instructionPointerReg, _GEN_1379) @[Processor.scala 326:23 81:38]
    node _GEN_1401 = mux(_T_112, mdr, _GEN_1380) @[Processor.scala 326:23 86:20]
    node _GEN_1402 = mux(_T_112, UInt<1>("h0"), _GEN_1381) @[Processor.scala 130:11 326:23]
    node _GEN_1403 = mux(_T_112, stackPointerReg, _GEN_1382) @[Processor.scala 326:23 85:32]
    node _GEN_1405 = mux(_T_102, _GEN_166, _GEN_1384) @[Processor.scala 326:23]
    node _GEN_1406 = mux(_T_102, _GEN_167, _GEN_1385) @[Processor.scala 326:23]
    node _GEN_1407 = mux(_T_102, _GEN_168, UInt<1>("h0")) @[Processor.scala 139:10 326:23]
    node _GEN_1408 = mux(_T_102, _GEN_169, _GEN_1387) @[Processor.scala 326:23]
    node _GEN_1409 = mux(_T_102, _GEN_170, _GEN_1388) @[Processor.scala 326:23]
    node _GEN_1410 = mux(_T_102, _GEN_171, _GEN_1389) @[Processor.scala 326:23]
    node _GEN_1412 = mux(_T_102, _GEN_173, _GEN_1391) @[Processor.scala 326:23]
    node _GEN_1413 = mux(_T_102, UInt<1>("h0"), _GEN_1386) @[Processor.scala 140:10 326:23]
    node _GEN_1414 = mux(_T_102, UInt<1>("h0"), _GEN_1392) @[Processor.scala 133:11 326:23]
    node _GEN_1415 = mux(_T_102, UInt<1>("h0"), _GEN_1393) @[Processor.scala 134:10 326:23]
    node _GEN_1417 = mux(_T_102, UInt<1>("h0"), _GEN_1395) @[Processor.scala 135:10 326:23]
    node _GEN_1418 = mux(_T_102, UInt<1>("h0"), _GEN_1396) @[Processor.scala 136:10 326:23]
    node _GEN_1419 = mux(_T_102, UInt<1>("h0"), _GEN_1397) @[Processor.scala 137:10 326:23]
    node _GEN_1420 = mux(_T_102, UInt<1>("h0"), _GEN_1398) @[Processor.scala 138:10 326:23]
    node _GEN_1422 = mux(_T_102, instructionPointerReg, _GEN_1400) @[Processor.scala 326:23 81:38]
    node _GEN_1423 = mux(_T_102, mdr, _GEN_1401) @[Processor.scala 326:23 86:20]
    node _GEN_1424 = mux(_T_102, UInt<1>("h0"), _GEN_1402) @[Processor.scala 130:11 326:23]
    node _GEN_1425 = mux(_T_102, stackPointerReg, _GEN_1403) @[Processor.scala 326:23 85:32]
    node _GEN_1426 = mux(_T_93, _GEN_138, _GEN_1423) @[Processor.scala 326:23]
    node _GEN_1427 = mux(_T_93, _GEN_139, _GEN_1406) @[Processor.scala 326:23]
    node _GEN_1429 = mux(_T_93, _GEN_141, _GEN_1424) @[Processor.scala 326:23]
    node _GEN_1430 = mux(_T_93, _GEN_142, _GEN_1412) @[Processor.scala 326:23]
    node _GEN_1431 = mux(_T_93, UInt<1>("h0"), _GEN_1405) @[Processor.scala 132:11 326:23]
    node _GEN_1432 = mux(_T_93, UInt<1>("h0"), _GEN_1407) @[Processor.scala 139:10 326:23]
    node _GEN_1433 = mux(_T_93, aReg, _GEN_1408) @[Processor.scala 326:23 82:21]
    node _GEN_1434 = mux(_T_93, bReg, _GEN_1409) @[Processor.scala 326:23 83:21]
    node _GEN_1435 = mux(_T_93, cReg, _GEN_1410) @[Processor.scala 326:23 84:21]
    node _GEN_1437 = mux(_T_93, UInt<1>("h0"), _GEN_1413) @[Processor.scala 140:10 326:23]
    node _GEN_1438 = mux(_T_93, UInt<1>("h0"), _GEN_1414) @[Processor.scala 133:11 326:23]
    node _GEN_1439 = mux(_T_93, UInt<1>("h0"), _GEN_1415) @[Processor.scala 134:10 326:23]
    node _GEN_1441 = mux(_T_93, UInt<1>("h0"), _GEN_1417) @[Processor.scala 135:10 326:23]
    node _GEN_1442 = mux(_T_93, UInt<1>("h0"), _GEN_1418) @[Processor.scala 136:10 326:23]
    node _GEN_1443 = mux(_T_93, UInt<1>("h0"), _GEN_1419) @[Processor.scala 137:10 326:23]
    node _GEN_1444 = mux(_T_93, UInt<1>("h0"), _GEN_1420) @[Processor.scala 138:10 326:23]
    node _GEN_1446 = mux(_T_93, instructionPointerReg, _GEN_1422) @[Processor.scala 326:23 81:38]
    node _GEN_1447 = mux(_T_93, stackPointerReg, _GEN_1425) @[Processor.scala 326:23 85:32]
    node _GEN_1449 = mux(_T_84, _GEN_122, _GEN_1427) @[Processor.scala 326:23]
    node _GEN_1451 = mux(_T_84, _GEN_124, _GEN_1433) @[Processor.scala 326:23]
    node _GEN_1452 = mux(_T_84, _GEN_125, _GEN_1434) @[Processor.scala 326:23]
    node _GEN_1453 = mux(_T_84, _GEN_126, _GEN_1435) @[Processor.scala 326:23]
    node _GEN_1454 = mux(_T_84, _GEN_127, _GEN_1430) @[Processor.scala 326:23]
    node _GEN_1455 = mux(_T_84, mdr, _GEN_1426) @[Processor.scala 326:23 86:20]
    node _GEN_1456 = mux(_T_84, UInt<1>("h0"), _GEN_1429) @[Processor.scala 130:11 326:23]
    node _GEN_1457 = mux(_T_84, UInt<1>("h0"), _GEN_1431) @[Processor.scala 132:11 326:23]
    node _GEN_1458 = mux(_T_84, UInt<1>("h0"), _GEN_1432) @[Processor.scala 139:10 326:23]
    node _GEN_1460 = mux(_T_84, UInt<1>("h0"), _GEN_1437) @[Processor.scala 140:10 326:23]
    node _GEN_1461 = mux(_T_84, UInt<1>("h0"), _GEN_1438) @[Processor.scala 133:11 326:23]
    node _GEN_1462 = mux(_T_84, UInt<1>("h0"), _GEN_1439) @[Processor.scala 134:10 326:23]
    node _GEN_1463 = mux(_T_84, UInt<1>("h0"), _GEN_1441) @[Processor.scala 135:10 326:23]
    node _GEN_1464 = mux(_T_84, UInt<1>("h0"), _GEN_1442) @[Processor.scala 136:10 326:23]
    node _GEN_1465 = mux(_T_84, UInt<1>("h0"), _GEN_1443) @[Processor.scala 137:10 326:23]
    node _GEN_1466 = mux(_T_84, UInt<1>("h0"), _GEN_1444) @[Processor.scala 138:10 326:23]
    node _GEN_1468 = mux(_T_84, instructionPointerReg, _GEN_1446) @[Processor.scala 326:23 81:38]
    node _GEN_1469 = mux(_T_84, stackPointerReg, _GEN_1447) @[Processor.scala 326:23 85:32]
    node _GEN_1470 = mux(_T_79, _GEN_101, _GEN_1451) @[Processor.scala 326:23]
    node _GEN_1471 = mux(_T_79, _GEN_102, _GEN_1452) @[Processor.scala 326:23]
    node _GEN_1472 = mux(_T_79, _GEN_103, _GEN_1453) @[Processor.scala 326:23]
    node _GEN_1473 = mux(_T_79, _GEN_104, _GEN_1454) @[Processor.scala 326:23]
    node _GEN_1474 = mux(_T_79, _GEN_105, _GEN_1449) @[Processor.scala 326:23]
    node _GEN_1477 = mux(_T_79, mdr, _GEN_1455) @[Processor.scala 326:23 86:20]
    node _GEN_1478 = mux(_T_79, UInt<1>("h0"), _GEN_1456) @[Processor.scala 130:11 326:23]
    node _GEN_1479 = mux(_T_79, UInt<1>("h0"), _GEN_1457) @[Processor.scala 132:11 326:23]
    node _GEN_1480 = mux(_T_79, UInt<1>("h0"), _GEN_1458) @[Processor.scala 139:10 326:23]
    node _GEN_1482 = mux(_T_79, UInt<1>("h0"), _GEN_1460) @[Processor.scala 140:10 326:23]
    node _GEN_1483 = mux(_T_79, UInt<1>("h0"), _GEN_1461) @[Processor.scala 133:11 326:23]
    node _GEN_1484 = mux(_T_79, UInt<1>("h0"), _GEN_1462) @[Processor.scala 134:10 326:23]
    node _GEN_1485 = mux(_T_79, UInt<1>("h0"), _GEN_1463) @[Processor.scala 135:10 326:23]
    node _GEN_1486 = mux(_T_79, UInt<1>("h0"), _GEN_1464) @[Processor.scala 136:10 326:23]
    node _GEN_1487 = mux(_T_79, UInt<1>("h0"), _GEN_1465) @[Processor.scala 137:10 326:23]
    node _GEN_1488 = mux(_T_79, UInt<1>("h0"), _GEN_1466) @[Processor.scala 138:10 326:23]
    node _GEN_1490 = mux(_T_79, instructionPointerReg, _GEN_1468) @[Processor.scala 326:23 81:38]
    node _GEN_1491 = mux(_T_79, stackPointerReg, _GEN_1469) @[Processor.scala 326:23 85:32]
    node _GEN_1493 = mux(_T_73, _GEN_89, _GEN_1474) @[Processor.scala 326:23]
    node _GEN_1495 = mux(_T_73, _GEN_91, _GEN_1470) @[Processor.scala 326:23]
    node _GEN_1496 = mux(_T_73, _GEN_92, _GEN_1471) @[Processor.scala 326:23]
    node _GEN_1497 = mux(_T_73, _GEN_93, _GEN_1472) @[Processor.scala 326:23]
    node _GEN_1498 = mux(_T_73, _GEN_94, _GEN_1473) @[Processor.scala 326:23]
    node _GEN_1499 = mux(_T_73, mdr, _GEN_1477) @[Processor.scala 326:23 86:20]
    node _GEN_1500 = mux(_T_73, UInt<1>("h0"), _GEN_1478) @[Processor.scala 130:11 326:23]
    node _GEN_1501 = mux(_T_73, UInt<1>("h0"), _GEN_1479) @[Processor.scala 132:11 326:23]
    node _GEN_1502 = mux(_T_73, UInt<1>("h0"), _GEN_1480) @[Processor.scala 139:10 326:23]
    node _GEN_1504 = mux(_T_73, UInt<1>("h0"), _GEN_1482) @[Processor.scala 140:10 326:23]
    node _GEN_1505 = mux(_T_73, UInt<1>("h0"), _GEN_1483) @[Processor.scala 133:11 326:23]
    node _GEN_1506 = mux(_T_73, UInt<1>("h0"), _GEN_1484) @[Processor.scala 134:10 326:23]
    node _GEN_1507 = mux(_T_73, UInt<1>("h0"), _GEN_1485) @[Processor.scala 135:10 326:23]
    node _GEN_1508 = mux(_T_73, UInt<1>("h0"), _GEN_1486) @[Processor.scala 136:10 326:23]
    node _GEN_1509 = mux(_T_73, UInt<1>("h0"), _GEN_1487) @[Processor.scala 137:10 326:23]
    node _GEN_1510 = mux(_T_73, UInt<1>("h0"), _GEN_1488) @[Processor.scala 138:10 326:23]
    node _GEN_1512 = mux(_T_73, instructionPointerReg, _GEN_1490) @[Processor.scala 326:23 81:38]
    node _GEN_1513 = mux(_T_73, stackPointerReg, _GEN_1491) @[Processor.scala 326:23 85:32]
    node _GEN_1514 = mux(_T_67, _GEN_72, _GEN_1499) @[Processor.scala 326:23]
    node _GEN_1515 = mux(_T_67, _GEN_73, _GEN_1493) @[Processor.scala 326:23]
    node _GEN_1517 = mux(_T_67, _GEN_74, _GEN_1500) @[Processor.scala 326:23]
    node _GEN_1518 = mux(_T_67, _GEN_75, _GEN_1498) @[Processor.scala 326:23]
    node _GEN_1521 = mux(_T_67, aReg, _GEN_1495) @[Processor.scala 326:23 82:21]
    node _GEN_1522 = mux(_T_67, bReg, _GEN_1496) @[Processor.scala 326:23 83:21]
    node _GEN_1523 = mux(_T_67, cReg, _GEN_1497) @[Processor.scala 326:23 84:21]
    node _GEN_1524 = mux(_T_67, UInt<1>("h0"), _GEN_1501) @[Processor.scala 132:11 326:23]
    node _GEN_1525 = mux(_T_67, UInt<1>("h0"), _GEN_1502) @[Processor.scala 139:10 326:23]
    node _GEN_1527 = mux(_T_67, UInt<1>("h0"), _GEN_1504) @[Processor.scala 140:10 326:23]
    node _GEN_1528 = mux(_T_67, UInt<1>("h0"), _GEN_1505) @[Processor.scala 133:11 326:23]
    node _GEN_1529 = mux(_T_67, UInt<1>("h0"), _GEN_1506) @[Processor.scala 134:10 326:23]
    node _GEN_1530 = mux(_T_67, UInt<1>("h0"), _GEN_1507) @[Processor.scala 135:10 326:23]
    node _GEN_1531 = mux(_T_67, UInt<1>("h0"), _GEN_1508) @[Processor.scala 136:10 326:23]
    node _GEN_1532 = mux(_T_67, UInt<1>("h0"), _GEN_1509) @[Processor.scala 137:10 326:23]
    node _GEN_1533 = mux(_T_67, UInt<1>("h0"), _GEN_1510) @[Processor.scala 138:10 326:23]
    node _GEN_1535 = mux(_T_67, instructionPointerReg, _GEN_1512) @[Processor.scala 326:23 81:38]
    node _GEN_1536 = mux(_T_67, stackPointerReg, _GEN_1513) @[Processor.scala 326:23 85:32]
    node _GEN_1538 = mux(_T_60, _GEN_63, _GEN_1521) @[Processor.scala 326:23]
    node _GEN_1539 = mux(_T_60, _GEN_64, _GEN_1522) @[Processor.scala 326:23]
    node _GEN_1540 = mux(_T_60, _GEN_65, _GEN_1523) @[Processor.scala 326:23]
    node _GEN_1541 = mux(_T_60, UInt<1>("h1"), _GEN_1518) @[Processor.scala 326:23 367:24]
    node _GEN_1542 = mux(_T_60, mdr, _GEN_1514) @[Processor.scala 326:23 86:20]
    node _GEN_1543 = mux(_T_60, tStateCount_value, _GEN_1515) @[Processor.scala 326:23 Counter.scala 61:40]
    node _GEN_1545 = mux(_T_60, UInt<1>("h0"), _GEN_1517) @[Processor.scala 130:11 326:23]
    node _GEN_1547 = mux(_T_60, UInt<1>("h0"), _GEN_1524) @[Processor.scala 132:11 326:23]
    node _GEN_1548 = mux(_T_60, UInt<1>("h0"), _GEN_1525) @[Processor.scala 139:10 326:23]
    node _GEN_1550 = mux(_T_60, UInt<1>("h0"), _GEN_1527) @[Processor.scala 140:10 326:23]
    node _GEN_1551 = mux(_T_60, UInt<1>("h0"), _GEN_1528) @[Processor.scala 133:11 326:23]
    node _GEN_1552 = mux(_T_60, UInt<1>("h0"), _GEN_1529) @[Processor.scala 134:10 326:23]
    node _GEN_1553 = mux(_T_60, UInt<1>("h0"), _GEN_1530) @[Processor.scala 135:10 326:23]
    node _GEN_1554 = mux(_T_60, UInt<1>("h0"), _GEN_1531) @[Processor.scala 136:10 326:23]
    node _GEN_1555 = mux(_T_60, UInt<1>("h0"), _GEN_1532) @[Processor.scala 137:10 326:23]
    node _GEN_1556 = mux(_T_60, UInt<1>("h0"), _GEN_1533) @[Processor.scala 138:10 326:23]
    node _GEN_1558 = mux(_T_60, instructionPointerReg, _GEN_1535) @[Processor.scala 326:23 81:38]
    node _GEN_1559 = mux(_T_60, stackPointerReg, _GEN_1536) @[Processor.scala 326:23 85:32]
    node _T_351 = asUInt(UInt<3>("h6")) @[Processor.scala 146:25]
    node _T_352 = asUInt(currentState) @[Processor.scala 146:25]
    node _T_353 = eq(_T_351, _T_352) @[Processor.scala 146:25]
    node _GEN_1560 = mux(_T_353, UInt<1>("h1"), finishedReg) @[Processor.scala 146:25 1534:19 75:28]
    node _GEN_1562 = mux(_T_59, _GEN_1538, aReg) @[Processor.scala 146:25 82:21]
    node _GEN_1563 = mux(_T_59, _GEN_1539, bReg) @[Processor.scala 146:25 83:21]
    node _GEN_1564 = mux(_T_59, _GEN_1540, cReg) @[Processor.scala 146:25 84:21]
    node _GEN_1565 = mux(_T_59, _GEN_1541, currentState) @[Processor.scala 146:25 91:29]
    node _GEN_1566 = mux(_T_59, _GEN_1542, mdr) @[Processor.scala 146:25 86:20]
    node _GEN_1567 = mux(_T_59, _GEN_1543, tStateCount_value) @[Processor.scala 146:25 Counter.scala 61:40]
    node _GEN_1569 = mux(_T_59, _GEN_1545, UInt<1>("h0")) @[Processor.scala 130:11 146:25]
    node _GEN_1571 = mux(_T_59, _GEN_1547, UInt<1>("h0")) @[Processor.scala 132:11 146:25]
    node _GEN_1572 = mux(_T_59, _GEN_1548, UInt<1>("h0")) @[Processor.scala 139:10 146:25]
    node _GEN_1574 = mux(_T_59, _GEN_1550, UInt<1>("h0")) @[Processor.scala 140:10 146:25]
    node _GEN_1575 = mux(_T_59, _GEN_1551, UInt<1>("h0")) @[Processor.scala 133:11 146:25]
    node _GEN_1576 = mux(_T_59, _GEN_1552, UInt<1>("h0")) @[Processor.scala 134:10 146:25]
    node _GEN_1577 = mux(_T_59, _GEN_1553, UInt<1>("h0")) @[Processor.scala 135:10 146:25]
    node _GEN_1578 = mux(_T_59, _GEN_1554, UInt<1>("h0")) @[Processor.scala 136:10 146:25]
    node _GEN_1579 = mux(_T_59, _GEN_1555, UInt<1>("h0")) @[Processor.scala 137:10 146:25]
    node _GEN_1580 = mux(_T_59, _GEN_1556, UInt<1>("h0")) @[Processor.scala 138:10 146:25]
    node _GEN_1582 = mux(_T_59, _GEN_1558, instructionPointerReg) @[Processor.scala 146:25 81:38]
    node _GEN_1583 = mux(_T_59, _GEN_1559, stackPointerReg) @[Processor.scala 146:25 85:32]
    node _GEN_1584 = mux(_T_59, finishedReg, _GEN_1560) @[Processor.scala 146:25 75:28]
    node _GEN_1585 = mux(_T_55, _GEN_55, instruction_operands_0) @[Processor.scala 146:25 95:28]
    node _GEN_1586 = mux(_T_55, _GEN_56, instruction_operands_1) @[Processor.scala 146:25 95:28]
    node _GEN_1587 = mux(_T_55, _bytesToRead_T_1, bytesToRead) @[Processor.scala 146:25 317:19 102:28]
    node _GEN_1588 = mux(_T_55, _operandCount_T_1, operandCount) @[Processor.scala 146:25 318:20 103:29]
    node _GEN_1589 = mux(_T_55, UInt<2>("h3"), _GEN_1565) @[Processor.scala 146:25 319:20]
    node _GEN_1591 = mux(_T_55, aReg, _GEN_1562) @[Processor.scala 146:25 82:21]
    node _GEN_1592 = mux(_T_55, bReg, _GEN_1563) @[Processor.scala 146:25 83:21]
    node _GEN_1593 = mux(_T_55, cReg, _GEN_1564) @[Processor.scala 146:25 84:21]
    node _GEN_1594 = mux(_T_55, mdr, _GEN_1566) @[Processor.scala 146:25 86:20]
    node _GEN_1595 = mux(_T_55, tStateCount_value, _GEN_1567) @[Processor.scala 146:25 Counter.scala 61:40]
    node _GEN_1597 = mux(_T_55, UInt<1>("h0"), _GEN_1569) @[Processor.scala 130:11 146:25]
    node _GEN_1599 = mux(_T_55, UInt<1>("h0"), _GEN_1571) @[Processor.scala 132:11 146:25]
    node _GEN_1600 = mux(_T_55, UInt<1>("h0"), _GEN_1572) @[Processor.scala 139:10 146:25]
    node _GEN_1602 = mux(_T_55, UInt<1>("h0"), _GEN_1574) @[Processor.scala 140:10 146:25]
    node _GEN_1603 = mux(_T_55, UInt<1>("h0"), _GEN_1575) @[Processor.scala 133:11 146:25]
    node _GEN_1604 = mux(_T_55, UInt<1>("h0"), _GEN_1576) @[Processor.scala 134:10 146:25]
    node _GEN_1605 = mux(_T_55, UInt<1>("h0"), _GEN_1577) @[Processor.scala 135:10 146:25]
    node _GEN_1606 = mux(_T_55, UInt<1>("h0"), _GEN_1578) @[Processor.scala 136:10 146:25]
    node _GEN_1607 = mux(_T_55, UInt<1>("h0"), _GEN_1579) @[Processor.scala 137:10 146:25]
    node _GEN_1608 = mux(_T_55, UInt<1>("h0"), _GEN_1580) @[Processor.scala 138:10 146:25]
    node _GEN_1610 = mux(_T_55, instructionPointerReg, _GEN_1582) @[Processor.scala 146:25 81:38]
    node _GEN_1611 = mux(_T_55, stackPointerReg, _GEN_1583) @[Processor.scala 146:25 85:32]
    node _GEN_1612 = mux(_T_55, finishedReg, _GEN_1584) @[Processor.scala 146:25 75:28]
    node _GEN_1613 = mux(_T_51, _instructionPointerReg_T_1, _GEN_1610) @[Processor.scala 146:25 304:29]
    node _GEN_1614 = mux(_T_51, _GEN_54, _GEN_1589) @[Processor.scala 146:25]
    node _GEN_1615 = mux(_T_51, instruction_operands_0, _GEN_1585) @[Processor.scala 146:25 95:28]
    node _GEN_1616 = mux(_T_51, instruction_operands_1, _GEN_1586) @[Processor.scala 146:25 95:28]
    node _GEN_1617 = mux(_T_51, bytesToRead, _GEN_1587) @[Processor.scala 146:25 102:28]
    node _GEN_1618 = mux(_T_51, operandCount, _GEN_1588) @[Processor.scala 146:25 103:29]
    node _GEN_1620 = mux(_T_51, aReg, _GEN_1591) @[Processor.scala 146:25 82:21]
    node _GEN_1621 = mux(_T_51, bReg, _GEN_1592) @[Processor.scala 146:25 83:21]
    node _GEN_1622 = mux(_T_51, cReg, _GEN_1593) @[Processor.scala 146:25 84:21]
    node _GEN_1623 = mux(_T_51, mdr, _GEN_1594) @[Processor.scala 146:25 86:20]
    node _GEN_1624 = mux(_T_51, tStateCount_value, _GEN_1595) @[Processor.scala 146:25 Counter.scala 61:40]
    node _GEN_1626 = mux(_T_51, UInt<1>("h0"), _GEN_1597) @[Processor.scala 130:11 146:25]
    node _GEN_1628 = mux(_T_51, UInt<1>("h0"), _GEN_1599) @[Processor.scala 132:11 146:25]
    node _GEN_1629 = mux(_T_51, UInt<1>("h0"), _GEN_1600) @[Processor.scala 139:10 146:25]
    node _GEN_1631 = mux(_T_51, UInt<1>("h0"), _GEN_1602) @[Processor.scala 140:10 146:25]
    node _GEN_1632 = mux(_T_51, UInt<1>("h0"), _GEN_1603) @[Processor.scala 133:11 146:25]
    node _GEN_1633 = mux(_T_51, UInt<1>("h0"), _GEN_1604) @[Processor.scala 134:10 146:25]
    node _GEN_1634 = mux(_T_51, UInt<1>("h0"), _GEN_1605) @[Processor.scala 135:10 146:25]
    node _GEN_1635 = mux(_T_51, UInt<1>("h0"), _GEN_1606) @[Processor.scala 136:10 146:25]
    node _GEN_1636 = mux(_T_51, UInt<1>("h0"), _GEN_1607) @[Processor.scala 137:10 146:25]
    node _GEN_1637 = mux(_T_51, UInt<1>("h0"), _GEN_1608) @[Processor.scala 138:10 146:25]
    node _GEN_1639 = mux(_T_51, stackPointerReg, _GEN_1611) @[Processor.scala 146:25 85:32]
    node _GEN_1640 = mux(_T_51, finishedReg, _GEN_1612) @[Processor.scala 146:25 75:28]
    node _GEN_1641 = mux(_T_14, dataRegister, instruction_opcode) @[Processor.scala 146:25 186:26 95:28]
    node _GEN_1642 = mux(_T_14, UInt<1>("h0"), _GEN_1618) @[Processor.scala 146:25 189:20]
    node _GEN_1643 = mux(_T_14, _GEN_53, _GEN_1617) @[Processor.scala 146:25]
    node _GEN_1644 = mux(_T_14, UInt<2>("h3"), _GEN_1614) @[Processor.scala 146:25 300:20]
    node _GEN_1645 = mux(_T_14, instructionPointerReg, _GEN_1613) @[Processor.scala 146:25 81:38]
    node _GEN_1646 = mux(_T_14, instruction_operands_0, _GEN_1615) @[Processor.scala 146:25 95:28]
    node _GEN_1647 = mux(_T_14, instruction_operands_1, _GEN_1616) @[Processor.scala 146:25 95:28]
    node _GEN_1649 = mux(_T_14, aReg, _GEN_1620) @[Processor.scala 146:25 82:21]
    node _GEN_1650 = mux(_T_14, bReg, _GEN_1621) @[Processor.scala 146:25 83:21]
    node _GEN_1651 = mux(_T_14, cReg, _GEN_1622) @[Processor.scala 146:25 84:21]
    node _GEN_1652 = mux(_T_14, mdr, _GEN_1623) @[Processor.scala 146:25 86:20]
    node _GEN_1653 = mux(_T_14, tStateCount_value, _GEN_1624) @[Processor.scala 146:25 Counter.scala 61:40]
    node _GEN_1655 = mux(_T_14, UInt<1>("h0"), _GEN_1626) @[Processor.scala 130:11 146:25]
    node _GEN_1657 = mux(_T_14, UInt<1>("h0"), _GEN_1628) @[Processor.scala 132:11 146:25]
    node _GEN_1658 = mux(_T_14, UInt<1>("h0"), _GEN_1629) @[Processor.scala 139:10 146:25]
    node _GEN_1660 = mux(_T_14, UInt<1>("h0"), _GEN_1631) @[Processor.scala 140:10 146:25]
    node _GEN_1661 = mux(_T_14, UInt<1>("h0"), _GEN_1632) @[Processor.scala 133:11 146:25]
    node _GEN_1662 = mux(_T_14, UInt<1>("h0"), _GEN_1633) @[Processor.scala 134:10 146:25]
    node _GEN_1663 = mux(_T_14, UInt<1>("h0"), _GEN_1634) @[Processor.scala 135:10 146:25]
    node _GEN_1664 = mux(_T_14, UInt<1>("h0"), _GEN_1635) @[Processor.scala 136:10 146:25]
    node _GEN_1665 = mux(_T_14, UInt<1>("h0"), _GEN_1636) @[Processor.scala 137:10 146:25]
    node _GEN_1666 = mux(_T_14, UInt<1>("h0"), _GEN_1637) @[Processor.scala 138:10 146:25]
    node _GEN_1668 = mux(_T_14, stackPointerReg, _GEN_1639) @[Processor.scala 146:25 85:32]
    node _GEN_1669 = mux(_T_14, finishedReg, _GEN_1640) @[Processor.scala 146:25 75:28]
    node _GEN_1671 = mux(_T_7, _GEN_16, _GEN_1653) @[Processor.scala 146:25]
    node _GEN_1673 = mux(_T_7, _GEN_18, dataRegister) @[Processor.scala 146:25 92:29]
    node _GEN_1674 = mux(_T_7, _GEN_19, _GEN_1644) @[Processor.scala 146:25]
    node _GEN_1675 = mux(_T_7, instruction_opcode, _GEN_1641) @[Processor.scala 146:25 95:28]
    node _GEN_1676 = mux(_T_7, operandCount, _GEN_1642) @[Processor.scala 146:25 103:29]
    node _GEN_1677 = mux(_T_7, bytesToRead, _GEN_1643) @[Processor.scala 146:25 102:28]
    node _GEN_1678 = mux(_T_7, instructionPointerReg, _GEN_1645) @[Processor.scala 146:25 81:38]
    node _GEN_1679 = mux(_T_7, instruction_operands_0, _GEN_1646) @[Processor.scala 146:25 95:28]
    node _GEN_1680 = mux(_T_7, instruction_operands_1, _GEN_1647) @[Processor.scala 146:25 95:28]
    node _GEN_1681 = mux(_T_7, aReg, _GEN_1649) @[Processor.scala 146:25 82:21]
    node _GEN_1682 = mux(_T_7, bReg, _GEN_1650) @[Processor.scala 146:25 83:21]
    node _GEN_1683 = mux(_T_7, cReg, _GEN_1651) @[Processor.scala 146:25 84:21]
    node _GEN_1684 = mux(_T_7, mdr, _GEN_1652) @[Processor.scala 146:25 86:20]
    node _GEN_1686 = mux(_T_7, UInt<1>("h0"), _GEN_1655) @[Processor.scala 130:11 146:25]
    node _GEN_1687 = mux(_T_7, UInt<1>("h0"), _GEN_1657) @[Processor.scala 132:11 146:25]
    node _GEN_1688 = mux(_T_7, UInt<1>("h0"), _GEN_1658) @[Processor.scala 139:10 146:25]
    node _GEN_1690 = mux(_T_7, UInt<1>("h0"), _GEN_1660) @[Processor.scala 140:10 146:25]
    node _GEN_1691 = mux(_T_7, UInt<1>("h0"), _GEN_1661) @[Processor.scala 133:11 146:25]
    node _GEN_1692 = mux(_T_7, UInt<1>("h0"), _GEN_1662) @[Processor.scala 134:10 146:25]
    node _GEN_1693 = mux(_T_7, UInt<1>("h0"), _GEN_1663) @[Processor.scala 135:10 146:25]
    node _GEN_1694 = mux(_T_7, UInt<1>("h0"), _GEN_1664) @[Processor.scala 136:10 146:25]
    node _GEN_1695 = mux(_T_7, UInt<1>("h0"), _GEN_1665) @[Processor.scala 137:10 146:25]
    node _GEN_1696 = mux(_T_7, UInt<1>("h0"), _GEN_1666) @[Processor.scala 138:10 146:25]
    node _GEN_1698 = mux(_T_7, stackPointerReg, _GEN_1668) @[Processor.scala 146:25 85:32]
    node _GEN_1699 = mux(_T_7, finishedReg, _GEN_1669) @[Processor.scala 146:25 75:28]
    node _GEN_1701 = mux(_T_2, _GEN_5, _GEN_1671) @[Processor.scala 146:25]
    node _GEN_1703 = mux(_T_2, _GEN_7, _GEN_1678) @[Processor.scala 146:25]
    node _GEN_1704 = mux(_T_2, _GEN_8, _GEN_1674) @[Processor.scala 146:25]
    node _GEN_1705 = mux(_T_2, dataRegister, _GEN_1673) @[Processor.scala 146:25 92:29]
    node _GEN_1706 = mux(_T_2, instruction_opcode, _GEN_1675) @[Processor.scala 146:25 95:28]
    node _GEN_1707 = mux(_T_2, operandCount, _GEN_1676) @[Processor.scala 146:25 103:29]
    node _GEN_1708 = mux(_T_2, bytesToRead, _GEN_1677) @[Processor.scala 146:25 102:28]
    node _GEN_1709 = mux(_T_2, instruction_operands_0, _GEN_1679) @[Processor.scala 146:25 95:28]
    node _GEN_1710 = mux(_T_2, instruction_operands_1, _GEN_1680) @[Processor.scala 146:25 95:28]
    node _GEN_1711 = mux(_T_2, aReg, _GEN_1681) @[Processor.scala 146:25 82:21]
    node _GEN_1712 = mux(_T_2, bReg, _GEN_1682) @[Processor.scala 146:25 83:21]
    node _GEN_1713 = mux(_T_2, cReg, _GEN_1683) @[Processor.scala 146:25 84:21]
    node _GEN_1714 = mux(_T_2, mdr, _GEN_1684) @[Processor.scala 146:25 86:20]
    node _GEN_1716 = mux(_T_2, UInt<1>("h0"), _GEN_1686) @[Processor.scala 130:11 146:25]
    node _GEN_1717 = mux(_T_2, UInt<1>("h0"), _GEN_1687) @[Processor.scala 132:11 146:25]
    node _GEN_1718 = mux(_T_2, UInt<1>("h0"), _GEN_1688) @[Processor.scala 139:10 146:25]
    node _GEN_1720 = mux(_T_2, UInt<1>("h0"), _GEN_1690) @[Processor.scala 140:10 146:25]
    node _GEN_1721 = mux(_T_2, UInt<1>("h0"), _GEN_1691) @[Processor.scala 133:11 146:25]
    node _GEN_1722 = mux(_T_2, UInt<1>("h0"), _GEN_1692) @[Processor.scala 134:10 146:25]
    node _GEN_1723 = mux(_T_2, UInt<1>("h0"), _GEN_1693) @[Processor.scala 135:10 146:25]
    node _GEN_1724 = mux(_T_2, UInt<1>("h0"), _GEN_1694) @[Processor.scala 136:10 146:25]
    node _GEN_1725 = mux(_T_2, UInt<1>("h0"), _GEN_1695) @[Processor.scala 137:10 146:25]
    node _GEN_1726 = mux(_T_2, UInt<1>("h0"), _GEN_1696) @[Processor.scala 138:10 146:25]
    node _GEN_1728 = mux(_T_2, stackPointerReg, _GEN_1698) @[Processor.scala 146:25 85:32]
    node _GEN_1729 = mux(_T_2, finishedReg, _GEN_1699) @[Processor.scala 146:25 75:28]
    node instruction_instr_opcode = UInt<8>("h0") @[Processor.scala 96:21 97:18]
    node _instruction_WIRE_0 = UInt<1>("h0") @[Processor.scala 98:{30,30}]
    node instruction_instr_operands_0 = pad(_instruction_WIRE_0, 8) @[Processor.scala 96:21 98:20]
    node _instruction_WIRE_1 = UInt<1>("h0") @[Processor.scala 98:{30,30}]
    node instruction_instr_operands_1 = pad(_instruction_WIRE_1, 8) @[Processor.scala 96:21 98:20]
    node writeEn = _GEN_1716 @[Processor.scala 110:28]
    node op1Load = _GEN_1717 @[Processor.scala 112:28]
    node op2Load = _GEN_1721 @[Processor.scala 113:28]
    node addSig = _GEN_1722 @[Processor.scala 114:27]
    node subSig = _GEN_1723 @[Processor.scala 115:27]
    node mulSig = _GEN_1724 @[Processor.scala 116:27]
    node divSig = _GEN_1725 @[Processor.scala 117:27]
    node modSig = _GEN_1726 @[Processor.scala 118:27]
    node incSig = _GEN_1718 @[Processor.scala 119:27]
    node decSig = _GEN_1720 @[Processor.scala 120:27]
    node carryFlag = alu.io_carryFlag @[Processor.scala 124:30 1572:13]
    io_finished <= finishedReg @[Processor.scala 1538:15]
    finishedReg <= mux(reset, UInt<1>("h0"), _GEN_1729) @[Processor.scala 75:{28,28}]
    ram.clock <= clock
    ram.reset <= reset
    ram.io_writeEn <= writeEn @[Processor.scala 1543:18]
    ram.io_addrIn <= bus @[Processor.scala 1563:17]
    ram.io_dataIn <= mdr @[Processor.scala 1544:17]
    instructionPointerReg <= mux(reset, UInt<8>("h0"), _GEN_1703) @[Processor.scala 81:{38,38}]
    aReg <= mux(reset, UInt<8>("h0"), _GEN_1711) @[Processor.scala 82:{21,21}]
    bReg <= mux(reset, UInt<8>("h0"), _GEN_1712) @[Processor.scala 83:{21,21}]
    cReg <= mux(reset, UInt<8>("h0"), _GEN_1713) @[Processor.scala 84:{21,21}]
    stackPointerReg <= mux(reset, UInt<8>("h0"), _GEN_1728) @[Processor.scala 85:{32,32}]
    mdr <= mux(reset, UInt<8>("h0"), _GEN_1714) @[Processor.scala 86:{20,20}]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_op1Load <= op1Load @[Processor.scala 1548:18]
    alu.io_op2Load <= op2Load @[Processor.scala 1549:18]
    alu.io_addSig <= addSig @[Processor.scala 1550:17]
    alu.io_subSig <= subSig @[Processor.scala 1551:17]
    alu.io_divSig <= divSig @[Processor.scala 1553:17]
    alu.io_mulSig <= mulSig @[Processor.scala 1552:17]
    alu.io_modSig <= modSig @[Processor.scala 1554:17]
    alu.io_incSig <= incSig @[Processor.scala 1555:17]
    alu.io_decSig <= decSig @[Processor.scala 1556:17]
    alu.io_op1In <= bus @[Processor.scala 1567:16]
    alu.io_op2In <= bus @[Processor.scala 1568:16]
    currentState <= mux(reset, UInt<1>("h0"), _GEN_1704) @[Processor.scala 91:{29,29}]
    dataRegister <= mux(reset, UInt<8>("h0"), _GEN_1705) @[Processor.scala 92:{29,29}]
    instruction_opcode <= mux(reset, instruction_instr_opcode, _GEN_1706) @[Processor.scala 95:{28,28}]
    instruction_operands_0 <= mux(reset, instruction_instr_operands_0, _GEN_1709) @[Processor.scala 95:{28,28}]
    instruction_operands_1 <= mux(reset, instruction_instr_operands_1, _GEN_1710) @[Processor.scala 95:{28,28}]
    bytesToRead <= mux(reset, UInt<2>("h0"), _GEN_1708) @[Processor.scala 102:{28,28}]
    operandCount <= mux(reset, UInt<2>("h0"), _GEN_1707) @[Processor.scala 103:{29,29}]
    tStateCount_value <= mux(reset, UInt<3>("h0"), _GEN_1701) @[Counter.scala 61:{40,40}]
