#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 23 22:55:39 2020
# Process ID: 12185
# Current directory: /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1
# Command line: vivado -log TPG_sim_out_bd_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TPG_sim_out_bd_v_tpg_0_0.tcl
# Log file: /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/TPG_sim_out_bd_v_tpg_0_0.vds
# Journal file: /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source TPG_sim_out_bd_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'trevor' on host 'luigilinux.home' (Linux_x86_64 version 4.12.14-lp151.28.36-default) on Thu Jan 23 22:55:49 EST 2020
INFO: [HLS 200-10] In directory '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1'
Sourcing Tcl script '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/TPG_sim_out_bd_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/TPG_sim_out_bd_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 20ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 825.738 ; gain = 128.207 ; free physical = 622 ; free virtual = 20270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 825.738 ; gain = 128.207 ; free physical = 622 ; free virtual = 20270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 892.707 ; gain = 195.176 ; free physical = 1190 ; free virtual = 20837
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:944: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.707 ; gain = 195.176 ; free physical = 1132 ; free virtual = 20781
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1066).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1218).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1023).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1642).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1527).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1625).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1159).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:898) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1067) in function 'tpgPatternTemporalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1220) in function 'tpgPatternRainbow' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1028) in function 'tpgPatternHorizontalRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1667) in function 'tpgPatternDPColorSquare' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorRamp' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1629) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1170) in function 'tpgPatternColorBars' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:932) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:934) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1527) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:845) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1215:46) to (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1263:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1684:9) to (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1712:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1524:43) to (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1619:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1187:9) to (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1192:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1196:7) to (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1209:6) in function 'tpgPatternColorBars'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:929:13) to (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:898:53) in function 'MultiPixStream2AXIvideo'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1215)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 956.707 ; gain = 259.176 ; free physical = 1070 ; free virtual = 20722
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1070:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1025:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1652:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1535:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1631:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:180:53)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1305.738 ; gain = 608.207 ; free physical = 761 ; free virtual = 20410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_stable' on port 'fid' changing to the default 'ap_vld' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.24 seconds; current allocated memory: 562.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 562.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 562.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 562.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 562.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 563.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 563.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 563.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 563.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 564.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 564.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 564.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1225', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1225)
   b  constant -21
   c  'mul' operation ('mul_ln1239', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1239)
  DSP Expression: add_ln1239 = -21 * zext_ln1237_2 + mul_ln1239
WARNING: [SYN 201-303] Root Node mul_ln1239 mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1223', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1223)
   b  constant -43
   c  'add' operation ('add_ln1238', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1238)
  DSP Expression: add_ln1238_1 = -43 * zext_ln1237 + add_ln1238
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant -85
   b  'select' operation ('select_ln1224', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1224)
   c  constant -32640
  DSP Expression: add_ln1238 = -32640 + -85 * zext_ln1237_1
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1225', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1225)
   b  constant 29
   c  'add' operation ('add_ln1237_1', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1237)
  DSP Expression: add_ln1237_2 = zext_ln1237_5 + 29 * zext_ln1237_2
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 150
   b  'select' operation ('select_ln1224', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1224)
   c  'add' operation ('add_ln1237', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1237)
  DSP Expression: add_ln1237_1 = zext_ln1237_4 + 150 * zext_ln1237_1
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('select_ln1223', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1223)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1237 = 4224 + 77 * zext_ln1237
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation of DSP[64] ('add_ln1239', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1239)
   b  constant 32896
   c  'bitconcatenate' operation ('shl_ln1', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1239)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 564.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 565.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 565.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 565.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 565.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 566.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 566.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 566.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 566.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 566.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_loa', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1299) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1299 = 221 * sext_ln1299
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1293) to 'reg<int>'
   c  'add' operation ('add_ln1297_1', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1297)
  DSP Expression: add_ln1297 = add_ln1297_1 + Zplate_Hor_Control_D_1 * trunc_ln1293
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1279) with incoming values : ('zonePlateVAddr_load', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1288) ('add_ln1288', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1288) ('shl_ln', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1279)
  DSP Expression: add_ln1297_1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
WARNING: [SYN 201-303] Root Node mul_ln1293_1 mapped to expression  {mul {add d a} b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'add' operation ('add_ln1293', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1293)
   b  wire read on port 'x'
  DSP Expression: mul_ln1293_1 = sext_ln1293 * zext_ln1293
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 567.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 567.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1177) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/src/v_tpg.cpp:1168)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 11	0	8	80	18	2.2	3	2.2	3	11	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 567.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 567.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 568.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 568.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 568.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 568.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 568.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 568.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 568.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 568.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 568.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 568.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 568.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 568.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 569.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 569.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 569.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 569.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	183	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 570.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 573.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 573.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 573.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 574.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 574.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 574.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 574.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 574.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 575.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 576.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 576.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	59	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 576.379 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 576.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	26	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 577.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 578.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 579.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 581.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 582.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 583.142 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 577.799 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 578.029 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_6s_8ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 578.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 580.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 581.271 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 581.988 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 582.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_17s_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9ns_20s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 582.857 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 583.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 585.364 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 585.744 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 586.092 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 586.442 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 586.766 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 586.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 587.366 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 587.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 590.265 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 590.763 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 591.159 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 591.448 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 592.308 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 592.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 593.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 595.870 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_0_V_U(TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_1_V_U(TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_2_V_U(TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_0_V_U(TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_1_V_U(TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_2_V_U(TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.738 ; gain = 672.207 ; free physical = 160 ; free virtual = 19806
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix TPG_sim_out_bd_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix TPG_sim_out_bd_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 22:57:26 2020...
INFO: [HLS 200-112] Total elapsed time: 97.6 seconds; peak allocated memory: 595.870 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Jan 23 22:57:26 2020...
compile_c: Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1394.039 ; gain = 0.000 ; free physical = 979 ; free virtual = 20388
Command: synth_design -top TPG_sim_out_bd_v_tpg_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12662 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1714.203 ; gain = 154.719 ; free physical = 559 ; free virtual = 19970
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/synth/TPG_sim_out_bd_v_tpg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.v:352]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:50]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom' (2#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' (3#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom' (4#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352' (5#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom' (6#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' (7#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom' (8#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348' (9#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom' (10#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350' (11#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom' (12#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' (13#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:530]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars' (14#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:44]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:67]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:25]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:28]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:29]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom' (15#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi' (16#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:67]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1_DSP48_0' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1_DSP48_0' (17#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' (18#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1_DSP48_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1_DSP48_1' (19#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' (20#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1_DSP48_2' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1_DSP48_2' (21#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1' (22#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1_DSP48_3' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1_DSP48_3' (23#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1' (24#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1_DSP48_4' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1_DSP48_4' (25#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1' (26#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1_DSP48_5' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1_DSP48_5' (27#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1' (28#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16ns_16_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:525]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow' (29#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom' (30#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray' (31#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom' (32#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' (33#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom' (34#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' (35#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom' (36#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' (37#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom' (38#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' (39#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom' (40#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' (41#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom' (42#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' (43#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom' (44#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' (45#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom' (46#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' (47#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom' (48#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' (49#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:741]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu' (50#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom' (51#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray' (52#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom' (54#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray' (55#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:6]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom' (57#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray' (58#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_reg_int_s' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_reg_int_s' (59#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1_DSP48_6' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1_DSP48_6' (60#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1' (61#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_17s_16ns_32_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1_DSP48_7' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1_DSP48_7' (62#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1' (63#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1_DSP48_8' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1_DSP48_8' (64#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1' (65#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1_DSP48_9' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1_DSP48_9' (66#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1' (67#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom' (69#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' (70#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom' (71#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' (72#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_reg_ap_uint_10_s' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_reg_ap_uint_10_s' (73#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:181]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam' (75#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom' (78#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv' (79#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom' (81#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv' (82#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom' (84#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv' (85#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal.v:125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal.v:127]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal' (90#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTemporalRa' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTemporalRa.v:40]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternTemporalRa' (91#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:36]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi' (92#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:18]
INFO: [Synth 8-3876] $readmem data file './TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom.dat' is read successfully [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom' (95#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2' (96#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:93]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s' (100#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:1074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:1130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:1132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:1134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:1136]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:344]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:370]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:396]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:458]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi' (101#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A_shiftReg' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A_shiftReg' (102#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A' (103#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0_shiftReg' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0_shiftReg' (104#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0' (105#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (106#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0' (107#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:42]
WARNING: [Synth 8-7023] instance 'inst' of module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg' has 32 connections declared, but only 31 given [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/synth/TPG_sim_out_bd_v_tpg_0_0.v:161]
INFO: [Synth 8-6155] done synthesizing module 'TPG_sim_out_bd_v_tpg_0_0' (109#1) [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/synth/TPG_sim_out_bd_v_tpg_0_0.v:57]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2 has unconnected port reset
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1 has unconnected port reset
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1 has unconnected port reset
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv has unconnected port reset
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[15]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[14]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[13]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[12]
WARNING: [Synth 8-3331] design TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1785.891 ; gain = 226.406 ; free physical = 542 ; free virtual = 19956
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1803.703 ; gain = 244.219 ; free physical = 548 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1803.703 ; gain = 244.219 ; free physical = 548 ; free virtual = 19962
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/TPG_sim_out_bd_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/TPG_sim_out_bd_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/TPG_sim_out_bd_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/TPG_sim_out_bd_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1982.391 ; gain = 0.000 ; free physical = 434 ; free virtual = 19848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1989.328 ; gain = 6.938 ; free physical = 433 ; free virtual = 19847
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 521 ; free virtual = 19939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 521 ; free virtual = 19939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 521 ; free virtual = 19939
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'hBarSel_4_0_reg' and it is trimmed from '8' to '3' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternColorBars.v:244]
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_628_pp0_iter1_reg_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_628_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow.v:307]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'TPG_sim_out_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 499 ; free virtual = 19920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_253/ap_return_int_reg_reg' and it is trimmed from '31' to '16' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_int_s.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_253/ap_return_int_reg' and it is trimmed from '31' to '16' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_int_s.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_266/ap_return_reg' and it is trimmed from '16' to '12' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_272/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.srcs/sources_1/bd/TPG_sim_out_bd/ip/TPG_sim_out_bd_v_tpg_0_0/hdl/verilog/TPG_sim_out_bd_v_tpg_0_0_reg_unsigned_short_s.v:58]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_592/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\call_ret15_tpgPRBS_fu_713/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[0]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_709_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_VESA_2_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[1]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_VESA_2_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[2]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[3]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_VESA_2_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_u349_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[4]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_u_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[5]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/\blkYuv_1_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[6]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_704/\blkYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/\grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_g356_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_u350_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u350_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelRgb_g355_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_y351_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_1498_reg[7]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_9_reg_1503_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelRgb_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_VESA_2_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_g_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_y352_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_r_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_709_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_y352_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_r_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_709_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_v347_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_v347_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_y352_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_r_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_v347_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_v347_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/\DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_y352_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_r_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_v347_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_559/tpgBarSelYuv_v347_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_v_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_y352_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_601_y_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelRgb_CEA_b_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelYuv_y352_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y352_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/tpgBarSelRgb_b358_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/\tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/\tpgBarSelYuv_v348_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v348_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/\ap_phi_reg_pp0_iter1_hHatch_3_0_reg_122_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgForeground_U0/call_ret1_tpgPatternBox_fu_349/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_tpg_CTRL_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (v_tpg_CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module TPG_sim_out_bd_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (v_tpg_CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module TPG_sim_out_bd_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 263 ; free virtual = 19717
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_1_0/tpgSinTableArray_9bi_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_1_1/tpgSinTableArray_9bi_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_1_2/tpgSinTableArray_9bi_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 180 ; free virtual = 19408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1989.328 ; gain = 429.844 ; free physical = 163 ; free virtual = 19391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[7] )
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/TPG_sim_out_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2021.680 ; gain = 462.195 ; free physical = 894 ; free virtual = 20132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 857 ; free virtual = 20112
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 857 ; free virtual = 20112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 871 ; free virtual = 20162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 869 ; free virtual = 20162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 864 ; free virtual = 20160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 864 ; free virtual = 20160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   219|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     4|
|4     |DSP48E1_4 |     2|
|5     |DSP48E1_5 |     1|
|6     |DSP48E1_6 |     1|
|7     |LUT1      |   140|
|8     |LUT2      |   322|
|9     |LUT3      |   595|
|10    |LUT4      |   421|
|11    |LUT5      |   406|
|12    |LUT6      |  1099|
|13    |MUXF7     |   221|
|14    |MUXF8     |    87|
|15    |RAMB18E1  |     2|
|16    |SRL16E    |     4|
|17    |SRLC32E   |     3|
|18    |FDRE      |  1446|
|19    |FDSE      |    54|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2025.648 ; gain = 466.164 ; free physical = 864 ; free virtual = 20160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 179 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2025.648 ; gain = 280.539 ; free physical = 923 ; free virtual = 20218
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2025.656 ; gain = 466.164 ; free physical = 936 ; free virtual = 20231
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2057.664 ; gain = 0.000 ; free physical = 776 ; free virtual = 20088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
493 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2057.664 ; gain = 663.625 ; free physical = 836 ; free virtual = 20148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2057.664 ; gain = 0.000 ; free physical = 833 ; free virtual = 20145
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/TPG_sim_out_bd_v_tpg_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TPG_sim_out_bd_v_tpg_0_0, cache-ID = dd72af38673caa4d
INFO: [Coretcl 2-1174] Renamed 124 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.676 ; gain = 0.000 ; free physical = 536 ; free virtual = 19857
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/myelect/vivado_video/XVES_0005/proj_5/proj_5.runs/TPG_sim_out_bd_v_tpg_0_0_synth_1/TPG_sim_out_bd_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TPG_sim_out_bd_v_tpg_0_0_utilization_synth.rpt -pb TPG_sim_out_bd_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 22:58:29 2020...
