var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/EXP_swap.sv","src":"module EXP_swap #(\n    parameter SIZE_DATA = 8\n)(\n    input logic [SIZE_DATA-1:0]     i_data_a        ,\n    input logic [SIZE_DATA-1:0]     i_data_b        ,\n    output logic                    o_compare       ,   // a < b\n    output logic [SIZE_DATA-1:0]    o_less_data     ,\n    output logic [SIZE_DATA-1:0]    o_greater_data  \n);\n\n// assign o_compare = (i_data_a < i_data_b);\nCOMP_8bit #(\n    .SIZE_DATA      (SIZE_DATA)\n) COMP_LESS_UNIT (\n    .i_data_a       (i_data_a),\n    .i_data_b       (i_data_b),\n    .o_less         (o_compare)\n);\n\nalways_comb begin\n    o_less_data     = (o_compare) ? i_data_a : i_data_b;\n    o_greater_data  = (o_compare) ? i_data_b : i_data_a;\nend\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);