
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.181914                       # Number of seconds simulated
sim_ticks                                181914174379                       # Number of ticks simulated
final_tick                               181914174379                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229173                       # Simulator instruction rate (inst/s)
host_op_rate                                   255018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              301627867                       # Simulator tick rate (ticks/s)
host_mem_usage                                1192252                       # Number of bytes of host memory used
host_seconds                                   603.11                       # Real time elapsed on the host
sim_insts                                   138215898                       # Number of instructions simulated
sim_ops                                     153803502                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           30336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 738                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             166760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              92879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                259639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        166760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           166760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            166760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             92879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               259639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        104                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  46976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   47232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     330938405                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  208                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.847134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.438163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.012878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             7      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          130     41.40%     43.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           71     22.61%     66.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           32     10.19%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           18      5.73%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           19      6.05%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            4      1.27%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            5      1.59%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           28      8.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.727273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.090223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.238849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5     45.45%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2     18.18%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     53765484                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                83125484                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36624.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56624.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1190                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     393038.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   560490                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             295411.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1726368                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 167544                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2442180                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              1751580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         220197.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2245602.000000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    394051.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     556386069.600000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           566189493.900000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              3.112399                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            290961869                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3768333                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13332500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 181615671879                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    109457440                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      29091141                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    142853086                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                26722803                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13369813                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2213                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8910653                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8909735                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.989698                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 8900202                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                576                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             433                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                208                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              225                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls               2224360                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        218384364                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2236853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      202746854                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26722803                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17810145                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     213892735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4453356                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           209                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          315                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 204973337                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   225                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          218356859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.040653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.282926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4481494      2.05%      2.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                200517099     91.83%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13358266      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            218356859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.122366                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.928395                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8914304                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              53418488                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 153793601                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  4041                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2226425                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              8909725                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   279                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              162713500                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4183                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2226425                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13371833                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4223                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       53389200                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 149339988                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 25190                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              156036099                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2082                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   279                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4849                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  18105                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           160697846                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             680003372                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        178483367                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             158459817                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2238028                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2224594                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        2224593                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4455728                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22256820                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11134428                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4449055                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  153809020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2224824                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 156033024                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               115                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2230341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     218356859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.714578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.741956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           100158863     45.87%     45.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            80362968     36.80%     82.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            37835028     17.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       218356859                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2277      0.10%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2229734     99.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118192222     75.75%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              4449662      2.85%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22256735     14.26%     92.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11134381      7.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              156033024                       # Type of FU issued
system.cpu.iq.rate                           0.714488                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2232016                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014305                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          532655001                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         158264265                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    153806723                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              158265011                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4449362                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          687                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          224                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2226425                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1139                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2470                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           156033844                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22256820                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11134428                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2224594                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2383                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1169                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          812                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1981                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             156031244                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22256408                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1780                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     33390691                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17822888                       # Number of branches executed
system.cpu.iew.exec_stores                   11134283                       # Number of stores executed
system.cpu.iew.exec_rate                     0.714480                       # Inst execution rate
system.cpu.iew.wb_sent                      156031194                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     153806739                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 100252926                       # num instructions producing a value
system.cpu.iew.wb_consumers                 115868081                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.704294                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.865233                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2228611                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         2224819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1966                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    216129348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.711627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.811372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    111291112     51.49%     51.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     55872970     25.85%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48965266     22.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    216129348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            138215898                       # Number of instructions committed
system.cpu.commit.committedOps              153803502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       33390337                       # Number of memory references committed
system.cpu.commit.loads                      22256133                       # Number of loads committed
system.cpu.commit.membars                         230                       # Number of memory barriers committed
system.cpu.commit.branches                   17822650                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 144884995                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4451923                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        115963505     75.40%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         4449660      2.89%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22256133     14.47%     92.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11134188      7.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         153803502                       # Class of committed instruction
system.cpu.commit.bw_lim_events              48965266                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    294279483                       # The number of ROB reads
system.cpu.rob.rob_writes                   314291740                       # The number of ROB writes
system.cpu.timesIdled                             402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           27505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   138215898                       # Number of Instructions Simulated
system.cpu.committedOps                     153803502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.580023                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.580023                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.632902                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.632902                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                189551275                       # number of integer regfile reads
system.cpu.int_regfile_writes               129295631                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 534870175                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26942788                       # number of cc regfile writes
system.cpu.misc_regfile_reads                35616970                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    917                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           263.886705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28940570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          109623.371212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   263.886705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.257702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.257702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115764636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115764636                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     17806499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17806499                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11133614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11133614                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          228                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          228                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          229                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          229                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      28940113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28940113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28940113                       # number of overall hits
system.cpu.dcache.overall_hits::total        28940113                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           196                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          326                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          522                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            522                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          522                       # number of overall misses
system.cpu.dcache.overall_misses::total           522                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15949547                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15949547                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     39493337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39493337                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        84966                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84966                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     55442884                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55442884                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     55442884                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55442884                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17806695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17806695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11133940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11133940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     28940635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28940635                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     28940635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28940635                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81375.239796                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81375.239796                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 121145.205521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121145.205521                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        84966                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84966                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106212.421456                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106212.421456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106212.421456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106212.421456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          192                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10986241                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10986241                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     17693766                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17693766                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28680007                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28680007                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     28680007                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28680007                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84509.546154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84509.546154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 132043.029851                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132043.029851                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 108636.390152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108636.390152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 108636.390152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108636.390152                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               119                       # number of replacements
system.cpu.icache.tags.tagsinuse           354.923185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           204972785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               474                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          432432.035865                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   354.923185                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.693209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.693209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         409947146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        409947146                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    204972785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       204972785                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     204972785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        204972785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    204972785                       # number of overall hits
system.cpu.icache.overall_hits::total       204972785                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          551                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           551                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          551                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            551                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          551                       # number of overall misses
system.cpu.icache.overall_misses::total           551                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42946115                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42946115                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42946115                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42946115                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42946115                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42946115                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    204973336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    204973336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    204973336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    204973336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    204973336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    204973336                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77942.132486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77942.132486                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77942.132486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77942.132486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77942.132486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77942.132486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5269                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.271739                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          119                       # number of writebacks
system.cpu.icache.writebacks::total               119                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          474                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38655081                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38655081                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38655081                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38655081                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38655081                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38655081                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81550.803797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81550.803797                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81550.803797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81550.803797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81550.803797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81550.803797                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 181914174379                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                604                       # Transaction distribution
system.membus.trans_dist::WritebackClean          119                       # Transaction distribution
system.membus.trans_dist::ReadExReq               134                       # Transaction distribution
system.membus.trans_dist::ReadExResp              134                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           130                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               738                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.058266                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.234404                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     695     94.17%     94.17% # Request fanout histogram
system.membus.snoop_fanout::1                      43      5.83%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 738                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1770760                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2600283                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1429912                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
