 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : cpu
Version: K-2015.06
Date   : Wed May 15 16:33:07 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: cb13io320_tsmc_max   Library: cb13io320_tsmc_max
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 11.40%

  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U4580/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_4_/D (sdnrq2)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_4_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U4634/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_1_/D (sdnrq2)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_1_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U3116/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_2_/D (sdnrq2)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_2_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U3117/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_3_/D (sdnrq2)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_3_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U2644/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_0_/D (sdnrq2)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_0_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U2645/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_9_/D (sdnrq2)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_9_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U2661/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_11_/D (sdnrq2)                  0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_11_/CP (sdnrq2)                 0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U4581/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_5_/D (sdnrq4)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_5_/CP (sdnrq4)                  0.00       5.32 r
  library setup time                      -0.19       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U4579/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_8_/D (sdnrq4)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_8_/CP (sdnrq4)                  0.00       5.32 r
  library setup time                      -0.19       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.33       2.64 r
  U2995/Z (bufbd1)                         0.20 &     2.85 r
  U3037/Z (an12d1)                         0.26 &     3.10 f
  U3433/ZN (nd02d0)                        0.08 &     3.19 r
  U3251/ZN (nd04d0)                        0.14 &     3.33 f
  U3215/ZN (nr03d0)                        0.12 &     3.45 r
  U2479/ZN (nr02d0)                        0.09 &     3.53 f
  U3315/ZN (nr02d0)                        0.07 &     3.60 r
  U3241/ZN (nd02d1)                        0.08 &     3.69 f
  U3271/ZN (nd02d1)                        0.08 &     3.77 r
  U3049/ZN (nd02d1)                        0.13 &     3.90 f
  U3076/ZN (invbd2)                        0.05 &     3.95 r
  U3074/ZN (nd02d1)                        0.07 &     4.02 f
  U3007/ZN (nd02d2)                        0.04 &     4.06 r
  U3203/ZN (nd02d1)                        0.06 &     4.12 f
  U3201/ZN (nd02d1)                        0.05 &     4.18 r
  U2123/ZN (nd02d1)                        0.05 &     4.23 f
  U3243/ZN (nd03d0)                        0.08 &     4.31 r
  U3196/Z (an02d2)                         0.13 &     4.45 r
  U3195/ZN (nd03d0)                        0.09 &     4.53 f
  U3208/ZN (nr03d0)                        0.08 &     4.61 r
  U3207/ZN (nd03d0)                        0.11 &     4.72 f
  U3206/ZN (nd02d1)                        0.08 &     4.80 r
  U3205/ZN (invbd2)                        0.04 &     4.84 f
  U3980/ZN (nd02d1)                        0.07 &     4.91 r
  U2295/ZN (invbd4)                        0.06 &     4.97 f
  U2263/ZN (invbd7)                        0.04 &     5.01 r
  U2662/Z (an02d1)                         0.10 &     5.11 r
  inst_reg_7_/D (sdnrq4)                   0.00 &     5.11 r
  data arrival time                                   5.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_7_/CP (sdnrq4)                  0.00       5.32 r
  library setup time                      -0.19       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: expdout[7] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[3] (in)                           0.00 @     3.33 r
  U2191/ZN (nd02d0)                        0.11 @     3.44 f
  U2667/ZN (nd02d2)                        0.08 &     3.52 r
  U2492/ZN (invbd2)                        0.04 &     3.56 f
  U2491/ZN (nd02d2)                        0.05 &     3.61 r
  U2490/ZN (nd02d2)                        0.06 &     3.67 f
  U2482/ZN (nd02d2)                        0.08 &     3.74 r
  U3247/ZN (nd02d1)                        0.15 &     3.89 f
  U2253/ZN (inv0d1)                        0.06 &     3.95 r
  U3159/ZN (nr02d0)                        0.09 &     4.04 f
  U3173/ZN (nd02d2)                        0.11 &     4.15 r
  U3171/ZN (nd02d2)                        0.08 &     4.23 f
  U2465/ZN (nr03d0)                        0.11 &     4.34 r
  U2464/ZN (nd02d1)                        0.09 &     4.43 f
  U2463/ZN (nd02d2)                        0.06 &     4.49 r
  U2460/ZN (nr02d0)                        0.07 &     4.56 f
  U3071/ZN (nd12d0)                        0.18 &     4.75 f
  U2445/ZN (nd02d2)                        0.08 &     4.82 r
  expdout[7] (out)                         0.00 &     4.82 r
  data arrival time                                   4.82

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.82
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: expdout[6] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3322/ZN (inv0d1)                        0.07 &     3.93 f
  U3211/ZN (nd02d2)                        0.06 &     3.99 r
  U3210/ZN (nd02d2)                        0.06 &     4.05 f
  U2130/ZN (nd02d1)                        0.06 &     4.11 r
  U3189/ZN (nd02d2)                        0.06 &     4.17 f
  U3188/ZN (nr02d0)                        0.08 &     4.25 r
  U2608/ZN (nd02d2)                        0.09 &     4.34 f
  U3026/ZN (nd02d1)                        0.06 &     4.40 r
  U2260/Z (an02d1)                         0.10 &     4.50 r
  U2265/Z (an03d1)                         0.15 &     4.65 r
  U3141/ZN (nd02d1)                        0.07 &     4.72 f
  expdout[6] (out)                         0.00 &     4.72 f
  data arrival time                                   4.72

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: expdout[5] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[3] (in)                           0.00 @     3.33 r
  U2191/ZN (nd02d0)                        0.11 @     3.44 f
  U2667/ZN (nd02d2)                        0.08 &     3.52 r
  U2492/ZN (invbd2)                        0.04 &     3.56 f
  U2491/ZN (nd02d2)                        0.05 &     3.61 r
  U2490/ZN (nd02d2)                        0.06 &     3.67 f
  U2482/ZN (nd02d2)                        0.08 &     3.74 r
  U3247/ZN (nd02d1)                        0.15 &     3.89 f
  U2253/ZN (inv0d1)                        0.06 &     3.95 r
  U3159/ZN (nr02d0)                        0.09 &     4.04 f
  U3173/ZN (nd02d2)                        0.11 &     4.15 r
  U2595/ZN (nd02d1)                        0.07 &     4.22 f
  U2572/ZN (nr02d0)                        0.06 &     4.28 r
  U3252/ZN (nr02d0)                        0.12 &     4.40 f
  U2657/ZN (nd02d2)                        0.07 &     4.47 r
  U3057/ZN (nd02d2)                        0.05 &     4.52 f
  U3177/ZN (nd02d2)                        0.05 &     4.57 r
  U2642/Z (bufbd2)                         0.11 @     4.68 r
  expdout[5] (out)                         0.00 @     4.68 r
  data arrival time                                   4.68

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.68
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: expdout[2] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3027/ZN (inv0d1)                        0.04 &     4.46 r
  U3410/ZN (nd02d0)                        0.07 &     4.54 f
  expdout[2] (out)                         0.00 &     4.54 f
  data arrival time                                   4.54

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.54
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: expdin[1] (input port clocked by clk)
  Endpoint: expdout[4] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[1] (in)                           0.00 @     3.33 r
  U2171/ZN (inv0d1)                        0.05 @     3.38 f
  U3299/ZN (nr02d0)                        0.07 &     3.45 r
  U3151/ZN (nr02d0)                        0.10 &     3.55 f
  U2160/ZN (nd02d1)                        0.07 &     3.62 r
  U2638/ZN (nd02d2)                        0.07 &     3.69 f
  U3260/ZN (nd02d2)                        0.06 &     3.75 r
  U3004/ZN (invbd2)                        0.04 &     3.79 f
  U3122/ZN (nd02d2)                        0.07 &     3.85 r
  U3121/ZN (nd02d2)                        0.06 &     3.91 f
  U3149/ZN (nd02d2)                        0.07 &     3.98 r
  U3351/ZN (nd02d1)                        0.10 &     4.08 f
  U2520/ZN (nd02d2)                        0.07 &     4.16 r
  U2519/ZN (nd02d1)                        0.05 &     4.21 f
  U2516/ZN (nd03d0)                        0.07 &     4.28 r
  U2511/Z (an02d2)                         0.14 &     4.42 r
  U3063/ZN (nd02d0)                        0.08 &     4.50 f
  expdout[4] (out)                         0.00 &     4.50 f
  data arrival time                                   4.50

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.50
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: expdout[3] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[3] (in)                           0.00 @     3.33 r
  U2191/ZN (nd02d0)                        0.11 @     3.44 f
  U2667/ZN (nd02d2)                        0.08 &     3.52 r
  U2492/ZN (invbd2)                        0.04 &     3.56 f
  U2491/ZN (nd02d2)                        0.05 &     3.61 r
  U2490/ZN (nd02d2)                        0.06 &     3.67 f
  U2482/ZN (nd02d2)                        0.08 &     3.74 r
  U3247/ZN (nd02d1)                        0.15 &     3.89 f
  U3249/ZN (nd02d2)                        0.10 &     3.99 r
  U2255/Z (an02d1)                         0.13 &     4.12 r
  U3056/ZN (nd02d2)                        0.04 &     4.16 f
  U3327/ZN (nd02d1)                        0.04 &     4.20 r
  U3326/ZN (inv0d1)                        0.06 &     4.26 f
  U2120/ZN (nd02d1)                        0.05 &     4.31 r
  U2885/ZN (nd02d1)                        0.07 &     4.38 f
  U2919/ZN (nd02d1)                        0.07 &     4.45 r
  expdout[3] (out)                         0.00 &     4.45 r
  data arrival time                                   4.45

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.45
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: expdin[1] (input port clocked by clk)
  Endpoint: expdout[1] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[1] (in)                           0.00 @     3.33 r
  U2171/ZN (inv0d1)                        0.05 @     3.38 f
  U2378/ZN (nd02d1)                        0.05 &     3.43 r
  U2478/ZN (nd02d1)                        0.08 &     3.51 f
  U2558/ZN (nd02d2)                        0.06 &     3.58 r
  U2557/ZN (nd02d2)                        0.06 &     3.64 f
  U3258/ZN (nd02d1)                        0.09 &     3.73 r
  U2728/ZN (invbd2)                        0.06 &     3.78 f
  U3150/ZN (nd02d2)                        0.08 &     3.86 r
  U2551/ZN (nd02d1)                        0.06 &     3.92 f
  U2131/ZN (nd02d0)                        0.08 &     4.00 r
  U2125/ZN (nd02d1)                        0.10 &     4.09 f
  U2550/ZN (nr02d0)                        0.07 &     4.16 r
  U3352/ZN (nr02d0)                        0.13 &     4.29 f
  U3409/ZN (nd02d0)                        0.09 &     4.38 r
  expdout[1] (out)                         0.00 &     4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         1.29


  Startpoint: expdin[1] (input port clocked by clk)
  Endpoint: expdout[0] (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[1] (in)                           0.00 @     3.33 r
  U2171/ZN (inv0d1)                        0.05 @     3.38 f
  U3299/ZN (nr02d0)                        0.07 &     3.45 r
  U3151/ZN (nr02d0)                        0.10 &     3.55 f
  U2160/ZN (nd02d1)                        0.07 &     3.62 r
  U2638/ZN (nd02d2)                        0.07 &     3.69 f
  U3152/ZN (nd02d2)                        0.08 &     3.77 r
  U2141/Z (buffd1)                         0.13 &     3.89 r
  U2342/ZN (nd02d1)                        0.06 &     3.95 f
  U2543/ZN (nd03d0)                        0.07 &     4.03 r
  U2542/ZN (nr02d0)                        0.11 &     4.14 f
  U3284/ZN (nd02d1)                        0.07 &     4.21 r
  expdout[0] (out)                         0.00 &     4.21 r
  data arrival time                                   4.21

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -0.33       5.67
  data required time                                  5.67
  -----------------------------------------------------------
  data required time                                  5.67
  data arrival time                                  -4.21
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: pc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[3] (in)                           0.00 @     3.33 r
  U2191/ZN (nd02d0)                        0.11 @     3.44 f
  U2667/ZN (nd02d2)                        0.08 &     3.52 r
  U2492/ZN (invbd2)                        0.04 &     3.56 f
  U2491/ZN (nd02d2)                        0.05 &     3.61 r
  U2490/ZN (nd02d2)                        0.06 &     3.67 f
  U2482/ZN (nd02d2)                        0.08 &     3.74 r
  U3247/ZN (nd02d1)                        0.15 &     3.89 f
  U2253/ZN (inv0d1)                        0.06 &     3.95 r
  U3159/ZN (nr02d0)                        0.09 &     4.04 f
  U3173/ZN (nd02d2)                        0.11 &     4.15 r
  U3171/ZN (nd02d2)                        0.08 &     4.23 f
  U2465/ZN (nr03d0)                        0.11 &     4.34 r
  U2464/ZN (nd02d1)                        0.09 &     4.43 f
  U2463/ZN (nd02d2)                        0.06 &     4.49 r
  U2460/ZN (nr02d0)                        0.07 &     4.56 f
  U3071/ZN (nd12d0)                        0.18 &     4.75 f
  U2445/ZN (nd02d2)                        0.08 &     4.82 r
  U2444/ZN (nd02d2)                        0.06 &     4.89 f
  U2442/Z (or02d1)                         0.12 &     5.00 f
  U4575/ZN (nd04d0)                        0.08 &     5.08 r
  pc_reg_7_/D (sdnrq1)                     0.00 &     5.08 r
  data arrival time                                   5.08

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  pc_reg_7_/CP (sdnrq1)                    0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.08
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U4580/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_4_/D (sdnrq2)                   0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_4_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U4634/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_1_/D (sdnrq2)                   0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_1_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U3116/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_2_/D (sdnrq2)                   0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_2_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U3117/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_3_/D (sdnrq2)                   0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_3_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U2644/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_0_/D (sdnrq2)                   0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_0_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U2645/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_9_/D (sdnrq2)                   0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_9_/CP (sdnrq2)                  0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[2] (input port clocked by clk)
  Endpoint: inst_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[2] (in)                           0.00 @     3.33 r
  U2169/ZN (nd02d1)                        0.07 @     3.40 f
  U3053/ZN (nd02d2)                        0.05 &     3.45 r
  U3146/ZN (inv0d1)                        0.06 &     3.51 f
  U2565/ZN (nd02d2)                        0.06 &     3.57 r
  U2564/ZN (nd02d2)                        0.07 &     3.64 f
  U3145/ZN (nd02d1)                        0.08 &     3.71 r
  U3133/ZN (inv0d1)                        0.08 &     3.79 f
  U3204/ZN (nd02d2)                        0.07 &     3.86 r
  U3216/ZN (nd02d1)                        0.12 &     3.98 f
  U2117/ZN (xn02d1)                        0.29 &     4.27 f
  U3003/ZN (nd02d1)                        0.05 &     4.33 r
  U3390/ZN (nd02d1)                        0.10 &     4.42 f
  U3396/ZN (nr03d0)                        0.12 &     4.54 r
  U3209/ZN (nd02d1)                        0.10 &     4.64 f
  U3078/ZN (nd02d2)                        0.05 &     4.69 r
  U3206/ZN (nd02d1)                        0.08 &     4.77 f
  U3205/ZN (invbd2)                        0.03 &     4.80 r
  U3980/ZN (nd02d1)                        0.09 &     4.89 f
  U2295/ZN (invbd4)                        0.06 &     4.95 r
  U2263/ZN (invbd7)                        0.05 &     5.00 f
  U2661/Z (an02d1)                         0.10 &     5.10 f
  inst_reg_11_/D (sdnrq2)                  0.00 &     5.10 f
  data arrival time                                   5.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  inst_reg_11_/CP (sdnrq2)                 0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.10
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: status_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[3] (in)                           0.00 @     3.33 r
  U2191/ZN (nd02d0)                        0.11 @     3.44 f
  U2667/ZN (nd02d2)                        0.08 &     3.52 r
  U2492/ZN (invbd2)                        0.04 &     3.56 f
  U2491/ZN (nd02d2)                        0.05 &     3.61 r
  U2490/ZN (nd02d2)                        0.06 &     3.67 f
  U2482/ZN (nd02d2)                        0.08 &     3.74 r
  U3247/ZN (nd02d1)                        0.15 &     3.89 f
  U2253/ZN (inv0d1)                        0.06 &     3.95 r
  U3159/ZN (nr02d0)                        0.09 &     4.04 f
  U3173/ZN (nd02d2)                        0.11 &     4.15 r
  U3171/ZN (nd02d2)                        0.08 &     4.23 f
  U2465/ZN (nr03d0)                        0.11 &     4.34 r
  U2464/ZN (nd02d1)                        0.09 &     4.43 f
  U2463/ZN (nd02d2)                        0.06 &     4.49 r
  U2460/ZN (nr02d0)                        0.07 &     4.56 f
  U3071/ZN (nd12d0)                        0.18 &     4.75 f
  U2445/ZN (nd02d2)                        0.08 &     4.82 r
  U2444/ZN (nd02d2)                        0.06 &     4.89 f
  U2443/ZN (invbd2)                        0.07 &     4.96 r
  U4617/Z (aor22d1)                        0.12 &     5.07 r
  status_reg_7_/D (sdnrq1)                 0.00 &     5.07 r
  data arrival time                                   5.07

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  status_reg_7_/CP (sdnrq1)                0.00       5.32 r
  library setup time                      -0.19       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.07
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: expdin[3] (input port clocked by clk)
  Endpoint: status_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     0.33       3.33 r
  expdin[3] (in)                           0.00 @     3.33 r
  U2191/ZN (nd02d0)                        0.11 @     3.44 f
  U2667/ZN (nd02d2)                        0.08 &     3.52 r
  U2492/ZN (invbd2)                        0.04 &     3.56 f
  U2491/ZN (nd02d2)                        0.05 &     3.61 r
  U2490/ZN (nd02d2)                        0.06 &     3.67 f
  U2482/ZN (nd02d2)                        0.08 &     3.74 r
  U3247/ZN (nd02d1)                        0.15 &     3.89 f
  U2253/ZN (inv0d1)                        0.06 &     3.95 r
  U3159/ZN (nr02d0)                        0.09 &     4.04 f
  U3173/ZN (nd02d2)                        0.11 &     4.15 r
  U3171/ZN (nd02d2)                        0.08 &     4.23 f
  U2465/ZN (nr03d0)                        0.11 &     4.34 r
  U2464/ZN (nd02d1)                        0.09 &     4.43 f
  U2463/ZN (nd02d2)                        0.06 &     4.49 r
  U2460/ZN (nr02d0)                        0.07 &     4.56 f
  U3071/ZN (nd12d0)                        0.18 &     4.75 f
  U2459/ZN (inv0d0)                        0.10 &     4.85 r
  U2458/ZN (nr04d0)                        0.09 &     4.94 f
  U2296/ZN (nd02d1)                        0.07 &     5.01 r
  U2226/ZN (nd02d0)                        0.08 &     5.09 f
  status_reg_2_/D (sdnrq1)                 0.00 &     5.09 f
  data arrival time                                   5.09

  clock clk (rise edge)                    3.30       3.30
  clock network delay (propagated)         2.32       5.62
  clock uncertainty                       -0.30       5.32
  status_reg_2_/CP (sdnrq1)                0.00       5.32 r
  library setup time                      -0.17       5.15
  data required time                                  5.15
  -----------------------------------------------------------
  data required time                                  5.15
  data arrival time                                  -5.09
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: inst_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[6] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_2_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_2_/Q (sdnrq2)                   0.33       2.65 r
  U3065/ZN (inv0d1)                        0.12 &     2.77 f
  U3240/ZN (nd02d1)                        0.09 &     2.87 r
  U3131/ZN (inv0d1)                        0.07 &     2.94 f
  U3967/ZN (nd02d1)                        0.08 &     3.02 r
  U3981/ZN (inv0d1)                        0.06 &     3.08 f
  U3982/ZN (nd02d1)                        0.05 &     3.13 r
  U2975/ZN (nd02d1)                        0.04 &     3.18 f
  expaddr[6] (out)                         0.00 &     3.18 f
  data arrival time                                   3.18

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: inst_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expread (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_7_/CP (sdnrq4)                  0.00       2.32 r
  inst_reg_7_/Q (sdnrq4)                   0.37       2.68 r
  U2981/ZN (inv0d1)                        0.15 &     2.84 f
  U2574/ZN (nd04d0)                        0.13 &     2.96 r
  U3957/ZN (nd03d0)                        0.10 &     3.07 f
  U3958/ZN (nr03d0)                        0.08 &     3.15 r
  expread (out)                            0.00 &     3.15 r
  data arrival time                                   3.15

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: inst_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[0] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_3_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_3_/Q (sdnrq2)                   0.30       2.62 r
  U2964/ZN (inv0d1)                        0.09 &     2.70 f
  U2979/ZN (nd02d1)                        0.08 &     2.78 r
  U3144/ZN (inv0d1)                        0.08 &     2.86 f
  U2187/Z (bufbd1)                         0.13 &     2.99 f
  U3142/ZN (nd02d1)                        0.06 &     3.06 r
  U3989/ZN (nd02d1)                        0.09 &     3.15 f
  expaddr[0] (out)                         0.00 &     3.15 f
  data arrival time                                   3.15

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: inst_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[5] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_2_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_2_/Q (sdnrq2)                   0.33       2.65 r
  U3065/ZN (inv0d1)                        0.12 &     2.77 f
  U3240/ZN (nd02d1)                        0.09 &     2.87 r
  U3131/ZN (inv0d1)                        0.07 &     2.94 f
  U3967/ZN (nd02d1)                        0.08 &     3.02 r
  U3968/ZN (nd02d1)                        0.08 &     3.10 f
  U3129/ZN (nd02d1)                        0.04 &     3.14 r
  expaddr[5] (out)                         0.00 &     3.14 r
  data arrival time                                   3.14

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: inst_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_1_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_1_/Q (sdnrq2)                   0.34       2.65 f
  U2995/Z (bufbd1)                         0.21 &     2.86 f
  U3930/ZN (nr03d0)                        0.12 &     2.98 r
  U2996/ZN (nd02d1)                        0.09 &     3.07 f
  U3931/ZN (nd02d2)                        0.06 &     3.13 r
  expaddr[4] (out)                         0.00 &     3.13 r
  data arrival time                                   3.13

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: inst_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[2] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_3_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_3_/Q (sdnrq2)                   0.30       2.62 r
  U2964/ZN (inv0d1)                        0.09 &     2.70 f
  U2979/ZN (nd02d1)                        0.08 &     2.78 r
  U3144/ZN (inv0d1)                        0.08 &     2.86 f
  U2187/Z (bufbd1)                         0.13 &     2.99 f
  U2119/ZN (nd02d1)                        0.06 &     3.06 r
  U2114/ZN (nd02d1)                        0.06 &     3.11 f
  expaddr[2] (out)                         0.00 &     3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: inst_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[1] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_3_/CP (sdnrq2)                  0.00       2.32 r
  inst_reg_3_/Q (sdnrq2)                   0.30       2.62 r
  U2964/ZN (inv0d1)                        0.09 &     2.70 f
  U2979/ZN (nd02d1)                        0.08 &     2.78 r
  U3144/ZN (inv0d1)                        0.08 &     2.86 f
  U2188/Z (an02d1)                         0.11 &     2.97 f
  U2965/ZN (nd02d1)                        0.06 &     3.03 r
  U3988/ZN (nd02d1)                        0.08 &     3.11 f
  expaddr[1] (out)                         0.00 &     3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: inst_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expwrite (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_5_/CP (sdnrq4)                  0.00       2.32 r
  inst_reg_5_/Q (sdnrq4)                   0.38 @     2.70 r
  U2176/ZN (inv0d1)                        0.11 @     2.81 f
  U2615/ZN (nd02d1)                        0.06 &     2.87 r
  U3123/ZN (nd04d0)                        0.13 &     3.01 f
  U3124/ZN (nr03d0)                        0.10 &     3.10 r
  expwrite (out)                           0.00 &     3.10 r
  data arrival time                                   3.10

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: fsr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: expaddr[3] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.31       2.31
  fsr_reg_3_/CP (sdnrq1)                   0.00       2.31 r
  fsr_reg_3_/Q (sdnrq1)                    0.35       2.65 r
  U2646/ZN (invbd2)                        0.04 &     2.69 f
  U3933/ZN (nr03d0)                        0.10 &     2.79 r
  U3128/ZN (nd02d1)                        0.09 &     2.88 f
  U3127/ZN (nd02d2)                        0.05 &     2.94 r
  U3062/ZN (inv0d1)                        0.09 &     3.03 f
  U2969/ZN (invbd2)                        0.05 &     3.08 r
  expaddr[3] (out)                         0.00 &     3.08 r
  data arrival time                                   3.08

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: inst_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debuginst[7]
            (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         2.32       2.32
  inst_reg_7_/CP (sdnrq4)                  0.00       2.32 r
  inst_reg_7_/Q (sdnrq4)                   0.37       2.68 r
  U2981/ZN (inv0d1)                        0.15 &     2.84 f
  U2980/ZN (inv0d1)                        0.07 &     2.90 r
  debuginst[7] (out)                       0.00 &     2.90 r
  data arrival time                                   2.90

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              3.00       6.30
  clock uncertainty                       -0.30       6.00
  output external delay                   -2.64       3.36
  data required time                                  3.36
  -----------------------------------------------------------
  data required time                                  3.36
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                         0.46


1
 
****************************************
Report : constraint
        -all_violators
Design : cpu
Version: K-2015.06
Date   : Wed May 15 16:33:08 2019
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Min pulse width constraints

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  phase_cnt_reg_0_/CP(low)
                      0.18         -0.66         -0.84 (VIOLATED)
  q1_reg/CP(low)      0.18         -0.66         -0.84 (VIOLATED)
  regs_dram_mem_reg_14__7_/CP(high)
                      0.17         -0.67         -0.84 (VIOLATED)
  fsr_reg_5_/CP(high)
                      0.17         -0.67         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__0_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__1_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__2_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__3_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__4_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__5_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__6_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  regs_dram_mem_reg_52__7_/CP(low)
                      0.18         -0.65         -0.84 (VIOLATED)
  inst_reg_5_/CP(high)
                      0.17         -0.66         -0.83 (VIOLATED)
  inst_reg_6_/CP(high)
                      0.17         -0.66         -0.83 (VIOLATED)
  inst_reg_7_/CP(high)
                      0.17         -0.66         -0.83 (VIOLATED)
  inst_reg_8_/CP(high)
                      0.17         -0.66         -0.83 (VIOLATED)
  inst_reg_10_/CP(high)
                      0.17         -0.66         -0.83 (VIOLATED)
  option_reg_0_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  option_reg_1_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  option_reg_2_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  option_reg_3_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  option_reg_5_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_0_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_1_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_2_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_3_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_4_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_5_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_7_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  stacklevel_reg_0_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  stacklevel_reg_1_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_0_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_1_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_2_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_3_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_4_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_7_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_0_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_1_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_2_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_3_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_4_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_9_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  inst_reg_11_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_6_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  status_reg_5_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  status_reg_6_/CP(low)
                      0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_8_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_9_/CP(low)   0.18         -0.65         -0.83 (VIOLATED)
  pc_reg_10_/CP(low)  0.18         -0.65         -0.83 (VIOLATED)
  stack2_reg_10_/CP(high)
                      0.15         -0.68         -0.83 (VIOLATED)
  fsr_reg_5_/CP(low)  0.19         -0.64         -0.83 (VIOLATED)
  inst_reg_0_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  inst_reg_1_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  inst_reg_2_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  inst_reg_3_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  inst_reg_4_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  inst_reg_9_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  inst_reg_11_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  pc_reg_6_/CP(high)  0.16         -0.66         -0.83 (VIOLATED)
  status_reg_5_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  status_reg_6_/CP(high)
                      0.16         -0.66         -0.83 (VIOLATED)
  regs_dram_mem_reg_25__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_25__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_41__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_45__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_42__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_11__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_9__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_43__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portc_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  tmr0_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  portb_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_38__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_40__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_35__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_37__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_29__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_57__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_59__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_61__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_36__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_55__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_39__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_21__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_63__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_30__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_47__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_33__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_31__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_56__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_27__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_10__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_23__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  porta_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_0_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_1_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_2_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_3_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_4_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_6_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  fsr_reg_7_/CP(low)  0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_62__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_49__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_20__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_60__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_7__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_12__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_66__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_16__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_dout_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_58__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_65__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_14__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_15__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_17__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_67__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_19__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_64__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_24__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_18__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_13__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_54__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_48__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_6__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_53__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_22__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_28__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_44__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_32__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_34__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_46__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_26__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_8__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_50__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_51__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_5__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_4__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  w_reg_0_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_1_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_2_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_3_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_4_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_5_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_6_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  w_reg_7_/CP(low)    0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  prescaler_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_1__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_3__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_2__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  regs_dram_mem_reg_0__7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_10_/CP(low)
                      0.19         -0.64         -0.82 (VIOLATED)
  stack1_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_8_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_9_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_10_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_0_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_1_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_2_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_3_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_4_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_5_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_6_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_7_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_8_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack2_reg_9_/CP(low)
                      0.18         -0.64         -0.82 (VIOLATED)
  stack1_reg_0_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_1_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_2_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_3_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_4_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_5_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_6_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_7_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_8_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_9_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack1_reg_10_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_0_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_1_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_2_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_3_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_4_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_5_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_6_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_7_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_8_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  stack2_reg_9_/CP(high)
                      0.14         -0.68         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_25__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_41__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_45__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_42__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_11__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_9__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_43__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portc_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  tmr0_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  portb_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_38__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_40__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_35__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_37__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_29__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_57__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_59__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_61__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_36__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_55__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_39__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_21__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_63__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_30__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_47__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_33__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_31__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_27__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_56__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_10__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_23__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  fsr_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  porta_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_62__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_49__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_20__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_60__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_7__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_12__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_66__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_16__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_dout_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_58__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_65__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_15__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_14__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_17__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_67__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_19__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_64__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_24__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_18__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_13__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_54__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_48__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_6__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_53__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_22__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_28__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_44__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_32__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_34__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_46__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_26__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_8__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_50__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_51__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_5__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_4__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  w_reg_0_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_1_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_2_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_3_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_4_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_5_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_6_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  w_reg_7_/CP(high)   0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  prescaler_reg_7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_1__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_3__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_2__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__0_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__1_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__2_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__3_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__4_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__5_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__6_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  regs_dram_mem_reg_0__7_/CP(high)
                      0.14         -0.67         -0.81 (VIOLATED)
  inst_reg_5_/CP(low)
                      0.16         -0.65         -0.80 (VIOLATED)
  inst_reg_6_/CP(low)
                      0.16         -0.65         -0.80 (VIOLATED)
  inst_reg_7_/CP(low)
                      0.16         -0.65         -0.80 (VIOLATED)
  inst_reg_8_/CP(low)
                      0.16         -0.65         -0.80 (VIOLATED)
  inst_reg_10_/CP(low)
                      0.16         -0.65         -0.80 (VIOLATED)
  pc_reg_8_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_9_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_10_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_0_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_1_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_2_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_3_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_4_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_5_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  pc_reg_7_/CP(high)  0.14         -0.66         -0.80 (VIOLATED)
  stacklevel_reg_0_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  stacklevel_reg_1_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  status_reg_0_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  status_reg_1_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  status_reg_2_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  status_reg_3_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  status_reg_4_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  status_reg_7_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  option_reg_0_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  option_reg_1_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  option_reg_2_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  option_reg_3_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  option_reg_5_/CP(high)
                      0.14         -0.66         -0.80 (VIOLATED)
  regs_dram_mem_reg_14__7_/CP(low)
                      0.16         -0.64         -0.80 (VIOLATED)
  regs_dram_mem_reg_52__0_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__1_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__2_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__3_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__4_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__5_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__6_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  regs_dram_mem_reg_52__7_/CP(high)
                      0.14         -0.66         -0.79 (VIOLATED)
  phase_cnt_reg_0_/CP(high)
                      0.14         -0.65         -0.79 (VIOLATED)
  q1_reg/CP(high)     0.14         -0.65         -0.79 (VIOLATED)
  clk_gate_option_reg/latch/CLK(low)
                      0.12         -0.66         -0.78 (VIOLATED)
  clk_gate_pc_reg/latch/CLK(low)
                      0.12         -0.66         -0.78 (VIOLATED)
  regs_dram_clk_gate_mem_reg_52_/latch/CLK(low)
                      0.12         -0.66         -0.78 (VIOLATED)
  regs_dram_clk_gate_mem_reg_45_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_41_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_42_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_11_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_9_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_43_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_portb_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_portc_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_tmr0_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_38_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_40_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_37_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_35_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_29_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_57_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_61_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_59_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_25_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_55_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_36_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_39_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_63_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_21_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_47_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_30_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_33_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_31_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_27_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_56_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_10_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_23_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_fsr_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_porta_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_62_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_20_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_60_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_49_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_7_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_12_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_66_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_16_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_dout_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_58_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_14_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_17_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_15_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_65_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_67_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_19_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_64_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_24_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_18_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_13_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_54_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_48_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_6_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_53_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_28_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_22_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_44_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_32_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_34_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_46_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_8_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_26_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_50_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_51_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_5_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_4_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_w_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_stack1_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_prescaler_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_inst_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  clk_gate_stack2_reg/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_1_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_3_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_2_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)
  regs_dram_clk_gate_mem_reg_0_/latch/CLK(low)
                      0.12         -0.65         -0.77 (VIOLATED)

1
Warning: The following library cells don't have power description:pfrelr   (PWR-682)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : cpu
Version: K-2015.06
Date   : Wed May 15 16:33:08 2019
****************************************


Library(s) Used:

    cb13fs120_tsmc_max (File: /home/zhouwt/risc8/ref1/db/sc_max.db)


Operating Conditions: cb13io320_tsmc_max   Library: cb13io320_tsmc_max
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    ForQA             cb13io320_tsmc_max


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 435.4687 uW   (60%)
  Net Switching Power  = 284.7612 uW   (40%)
                         ---------
Total Dynamic Power    = 720.2299 uW  (100%)

Cell Leakage Power     =  49.2445 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  8.6438e-02        9.8366e-02        3.7374e+06            0.1885  (  24.50%)
register       6.0488e-02        1.5447e-02        3.1242e+07            0.1072  (  13.93%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.2885            0.1709        1.4266e+07            0.4738  (  61.57%)
--------------------------------------------------------------------------------------------------
Total              0.4355 mW         0.2848 mW     4.9244e+07 pW         0.7695 mW
1
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:33:08 2019
****************************************
Std cell utilization: 55.14%  (33594/(60926-0))
(Non-fixed + Fixed)
Std cell utilization: 53.71%  (31711/(60926-1885))
(Non-fixed only)
Chip area:            60926    sites, bbox (425.56 425.56 730.20 728.14) um
Std cell area:        33594    sites, (non-fixed:31711  fixed:1883)
                      3007     cells, (non-fixed:2845   fixed:162)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1885     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       58 
Avg. std cell width:  3.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 82)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:33:08 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---

**********************************
      Sub-Region Utilization      
**********************************
Number of regions with placement utilization 0 - 0.125 is 14 (4.84%)
Number of regions with placement utilization 0.125 - 0.25 is 2 (0.69%)
Number of regions with placement utilization 0.25 - 0.375 is 11 (3.81%)
Number of regions with placement utilization 0.375 - 0.5 is 57 (19.72%)
Number of regions with placement utilization 0.5 - 0.625 is 124 (42.91%)
Number of regions with placement utilization 0.625 - 0.75 is 53 (18.34%)
Number of regions with placement utilization 0.75 - 0.875 is 28 (9.69%)
Number of regions with placement utilization 0.875 - 1 is 0 (0.00%)
1
