[2025-09-18 07:22:23] START suite=qualcomm_srv trace=srv5_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv5_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2619757 heartbeat IPC: 3.817 cumulative IPC: 3.817 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5059617 heartbeat IPC: 4.099 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5059617 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5059617 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14228668 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23425482 heartbeat IPC: 1.087 cumulative IPC: 1.089 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32510195 heartbeat IPC: 1.101 cumulative IPC: 1.093 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 41703943 heartbeat IPC: 1.088 cumulative IPC: 1.092 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 50802076 heartbeat IPC: 1.099 cumulative IPC: 1.093 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 59900769 heartbeat IPC: 1.099 cumulative IPC: 1.094 (Simulation time: 00 hr 08 min 22 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 69206416 heartbeat IPC: 1.075 cumulative IPC: 1.091 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 78328533 heartbeat IPC: 1.096 cumulative IPC: 1.092 (Simulation time: 00 hr 10 min 43 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv5_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 87514446 heartbeat IPC: 1.089 cumulative IPC: 1.092 (Simulation time: 00 hr 11 min 55 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 91622078 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 91622078 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv5_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.091 instructions: 100000001 cycles: 91622078
CPU 0 Branch Prediction Accuracy: 90.81% MPKI: 16.16 Average ROB Occupancy at Mispredict: 25.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3874
BRANCH_INDIRECT: 0.4184
BRANCH_CONDITIONAL: 13.18
BRANCH_DIRECT_CALL: 0.9391
BRANCH_INDIRECT_CALL: 0.6071
BRANCH_RETURN: 0.6263


====Backend Stall Breakdown====
ROB_STALL: 33216
LQ_STALL: 0
SQ_STALL: 505433


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.55882
REPLAY_LOAD: 62.045456
NON_REPLAY_LOAD: 14.669421

== Total ==
ADDR_TRANS: 3861
REPLAY_LOAD: 2730
NON_REPLAY_LOAD: 26625

== Counts ==
ADDR_TRANS: 34
REPLAY_LOAD: 44
NON_REPLAY_LOAD: 1815

cpu0->cpu0_STLB TOTAL        ACCESS:    1867267 HIT:    1862968 MISS:       4299 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867267 HIT:    1862968 MISS:       4299 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 243.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8555095 HIT:    7389230 MISS:    1165865 MSHR_MERGE:      55040
cpu0->cpu0_L2C LOAD         ACCESS:    6749675 HIT:    5835859 MISS:     913816 MSHR_MERGE:       7721
cpu0->cpu0_L2C RFO          ACCESS:     554758 HIT:     409306 MISS:     145452 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     249432 HIT:     163765 MISS:      85667 MSHR_MERGE:      47319
cpu0->cpu0_L2C WRITE        ACCESS:     993416 HIT:     979814 MISS:      13602 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7814 HIT:        486 MISS:       7328 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     200150 ISSUED:     168313 USEFUL:       7437 USELESS:       8452
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15010256 HIT:    8051757 MISS:    6958499 MSHR_MERGE:    1635214
cpu0->cpu0_L1I LOAD         ACCESS:   15010256 HIT:    8051757 MISS:    6958499 MSHR_MERGE:    1635214
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.93 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30972948 HIT:   27364302 MISS:    3608646 MSHR_MERGE:    1530524
cpu0->cpu0_L1D LOAD         ACCESS:   17155522 HIT:   15350187 MISS:    1805335 MSHR_MERGE:     378942
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     467853 HIT:     307528 MISS:     160325 MSHR_MERGE:      71168
cpu0->cpu0_L1D WRITE        ACCESS:   13340795 HIT:   11705729 MISS:    1635066 MSHR_MERGE:    1080308
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8778 HIT:        858 MISS:       7920 MSHR_MERGE:        106
cpu0->cpu0_L1D PREFETCH REQUESTED:     640883 ISSUED:     467853 USEFUL:      18959 USELESS:      42499
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12455019 HIT:   10540277 MISS:    1914742 MSHR_MERGE:     963735
cpu0->cpu0_ITLB LOAD         ACCESS:   12455019 HIT:   10540277 MISS:    1914742 MSHR_MERGE:     963735
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28928915 HIT:   27697856 MISS:    1231059 MSHR_MERGE:     314799
cpu0->cpu0_DTLB LOAD         ACCESS:   28928915 HIT:   27697856 MISS:    1231059 MSHR_MERGE:     314799
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.045 cycles
cpu0->LLC TOTAL        ACCESS:    1329342 HIT:    1271821 MISS:      57521 MSHR_MERGE:       1423
cpu0->LLC LOAD         ACCESS:     906084 HIT:     888432 MISS:      17652 MSHR_MERGE:        128
cpu0->LLC RFO          ACCESS:     145452 HIT:     121162 MISS:      24290 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      38348 HIT:      27146 MISS:      11202 MSHR_MERGE:       1295
cpu0->LLC WRITE        ACCESS:     232130 HIT:     231928 MISS:        202 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7328 HIT:       3153 MISS:       4175 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2936
  ROW_BUFFER_MISS:      52950
  AVG DBUS CONGESTED CYCLE: 3.49
Channel 0 WQ ROW_BUFFER_HIT:        874
  ROW_BUFFER_MISS:      20630
  FULL:          0
Channel 0 REFRESHES ISSUED:       7635

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510695       436406        88043         2323
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          189          365          261
  STLB miss resolved @ L2C                0           86          128          212           76
  STLB miss resolved @ LLC                0          136          311         1530          640
  STLB miss resolved @ MEM                0            8          284         2264         2322

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162801        52262      1257854       148919          320
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          104           88           24
  STLB miss resolved @ L2C                0           27           41           36           12
  STLB miss resolved @ LLC                0           93          234          406           52
  STLB miss resolved @ MEM                0            1           75          234          123
[2025-09-18 07:35:30] END   suite=qualcomm_srv trace=srv5_ap (rc=0)
