<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>qtrvsim_cli - RISC-V CPU simulator for education</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/plucky/+package/qtrvsim">qtrvsim_0.9.8-1_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       qtrvsim_cli - RISC-V CPU simulator for education

</pre><h4><b>SYNOPSIS</b></h4><pre>
       <b>qtrvsim_cli</b> [<u>options</u>] <u>FILE</u>

</pre><h4><b>DESCRIPTION</b></h4><pre>
       QtRvSim CLI machine simulator

</pre><h4><b>OPTIONS</b></h4><pre>
       <b>-h</b>, <b>--help</b>
              Displays help on commandline options.

       <b>--help-all</b>
              Displays help including Qt specific options.

       <b>-v</b>, <b>--version</b>
              Displays version information.

       <b>--asm</b>  Treat provided file argument as assembler source.

       <b>--pipelined</b>
              Configure CPU to use five stage pipeline.

       <b>--no-delay-slot</b>
              Disable jump delay slot.

       <b>--hazard-unit</b> &lt;HUKIND&gt;
              Specify hazard unit implementation [none|stall|forward].

       <b>--trace-fetch</b>, <b>--tr-fetch</b>
              Trace fetched instruction (for both pipelined and not core).

       <b>--trace-decode</b>, <b>--tr-decode</b>
              Trace instruction in decode stage. (only for pipelined core)

       <b>--trace-execute</b>, <b>--tr-execute</b>
              Trace instruction in execute stage. (only for pipelined core)

       <b>--trace-memory</b>, <b>--tr-memory</b>
              Trace instruction in memory stage. (only for pipelined core)

       <b>--trace-writeback</b>, <b>--tr-writeback</b>
              Trace instruction in write back stage.  (only for pipelined core)

       <b>--trace-pc</b>, <b>--tr-pc</b>
              Print program counter register changes.

       <b>--trace-wrmem</b>, <b>--tr-wr</b>
              Trace writes into memory.

       <b>--trace-rdmem</b>, <b>--tr-rd</b>
              Trace reads from memory.

       <b>--trace-gp</b>, <b>--tr-gp</b> &lt;REG&gt;
              Print general purpose register changes.  You can use * for all registers.

       <b>--dump-to-json</b> &lt;FNAME&gt;
              Configure reportor dump to json file.

       <b>--dump-registers</b>, <b>--d-regs</b>
              Dump registers state at program exit.

       <b>--dump-cache-stats</b>
              Dump cache statistics at program exit.

       <b>--dump-cycles</b>
              Dump number of CPU cycles till program end.

       <b>--dump-range</b> &lt;START,LENGTH,FNAME&gt;
              Dump memory range.

       <b>--load-range</b> &lt;START,FNAME&gt;
              Load memory range.

       <b>--expect-fail</b>
              Expect that program causes CPU trap and fail if it doesn't.

       <b>--fail-match</b> &lt;TRAP&gt;
              Program  should  exit  with exactly this CPU TRAP. Possible values are I(unsupported Instruction),
              A(Unsupported ALU operation), O(Overflow/underflow) and J(Unaligned Jump). You can freely  combine
              them. Using this implies expect-fail option.

       <b>--d-cache</b> &lt;DCACHE&gt;
              Data cache. Format policy,sets,words_in_blocks,associativity where policy is random/lru/lfu

       <b>--i-cache</b> &lt;ICACHE&gt;
              Instruction cache. Format policy,sets,words_in_blocks,associativity where policy is random/lru/lfu

       <b>--l2-cache</b> &lt;L2CACHE&gt;
              L2 cache. Format policy,sets,words_in_blocks,associativity where policy is random/lru/lfu

       <b>--read-time</b> &lt;RTIME&gt;
              Memory read access time (cycles).

       <b>--write-time</b> &lt;WTIME&gt;
              Memory read access time (cycles).

       <b>--burst-time</b> &lt;BTIME&gt;
              Memory read access time (cycles).

       <b>--serial-in</b>, <b>--serin</b> &lt;FNAME&gt;
              File connected to the serial port input.

       <b>--serial-out</b>, <b>--serout</b> &lt;FNAME&gt;
              File connected to the serial port output.

       <b>--os-emulation</b>, <b>--osemu</b>
              Operating system emulation.

       <b>--std-out</b>, <b>--stdout</b> &lt;FNAME&gt;
              File connected to the syscall standard output.

       <b>--os-fs-root</b>, <b>--osfsroot</b> &lt;DIR&gt;
              Emulated system root/prefix for opened files

       <b>--isa-variant</b>, <b>--isavariant</b> &lt;STR&gt;
              Instruction set to emulate (default RV32IMA)

       <b>--cycle-limit</b> &lt;NUMBER&gt;
              Limit execution to specified maximum clock cycles

   <b>Arguments:</b>
       FILE   Input ELF executable file or assembler source

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       The  full  documentation  for <b>qtrvsim_cli</b> is maintained as a Texinfo manual.  If the <b>info</b> and <b>qtrvsim_cli</b>
       programs are properly installed at your site, the command

              <b>info</b> <b>qtrvsim_cli</b>

       should give you access to the complete manual.

qtrvsim_cli 0.9.8                                 February 2025                                   <u><a href="../man1/QTRVSIM_CLI.1.html">QTRVSIM_CLI</a></u>(1)
</pre>
 </div>
</div></section>
</div>
</body>
</html>