
*** Running vivado
    with args -log ALU_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ALU_1_wrapper.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ALU_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/study/数电/数电实验学习资料/basys3/Basys3_20150401/source_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2015.3/data/ip'.
Command: synth_design -top ALU_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 300.820 ; gain = 128.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_1_wrapper' [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_1' [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:13]
INFO: [Synth 8-638] synthesizing module 'ALU_1_decode138_0_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_decode138_0_0/synth/ALU_1_decode138_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'decode138' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode138' (1#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_decode138_0_0' (2#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_decode138_0_0/synth/ALU_1_decode138_0_0.v:57]
WARNING: [Synth 8-350] instance 'decode138_0' of module 'ALU_1_decode138_0_0' requires 14 connections, but only 13 given [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:74]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_and_gate_0_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_0/synth/ALU_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_and_gate' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_and_gate' (3#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_and_gate_0_0' (4#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_0/synth/ALU_1_four_2_input_and_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_and_gate_0' of module 'ALU_1_four_2_input_and_gate_0_0' requires 12 connections, but only 11 given [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:88]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_or_gate_0_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_or_gate_0_0/synth/ALU_1_four_2_input_or_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_or_gate' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_or_gate' (5#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_or_gate_0_0' (6#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_or_gate_0_0/synth/ALU_1_four_2_input_or_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_or_gate_0' of module 'ALU_1_four_2_input_or_gate_0_0' requires 12 connections, but only 10 given [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:100]
INFO: [Synth 8-638] synthesizing module 'ALU_1_mux_8_to_1_0_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_mux_8_to_1_0_0/synth/ALU_1_mux_8_to_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mux_8_to_1' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_8_to_1' (7#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_mux_8_to_1_0_0' (8#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_mux_8_to_1_0_0/synth/ALU_1_mux_8_to_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_1_mux_8_to_1_1_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_mux_8_to_1_1_0/synth/ALU_1_mux_8_to_1_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_mux_8_to_1_1_0' (9#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_mux_8_to_1_1_0/synth/ALU_1_mux_8_to_1_1_0.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_1' of module 'ALU_1_mux_8_to_1_1_0' requires 14 connections, but only 13 given [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:126]
INFO: [Synth 8-638] synthesizing module 'ALU_1_six_not_gate_0_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_six_not_gate_0_0/synth/ALU_1_six_not_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'six_not_gate' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'six_not_gate' (10#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_six_not_gate_0_0' (11#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_six_not_gate_0_0/synth/ALU_1_six_not_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'ALU_1_six_not_gate_0_0' requires 12 connections, but only 8 given [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:140]
INFO: [Synth 8-638] synthesizing module 'ALU_1_xup_nand4_0_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_xup_nand4_0_0/synth/ALU_1_xup_nand4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_nand4' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/xup_nand4_v1_0/xup_nand4.srcs/sources_1/new/xup_nand4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_nand4' (12#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/xup_nand4_v1_0/xup_nand4.srcs/sources_1/new/xup_nand4.v:5]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_xup_nand4_0_0' (13#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_xup_nand4_0_0/synth/ALU_1_xup_nand4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_1_xup_nand4_1_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_xup_nand4_1_0/synth/ALU_1_xup_nand4_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_xup_nand4_1_0' (14#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_xup_nand4_1_0/synth/ALU_1_xup_nand4_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_1_xup_nand4_2_0' [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_xup_nand4_2_0/synth/ALU_1_xup_nand4_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_xup_nand4_2_0' (15#1) [d:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_xup_nand4_2_0/synth/ALU_1_xup_nand4_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1' (16#1) [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_wrapper' (17#1) [D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 337.230 ; gain = 165.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 337.230 ; gain = 165.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Project/ALU_1/ALU_1.srcs/constrs_1/new/ports.xdc]
Finished Parsing XDC File [D:/Vivado/Project/ALU_1/ALU_1.srcs/constrs_1/new/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/Project/ALU_1/ALU_1.srcs/constrs_1/new/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/Project/ALU_1/ALU_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/Project/ALU_1/ALU_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 590.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ALU_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/xup_nand4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/xup_nand4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_1_i/xup_nand4_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decode138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 590.297 ; gain = 418.352

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 590.297 ; gain = 418.352

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 590.297 ; gain = 418.352

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 590.297 ; gain = 418.352
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     8|
|3     |LUT4 |     7|
|4     |LUT6 |    12|
|5     |IBUF |     8|
|6     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+--------------------------------+------+
|      |Instance                    |Module                          |Cells |
+------+----------------------------+--------------------------------+------+
|1     |top                         |                                |    43|
|2     |  ALU_1_i                   |ALU_1                           |    33|
|3     |    decode138_0             |ALU_1_decode138_0_0             |     8|
|4     |      inst                  |decode138                       |     8|
|5     |    four_2_input_and_gate_0 |ALU_1_four_2_input_and_gate_0_0 |     4|
|6     |    four_2_input_or_gate_0  |ALU_1_four_2_input_or_gate_0_0  |     4|
|7     |    mux_8_to_1_0            |ALU_1_mux_8_to_1_0_0            |     4|
|8     |    mux_8_to_1_1            |ALU_1_mux_8_to_1_1_0            |     4|
|9     |    six_not_gate_0          |ALU_1_six_not_gate_0_0          |     6|
|10    |    xup_nand4_0             |ALU_1_xup_nand4_0_0             |     1|
|11    |      inst                  |xup_nand4_1                     |     1|
|12    |    xup_nand4_1             |ALU_1_xup_nand4_1_0             |     1|
|13    |      inst                  |xup_nand4_0                     |     1|
|14    |    xup_nand4_2             |ALU_1_xup_nand4_2_0             |     1|
|15    |      inst                  |xup_nand4                       |     1|
+------+----------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 599.840 ; gain = 121.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 599.840 ; gain = 427.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 599.840 ; gain = 374.598
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 599.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 11:37:56 2017...
