#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 13 18:18:01 2019
# Process ID: 7028
# Current directory: G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent368 G:\Laptop\Facultate\An 2 Semestrul 2\Facultate Eu\AC\MIPS16\MIPS16.xpr
# Log file: G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/vivado.log
# Journal file: G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/rusre/Desktop/Facultate Eu/AC/MIPS16' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'MIPS16.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 788.668 ; gain = 161.836
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar 13 18:19:21 2019] Launched synth_1...
Run output will be captured here: G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.runs/synth_1/runme.log
[Wed Mar 13 18:19:21 2019] Launched impl_1...
Run output will be captured here: G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1680.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1680.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1800.664 ; gain = 936.027
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.500 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F1EFA
set_property PROGRAM.FILE {G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.runs/impl_1/TestInstructionDecode.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.runs/impl_1/TestInstructionDecode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.runs/impl_1/TestInstructionDecode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar 13 18:24:30 2019] Launched impl_1...
Run output will be captured here: G:/Laptop/Facultate/An 2 Semestrul 2/Facultate Eu/AC/MIPS16/MIPS16.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 19:45:07 2019...
