#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan 29 12:42:01 2026
# Process ID: 23909
# Current directory: /home/student/jcurylo/code/uec1-lab06/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/jcurylo/code/uec1-lab06/fpga/vivado.log
# Journal file: /home/student/jcurylo/code/uec1-lab06/fpga/vivado.jou
# Running On: cadence37, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# set build_dir $env(FPGA_BUILD_DIR)
# source $env(FPGA_DIR)/config/project.tcl
## set project_name uart_basys3
## set top_module top_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_basys3.xdc
## }
## set sv_files {
##     ../rtl/uart/counter.sv
##     ../rtl/uart/uart_tx.sv
##     ../rtl/tx.sv
##     ../rtl/uart_module.sv
##     rtl/top_basys3.sv
## }
# proc create_new_project {project_name target top_module build_dir} {
#     create_project ${project_name} ${build_dir} -part ${target} -force
# 
#     # read files from the variables provided by the configuration file
#     if {[info exists ::xdc_files]} {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]} {read_verilog -sv ${::sv_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implementation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# puts $sv_files

    ../rtl/uart/counter.sv
    ../rtl/uart/uart_tx.sv
    ../rtl/tx.sv
    ../rtl/uart_module.sv
    rtl/top_basys3.sv

# create_new_project $project_name $target $top_module $build_dir
CRITICAL WARNING: [filemgmt 20-742] The top module "top_basys3" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
# generate_bitstream
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/student/jcurylo/code/uec1-lab06/fpga/rtl/top_basys3.sv:6]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jan 29 12:42:19 2026] Launched synth_1...
Run output will be captured here: /home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/synth_1/runme.log
[Thu Jan 29 12:42:19 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log uart_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_module.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source uart_module.tcl -notrace
Command: synth_design -top uart_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24693
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.816 ; gain = 0.000 ; free physical = 1390 ; free virtual = 12309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_module' [/home/student/jcurylo/code/uec1-lab06/rtl/uart_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv:3]
	Parameter RST_VALUE bound to: 20'b00000000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv:3]
ERROR: [Synth 8-439] module 'uart_rx' not found [/home/student/jcurylo/code/uec1-lab06/rtl/uart_module.sv:32]
ERROR: [Synth 8-6156] failed synthesizing module 'uart_module' [/home/student/jcurylo/code/uec1-lab06/rtl/uart_module.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.816 ; gain = 0.000 ; free physical = 2370 ; free virtual = 13297
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 12:42:44 2026...
[Thu Jan 29 12:42:54 2026] synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2715.809 ; gain = 0.000 ; free physical = 3284 ; free virtual = 14210
ERROR: [Common 17-70] Application Exception: Failed to launch run 'impl_1' due to failures in the following run(s):
synth_1
These failed run(s) need to be reset prior to launching 'impl_1' again.

