Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 10:09:48 2022
| Host         : linux-e4n3 running 64-bit openSUSE Leap 42.2
| Command      : report_timing_summary -max_paths 10 -file fpadd_system_timing_summary_routed.rpt -pb fpadd_system_timing_summary_routed.pb -rpx fpadd_system_timing_summary_routed.rpx -warn_on_violation
| Design       : fpadd_system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.907        0.000                      0                  358        0.131        0.000                      0                  358        4.500        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.907        0.000                      0                  303        0.131        0.000                      0                  303        4.500        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.412        0.000                      0                   55        0.709        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 3.666ns (45.223%)  route 4.440ns (54.777%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.743     5.505    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.478     5.983 r  input_provider_inst/mem_instance/mem_content_reg[56]/Q
                         net (fo=10, routed)          0.723     6.707    input_provider_inst/mem_instance/Q[37]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.301     7.008 r  input_provider_inst/mem_instance/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     7.008    fpadd_mult_inst/i__carry__4_i_2_0[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          0.808     8.568    input_provider_inst/mem_instance/i__carry_i_11_0[3]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.295     8.863 r  input_provider_inst/mem_instance/i__carry_i_23/O
                         net (fo=2, routed)           0.608     9.471    input_provider_inst/mem_instance/i__carry_i_23_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.595 r  input_provider_inst/mem_instance/i__carry_i_15/O
                         net (fo=2, routed)           0.609    10.204    input_provider_inst/mem_instance/i__carry_i_15_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    10.328 r  input_provider_inst/mem_instance/i__carry__0_i_6/O
                         net (fo=3, routed)           0.731    11.059    input_provider_inst/mem_instance/i__carry__0_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.183 r  input_provider_inst/mem_instance/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.513    11.696    fpadd_mult_inst/first_stage_significand_addition_result_reg[7]_1[0]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.203 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.203    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.431    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.545 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.545    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.858 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.448    13.306    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[23]_1[3]
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.306    13.612 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[23]_i_1/O
                         net (fo=1, routed)           0.000    13.612    fpadd_mult_inst/D[23]
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[23]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.032    15.519    fpadd_mult_inst/first_stage_significand_addition_result_reg[23]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.784ns (47.062%)  route 4.256ns (52.938%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.733     5.495    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     6.013 r  input_provider_inst/mem_instance/mem_content_reg[55]/Q
                         net (fo=10, routed)          0.797     6.810    input_provider_inst/mem_instance/Q[36]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  input_provider_inst/mem_instance/significand_addition_result2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.934    fpadd_mult_inst/S[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.466 r  fpadd_mult_inst/significand_addition_result2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.466    fpadd_mult_inst/significand_addition_result2_carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.688 r  fpadd_mult_inst/significand_addition_result2_carry__0/O[0]
                         net (fo=34, routed)          0.922     8.610    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry__1_i_8_0[3]
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.293     8.903 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23/O
                         net (fo=1, routed)           0.436     9.340    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.666 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15/O
                         net (fo=2, routed)           0.538    10.204    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.328 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12/O
                         net (fo=2, routed)           0.791    11.119    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124    11.243 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_5/O
                         net (fo=1, routed)           0.000    11.243    fpadd_mult_inst/first_stage_significand_addition_result_reg[3]_0[0]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.756    fpadd_mult_inst/first_stage_significand_addition_result1_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.873 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.873    fpadd_mult_inst/first_stage_significand_addition_result1_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.990 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.990    fpadd_mult_inst/first_stage_significand_addition_result1_carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.107 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.107    fpadd_mult_inst/first_stage_significand_addition_result1_carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.224    fpadd_mult_inst/first_stage_significand_addition_result1_carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.463 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__4/O[2]
                         net (fo=1, routed)           0.772    13.235    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[23]_0[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.301    13.536 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[22]_i_1/O
                         net (fo=1, routed)           0.000    13.536    fpadd_mult_inst/D[22]
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[22]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.031    15.518    fpadd_mult_inst/first_stage_significand_addition_result_reg[22]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 3.682ns (45.863%)  route 4.346ns (54.137%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.743     5.505    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.478     5.983 r  input_provider_inst/mem_instance/mem_content_reg[56]/Q
                         net (fo=10, routed)          0.723     6.707    input_provider_inst/mem_instance/Q[37]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.301     7.008 r  input_provider_inst/mem_instance/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     7.008    fpadd_mult_inst/i__carry__4_i_2_0[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          0.808     8.568    input_provider_inst/mem_instance/i__carry_i_11_0[3]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.295     8.863 r  input_provider_inst/mem_instance/i__carry_i_23/O
                         net (fo=2, routed)           0.608     9.471    input_provider_inst/mem_instance/i__carry_i_23_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.595 r  input_provider_inst/mem_instance/i__carry_i_15/O
                         net (fo=2, routed)           0.609    10.204    input_provider_inst/mem_instance/i__carry_i_15_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    10.328 r  input_provider_inst/mem_instance/i__carry__0_i_6/O
                         net (fo=3, routed)           0.731    11.059    input_provider_inst/mem_instance/i__carry__0_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.183 r  input_provider_inst/mem_instance/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.513    11.696    fpadd_mult_inst/first_stage_significand_addition_result_reg[7]_1[0]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.203 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.203    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.431    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.545 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.545    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.659 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.659    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.881 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.354    13.235    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[24]_0[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.534 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[24]_i_1/O
                         net (fo=1, routed)           0.000    13.534    fpadd_mult_inst/D[24]
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.647    15.130    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[24]/C
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.079    15.568    fpadd_mult_inst/first_stage_significand_addition_result_reg[24]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.570ns (44.840%)  route 4.392ns (55.160%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.743     5.505    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.478     5.983 r  input_provider_inst/mem_instance/mem_content_reg[56]/Q
                         net (fo=10, routed)          0.723     6.707    input_provider_inst/mem_instance/Q[37]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.301     7.008 r  input_provider_inst/mem_instance/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     7.008    fpadd_mult_inst/i__carry__4_i_2_0[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          0.808     8.568    input_provider_inst/mem_instance/i__carry_i_11_0[3]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.295     8.863 r  input_provider_inst/mem_instance/i__carry_i_23/O
                         net (fo=2, routed)           0.608     9.471    input_provider_inst/mem_instance/i__carry_i_23_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.595 r  input_provider_inst/mem_instance/i__carry_i_15/O
                         net (fo=2, routed)           0.609    10.204    input_provider_inst/mem_instance/i__carry_i_15_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    10.328 r  input_provider_inst/mem_instance/i__carry__0_i_6/O
                         net (fo=3, routed)           0.731    11.059    input_provider_inst/mem_instance/i__carry__0_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.183 r  input_provider_inst/mem_instance/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.513    11.696    fpadd_mult_inst/first_stage_significand_addition_result_reg[7]_1[0]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.203 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.203    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.431    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.765 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.399    13.164    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[19]_1[1]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.303    13.467 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[17]_i_1/O
                         net (fo=1, routed)           0.000    13.467    fpadd_mult_inst/D[17]
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[17]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.029    15.516    fpadd_mult_inst/first_stage_significand_addition_result_reg[17]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 3.568ns (44.805%)  route 4.395ns (55.195%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.743     5.505    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.478     5.983 r  input_provider_inst/mem_instance/mem_content_reg[56]/Q
                         net (fo=10, routed)          0.723     6.707    input_provider_inst/mem_instance/Q[37]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.301     7.008 r  input_provider_inst/mem_instance/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     7.008    fpadd_mult_inst/i__carry__4_i_2_0[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          0.808     8.568    input_provider_inst/mem_instance/i__carry_i_11_0[3]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.295     8.863 r  input_provider_inst/mem_instance/i__carry_i_23/O
                         net (fo=2, routed)           0.608     9.471    input_provider_inst/mem_instance/i__carry_i_23_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.595 r  input_provider_inst/mem_instance/i__carry_i_15/O
                         net (fo=2, routed)           0.609    10.204    input_provider_inst/mem_instance/i__carry_i_15_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    10.328 r  input_provider_inst/mem_instance/i__carry__0_i_6/O
                         net (fo=3, routed)           0.731    11.059    input_provider_inst/mem_instance/i__carry__0_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.183 r  input_provider_inst/mem_instance/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.513    11.696    fpadd_mult_inst/first_stage_significand_addition_result_reg[7]_1[0]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.203 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.203    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.431    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.545 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.545    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.767 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.403    13.170    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[23]_1[0]
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.299    13.469 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[20]_i_1/O
                         net (fo=1, routed)           0.000    13.469    fpadd_mult_inst/D[20]
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[20]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.031    15.518    fpadd_mult_inst/first_stage_significand_addition_result_reg[20]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 3.873ns (48.313%)  route 4.143ns (51.687%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.733     5.495    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     6.013 r  input_provider_inst/mem_instance/mem_content_reg[55]/Q
                         net (fo=10, routed)          0.797     6.810    input_provider_inst/mem_instance/Q[36]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  input_provider_inst/mem_instance/significand_addition_result2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.934    fpadd_mult_inst/S[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.466 r  fpadd_mult_inst/significand_addition_result2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.466    fpadd_mult_inst/significand_addition_result2_carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.688 r  fpadd_mult_inst/significand_addition_result2_carry__0/O[0]
                         net (fo=34, routed)          0.922     8.610    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry__1_i_8_0[3]
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.293     8.903 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23/O
                         net (fo=1, routed)           0.436     9.340    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.666 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15/O
                         net (fo=2, routed)           0.538    10.204    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.328 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12/O
                         net (fo=2, routed)           0.791    11.119    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124    11.243 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_5/O
                         net (fo=1, routed)           0.000    11.243    fpadd_mult_inst/first_stage_significand_addition_result_reg[3]_0[0]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.756    fpadd_mult_inst/first_stage_significand_addition_result1_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.873 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.873    fpadd_mult_inst/first_stage_significand_addition_result1_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.990 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.990    fpadd_mult_inst/first_stage_significand_addition_result1_carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.107 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.107    fpadd_mult_inst/first_stage_significand_addition_result1_carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.224 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.224    fpadd_mult_inst/first_stage_significand_addition_result1_carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.547 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__4/O[1]
                         net (fo=1, routed)           0.659    13.206    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[23]_0[1]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.306    13.512 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[21]_i_1/O
                         net (fo=1, routed)           0.000    13.512    fpadd_mult_inst/D[21]
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.647    15.130    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[21]/C
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.081    15.570    fpadd_mult_inst/first_stage_significand_addition_result_reg[21]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 3.639ns (46.026%)  route 4.267ns (53.974%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.733     5.495    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     6.013 r  input_provider_inst/mem_instance/mem_content_reg[55]/Q
                         net (fo=10, routed)          0.797     6.810    input_provider_inst/mem_instance/Q[36]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  input_provider_inst/mem_instance/significand_addition_result2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.934    fpadd_mult_inst/S[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.466 r  fpadd_mult_inst/significand_addition_result2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.466    fpadd_mult_inst/significand_addition_result2_carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.688 r  fpadd_mult_inst/significand_addition_result2_carry__0/O[0]
                         net (fo=34, routed)          0.922     8.610    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry__1_i_8_0[3]
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.293     8.903 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23/O
                         net (fo=1, routed)           0.436     9.340    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.666 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15/O
                         net (fo=2, routed)           0.538    10.204    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.328 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12/O
                         net (fo=2, routed)           0.791    11.119    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124    11.243 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_5/O
                         net (fo=1, routed)           0.000    11.243    fpadd_mult_inst/first_stage_significand_addition_result_reg[3]_0[0]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.756    fpadd_mult_inst/first_stage_significand_addition_result1_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.873 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.873    fpadd_mult_inst/first_stage_significand_addition_result1_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.990 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.990    fpadd_mult_inst/first_stage_significand_addition_result1_carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.313 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__2/O[1]
                         net (fo=1, routed)           0.783    13.096    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[15]_0[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.306    13.402 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[13]_i_1/O
                         net (fo=1, routed)           0.000    13.402    fpadd_mult_inst/D[13]
    SLICE_X3Y29          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[13]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.031    15.518    fpadd_mult_inst/first_stage_significand_addition_result_reg[13]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 3.454ns (43.797%)  route 4.432ns (56.203%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.743     5.505    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.478     5.983 r  input_provider_inst/mem_instance/mem_content_reg[56]/Q
                         net (fo=10, routed)          0.723     6.707    input_provider_inst/mem_instance/Q[37]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.301     7.008 r  input_provider_inst/mem_instance/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     7.008    fpadd_mult_inst/i__carry__4_i_2_0[1]
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  fpadd_mult_inst/significand_addition_result2_inferred__0/i__carry__0/O[0]
                         net (fo=34, routed)          0.808     8.568    input_provider_inst/mem_instance/i__carry_i_11_0[3]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.295     8.863 r  input_provider_inst/mem_instance/i__carry_i_23/O
                         net (fo=2, routed)           0.608     9.471    input_provider_inst/mem_instance/i__carry_i_23_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.595 r  input_provider_inst/mem_instance/i__carry_i_15/O
                         net (fo=2, routed)           0.609    10.204    input_provider_inst/mem_instance/i__carry_i_15_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    10.328 r  input_provider_inst/mem_instance/i__carry__0_i_6/O
                         net (fo=3, routed)           0.731    11.059    input_provider_inst/mem_instance/i__carry__0_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.124    11.183 r  input_provider_inst/mem_instance/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.513    11.696    fpadd_mult_inst/first_stage_significand_addition_result_reg[7]_1[0]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.203 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.203    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.317    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.431    fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.653 r  fpadd_mult_inst/first_stage_significand_addition_result1_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.440    13.093    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[19]_1[0]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.299    13.392 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[16]_i_1/O
                         net (fo=1, routed)           0.000    13.392    fpadd_mult_inst/D[16]
    SLICE_X6Y29          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.644    15.127    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[16]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)        0.079    15.565    fpadd_mult_inst/first_stage_significand_addition_result_reg[16]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -13.392    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 3.749ns (47.541%)  route 4.137ns (52.459%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.733     5.495    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     6.013 r  input_provider_inst/mem_instance/mem_content_reg[55]/Q
                         net (fo=10, routed)          0.797     6.810    input_provider_inst/mem_instance/Q[36]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  input_provider_inst/mem_instance/significand_addition_result2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.934    fpadd_mult_inst/S[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.466 r  fpadd_mult_inst/significand_addition_result2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.466    fpadd_mult_inst/significand_addition_result2_carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.688 r  fpadd_mult_inst/significand_addition_result2_carry__0/O[0]
                         net (fo=34, routed)          0.922     8.610    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry__1_i_8_0[3]
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.293     8.903 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23/O
                         net (fo=1, routed)           0.436     9.340    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.666 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15/O
                         net (fo=2, routed)           0.538    10.204    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.328 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12/O
                         net (fo=2, routed)           0.791    11.119    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124    11.243 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_5/O
                         net (fo=1, routed)           0.000    11.243    fpadd_mult_inst/first_stage_significand_addition_result_reg[3]_0[0]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.756    fpadd_mult_inst/first_stage_significand_addition_result1_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.873 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.873    fpadd_mult_inst/first_stage_significand_addition_result1_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.990 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.990    fpadd_mult_inst/first_stage_significand_addition_result1_carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.107 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.107    fpadd_mult_inst/first_stage_significand_addition_result1_carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.422 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__3/O[3]
                         net (fo=1, routed)           0.652    13.074    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[19]_0[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.307    13.381 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[19]_i_1/O
                         net (fo=1, routed)           0.000    13.381    fpadd_mult_inst/D[19]
    SLICE_X6Y29          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.644    15.127    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[19]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)        0.079    15.565    fpadd_mult_inst/first_stage_significand_addition_result_reg[19]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 input_provider_inst/mem_instance/mem_content_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.667ns (46.898%)  route 4.152ns (53.102%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.733     5.495    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     6.013 r  input_provider_inst/mem_instance/mem_content_reg[55]/Q
                         net (fo=10, routed)          0.797     6.810    input_provider_inst/mem_instance/Q[36]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.934 r  input_provider_inst/mem_instance/significand_addition_result2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.934    fpadd_mult_inst/S[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.466 r  fpadd_mult_inst/significand_addition_result2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.466    fpadd_mult_inst/significand_addition_result2_carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.688 r  fpadd_mult_inst/significand_addition_result2_carry__0/O[0]
                         net (fo=34, routed)          0.922     8.610    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry__1_i_8_0[3]
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.293     8.903 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23/O
                         net (fo=1, routed)           0.436     9.340    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_23_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.326     9.666 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15/O
                         net (fo=2, routed)           0.538    10.204    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_15_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.328 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12/O
                         net (fo=2, routed)           0.791    11.119    input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_12_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124    11.243 r  input_provider_inst/mem_instance/first_stage_significand_addition_result1_carry_i_5/O
                         net (fo=1, routed)           0.000    11.243    fpadd_mult_inst/first_stage_significand_addition_result_reg[3]_0[0]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.756 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.756    fpadd_mult_inst/first_stage_significand_addition_result1_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.873 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.873    fpadd_mult_inst/first_stage_significand_addition_result1_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.990 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.990    fpadd_mult_inst/first_stage_significand_addition_result1_carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.107 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.107    fpadd_mult_inst/first_stage_significand_addition_result1_carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.346 r  fpadd_mult_inst/first_stage_significand_addition_result1_carry__3/O[2]
                         net (fo=1, routed)           0.668    13.013    input_provider_inst/mem_instance/first_stage_significand_addition_result_reg[19]_0[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.301    13.314 r  input_provider_inst/mem_instance/first_stage_significand_addition_result[18]_i_1/O
                         net (fo=1, routed)           0.000    13.314    fpadd_mult_inst/D[18]
    SLICE_X3Y30          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.645    15.128    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[18]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.031    15.518    fpadd_mult_inst/first_stage_significand_addition_result_reg[18]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                  2.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/anode_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.078     1.788    seven_segment_display_inst1/anodes_driving_inst/counter[4]
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.045     1.833 r  seven_segment_display_inst1/anodes_driving_inst/anode_signal_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    seven_segment_display_inst1/anodes_driving_inst/anode_signal_i_1__0_n_0
    SLICE_X2Y42          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/anode_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.892     2.086    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/anode_signal_reg/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.120     1.702    seven_segment_display_inst1/anodes_driving_inst/anode_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.841    seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.048     1.889 r  seven_segment_display_inst0/anodes_driving_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    seven_segment_display_inst0/anodes_driving_inst/counter[1]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.892     2.086    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.133     1.715    seven_segment_display_inst0/anodes_driving_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 reset_antibounce/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_antibounce/debounced_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.941%)  route 0.124ns (40.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.623     1.570    reset_antibounce/clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_antibounce/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  reset_antibounce/counter_reg[16]/Q
                         net (fo=2, routed)           0.124     1.835    reset_antibounce/counter_reg[16]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  reset_antibounce/debounced_reset_i_1/O
                         net (fo=1, routed)           0.000     1.880    reset_antibounce/debounced_reset_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.891     2.085    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
                         clock pessimism             -0.500     1.585    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     1.705    reset_antibounce/debounced_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.845    seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.048     1.893 r  seven_segment_display_inst0/anodes_driving_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    seven_segment_display_inst0/anodes_driving_inst/counter[3]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.892     2.086    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.131     1.713    seven_segment_display_inst0/anodes_driving_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.845    seven_segment_display_inst0/anodes_driving_inst/counter_reg[0]_0
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.045     1.890 r  seven_segment_display_inst0/anodes_driving_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    seven_segment_display_inst0/anodes_driving_inst/counter[2]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.892     2.086    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.121     1.703    seven_segment_display_inst0/anodes_driving_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 input_provider_inst/btn_antibounce/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_provider_inst/btn_antibounce/new_button_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.592     1.539    input_provider_inst/btn_antibounce/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  input_provider_inst/btn_antibounce/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.128     1.667 f  input_provider_inst/btn_antibounce/button_sync_reg/Q
                         net (fo=2, routed)           0.069     1.736    input_provider_inst/btn_antibounce/button_sync
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.099     1.835 r  input_provider_inst/btn_antibounce/new_button_i_1/O
                         net (fo=1, routed)           0.000     1.835    input_provider_inst/btn_antibounce/new_button_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  input_provider_inst/btn_antibounce/new_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.861     2.055    input_provider_inst/btn_antibounce/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  input_provider_inst/btn_antibounce/new_button_reg/C
                         clock pessimism             -0.516     1.539    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.091     1.630    input_provider_inst/btn_antibounce/new_button_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst0/anodes_driving_inst/anode_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.222%)  route 0.132ns (38.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  seven_segment_display_inst0/anodes_driving_inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.132     1.865    seven_segment_display_inst0/anodes_driving_inst/counter[4]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.045     1.910 r  seven_segment_display_inst0/anodes_driving_inst/anode_signal_i_1/O
                         net (fo=1, routed)           0.000     1.910    seven_segment_display_inst0/anodes_driving_inst/anode_signal_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/anode_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.892     2.086    seven_segment_display_inst0/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  seven_segment_display_inst0/anodes_driving_inst/anode_signal_reg/C
                         clock pessimism             -0.501     1.585    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.705    seven_segment_display_inst0/anodes_driving_inst/anode_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 input_provider_inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_provider_inst/mem_instance/mem_content_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.589     1.536    input_provider_inst/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  input_provider_inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  input_provider_inst/address_reg[0]/Q
                         net (fo=43, routed)          0.129     1.828    input_provider_inst/mem_instance/mem_content_reg[15]_1[0]
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  input_provider_inst/mem_instance/mem_content[24]_i_1/O
                         net (fo=1, routed)           0.000     1.873    input_provider_inst/mem_instance/mem[24]
    SLICE_X9Y33          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.856     2.050    input_provider_inst/mem_instance/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  input_provider_inst/mem_instance/mem_content_reg[24]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.091     1.640    input_provider_inst/mem_instance/mem_content_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.603%)  route 0.160ns (43.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.160     1.893    seven_segment_display_inst1/anodes_driving_inst/debounced_reset
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.938 r  seven_segment_display_inst1/anodes_driving_inst/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.938    seven_segment_display_inst1/anodes_driving_inst/counter[4]_i_2__0_n_0
    SLICE_X3Y42          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.892     2.086    seven_segment_display_inst1/anodes_driving_inst/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]/C
                         clock pessimism             -0.480     1.606    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092     1.698    seven_segment_display_inst1/anodes_driving_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 input_provider_inst/btn_antibounce/temp_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_provider_inst/btn_antibounce/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.592     1.539    input_provider_inst/btn_antibounce/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  input_provider_inst/btn_antibounce/temp_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  input_provider_inst/btn_antibounce/temp_button_reg/Q
                         net (fo=1, routed)           0.176     1.856    input_provider_inst/btn_antibounce/temp_button
    SLICE_X9Y38          FDRE                                         r  input_provider_inst/btn_antibounce/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.861     2.055    input_provider_inst/btn_antibounce/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  input_provider_inst/btn_antibounce/button_sync_reg/C
                         clock pessimism             -0.516     1.539    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.075     1.614    input_provider_inst/btn_antibounce/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    fpadd_mult_inst/first_stage_result_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    fpadd_mult_inst/first_stage_result_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    fpadd_mult_inst/first_stage_result_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33    fpadd_mult_inst/first_stage_result_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    fpadd_mult_inst/first_stage_result_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    fpadd_mult_inst/first_stage_result_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33    fpadd_mult_inst/first_stage_result_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    fpadd_mult_inst/first_stage_result_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    fpadd_mult_inst/first_stage_result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y31   input_provider_inst/mem_instance/mem_content_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y31   input_provider_inst/mem_instance/mem_content_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    reset_antibounce/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y42    reset_antibounce/debounced_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y42    reset_antibounce/reset_sync_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y42    reset_antibounce/temp_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    reset_antibounce/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    reset_antibounce/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    reset_antibounce/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y42    reset_antibounce/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    fpadd_mult_inst/first_stage_result_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    fpadd_mult_inst/first_stage_result_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    fpadd_mult_inst/first_stage_result_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    fpadd_mult_inst/first_stage_result_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    fpadd_mult_inst/first_stage_result_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    fpadd_mult_inst/first_stage_result_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    fpadd_mult_inst/first_stage_result_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    fpadd_mult_inst/first_stage_result_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    fpadd_mult_inst/first_stage_result_sign_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y31    fpadd_mult_inst/first_stage_significand_addition_result_reg[20]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.518ns (16.658%)  route 2.592ns (83.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.592     8.705    fpadd_mult_inst/debounced_reset
    SLICE_X7Y27          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.641    15.124    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[11]/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.117    fpadd_mult_inst/first_stage_significand_addition_result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.518ns (16.658%)  route 2.592ns (83.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.592     8.705    fpadd_mult_inst/debounced_reset
    SLICE_X7Y27          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.641    15.124    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[4]/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.117    fpadd_mult_inst/first_stage_significand_addition_result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.518ns (16.658%)  route 2.592ns (83.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.592     8.705    fpadd_mult_inst/debounced_reset
    SLICE_X7Y27          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.641    15.124    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[5]/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.117    fpadd_mult_inst/first_stage_significand_addition_result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.518ns (16.876%)  route 2.552ns (83.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.552     8.665    fpadd_mult_inst/debounced_reset
    SLICE_X7Y26          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.640    15.123    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[0]/C
                         clock pessimism              0.433    15.556    
                         clock uncertainty           -0.035    15.521    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.116    fpadd_mult_inst/first_stage_significand_addition_result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.518ns (16.876%)  route 2.552ns (83.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.552     8.665    fpadd_mult_inst/debounced_reset
    SLICE_X7Y26          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.640    15.123    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[1]/C
                         clock pessimism              0.433    15.556    
                         clock uncertainty           -0.035    15.521    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.116    fpadd_mult_inst/first_stage_significand_addition_result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.518ns (16.876%)  route 2.552ns (83.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.552     8.665    fpadd_mult_inst/debounced_reset
    SLICE_X7Y26          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.640    15.123    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[2]/C
                         clock pessimism              0.433    15.556    
                         clock uncertainty           -0.035    15.521    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.116    fpadd_mult_inst/first_stage_significand_addition_result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.518ns (16.876%)  route 2.552ns (83.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.552     8.665    fpadd_mult_inst/debounced_reset
    SLICE_X7Y26          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.640    15.123    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[3]/C
                         clock pessimism              0.433    15.556    
                         clock uncertainty           -0.035    15.521    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.116    fpadd_mult_inst/first_stage_significand_addition_result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.518ns (19.091%)  route 2.195ns (80.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.195     8.309    fpadd_mult_inst/debounced_reset
    SLICE_X1Y26          FDCE                                         f  fpadd_mult_inst/first_stage_result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.641    15.124    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  fpadd_mult_inst/first_stage_result_reg[1]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.078    fpadd_mult_inst/first_stage_result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.518ns (19.091%)  route 2.195ns (80.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.195     8.309    fpadd_mult_inst/debounced_reset
    SLICE_X1Y26          FDCE                                         f  fpadd_mult_inst/first_stage_result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.641    15.124    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  fpadd_mult_inst/first_stage_result_reg[2]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.078    fpadd_mult_inst/first_stage_result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.518ns (19.091%)  route 2.195ns (80.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.833     5.595    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         2.195     8.309    fpadd_mult_inst/debounced_reset
    SLICE_X1Y26          FDCE                                         f  fpadd_mult_inst/first_stage_result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.641    15.124    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  fpadd_mult_inst/first_stage_result_reg[6]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    15.078    fpadd_mult_inst/first_stage_result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_control_signal_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X2Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_control_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_control_signal_reg/C
                         clock pessimism             -0.480     1.599    
    SLICE_X2Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.532    fpadd_mult_inst/first_stage_result_control_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X2Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_reg[31]/C
                         clock pessimism             -0.480     1.599    
    SLICE_X2Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.532    fpadd_mult_inst/first_stage_result_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_sign_A_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X2Y32          FDCE                                         f  fpadd_mult_inst/first_stage_sign_A_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  fpadd_mult_inst/first_stage_sign_A_reg/C
                         clock pessimism             -0.480     1.599    
    SLICE_X2Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.532    fpadd_mult_inst/first_stage_sign_A_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_exp_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X3Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_exp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_exp_reg[0]/C
                         clock pessimism             -0.480     1.599    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.507    fpadd_mult_inst/first_stage_result_exp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_exp_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X3Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_exp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_exp_reg[2]/C
                         clock pessimism             -0.480     1.599    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.507    fpadd_mult_inst/first_stage_result_exp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_exp_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X3Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_exp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_exp_reg[6]/C
                         clock pessimism             -0.480     1.599    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.507    fpadd_mult_inst/first_stage_result_exp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.390%)  route 0.508ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.508     2.241    fpadd_mult_inst/debounced_reset
    SLICE_X3Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.885     2.079    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_reg[23]/C
                         clock pessimism             -0.480     1.599    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.507    fpadd_mult_inst/first_stage_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_exp_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.091%)  route 0.578ns (77.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.578     2.311    fpadd_mult_inst/debounced_reset
    SLICE_X4Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_exp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.884     2.078    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_exp_reg[3]/C
                         clock pessimism             -0.500     1.578    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.511    fpadd_mult_inst/first_stage_result_exp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_result_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.091%)  route 0.578ns (77.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.578     2.311    fpadd_mult_inst/debounced_reset
    SLICE_X4Y32          FDCE                                         f  fpadd_mult_inst/first_stage_result_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.884     2.078    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_result_reg[26]/C
                         clock pessimism             -0.500     1.578    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.511    fpadd_mult_inst/first_stage_result_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 reset_antibounce/debounced_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpadd_mult_inst/first_stage_significand_addition_result_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.091%)  route 0.578ns (77.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.622     1.569    reset_antibounce/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  reset_antibounce/debounced_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.733 f  reset_antibounce/debounced_reset_reg/Q
                         net (fo=117, routed)         0.578     2.311    fpadd_mult_inst/debounced_reset
    SLICE_X4Y32          FDCE                                         f  fpadd_mult_inst/first_stage_significand_addition_result_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.884     2.078    fpadd_mult_inst/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  fpadd_mult_inst/first_stage_significand_addition_result_reg[21]/C
                         clock pessimism             -0.500     1.578    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.067     1.511    fpadd_mult_inst/first_stage_significand_addition_result_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.800    





