#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15460c8c0 .scope module, "test" "test" 2 31;
 .timescale -9 -9;
v0x154628920_0 .var "a1", 0 0;
v0x1546289c0_0 .var "b1", 0 0;
v0x154628a60_0 .net "c1", 0 0, L_0x154629060;  1 drivers
v0x154628b10_0 .net "c2", 0 0, L_0x154629210;  1 drivers
v0x154628bc0_0 .net "c3", 0 0, L_0x154627dd0;  1 drivers
v0x154628c90_0 .net "c4", 0 0, L_0x154629400;  1 drivers
v0x154628d40_0 .net "c5", 0 0, L_0x154629560;  1 drivers
v0x154628df0_0 .net "c6", 0 0, L_0x154629650;  1 drivers
v0x154628ea0_0 .var "ctrl", 0 0;
v0x154628fd0_0 .net "d", 0 0, L_0x154629700;  1 drivers
S_0x15460ca30 .scope module, "U1" "AND2" 2 37, 2 3 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x154629060 .functor AND 1, v0x154628920_0, v0x1546289c0_0, C4<1>, C4<1>;
v0x15460d590_0 .net "a", 0 0, v0x154628920_0;  1 drivers
v0x154626bb0_0 .net "b", 0 0, v0x1546289c0_0;  1 drivers
v0x154626c50_0 .net "c", 0 0, L_0x154629060;  alias, 1 drivers
S_0x154626d50 .scope module, "U2" "OR2" 2 38, 2 7 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x154629210 .functor OR 1, v0x154628920_0, v0x1546289c0_0, C4<0>, C4<0>;
v0x154626f70_0 .net "a", 0 0, v0x154628920_0;  alias, 1 drivers
v0x154627020_0 .net "b", 0 0, v0x1546289c0_0;  alias, 1 drivers
v0x1546270d0_0 .net "c", 0 0, L_0x154629210;  alias, 1 drivers
S_0x1546271b0 .scope module, "U3" "NOT" 2 39, 2 11 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "c";
L_0x154627dd0 .functor NOT 1, v0x154628920_0, C4<0>, C4<0>, C4<0>;
v0x1546273a0_0 .net "a", 0 0, v0x154628920_0;  alias, 1 drivers
v0x154627480_0 .net "c", 0 0, L_0x154627dd0;  alias, 1 drivers
S_0x154627530 .scope module, "U4" "NAND2" 2 40, 2 15 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x1546282f0 .functor AND 1, v0x154628920_0, v0x1546289c0_0, C4<1>, C4<1>;
L_0x154629400 .functor NOT 1, L_0x1546282f0, C4<0>, C4<0>, C4<0>;
v0x154627760_0 .net *"_ivl_0", 0 0, L_0x1546282f0;  1 drivers
v0x154627810_0 .net "a", 0 0, v0x154628920_0;  alias, 1 drivers
v0x1546278b0_0 .net "b", 0 0, v0x1546289c0_0;  alias, 1 drivers
v0x1546279a0_0 .net "c", 0 0, L_0x154629400;  alias, 1 drivers
S_0x154627a50 .scope module, "U5" "NOR2" 2 41, 2 19 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x1546294f0 .functor OR 1, v0x154628920_0, v0x1546289c0_0, C4<0>, C4<0>;
L_0x154629560 .functor NOT 1, L_0x1546294f0, C4<0>, C4<0>, C4<0>;
v0x154627ca0_0 .net *"_ivl_0", 0 0, L_0x1546294f0;  1 drivers
v0x154627d40_0 .net "a", 0 0, v0x154628920_0;  alias, 1 drivers
v0x154627e60_0 .net "b", 0 0, v0x1546289c0_0;  alias, 1 drivers
v0x154627f10_0 .net "c", 0 0, L_0x154629560;  alias, 1 drivers
S_0x154627fa0 .scope module, "U6" "XOR2" 2 42, 2 23 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x154629650 .functor XOR 1, v0x154628920_0, v0x1546289c0_0, C4<0>, C4<0>;
v0x1546281b0_0 .net "a", 0 0, v0x154628920_0;  alias, 1 drivers
v0x154628250_0 .net "b", 0 0, v0x1546289c0_0;  alias, 1 drivers
v0x154628370_0 .net "c", 0 0, L_0x154629650;  alias, 1 drivers
S_0x154628420 .scope module, "U7" "mux2" 2 43, 2 27 0, S_0x15460c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "d";
v0x154628640_0 .net "a", 0 0, v0x154628920_0;  alias, 1 drivers
v0x1546286e0_0 .net "b", 0 0, v0x1546289c0_0;  alias, 1 drivers
v0x154628780_0 .net "c", 0 0, v0x154628ea0_0;  1 drivers
v0x154628830_0 .net "d", 0 0, L_0x154629700;  alias, 1 drivers
L_0x154629700 .functor MUXZ 1, v0x154628920_0, v0x1546289c0_0, v0x154628ea0_0, C4<>;
    .scope S_0x15460c8c0;
T_0 ;
    %vpi_call 2 46 "$dumpfile", "vcd/logic_test.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x15460c8c0;
T_1 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1546289c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628ea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1546289c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1546289c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154628ea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1546289c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1546289c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154628ea0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "vvc/logic_test.v";
