Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 24 16:24:21 2024
| Host         : DESKTOP-BP612DC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DualPortRAM_timing_summary_routed.rpt -pb DualPortRAM_timing_summary_routed.pb -rpx DualPortRAM_timing_summary_routed.rpx -warn_on_violation
| Design       : DualPortRAM
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (52)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (52)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  150          inf        0.000                      0                  150           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.798ns (58.534%)  route 3.399ns (41.466%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.080     2.080 r  data_mem_reg/DOADO[13]
                         net (fo=2, routed)           1.197     3.277    data_mem_reg_n_2
    SLICE_X4Y52          LUT3 (Prop_lut3_I0_O)        0.068     3.345 r  dataout_B_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.202     5.547    dataout_B_OBUF[13]
    A20                  OBUF (Prop_obuf_I_O)         2.650     8.197 r  dataout_B_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.197    dataout_B[13]
    A20                                                               r  dataout_B[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.659ns (57.072%)  route 3.504ns (42.928%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.080     2.080 r  data_mem_reg/DOADO[14]
                         net (fo=2, routed)           1.578     3.658    data_mem_reg_n_1
    SLICE_X0Y52          LUT3 (Prop_lut3_I0_O)        0.053     3.711 r  dataout_B_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.926     5.637    dataout_B_OBUF[14]
    B20                  OBUF (Prop_obuf_I_O)         2.526     8.163 r  dataout_B_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.163    dataout_B[14]
    B20                                                               r  dataout_B[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 4.645ns (57.930%)  route 3.373ns (42.070%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.080     2.080 r  data_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.317     3.397    data_mem_reg_n_3
    SLICE_X4Y52          LUT3 (Prop_lut3_I0_O)        0.053     3.450 r  dataout_B_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.056     5.506    dataout_B_OBUF[12]
    E21                  OBUF (Prop_obuf_I_O)         2.512     8.018 r  dataout_B_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.018    dataout_B[12]
    E21                                                               r  dataout_B[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.772ns (60.288%)  route 3.144ns (39.712%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.080     2.080 r  data_mem_reg/DOADO[11]
                         net (fo=2, routed)           1.089     3.169    data_mem_reg_n_4
    SLICE_X4Y52          LUT3 (Prop_lut3_I0_O)        0.063     3.232 r  dataout_B_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.055     5.287    dataout_B_OBUF[11]
    E22                  OBUF (Prop_obuf_I_O)         2.629     7.916 r  dataout_B_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.916    dataout_B[11]
    E22                                                               r  dataout_B[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.768ns (60.483%)  route 3.115ns (39.517%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.080     2.080 r  data_mem_reg/DOADO[1]
                         net (fo=2, routed)           1.338     3.418    data_mem_reg_n_14
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.063     3.481 r  dataout_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.778     5.258    dataout_B_OBUF[1]
    F24                  OBUF (Prop_obuf_I_O)         2.625     7.883 r  dataout_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.883    dataout_B[1]
    F24                                                               r  dataout_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.789ns (61.100%)  route 3.049ns (38.900%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     2.080 r  data_mem_reg/DOADO[15]
                         net (fo=2, routed)           0.921     3.001    data_mem_reg_n_0
    SLICE_X0Y52          LUT3 (Prop_lut3_I0_O)        0.056     3.057 r  dataout_B_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.128     5.185    dataout_B_OBUF[15]
    C22                  OBUF (Prop_obuf_I_O)         2.653     7.839 r  dataout_B_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.839    dataout_B[15]
    C22                                                               r  dataout_B[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 4.768ns (60.883%)  route 3.064ns (39.117%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080     2.080 r  data_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.189     3.269    data_mem_reg_n_12
    SLICE_X0Y52          LUT3 (Prop_lut3_I0_O)        0.068     3.337 r  dataout_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.212    dataout_B_OBUF[3]
    F23                  OBUF (Prop_obuf_I_O)         2.620     7.832 r  dataout_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.832    dataout_B[3]
    F23                                                               r  dataout_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 4.790ns (61.298%)  route 3.024ns (38.702%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     2.080 r  data_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.266     3.346    data_mem_reg_n_8
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.068     3.414 r  dataout_B_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.758     5.172    dataout_B_OBUF[7]
    D24                  OBUF (Prop_obuf_I_O)         2.642     7.815 r  dataout_B_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.815    dataout_B[7]
    D24                                                               r  dataout_B[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.657ns (60.036%)  route 3.100ns (39.964%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.080     2.080 r  data_mem_reg/DOADO[8]
                         net (fo=2, routed)           1.167     3.247    data_mem_reg_n_7
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.053     3.300 r  dataout_B_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.933     5.233    dataout_B_OBUF[8]
    D23                  OBUF (Prop_obuf_I_O)         2.524     7.757 r  dataout_B_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.757    dataout_B[8]
    D23                                                               r  dataout_B[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dataout_B[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 4.634ns (59.875%)  route 3.105ns (40.125%))
  Logic Levels:           3  (LUT3=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  data_mem_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     2.080 r  data_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.344     3.424    data_mem_reg_n_11
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.053     3.477 r  dataout_B_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.762     5.238    dataout_B_OBUF[4]
    G22                  OBUF (Prop_obuf_I_O)         2.501     7.739 r  dataout_B_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.739    dataout_B[4]
    G22                                                               r  dataout_B[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataout_A_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_A_OBUF[0]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.100ns (40.756%)  route 0.145ns (59.244%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  dataout_A_OBUF[15]_inst_i_2/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_A_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.145     0.245    dataout_A_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y50          FDRE                                         r  dataout_A_OBUF[0]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_A_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_A_OBUF[1]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.100ns (40.756%)  route 0.145ns (59.244%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  dataout_A_OBUF[15]_inst_i_2/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_A_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.145     0.245    dataout_A_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y50          FDRE                                         r  dataout_A_OBUF[1]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_A_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_A_OBUF[2]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.100ns (40.756%)  route 0.145ns (59.244%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  dataout_A_OBUF[15]_inst_i_2/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_A_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.145     0.245    dataout_A_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y50          FDRE                                         r  dataout_A_OBUF[2]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_A_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_A_OBUF[3]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.100ns (40.756%)  route 0.145ns (59.244%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  dataout_A_OBUF[15]_inst_i_2/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_A_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.145     0.245    dataout_A_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y50          FDRE                                         r  dataout_A_OBUF[3]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_B_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_B_OBUF[0]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.100ns (35.669%)  route 0.180ns (64.331%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  dataout_B_OBUF[15]_inst_i_2/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_B_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.180     0.280    dataout_B_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y51          FDRE                                         r  dataout_B_OBUF[0]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_B_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_B_OBUF[1]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.100ns (35.669%)  route 0.180ns (64.331%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  dataout_B_OBUF[15]_inst_i_2/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_B_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.180     0.280    dataout_B_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y51          FDRE                                         r  dataout_B_OBUF[1]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_B_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_B_OBUF[8]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.100ns (35.669%)  route 0.180ns (64.331%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  dataout_B_OBUF[15]_inst_i_2/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_B_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.180     0.280    dataout_B_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y51          FDRE                                         r  dataout_B_OBUF[8]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_B_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_B_OBUF[9]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.100ns (35.669%)  route 0.180ns (64.331%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  dataout_B_OBUF[15]_inst_i_2/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_B_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.180     0.280    dataout_B_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y51          FDRE                                         r  dataout_B_OBUF[9]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_B_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_B_OBUF[14]_inst_i_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.100ns (32.993%)  route 0.203ns (67.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  dataout_B_OBUF[15]_inst_i_2/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_B_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.203     0.303    dataout_B_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  dataout_B_OBUF[14]_inst_i_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_B_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataout_B_OBUF[15]_inst_i_3/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.100ns (32.993%)  route 0.203ns (67.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  dataout_B_OBUF[15]_inst_i_2/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dataout_B_OBUF[15]_inst_i_2/Q
                         net (fo=32, routed)          0.203     0.303    dataout_B_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  dataout_B_OBUF[15]_inst_i_3/CE
  -------------------------------------------------------------------    -------------------





