Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May 24 14:55:32 2025
| Host         : PC-MEGA-POWER running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/soma_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007s
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------+
|      Characteristics      |              Path #1             |
+---------------------------+----------------------------------+
| Requirement               | 10.000                           |
| Path Delay                | 2.940                            |
| Logic Delay               | 0.994(34%)                       |
| Net Delay                 | 1.946(66%)                       |
| Clock Skew                | 0.000                            |
| Slack                     | 7.060                            |
| Clock Uncertainty         | 0.000                            |
| Clock Relationship        | Safely Timed                     |
| Clock Delay Group         | Same Group                       |
| Logic Levels              | 3                                |
| Routes                    | NA                               |
| Logical Path              | LUT2/A[1]-(1)-CARRY4-CARRY4/C[5] |
| Start Point Clock         | input port clock                 |
| End Point Clock           |                                  |
| DSP Block                 | None                             |
| RAM Registers             | None-None                        |
| IO Crossings              | 0                                |
| Config Crossings          | 0                                |
| SLR Crossings             | 0                                |
| PBlocks                   | 0                                |
| High Fanout               | 1                                |
| Dont Touch                | 0                                |
| Mark Debug                | 0                                |
| Start Point Pin Primitive | A[1]                             |
| End Point Pin Primitive   | C[5]                             |
| Start Point Pin           | A[1]                             |
| End Point Pin             | C[5]                             |
+---------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (156, 199)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+
| End Point Clock | Requirement | 0 | 2 | 3 |
+-----------------+-------------+---+---+---+
| (none)          | 10.000ns    | 3 | 4 | 4 |
+-----------------+-------------+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 11 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


