#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 30 09:48:26 2019
# Process ID: 18325
# Current directory: /home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.runs/synth_1
# Command line: vivado -log com_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source com_tb.tcl
# Log file: /home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.runs/synth_1/com_tb.vds
# Journal file: /home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source com_tb.tcl -notrace
Command: synth_design -top com_tb -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18349 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1412.836 ; gain = 30.855 ; free physical = 1707 ; free virtual = 8195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'com_tb' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:11]
WARNING: [Synth 8-5640] Port 'rst' is missing in component declaration [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:13]
INFO: [Synth 8-3491] module 'master' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:6' bound to instance 'i2c_ish_master' of component 'master' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:78]
INFO: [Synth 8-638] synthesizing module 'master' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:21]
INFO: [Synth 8-3491] module 'bus_interface' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:6' bound to instance 'data_interface' of component 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'bus_interface' (1#1) [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:14]
INFO: [Synth 8-3491] module 'bus_interface' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:6' bound to instance 'clock_interface' of component 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:54]
INFO: [Synth 8-226] default block is never used [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'master' (2#1) [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:21]
WARNING: [Synth 8-5640] Port 'rst' is missing in component declaration [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:28]
	Parameter ADRESS bound to: 4'b0010 
INFO: [Synth 8-3491] module 'slave' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:191' bound to instance 'i2c_ish_slave' of component 'slave' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:91]
INFO: [Synth 8-638] synthesizing module 'slave' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:210]
	Parameter ADRESS bound to: 4'b0010 
INFO: [Synth 8-3491] module 'bus_interface' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:6' bound to instance 'data_interface' of component 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:244]
INFO: [Synth 8-3491] module 'bus_interface' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:6' bound to instance 'clock_interface' of component 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:251]
INFO: [Synth 8-226] default block is never used [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:291]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'slave' (3#1) [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:210]
INFO: [Synth 8-3491] module 'bus_interface' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:6' bound to instance 'eval_clk' of component 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:106]
INFO: [Synth 8-3491] module 'bus_interface' declared at '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/bus.vhd:6' bound to instance 'eval_data' of component 'bus_interface' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:112]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:130]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:133]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:136]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:142]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:145]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:148]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:153]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'com_tb' (4#1) [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/test.vhd:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1458.586 ; gain = 76.605 ; free physical = 1718 ; free virtual = 8206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1458.586 ; gain = 76.605 ; free physical = 1718 ; free virtual = 8207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1466.590 ; gain = 84.609 ; free physical = 1718 ; free virtual = 8207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-5544] ROM "counter3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               adressing |                               00 |                               00
               receiving |                               01 |                               10
                 sending |                               10 |                               01
                  silent |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'slave'
WARNING: [Synth 8-327] inferring latch for variable 'dir_reg' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:307]
WARNING: [Synth 8-327] inferring latch for variable 'pageIn_reg' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'go_reg' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:298]
WARNING: [Synth 8-327] inferring latch for variable 'dOut_reg' [/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.srcs/sources_1/new/two_wire.vhd:245]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1474.598 ; gain = 92.617 ; free physical = 1690 ; free virtual = 8179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/FSM_sequential_state_reg[1]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/FSM_sequential_state_reg[0]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/dir_reg) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[7]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[6]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[5]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[4]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[3]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[2]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[1]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/pageIn_reg[0]) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/go_reg) is unused and will be removed from module com_tb.
WARNING: [Synth 8-3332] Sequential element (i2c_ish_slave/dOut_reg) is unused and will be removed from module com_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.309 ; gain = 203.328 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.309 ; gain = 203.328 ; free physical = 1545 ; free virtual = 8035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1545 ; free virtual = 8034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.324 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.332 ; gain = 212.344 ; free physical = 1546 ; free virtual = 8036
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.355 ; gain = 0.000 ; free physical = 1457 ; free virtual = 7947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.355 ; gain = 303.520 ; free physical = 1514 ; free virtual = 8004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.355 ; gain = 0.000 ; free physical = 1514 ; free virtual = 8004
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/experiments/experiments.runs/synth_1/com_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file com_tb_utilization_synth.rpt -pb com_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 09:48:44 2019...
