<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
   <TITLE>Refresh Timing Register Bit Descriptions</TITLE>
   <!-- This file created by Carmen Wheatcroft - Workstation Doc Group-->
   <!-- Copyright (c) 1998 Digital Equipment Corporation-->
</HEAD>

<BODY TEXT="#000000" BGCOLOR="#FFFFFF">

<TABLE BORDER=1 >
<CAPTION><A NAME=""><STRONG>Refresh Timing Register (RTR)</STRONG></A></CAPTION>
<TR><TD COLSPAN=3>
Address: 87.5000.0300<BR>
The refresh timing register contains refresh timing information used to simultaneously 
refresh all bank using CAS-before-RAS refresh. Therefore, these parameters should be 
programmed to the most conservative value across all bank.<BR><BR>
The observed refresh interval may be greater than the value programmed in REF_INTERVAL by the number of memClk cycles required to perform a read or write plus a RAS precharge interval. The programmer must account for this behavior when choosing the value of REF_INTERVAL. <BR><BR>
All the timing parameters are in multiples of memClk cycles. The parameters have a 
minimum value that is added to the programmed value. The programmer should be 
careful to subtract this value from the desired value before programming it to the register.
</TD></TR>

<TR VALIGN=TOP><TD>Reserved</TD><TD ALIGN=CENTER>&lt;31:15&gt;RO</TD>
<TD>N/A</TD></TR>
<TR VALIGN=TOP><TD>RTR_FORCE<BR>_REF</TD><TD ALIGN=CENTER>&lt;15&gt;RW</TD>
<TD>Force refresh. Writing a 1 to this bit causes a single memory  refresh. Reads as zero (0). 
Resets the internal refresh interval counter.  Do not change the other timings in this register while setting this bit.</TD></TR>
<TR VALIGN=TOP><TD>Reserved</TD><TD ALIGN=CENTER>&lt;14:13&gt;RO</TD>
<TD>Always zero fill.</TD></TR>
<TR VALIGN=TOP><TD>REF_<BR>INTERVAL</TD><TD ALIGN=CENTER>&lt;12:7&gt;RW</TD>
<TD>Refresh interval. Multiplied by 64 to generate number of memClk cycles 
between refresh requests. A programmed value of zero (0) is illegal.</TD></TR>
<TR VALIGN=TOP><TD>REFRESH<BR>_WIDTH</TD><TD ALIGN=CENTER>&lt;6:4&gt;RW</TD>
<TD>Number of cycles for refresh command before any other command is attempted.  
This value corresponds to the RAS Active time (min) parameter in the vendor 
SDRAM specification.</TD></TR>
<TR VALIGN=TOP><TD>Reserved</TD><TD ALIGN=CENTER>&lt;3:0&gt;RO</TD>
<TD>N/A</TD></TR>

</TABLE>

</BODY>
</HTML>
