#ifndef __MACH_PLATFORM_H
#define __MACH_PLATFORM_H

/*
 * Physical base addresses
 */
#define LG1154_MEMC_BASE		(0xff000000)
#define LG1154_SDHC0_BASE		(LG1154_MEMC_BASE+0x000000)
#define LG1154_NANDC_BASE		(LG1154_MEMC_BASE+0x100000)
#define LG1154_DMAC0_BASE		(LG1154_MEMC_BASE+0x200000)
#define LG1154_SMC_BASE			(LG1154_MEMC_BASE+0x400000)
#define LG1154_SRAMBUF_BASE		(LG1154_MEMC_BASE+0xf00000)

#define LG1154_DMAAPB_BASE		(0xfe000000)
#define LG1154_UART0_BASE		(LG1154_DMAAPB_BASE+0x000000)
#define LG1154_UART1_BASE		(LG1154_DMAAPB_BASE+0x100000)
#define LG1154_UART2_BASE		(LG1154_DMAAPB_BASE+0x200000)
#define LG1154_I2C0_BASE		(LG1154_DMAAPB_BASE+0x300000)
#define LG1154_I2C1_BASE		(LG1154_DMAAPB_BASE+0x400000)
#define LG1154_I2C2_BASE		(LG1154_DMAAPB_BASE+0x500000)
#define LG1154_I2C3_BASE		(LG1154_DMAAPB_BASE+0x600000)
#define LG1154_SCI_BASE			(LG1154_DMAAPB_BASE+0x700000)
#define LG1154_SPI0_BASE		(LG1154_DMAAPB_BASE+0x800000)
#define LG1154_SPI1_BASE		(LG1154_DMAAPB_BASE+0x900000)

#define LG1154_COREAPB_BASE		(0xfd000000)
#define LG1154_REMAP_BASE		(LG1154_COREAPB_BASE+0x000000)
#define LG1154_TIMER_BASE		(LG1154_COREAPB_BASE+0x100000)
#define LG1154_WDOG0_BASE		(LG1154_COREAPB_BASE+0x200000)
#define LG1154_TOPCTRL_BASE		(LG1154_COREAPB_BASE+0x300000)
#define LG1154_GPIO0_BASE		(LG1154_COREAPB_BASE+0x400000)
#define LG1154_GPIO1_BASE		(LG1154_COREAPB_BASE+0x500000)
#define LG1154_GPIO2_BASE		(LG1154_COREAPB_BASE+0x600000)
#define LG1154_GPIO3_BASE		(LG1154_COREAPB_BASE+0x700000)
#define LG1154_GPIO4_BASE		(LG1154_COREAPB_BASE+0x800000)
#define LG1154_GPIO5_BASE		(LG1154_COREAPB_BASE+0x900000)
#define LG1154_GPIO6_BASE		(LG1154_COREAPB_BASE+0xa00000)
#define LG1154_GPIO7_BASE		(LG1154_COREAPB_BASE+0xb00000)
#define LG1154_GPIO8_BASE		(LG1154_COREAPB_BASE+0xc00000)
#define LG1154_GPIO9_BASE		(LG1154_COREAPB_BASE+0xd00000)
#define LG1154_GPIO10_BASE		(LG1154_COREAPB_BASE+0xe00000)
#define LG1154_GPIO11_BASE		(LG1154_COREAPB_BASE+0xf00000)

#define LG1154_USB0_BASE		(0xfb000000)
#define LG1154_EHCI0_BASE		(LG1154_USB0_BASE+0x0000)
#define LG1154_OHCI0_BASE		(LG1154_USB0_BASE+0x4000)

#define LG1154_USB1_BASE		(0xfc000000)
#define LG1154_EHCI1_BASE		(LG1154_USB1_BASE+0x0000)
#define LG1154_OHCI1_BASE		(LG1154_USB1_BASE+0x4000)

#define LG1154_USB2_BASE		(0xf8000000)
#define LG1154_EHCI2_BASE		(LG1154_USB2_BASE+0x0000)
#define LG1154_OHCI2_BASE		(LG1154_USB2_BASE+0x4000)

#define LG1154_USB3_BASE		(0xf6000000)
#define LG1154_XHCI0_BASE		(LG1154_USB3_BASE+0x0000)

#define LG1154_ETHER_BASE		(0xfa000000)
#define LG1154_FEMAC_BASE		(LG1154_ETHER_BASE+0x0)

#define	LG1154_I2C__BASE		(0xf9000000)
#define LG1154_I2C4_BASE		(LG1154_I2C__BASE+0x000000)
#define LG1154_I2C5_BASE		(LG1154_I2C__BASE+0x100000)
#define LG1154_I2C6_BASE		(LG1154_I2C__BASE+0x200000)
#define LG1154_I2C7_BASE		(LG1154_I2C__BASE+0x300000)
#define LG1154_I2C8_BASE		(LG1154_I2C__BASE+0x400000)

#define LG1154_L2CC_BASE		(0xf1000000)
#define LG1154_L2CACHE_BASE		(LG1154_L2CC_BASE+0x0)

#define MPCORE_PERIPH_BASE		0xf0000000
#define MPCORE_SCU_BASE			(MPCORE_PERIPH_BASE+0x0000)
#define MPCORE_GIC_CPU_BASE		(MPCORE_PERIPH_BASE+0x0100)
#define MPCORE_LIT_BASE			(MPCORE_PERIPH_BASE+0x0600)
#define MPCORE_LWD_BASE			(MPCORE_PERIPH_BASE+0x0620)
#define MPCORE_GIC_DIST_BASE		(MPCORE_PERIPH_BASE+0x1000)

#define LG1154_PERIPH_BASE		MPCORE_PERIPH_BASE
#define LG1154_SCU_BASE			MPCORE_SCU_BASE
#define LG1154_GIC_CPU_BASE		MPCORE_GIC_CPU_BASE
#define LG1154_LOCALTIMER_BASE		MPCORE_LIT_BASE
#define LG1154_LOCALWDOG_BASE		MPCORE_LWD_BASE
#define LG1154_GIC_DIST_BASE		MPCORE_GIC_DIST_BASE

#define LG1154_CS_BASE			(0xd0000000)
#define LG1154_CS0_BASE			(LG1154_CS_BASE+0x0000000)
#define LG1154_CS1_BASE			(LG1154_CS_BASE+0x4000000)
#define LG1154_CS2_BASE			(LG1154_CS_BASE+0x8000000)
#define LG1154_CS3_BASE			(LG1154_CS_BASE+0xc000000)

#define LG1154_PL301_BASE		(0xc0000000)
#define LG1154_SILKLOAD0_BASE		(LG1154_PL301_BASE+0x000000)
#define LG1154_SILKLOAD1_BASE		(LG1154_PL301_BASE+0x001000)
#define LG1154_SILKLOAD2_BASE		(LG1154_PL301_BASE+0x002000)

#define LG1154_VDEC_BASE		(LG1154_PL301_BASE+0x003000)
#define	LG1154_IOCD_BASE		(LG1154_PL301_BASE+0x005000)	
#define LG1154_ADEC_BASE		(LG1154_PL301_BASE+0x008000)
#define LG1154_VENC_BASE		(LG1154_PL301_BASE+0x00A000)
#define LG1154_TE_BASE			(LG1154_PL301_BASE+0x00B000)
#define LG1154_GPU_BASE			(LG1154_PL301_BASE+0x00D000)
#define LG1154_GFX_BASE			(LG1154_PL301_BASE+0x01D000)
#define LG1154_SLT_BASE			(LG1154_PL301_BASE+0x01E000)
#define LG1154_CSS_BASE			(LG1154_PL301_BASE+0x01F000)
#define LG1154_DE_BASE			(LG1154_PL301_BASE+0x020000)
#define LG1154_VBI_BASE			(LG1154_PL301_BASE+0x025000)
#define LG1154_SC_BASE			(LG1154_PL301_BASE+0x105000)

#define LG1154_SYS_FLAGSSET		(LG1154_TOPCTRL_BASE+0x02dc)
#define LG1154_SYS_SYNCSET		(LG1154_TOPCTRL_BASE+0x02e0)

#define LG1154_DDR3_FRC_BASE		(0x50000000)
#define LG1154_DRAM_FRC_BASE		(LG1154_DDR3_FRC_BASE+0x0)

#define LG1154_SDRAM0_BASE		(0x10000000)
#define LG1154_SDRAM0_BASE_REMAPPED	(0x00000000)
#define LG1154_SDRAM_BASE		(LG1154_SDRAM0_BASE_REMAPPED)

#endif

