-- Project:   Control
-- Generated: 11/16/2019 11:02:00
-- PSoC Creator  4.2

ENTITY Control IS
    PORT(
        LeftEyebrow1(0)_PAD : OUT std_ulogic;
        LeftEyebrow2(0)_PAD : OUT std_ulogic;
        RightEyebrow1(0)_PAD : OUT std_ulogic;
        RightEyebrow2(0)_PAD : OUT std_ulogic;
        LeftEyeballTop(0)_PAD : OUT std_ulogic;
        LeftEyeballBottom(0)_PAD : OUT std_ulogic;
        RightEyeballTop(0)_PAD : OUT std_ulogic;
        RightEyeballBottom(0)_PAD : OUT std_ulogic;
        EyelidTilt(0)_PAD : OUT std_ulogic;
        EyelidClose(0)_PAD : OUT std_ulogic;
        TopLip(0)_PAD : OUT std_ulogic;
        Jaw(0)_PAD : OUT std_ulogic;
        Left(0)_PAD : OUT std_ulogic;
        Right(0)_PAD : OUT std_ulogic;
        Rotation(0)_PAD : OUT std_ulogic;
        Pin_2(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Control;

ARCHITECTURE __DEFAULT__ OF Control IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL EyelidClose(0)__PA : bit;
    SIGNAL EyelidTilt(0)__PA : bit;
    SIGNAL Jaw(0)__PA : bit;
    SIGNAL Left(0)__PA : bit;
    SIGNAL LeftEyeballBottom(0)__PA : bit;
    SIGNAL LeftEyeballTop(0)__PA : bit;
    SIGNAL LeftEyebrow1(0)__PA : bit;
    SIGNAL LeftEyebrow2(0)__PA : bit;
    SIGNAL Net_124 : bit;
    ATTRIBUTE udbclken_assigned OF Net_124 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_124 : SIGNAL IS true;
    SIGNAL Net_124_local : bit;
    SIGNAL Net_126 : bit;
    ATTRIBUTE placement_force OF Net_126 : SIGNAL IS "U(1,3,A)2";
    SIGNAL Net_127 : bit;
    ATTRIBUTE placement_force OF Net_127 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Net_173 : bit;
    ATTRIBUTE udbclken_assigned OF Net_173 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_173 : SIGNAL IS true;
    SIGNAL Net_173_local : bit;
    SIGNAL Net_175 : bit;
    ATTRIBUTE placement_force OF Net_175 : SIGNAL IS "U(3,0,A)2";
    SIGNAL Net_176 : bit;
    ATTRIBUTE placement_force OF Net_176 : SIGNAL IS "U(3,0,A)3";
    SIGNAL Net_233 : bit;
    ATTRIBUTE udbclken_assigned OF Net_233 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_233 : SIGNAL IS true;
    SIGNAL Net_233_local : bit;
    SIGNAL Net_235 : bit;
    ATTRIBUTE placement_force OF Net_235 : SIGNAL IS "U(3,3,A)2";
    SIGNAL Net_236 : bit;
    ATTRIBUTE placement_force OF Net_236 : SIGNAL IS "U(3,3,A)3";
    SIGNAL Net_304 : bit;
    ATTRIBUTE udbclken_assigned OF Net_304 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_304 : SIGNAL IS true;
    SIGNAL Net_304_local : bit;
    SIGNAL Net_306 : bit;
    ATTRIBUTE placement_force OF Net_306 : SIGNAL IS "U(2,2,A)2";
    SIGNAL Net_307 : bit;
    ATTRIBUTE placement_force OF Net_307 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_31 : bit;
    ATTRIBUTE udbclken_assigned OF Net_31 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_31 : SIGNAL IS true;
    SIGNAL Net_31_local : bit;
    SIGNAL Net_47 : bit;
    ATTRIBUTE placement_force OF Net_47 : SIGNAL IS "U(1,0,A)2";
    SIGNAL Net_48 : bit;
    ATTRIBUTE placement_force OF Net_48 : SIGNAL IS "U(1,0,A)3";
    SIGNAL Net_59 : bit;
    ATTRIBUTE udbclken_assigned OF Net_59 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_59 : SIGNAL IS true;
    SIGNAL Net_59_local : bit;
    SIGNAL Net_61 : bit;
    ATTRIBUTE placement_force OF Net_61 : SIGNAL IS "U(0,2,A)2";
    SIGNAL Net_62 : bit;
    ATTRIBUTE placement_force OF Net_62 : SIGNAL IS "U(0,2,A)3";
    SIGNAL Net_859 : bit;
    ATTRIBUTE udbclken_assigned OF Net_859 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_859 : SIGNAL IS true;
    SIGNAL Net_859_local : bit;
    SIGNAL Net_86 : bit;
    ATTRIBUTE udbclken_assigned OF Net_86 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_86 : SIGNAL IS true;
    SIGNAL Net_861 : bit;
    ATTRIBUTE placement_force OF Net_861 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_862 : bit;
    ATTRIBUTE placement_force OF Net_862 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_86_local : bit;
    SIGNAL Net_88 : bit;
    ATTRIBUTE placement_force OF Net_88 : SIGNAL IS "U(2,1,A)2";
    SIGNAL Net_89 : bit;
    ATTRIBUTE placement_force OF Net_89 : SIGNAL IS "U(2,1,A)3";
    SIGNAL Pin_2(0)__PA : bit;
    SIGNAL Right(0)__PA : bit;
    SIGNAL RightEyeballBottom(0)__PA : bit;
    SIGNAL RightEyeballTop(0)__PA : bit;
    SIGNAL RightEyebrow1(0)__PA : bit;
    SIGNAL RightEyebrow2(0)__PA : bit;
    SIGNAL Rotation(0)__PA : bit;
    SIGNAL TopLip(0)__PA : bit;
    SIGNAL \Base:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Base:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Base:PWMUDB:control_0\ : bit;
    SIGNAL \Base:PWMUDB:control_1\ : bit;
    SIGNAL \Base:PWMUDB:control_2\ : bit;
    SIGNAL \Base:PWMUDB:control_3\ : bit;
    SIGNAL \Base:PWMUDB:control_4\ : bit;
    SIGNAL \Base:PWMUDB:control_5\ : bit;
    SIGNAL \Base:PWMUDB:control_6\ : bit;
    SIGNAL \Base:PWMUDB:control_7\ : bit;
    SIGNAL \Base:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Base:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Base:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Base:PWMUDB:prevCompare2\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \Base:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Base:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Base:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Base:PWMUDB:status_0\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Base:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Base:PWMUDB:status_1\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \Base:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Base:PWMUDB:status_2\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Base:PWMUDB:status_3\ : bit;
    SIGNAL \Base:PWMUDB:tc_i\ : bit;
    SIGNAL \Eyelids:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Eyelids:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_0\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_1\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_2\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_3\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_4\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_5\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_6\ : bit;
    SIGNAL \Eyelids:PWMUDB:control_7\ : bit;
    SIGNAL \Eyelids:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Eyelids:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \Eyelids:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Eyelids:PWMUDB:prevCompare2\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \Eyelids:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Eyelids:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Eyelids:PWMUDB:status_0\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \Eyelids:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Eyelids:PWMUDB:status_1\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Eyelids:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Eyelids:PWMUDB:status_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \Eyelids:PWMUDB:status_3\ : bit;
    SIGNAL \Eyelids:PWMUDB:tc_i\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:cmp1_less\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:cmp2_less\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_0\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_1\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_2\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_3\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_4\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_5\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_6\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:control_7\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \LeftEyeball:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \LeftEyeball:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \LeftEyeball:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \LeftEyeball:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \LeftEyeball:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \LeftEyeball:PWMUDB:status_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \LeftEyeball:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \LeftEyeball:PWMUDB:status_1\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \LeftEyeball:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \LeftEyeball:PWMUDB:status_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \LeftEyeball:PWMUDB:status_3\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:tc_i\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:cmp1_less\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:cmp2_less\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_0\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_1\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_2\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_3\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_4\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_5\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_6\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:control_7\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \LeftEyebrow:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \LeftEyebrow:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \LeftEyebrow:PWMUDB:prevCompare2\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \LeftEyebrow:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \LeftEyebrow:PWMUDB:status_0\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \LeftEyebrow:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \LeftEyebrow:PWMUDB:status_1\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \LeftEyebrow:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \LeftEyebrow:PWMUDB:status_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \LeftEyebrow:PWMUDB:status_3\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:tc_i\ : bit;
    SIGNAL \Mouth:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Mouth:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Mouth:PWMUDB:control_0\ : bit;
    SIGNAL \Mouth:PWMUDB:control_1\ : bit;
    SIGNAL \Mouth:PWMUDB:control_2\ : bit;
    SIGNAL \Mouth:PWMUDB:control_3\ : bit;
    SIGNAL \Mouth:PWMUDB:control_4\ : bit;
    SIGNAL \Mouth:PWMUDB:control_5\ : bit;
    SIGNAL \Mouth:PWMUDB:control_6\ : bit;
    SIGNAL \Mouth:PWMUDB:control_7\ : bit;
    SIGNAL \Mouth:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Mouth:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Mouth:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Mouth:PWMUDB:prevCompare2\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Mouth:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Mouth:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Mouth:PWMUDB:status_0\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \Mouth:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Mouth:PWMUDB:status_1\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \Mouth:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Mouth:PWMUDB:status_2\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \Mouth:PWMUDB:status_3\ : bit;
    SIGNAL \Mouth:PWMUDB:tc_i\ : bit;
    SIGNAL \Neck:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Neck:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Neck:PWMUDB:control_0\ : bit;
    SIGNAL \Neck:PWMUDB:control_1\ : bit;
    SIGNAL \Neck:PWMUDB:control_2\ : bit;
    SIGNAL \Neck:PWMUDB:control_3\ : bit;
    SIGNAL \Neck:PWMUDB:control_4\ : bit;
    SIGNAL \Neck:PWMUDB:control_5\ : bit;
    SIGNAL \Neck:PWMUDB:control_6\ : bit;
    SIGNAL \Neck:PWMUDB:control_7\ : bit;
    SIGNAL \Neck:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Neck:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Neck:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Neck:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Neck:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Neck:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Neck:PWMUDB:status_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Neck:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Neck:PWMUDB:status_1\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Neck:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Neck:PWMUDB:status_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Neck:PWMUDB:status_3\ : bit;
    SIGNAL \Neck:PWMUDB:tc_i\ : bit;
    SIGNAL \RightEyeball:PWMUDB:cmp1_less\ : bit;
    SIGNAL \RightEyeball:PWMUDB:cmp2_less\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_0\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_1\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_2\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_3\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_4\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_5\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_6\ : bit;
    SIGNAL \RightEyeball:PWMUDB:control_7\ : bit;
    SIGNAL \RightEyeball:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \RightEyeball:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \RightEyeball:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \RightEyeball:PWMUDB:prevCompare2\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \RightEyeball:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \RightEyeball:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \RightEyeball:PWMUDB:status_0\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \RightEyeball:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \RightEyeball:PWMUDB:status_1\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \RightEyeball:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \RightEyeball:PWMUDB:status_2\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \RightEyeball:PWMUDB:status_3\ : bit;
    SIGNAL \RightEyeball:PWMUDB:tc_i\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:cmp1_less\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:cmp2_less\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_0\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_1\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_2\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_3\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_4\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_5\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_6\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:control_7\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \RightEyebrow:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \RightEyebrow:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \RightEyebrow:PWMUDB:prevCompare2\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \RightEyebrow:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \RightEyebrow:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \RightEyebrow:PWMUDB:status_0\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \RightEyebrow:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \RightEyebrow:PWMUDB:status_1\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \RightEyebrow:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \RightEyebrow:PWMUDB:status_2\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \RightEyebrow:PWMUDB:status_3\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:tc_i\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Mouth:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Base:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LeftEyebrow1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LeftEyebrow1(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF LeftEyebrow2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LeftEyebrow2(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF RightEyebrow1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RightEyebrow1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF RightEyebrow2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF RightEyebrow2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF LeftEyeballTop(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF LeftEyeballTop(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF LeftEyeballBottom(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LeftEyeballBottom(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF RightEyeballTop(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF RightEyeballTop(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF RightEyeballBottom(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF RightEyeballBottom(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF EyelidTilt(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF EyelidTilt(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF EyelidClose(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF EyelidClose(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF TopLip(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF TopLip(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Jaw(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Jaw(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Left(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Left(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Right(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Right(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Rotation(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Rotation(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Pin_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_2(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:status_2\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:status_2\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:status_2\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Mouth:PWMUDB:status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Neck:PWMUDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Base:PWMUDB:status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Mouth:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Mouth:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Mouth:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Mouth:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Neck:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Neck:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Neck:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Neck:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Base:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Base:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \Base:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \Base:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:runmode_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:runmode_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:prevCompare1\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:prevCompare1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:prevCompare2\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:prevCompare2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LeftEyebrow:PWMUDB:status_1\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \LeftEyebrow:PWMUDB:status_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_47 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_47 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_48 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_48 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:runmode_enable\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:runmode_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:prevCompare1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:prevCompare1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:prevCompare2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:prevCompare2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RightEyebrow:PWMUDB:status_1\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \RightEyebrow:PWMUDB:status_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_61 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_61 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_62 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_62 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:runmode_enable\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:runmode_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:prevCompare1\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:prevCompare1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:prevCompare2\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:prevCompare2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LeftEyeball:PWMUDB:status_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \LeftEyeball:PWMUDB:status_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_88 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_88 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_89 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_89 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:runmode_enable\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:runmode_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:prevCompare1\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:prevCompare1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:prevCompare2\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:prevCompare2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:status_0\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RightEyeball:PWMUDB:status_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \RightEyeball:PWMUDB:status_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_126 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF Net_126 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_127 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF Net_127 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:runmode_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:runmode_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:prevCompare1\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:prevCompare1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:prevCompare2\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:prevCompare2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Eyelids:PWMUDB:status_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Eyelids:PWMUDB:status_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_175 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_175 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_176 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_176 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:runmode_enable\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Mouth:PWMUDB:runmode_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:prevCompare1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Mouth:PWMUDB:prevCompare1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:prevCompare2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Mouth:PWMUDB:prevCompare2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:status_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Mouth:PWMUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Mouth:PWMUDB:status_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Mouth:PWMUDB:status_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_235 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_235 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_236 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_236 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:runmode_enable\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Neck:PWMUDB:runmode_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:prevCompare1\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Neck:PWMUDB:prevCompare1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:prevCompare2\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Neck:PWMUDB:prevCompare2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:status_0\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Neck:PWMUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:status_1\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Neck:PWMUDB:status_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_306 : LABEL IS "macrocell56";
    ATTRIBUTE Location OF Net_306 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_307 : LABEL IS "macrocell57";
    ATTRIBUTE Location OF Net_307 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:runmode_enable\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Base:PWMUDB:runmode_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:prevCompare1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Base:PWMUDB:prevCompare1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:prevCompare2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Base:PWMUDB:prevCompare2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:status_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Base:PWMUDB:status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Base:PWMUDB:status_1\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Base:PWMUDB:status_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_861 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_861 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_862 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF Net_862 : LABEL IS "U(0,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_233,
            dclk_0 => Net_233_local,
            dclk_glb_1 => Net_86,
            dclk_1 => Net_86_local,
            dclk_glb_2 => Net_173,
            dclk_2 => Net_173_local,
            dclk_glb_3 => Net_304,
            dclk_3 => Net_304_local,
            dclk_glb_4 => Net_31,
            dclk_4 => Net_31_local,
            dclk_glb_5 => Net_124,
            dclk_5 => Net_124_local,
            dclk_glb_6 => Net_59,
            dclk_6 => Net_59_local,
            dclk_glb_7 => Net_859,
            dclk_7 => Net_859_local);

    LeftEyebrow1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftEyebrow1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftEyebrow1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftEyebrow1(0)__PA,
            oe => open,
            pin_input => Net_47,
            pad_out => LeftEyebrow1(0)_PAD,
            pad_in => LeftEyebrow1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftEyebrow2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a88413f1-c377-439c-acf6-a1bf10a00437",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftEyebrow2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftEyebrow2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftEyebrow2(0)__PA,
            oe => open,
            pin_input => Net_48,
            pad_out => LeftEyebrow2(0)_PAD,
            pad_in => LeftEyebrow2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightEyebrow1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cdd01310-2c61-4561-87ae-36a755befc6d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightEyebrow1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightEyebrow1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightEyebrow1(0)__PA,
            oe => open,
            pin_input => Net_61,
            pad_out => RightEyebrow1(0)_PAD,
            pad_in => RightEyebrow1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightEyebrow2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a334ad4f-64f6-4832-a5d6-fe3951d9b0c1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightEyebrow2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightEyebrow2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightEyebrow2(0)__PA,
            oe => open,
            pin_input => Net_62,
            pad_out => RightEyebrow2(0)_PAD,
            pad_in => RightEyebrow2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftEyeballTop:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "56abeab3-e02d-4779-9bff-5ffca5495d4c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftEyeballTop(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftEyeballTop",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftEyeballTop(0)__PA,
            oe => open,
            pin_input => Net_88,
            pad_out => LeftEyeballTop(0)_PAD,
            pad_in => LeftEyeballTop(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftEyeballBottom:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "360e1872-b29c-4235-b11e-60b3ceff8994",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftEyeballBottom(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftEyeballBottom",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftEyeballBottom(0)__PA,
            oe => open,
            pin_input => Net_89,
            pad_out => LeftEyeballBottom(0)_PAD,
            pad_in => LeftEyeballBottom(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightEyeballTop:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e517404-b7e4-4074-97c7-0db6ef4907bc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightEyeballTop(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightEyeballTop",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightEyeballTop(0)__PA,
            oe => open,
            pin_input => Net_126,
            pad_out => RightEyeballTop(0)_PAD,
            pad_in => RightEyeballTop(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightEyeballBottom:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5b9679c9-a96b-4d85-b381-4fd7200b92fd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightEyeballBottom(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightEyeballBottom",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightEyeballBottom(0)__PA,
            oe => open,
            pin_input => Net_127,
            pad_out => RightEyeballBottom(0)_PAD,
            pad_in => RightEyeballBottom(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EyelidTilt:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c1a22487-f93c-41c1-9b56-20c7d4d84652",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EyelidTilt(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EyelidTilt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EyelidTilt(0)__PA,
            oe => open,
            pin_input => Net_175,
            pad_out => EyelidTilt(0)_PAD,
            pad_in => EyelidTilt(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EyelidClose:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "68f4222c-66df-481c-8e5f-f919cd7c222f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EyelidClose(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EyelidClose",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EyelidClose(0)__PA,
            oe => open,
            pin_input => Net_176,
            pad_out => EyelidClose(0)_PAD,
            pad_in => EyelidClose(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TopLip:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0b3f2ac2-8cb9-48a0-b3e0-d42d22853b76",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TopLip(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TopLip",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TopLip(0)__PA,
            oe => open,
            pin_input => Net_235,
            pad_out => TopLip(0)_PAD,
            pad_in => TopLip(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Jaw:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c92e5cfe-8b6f-4345-a8bd-07659122c005",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Jaw(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Jaw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Jaw(0)__PA,
            oe => open,
            pin_input => Net_236,
            pad_out => Jaw(0)_PAD,
            pad_in => Jaw(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5719ffab-82bb-4002-96b5-efe0acaa213f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left(0)__PA,
            oe => open,
            pin_input => Net_306,
            pad_out => Left(0)_PAD,
            pad_in => Left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3192f2ed-5421-4339-87f1-890fd6c37204",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right(0)__PA,
            oe => open,
            pin_input => Net_307,
            pad_out => Right(0)_PAD,
            pad_in => Right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rotation:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8e03b85c-a9de-4038-a602-b92d1fb1a3c7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rotation(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rotation",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rotation(0)__PA,
            oe => open,
            pin_input => Net_861,
            pad_out => Rotation(0)_PAD,
            pad_in => Rotation(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "77320ccc-0277-47ad-bc06-174c5a798bc0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_2(0)__PA,
            oe => open,
            pin_input => Net_862,
            pad_out => Pin_2(0)_PAD,
            pad_in => Pin_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LeftEyebrow:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyebrow:PWMUDB:status_2\,
            main_0 => \LeftEyebrow:PWMUDB:runmode_enable\,
            main_1 => \LeftEyebrow:PWMUDB:tc_i\);

    \RightEyebrow:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RightEyebrow:PWMUDB:status_2\,
            main_0 => \RightEyebrow:PWMUDB:runmode_enable\,
            main_1 => \RightEyebrow:PWMUDB:tc_i\);

    \LeftEyeball:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyeball:PWMUDB:status_2\,
            main_0 => \LeftEyeball:PWMUDB:runmode_enable\,
            main_1 => \LeftEyeball:PWMUDB:tc_i\);

    \RightEyeball:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RightEyeball:PWMUDB:status_2\,
            main_0 => \RightEyeball:PWMUDB:runmode_enable\,
            main_1 => \RightEyeball:PWMUDB:tc_i\);

    \Eyelids:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Eyelids:PWMUDB:status_2\,
            main_0 => \Eyelids:PWMUDB:runmode_enable\,
            main_1 => \Eyelids:PWMUDB:tc_i\);

    \Mouth:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Mouth:PWMUDB:status_2\,
            main_0 => \Mouth:PWMUDB:runmode_enable\,
            main_1 => \Mouth:PWMUDB:tc_i\);

    \Neck:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:status_2\,
            main_0 => \Neck:PWMUDB:runmode_enable\,
            main_1 => \Neck:PWMUDB:tc_i\);

    \Base:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Base:PWMUDB:status_2\,
            main_0 => \Base:PWMUDB:runmode_enable\,
            main_1 => \Base:PWMUDB:tc_i\);

    \LeftEyebrow:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31,
            control_7 => \LeftEyebrow:PWMUDB:control_7\,
            control_6 => \LeftEyebrow:PWMUDB:control_6\,
            control_5 => \LeftEyebrow:PWMUDB:control_5\,
            control_4 => \LeftEyebrow:PWMUDB:control_4\,
            control_3 => \LeftEyebrow:PWMUDB:control_3\,
            control_2 => \LeftEyebrow:PWMUDB:control_2\,
            control_1 => \LeftEyebrow:PWMUDB:control_1\,
            control_0 => \LeftEyebrow:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \LeftEyebrow:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LeftEyebrow:PWMUDB:status_3\,
            status_2 => \LeftEyebrow:PWMUDB:status_2\,
            status_1 => \LeftEyebrow:PWMUDB:status_1\,
            status_0 => \LeftEyebrow:PWMUDB:status_0\);

    \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31,
            cs_addr_2 => \LeftEyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \LeftEyebrow:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \LeftEyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \LeftEyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31,
            cs_addr_2 => \LeftEyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \LeftEyebrow:PWMUDB:runmode_enable\,
            cl0_comb => \LeftEyebrow:PWMUDB:cmp1_less\,
            z0_comb => \LeftEyebrow:PWMUDB:tc_i\,
            cl1_comb => \LeftEyebrow:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \LeftEyebrow:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \LeftEyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \LeftEyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \LeftEyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RightEyebrow:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_59,
            control_7 => \RightEyebrow:PWMUDB:control_7\,
            control_6 => \RightEyebrow:PWMUDB:control_6\,
            control_5 => \RightEyebrow:PWMUDB:control_5\,
            control_4 => \RightEyebrow:PWMUDB:control_4\,
            control_3 => \RightEyebrow:PWMUDB:control_3\,
            control_2 => \RightEyebrow:PWMUDB:control_2\,
            control_1 => \RightEyebrow:PWMUDB:control_1\,
            control_0 => \RightEyebrow:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \RightEyebrow:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_59,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RightEyebrow:PWMUDB:status_3\,
            status_2 => \RightEyebrow:PWMUDB:status_2\,
            status_1 => \RightEyebrow:PWMUDB:status_1\,
            status_0 => \RightEyebrow:PWMUDB:status_0\);

    \RightEyebrow:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_59,
            cs_addr_2 => \RightEyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \RightEyebrow:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \RightEyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \RightEyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RightEyebrow:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_59,
            cs_addr_2 => \RightEyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \RightEyebrow:PWMUDB:runmode_enable\,
            cl0_comb => \RightEyebrow:PWMUDB:cmp1_less\,
            z0_comb => \RightEyebrow:PWMUDB:tc_i\,
            cl1_comb => \RightEyebrow:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \RightEyebrow:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \RightEyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \RightEyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \RightEyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \LeftEyeball:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_86,
            control_7 => \LeftEyeball:PWMUDB:control_7\,
            control_6 => \LeftEyeball:PWMUDB:control_6\,
            control_5 => \LeftEyeball:PWMUDB:control_5\,
            control_4 => \LeftEyeball:PWMUDB:control_4\,
            control_3 => \LeftEyeball:PWMUDB:control_3\,
            control_2 => \LeftEyeball:PWMUDB:control_2\,
            control_1 => \LeftEyeball:PWMUDB:control_1\,
            control_0 => \LeftEyeball:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \LeftEyeball:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_86,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LeftEyeball:PWMUDB:status_3\,
            status_2 => \LeftEyeball:PWMUDB:status_2\,
            status_1 => \LeftEyeball:PWMUDB:status_1\,
            status_0 => \LeftEyeball:PWMUDB:status_0\);

    \LeftEyeball:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_86,
            cs_addr_2 => \LeftEyeball:PWMUDB:tc_i\,
            cs_addr_1 => \LeftEyeball:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \LeftEyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \LeftEyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \LeftEyeball:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_86,
            cs_addr_2 => \LeftEyeball:PWMUDB:tc_i\,
            cs_addr_1 => \LeftEyeball:PWMUDB:runmode_enable\,
            cl0_comb => \LeftEyeball:PWMUDB:cmp1_less\,
            z0_comb => \LeftEyeball:PWMUDB:tc_i\,
            cl1_comb => \LeftEyeball:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \LeftEyeball:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \LeftEyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \LeftEyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \LeftEyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RightEyeball:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_124,
            control_7 => \RightEyeball:PWMUDB:control_7\,
            control_6 => \RightEyeball:PWMUDB:control_6\,
            control_5 => \RightEyeball:PWMUDB:control_5\,
            control_4 => \RightEyeball:PWMUDB:control_4\,
            control_3 => \RightEyeball:PWMUDB:control_3\,
            control_2 => \RightEyeball:PWMUDB:control_2\,
            control_1 => \RightEyeball:PWMUDB:control_1\,
            control_0 => \RightEyeball:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \RightEyeball:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_124,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RightEyeball:PWMUDB:status_3\,
            status_2 => \RightEyeball:PWMUDB:status_2\,
            status_1 => \RightEyeball:PWMUDB:status_1\,
            status_0 => \RightEyeball:PWMUDB:status_0\);

    \RightEyeball:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_124,
            cs_addr_2 => \RightEyeball:PWMUDB:tc_i\,
            cs_addr_1 => \RightEyeball:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \RightEyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \RightEyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \RightEyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \RightEyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \RightEyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RightEyeball:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_124,
            cs_addr_2 => \RightEyeball:PWMUDB:tc_i\,
            cs_addr_1 => \RightEyeball:PWMUDB:runmode_enable\,
            cl0_comb => \RightEyeball:PWMUDB:cmp1_less\,
            z0_comb => \RightEyeball:PWMUDB:tc_i\,
            cl1_comb => \RightEyeball:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \RightEyeball:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \RightEyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \RightEyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \RightEyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \RightEyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \RightEyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \RightEyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Eyelids:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_173,
            control_7 => \Eyelids:PWMUDB:control_7\,
            control_6 => \Eyelids:PWMUDB:control_6\,
            control_5 => \Eyelids:PWMUDB:control_5\,
            control_4 => \Eyelids:PWMUDB:control_4\,
            control_3 => \Eyelids:PWMUDB:control_3\,
            control_2 => \Eyelids:PWMUDB:control_2\,
            control_1 => \Eyelids:PWMUDB:control_1\,
            control_0 => \Eyelids:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Eyelids:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_173,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Eyelids:PWMUDB:status_3\,
            status_2 => \Eyelids:PWMUDB:status_2\,
            status_1 => \Eyelids:PWMUDB:status_1\,
            status_0 => \Eyelids:PWMUDB:status_0\);

    \Eyelids:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_173,
            cs_addr_2 => \Eyelids:PWMUDB:tc_i\,
            cs_addr_1 => \Eyelids:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Eyelids:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Eyelids:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Eyelids:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Eyelids:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Eyelids:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Eyelids:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Eyelids:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Eyelids:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Eyelids:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Eyelids:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Eyelids:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Eyelids:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Eyelids:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Eyelids:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_173,
            cs_addr_2 => \Eyelids:PWMUDB:tc_i\,
            cs_addr_1 => \Eyelids:PWMUDB:runmode_enable\,
            cl0_comb => \Eyelids:PWMUDB:cmp1_less\,
            z0_comb => \Eyelids:PWMUDB:tc_i\,
            cl1_comb => \Eyelids:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Eyelids:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Eyelids:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Eyelids:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Eyelids:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Eyelids:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Eyelids:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Eyelids:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Eyelids:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Eyelids:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Eyelids:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Eyelids:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Eyelids:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Eyelids:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Eyelids:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Mouth:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_233,
            control_7 => \Mouth:PWMUDB:control_7\,
            control_6 => \Mouth:PWMUDB:control_6\,
            control_5 => \Mouth:PWMUDB:control_5\,
            control_4 => \Mouth:PWMUDB:control_4\,
            control_3 => \Mouth:PWMUDB:control_3\,
            control_2 => \Mouth:PWMUDB:control_2\,
            control_1 => \Mouth:PWMUDB:control_1\,
            control_0 => \Mouth:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Mouth:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_233,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Mouth:PWMUDB:status_3\,
            status_2 => \Mouth:PWMUDB:status_2\,
            status_1 => \Mouth:PWMUDB:status_1\,
            status_0 => \Mouth:PWMUDB:status_0\);

    \Mouth:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_233,
            cs_addr_2 => \Mouth:PWMUDB:tc_i\,
            cs_addr_1 => \Mouth:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Mouth:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Mouth:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Mouth:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Mouth:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Mouth:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Mouth:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Mouth:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Mouth:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Mouth:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Mouth:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Mouth:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Mouth:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Mouth:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Mouth:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_233,
            cs_addr_2 => \Mouth:PWMUDB:tc_i\,
            cs_addr_1 => \Mouth:PWMUDB:runmode_enable\,
            cl0_comb => \Mouth:PWMUDB:cmp1_less\,
            z0_comb => \Mouth:PWMUDB:tc_i\,
            cl1_comb => \Mouth:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Mouth:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Mouth:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Mouth:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Mouth:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Mouth:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Mouth:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Mouth:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Mouth:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Mouth:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Mouth:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Mouth:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Mouth:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Mouth:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Mouth:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Neck:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_304,
            control_7 => \Neck:PWMUDB:control_7\,
            control_6 => \Neck:PWMUDB:control_6\,
            control_5 => \Neck:PWMUDB:control_5\,
            control_4 => \Neck:PWMUDB:control_4\,
            control_3 => \Neck:PWMUDB:control_3\,
            control_2 => \Neck:PWMUDB:control_2\,
            control_1 => \Neck:PWMUDB:control_1\,
            control_0 => \Neck:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Neck:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_304,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Neck:PWMUDB:status_3\,
            status_2 => \Neck:PWMUDB:status_2\,
            status_1 => \Neck:PWMUDB:status_1\,
            status_0 => \Neck:PWMUDB:status_0\);

    \Neck:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_304,
            cs_addr_2 => \Neck:PWMUDB:tc_i\,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Neck:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Neck:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Neck:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Neck:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Neck:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Neck:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Neck:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Neck:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Neck:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Neck:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Neck:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Neck:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Neck:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Neck:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_304,
            cs_addr_2 => \Neck:PWMUDB:tc_i\,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\,
            cl0_comb => \Neck:PWMUDB:cmp1_less\,
            z0_comb => \Neck:PWMUDB:tc_i\,
            cl1_comb => \Neck:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Neck:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Neck:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Neck:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Neck:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Neck:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Neck:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Neck:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Neck:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Neck:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Neck:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Neck:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Neck:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Neck:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Neck:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Base:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_859,
            control_7 => \Base:PWMUDB:control_7\,
            control_6 => \Base:PWMUDB:control_6\,
            control_5 => \Base:PWMUDB:control_5\,
            control_4 => \Base:PWMUDB:control_4\,
            control_3 => \Base:PWMUDB:control_3\,
            control_2 => \Base:PWMUDB:control_2\,
            control_1 => \Base:PWMUDB:control_1\,
            control_0 => \Base:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Base:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_859,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Base:PWMUDB:status_3\,
            status_2 => \Base:PWMUDB:status_2\,
            status_1 => \Base:PWMUDB:status_1\,
            status_0 => \Base:PWMUDB:status_0\);

    \Base:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_859,
            cs_addr_2 => \Base:PWMUDB:tc_i\,
            cs_addr_1 => \Base:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Base:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Base:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Base:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Base:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Base:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Base:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Base:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Base:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Base:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Base:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Base:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Base:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Base:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Base:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_859,
            cs_addr_2 => \Base:PWMUDB:tc_i\,
            cs_addr_1 => \Base:PWMUDB:runmode_enable\,
            cl0_comb => \Base:PWMUDB:cmp1_less\,
            z0_comb => \Base:PWMUDB:tc_i\,
            cl1_comb => \Base:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Base:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Base:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Base:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Base:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Base:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Base:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Base:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Base:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Base:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Base:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Base:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Base:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Base:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Base:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \LeftEyebrow:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyebrow:PWMUDB:runmode_enable\,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:control_7\);

    \LeftEyebrow:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyebrow:PWMUDB:prevCompare1\,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:cmp1_less\);

    \LeftEyebrow:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyebrow:PWMUDB:prevCompare2\,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:cmp2_less\);

    \LeftEyebrow:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyebrow:PWMUDB:status_0\,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:prevCompare1\,
            main_1 => \LeftEyebrow:PWMUDB:cmp1_less\);

    \LeftEyebrow:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyebrow:PWMUDB:status_1\,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:prevCompare2\,
            main_1 => \LeftEyebrow:PWMUDB:cmp2_less\);

    Net_47:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_47,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:runmode_enable\,
            main_1 => \LeftEyebrow:PWMUDB:cmp1_less\);

    Net_48:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_48,
            clock_0 => Net_31,
            main_0 => \LeftEyebrow:PWMUDB:runmode_enable\,
            main_1 => \LeftEyebrow:PWMUDB:cmp2_less\);

    \RightEyebrow:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyebrow:PWMUDB:runmode_enable\,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:control_7\);

    \RightEyebrow:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyebrow:PWMUDB:prevCompare1\,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:cmp1_less\);

    \RightEyebrow:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyebrow:PWMUDB:prevCompare2\,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:cmp2_less\);

    \RightEyebrow:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyebrow:PWMUDB:status_0\,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:prevCompare1\,
            main_1 => \RightEyebrow:PWMUDB:cmp1_less\);

    \RightEyebrow:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyebrow:PWMUDB:status_1\,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:prevCompare2\,
            main_1 => \RightEyebrow:PWMUDB:cmp2_less\);

    Net_61:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_61,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:runmode_enable\,
            main_1 => \RightEyebrow:PWMUDB:cmp1_less\);

    Net_62:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_62,
            clock_0 => Net_59,
            main_0 => \RightEyebrow:PWMUDB:runmode_enable\,
            main_1 => \RightEyebrow:PWMUDB:cmp2_less\);

    \LeftEyeball:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyeball:PWMUDB:runmode_enable\,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:control_7\);

    \LeftEyeball:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyeball:PWMUDB:prevCompare1\,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:cmp1_less\);

    \LeftEyeball:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyeball:PWMUDB:prevCompare2\,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:cmp2_less\);

    \LeftEyeball:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyeball:PWMUDB:status_0\,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:prevCompare1\,
            main_1 => \LeftEyeball:PWMUDB:cmp1_less\);

    \LeftEyeball:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LeftEyeball:PWMUDB:status_1\,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:prevCompare2\,
            main_1 => \LeftEyeball:PWMUDB:cmp2_less\);

    Net_88:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_88,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:runmode_enable\,
            main_1 => \LeftEyeball:PWMUDB:cmp1_less\);

    Net_89:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_89,
            clock_0 => Net_86,
            main_0 => \LeftEyeball:PWMUDB:runmode_enable\,
            main_1 => \LeftEyeball:PWMUDB:cmp2_less\);

    \RightEyeball:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyeball:PWMUDB:runmode_enable\,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:control_7\);

    \RightEyeball:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyeball:PWMUDB:prevCompare1\,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:cmp1_less\);

    \RightEyeball:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyeball:PWMUDB:prevCompare2\,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:cmp2_less\);

    \RightEyeball:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyeball:PWMUDB:status_0\,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:prevCompare1\,
            main_1 => \RightEyeball:PWMUDB:cmp1_less\);

    \RightEyeball:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RightEyeball:PWMUDB:status_1\,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:prevCompare2\,
            main_1 => \RightEyeball:PWMUDB:cmp2_less\);

    Net_126:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_126,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:runmode_enable\,
            main_1 => \RightEyeball:PWMUDB:cmp1_less\);

    Net_127:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_127,
            clock_0 => Net_124,
            main_0 => \RightEyeball:PWMUDB:runmode_enable\,
            main_1 => \RightEyeball:PWMUDB:cmp2_less\);

    \Eyelids:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelids:PWMUDB:runmode_enable\,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:control_7\);

    \Eyelids:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelids:PWMUDB:prevCompare1\,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:cmp1_less\);

    \Eyelids:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelids:PWMUDB:prevCompare2\,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:cmp2_less\);

    \Eyelids:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelids:PWMUDB:status_0\,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:prevCompare1\,
            main_1 => \Eyelids:PWMUDB:cmp1_less\);

    \Eyelids:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelids:PWMUDB:status_1\,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:prevCompare2\,
            main_1 => \Eyelids:PWMUDB:cmp2_less\);

    Net_175:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_175,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:runmode_enable\,
            main_1 => \Eyelids:PWMUDB:cmp1_less\);

    Net_176:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_176,
            clock_0 => Net_173,
            main_0 => \Eyelids:PWMUDB:runmode_enable\,
            main_1 => \Eyelids:PWMUDB:cmp2_less\);

    \Mouth:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Mouth:PWMUDB:runmode_enable\,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:control_7\);

    \Mouth:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Mouth:PWMUDB:prevCompare1\,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:cmp1_less\);

    \Mouth:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Mouth:PWMUDB:prevCompare2\,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:cmp2_less\);

    \Mouth:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Mouth:PWMUDB:status_0\,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:prevCompare1\,
            main_1 => \Mouth:PWMUDB:cmp1_less\);

    \Mouth:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Mouth:PWMUDB:status_1\,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:prevCompare2\,
            main_1 => \Mouth:PWMUDB:cmp2_less\);

    Net_235:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_235,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:runmode_enable\,
            main_1 => \Mouth:PWMUDB:cmp1_less\);

    Net_236:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_236,
            clock_0 => Net_233,
            main_0 => \Mouth:PWMUDB:runmode_enable\,
            main_1 => \Mouth:PWMUDB:cmp2_less\);

    \Neck:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:runmode_enable\,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:control_7\);

    \Neck:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:prevCompare1\,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:cmp1_less\);

    \Neck:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:prevCompare2\,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:cmp2_less\);

    \Neck:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:status_0\,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:prevCompare1\,
            main_1 => \Neck:PWMUDB:cmp1_less\);

    \Neck:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:status_1\,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:prevCompare2\,
            main_1 => \Neck:PWMUDB:cmp2_less\);

    Net_306:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_306,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:runmode_enable\,
            main_1 => \Neck:PWMUDB:cmp1_less\);

    Net_307:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_307,
            clock_0 => Net_304,
            main_0 => \Neck:PWMUDB:runmode_enable\,
            main_1 => \Neck:PWMUDB:cmp2_less\);

    \Base:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Base:PWMUDB:runmode_enable\,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:control_7\);

    \Base:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Base:PWMUDB:prevCompare1\,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:cmp1_less\);

    \Base:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Base:PWMUDB:prevCompare2\,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:cmp2_less\);

    \Base:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Base:PWMUDB:status_0\,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:prevCompare1\,
            main_1 => \Base:PWMUDB:cmp1_less\);

    \Base:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Base:PWMUDB:status_1\,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:prevCompare2\,
            main_1 => \Base:PWMUDB:cmp2_less\);

    Net_861:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_861,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:runmode_enable\,
            main_1 => \Base:PWMUDB:cmp1_less\);

    Net_862:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_862,
            clock_0 => Net_859,
            main_0 => \Base:PWMUDB:runmode_enable\,
            main_1 => \Base:PWMUDB:cmp2_less\);

END __DEFAULT__;
