Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ../../ToDo und Dokumente/Practice_No_5_Win/Task4_Animation/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to ../../ToDo und Dokumente/Practice_No_5_Win/Task4_Animation/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: E_TX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "E_TX.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "E_TX"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : E_TX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Thomes/Desktop/UART/UART VHDL/TRANSMITT.vhd" in Library work.
Architecture a_transmitt of Entity e_transmitt is up to date.
Compiling vhdl file "C:/Users/Thomes/Desktop/UART/UART VHDL/GENERATE_PARITYBIT.vhd" in Library work.
Architecture a_generate_paritybit of Entity e_generate_paritybit is up to date.
Compiling vhdl file "C:/Users/Thomes/Desktop/UART/UART VHDL/BUFFER.vhd" in Library work.
Architecture a_buffer of Entity e_buffer is up to date.
Compiling vhdl file "C:/Users/Thomes/Desktop/UART/UART VHDL/TX.vhd" in Library work.
Architecture e_tx of Entity e_tx is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <E_TX> in library <work> (architecture <e_tx>).

Analyzing hierarchy for entity <E_TRANSMITT> in library <work> (architecture <a_transmitt>).

Analyzing hierarchy for entity <E_GENERATE_PARITYBIT> in library <work> (architecture <a_generate_paritybit>).

Analyzing hierarchy for entity <E_BUFFER> in library <work> (architecture <a_buffer>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <E_TX> in library <work> (Architecture <e_tx>).
WARNING:Xst:819 - "C:/Users/Thomes/Desktop/UART/UART VHDL/TX.vhd" line 172: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <E_TX_Reset>
INFO:Xst:2679 - Register <S_BUFFER_Save> in unit <E_TX> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <E_TX> analyzed. Unit <E_TX> generated.

Analyzing Entity <E_TRANSMITT> in library <work> (Architecture <a_transmitt>).
WARNING:Xst:819 - "C:/Users/Thomes/Desktop/UART/UART VHDL/TRANSMITT.vhd" line 56: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <E_TRANSMITT_Enable>, <Last_Enable_Value>
ERROR:Xst:827 - "C:/Users/Thomes/Desktop/UART/UART VHDL/TRANSMITT.vhd" line 56: Signal Current_State cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
--> 

Total memory usage is 173088 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

