// Seed: 2720077682
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  logic id_7;
  assign id_5 = 1 < id_2;
endmodule
