-- Register bank block
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity registerbank is
    port(clk, nrst, new_game, win, lose, tie, rst_statistics : in std_logic; -- Single inputs
          Games, Wins, Loses, Ties  : out std_logic_vector(3 downto 0));	-- Bus outputs
end registerbank;

architecture dev2 of registerbank is
	
Begin
Process (clk)
    Begin
        if (clk'event and clk='1') then
            if (nrst = '0') then	-- Reset
                Games <= "0000";
                Wins <= "0000";
                Loses <= "0000";
                Ties <= "0000";
            else
				if (new_game = '1') then Games <= Games + 1; end if;
				if (win = '1') then Games <= Games + 1; end if;
				if (tie = '1') then Games <= Games + 1; end if;
				if (loses = '1') then Loses <= Loses + 1; end if;
				if (rst_statistics = '1') then 
					Games <= "0000";
					Wins <= "0000";
					Loses <= "0000";
					Ties <= "0000"; end if;
            end if;
        end if;
    end Process;
							
end dev2;