Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/zhangshuqi/ISE.text/LEDP2S/FZ_isim_beh.exe -prj /home/zhangshuqi/ISE.text/LEDP2S/FZ_beh.prj work.FZ work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/zhangshuqi/ISE.text/LEDP2S/Shfitreg9b.v" into library work
Analyzing Verilog file "/home/zhangshuqi/ISE.text/LEDP2S/ShfitReg8b.v" into library work
Analyzing Verilog file "/home/zhangshuqi/ISE.text/LEDP2S/Top.v" into library work
Analyzing Verilog file "/home/zhangshuqi/ISE.text/LEDP2S/FZ.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95668 KB
Fuse CPU Usage: 780 ms
Compiling module AND2
Compiling module INV
Compiling module NOR2
Compiling module FD
Compiling module OR2
Compiling module ShfitReg9b
Compiling module ShfitReg8b
Compiling module Top
Compiling module FZ
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable /home/zhangshuqi/ISE.text/LEDP2S/FZ_isim_beh.exe
Fuse Memory Usage: 393908 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 380 ms
