Parsed I instruction - opcode: lw, rt: 2, rs: 0, immediate: 8
Parsed I instruction - opcode: lw, rt: 3, rs: 0, immediate: 16
Parsed beq instruction - opcode: beq, rs: 2, rt: 3, immediate: 1
Parsed R instruction - opcode: add, rd: 4, rs: 2, rt: 3
Parsed I instruction - opcode: sw, rt: 4, rs: 0, immediate: 24

Cycle 1
lw: IF

Cycle 2
lw: ID
lw: IF

Cycle 3
lw: EX RegDst=0 ALUSrc=1 Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemToReg=1
lw: ID
beq: IF

Cycle 4
lw: MEM Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemToReg=1
lw: EX RegDst=0 ALUSrc=1 Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemToReg=1
beq: ID
add: IF

Cycle 5
lw: WB RegWrite=1 MemToReg=1
lw: MEM Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemToReg=1
beq: ID
add: IF

Cycle 6
lw: WB RegWrite=1 MemToReg=1
beq: ID
add: IF

Cycle 7
beq: EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sw: IF

Cycle 8
beq: MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sw: ID

Cycle 9
beq: WB RegWrite=0 MemToReg=X
sw: EX RegDst=X ALUSrc=1 Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X

Cycle 10
sw: MEM Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X

Cycle 11
sw: WB RegWrite=0 MemToReg=X

Final Result:

Total Cycles: 11

Final Register Values:
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 

Final Memory Values:
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
