--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 30 20:31:39 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     detector_sequencia_110
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.215ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             current_state_i0  (from clk_c +)
   Destination:    FD1S3IX    D              current_state_i0  (to clk_c +)

   Delay:                   9.390ns  (18.8% logic, 81.2% route), 11 logic levels.

 Constraint Details:

      9.390ns data_path current_state_i0 to current_state_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.215ns

 Path Details: current_state_i0 to current_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_i0 (from clk_c)
Route        34   e 1.825                                  current_state[0]
LUT4        ---     0.166              A to Z              i1_2_lut
Route        17   e 1.586                                  cnt_31__N_69
LUT4        ---     0.166              C to Z              i739_4_lut
Route         3   e 1.239                                  cnt[20]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_498_20
Route         1   e 0.020                                  n790
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_22
Route         1   e 0.020                                  n791
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_24
Route         1   e 0.020                                  n792
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_26
Route         1   e 0.020                                  n793
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_28
Route         1   e 0.020                                  n794
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_30
Route         1   e 0.020                                  n795
FCI_TO_F    ---     0.322            CIN to S[2]           add_498_32
Route        35   e 1.831                                  next_state_1__N_1[0]
LUT4        ---     0.166              B to Z              i347_3_lut
Route         1   e 1.020                                  n581
                  --------
                    9.390  (18.8% logic, 81.2% route), 11 logic levels.


Error:  The following path violates requirements by 4.215ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             current_state_i1  (from clk_c +)
   Destination:    FD1S3IX    D              current_state_i0  (to clk_c +)

   Delay:                   9.390ns  (18.8% logic, 81.2% route), 11 logic levels.

 Constraint Details:

      9.390ns data_path current_state_i1 to current_state_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.215ns

 Path Details: current_state_i1 to current_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_i1 (from clk_c)
Route        34   e 1.825                                  Y_c_1
LUT4        ---     0.166              B to Z              i1_2_lut
Route        17   e 1.586                                  cnt_31__N_69
LUT4        ---     0.166              C to Z              i739_4_lut
Route         3   e 1.239                                  cnt[20]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_498_20
Route         1   e 0.020                                  n790
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_22
Route         1   e 0.020                                  n791
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_24
Route         1   e 0.020                                  n792
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_26
Route         1   e 0.020                                  n793
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_28
Route         1   e 0.020                                  n794
FCI_TO_FCO  ---     0.051            CIN to COUT           add_498_30
Route         1   e 0.020                                  n795
FCI_TO_F    ---     0.322            CIN to S[2]           add_498_32
Route        35   e 1.831                                  next_state_1__N_1[0]
LUT4        ---     0.166              B to Z              i347_3_lut
Route         1   e 1.020                                  n581
                  --------
                    9.390  (18.8% logic, 81.2% route), 11 logic levels.


Passed:  The following path meets requirements by 1.799ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             current_state_i0  (from clk_c +)
   Destination:    FD1S3AX    D              current_state_i1  (to clk_c +)

   Delay:                   3.376ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      3.376ns data_path current_state_i0 to current_state_i1 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.799ns

 Path Details: current_state_i0 to current_state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_i0 (from clk_c)
Route        34   e 1.825                                  current_state[0]
LUT4        ---     0.166              A to Z              i291_2_lut
Route         1   e 1.020                                  next_state[1]
                  --------
                    3.376  (15.7% logic, 84.3% route), 2 logic levels.

Warning: 9.215 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     9.215 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cnt[20]                                 |       3|       2|     99.00%
                                        |        |        |
cnt_31__N_69                            |      17|       2|     99.00%
                                        |        |        |
n581                                    |       1|       2|     99.00%
                                        |        |        |
n790                                    |       1|       2|     99.00%
                                        |        |        |
n791                                    |       1|       2|     99.00%
                                        |        |        |
n792                                    |       1|       2|     99.00%
                                        |        |        |
n793                                    |       1|       2|     99.00%
                                        |        |        |
n794                                    |       1|       2|     99.00%
                                        |        |        |
n795                                    |       1|       2|     99.00%
                                        |        |        |
next_state_1__N_1[0]                    |      35|       2|     99.00%
                                        |        |        |
Y_c_1                                   |      34|       1|     50.00%
                                        |        |        |
current_state[0]                        |      34|       1|     50.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 2  Score: 8430

Constraints cover  6 paths, 14 nets, and 19 connections (6.2% coverage)


Peak memory: 113377280 bytes, TRCE: 233472 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 
