load ./cap.so
options debug

verilog
paramset mycap va_cap;
	.capacitance = 4;
endparamset

mycap c1 (0,n1);
spice

.param iv=0.
.param pv=1.
.param delay=1m

v1 nv 0 pulse iv=iv pv=pv rise=1m delay=delay ac 1
r1 nv n1 .1
rb nv nb .1
* built in, for reference
cb 0 nb 4

.print tran v(nodes)

.tran 0 1 .1 trace=n basic

.param delay=1.5
.param iv=1
.param pv=0

.mark
.tran 2 basic

.echo
.param pv=-1

.tran 2 basic

.end
