###############################################################
#  Generated by:      Cadence Innovus 16.13-s045_1
#  OS:                Linux x86_64(Host ID ylva.fransg.eit.lth.se)
#  Generated on:      Wed Feb 28 12:53:34 2024
#  Design:            TOP_with_pads
#  Command:           report_ccopt_skew_groups -filename ./skewgrp.rpt 
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Ignore Sinks
---------------------------------------------------------------------
clk/Clock_constraints       1             1239                0
---------------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner     Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SS:setup.early    clk/Clock_constraints        -        0.486     0.599     0.575        0.028       ignored                  -         0.113                 -
SS:setup.late     clk/Clock_constraints    *1.000       1.010     1.128     1.101        0.029       auto computed        0.137         0.118    91.2% {1.044, 1.113, 1.128}
FF:hold.early     clk/Clock_constraints        -        0.142     0.173     0.166        0.007       ignored                  -         0.031                 -
FF:hold.late      clk/Clock_constraints        -        0.648     0.680     0.672        0.008       ignored                  -         0.032                 -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------------
Timing Corner     Skew Group               Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------------
SS:setup.early    clk/Clock_constraints    0.486       1       0.599       2
-    min TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-    max TOP_module/controller_use/s_reg1_reg[36]/CP
SS:setup.late     clk/Clock_constraints    1.010       3       1.128       4
-    min TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-    max TOP_module/controller_use/s_reg1_reg[36]/CP
FF:hold.early     clk/Clock_constraints    0.142       5       0.173       6
-    min TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-    max TOP_module/controller_use/s_reg1_reg[36]/CP
FF:hold.late      clk/Clock_constraints    0.648       7       0.680       8
-    min TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-    max TOP_module/Ram_controller_use/s_mu_in_reg[169]/CP
-------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, min clock_path:
========================================================

PathID    : 1
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
Delay     : 0.486

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.049   0.051   0.019  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.051   0.019  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.066   0.117   0.026  0.006  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.117   0.026  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.076   0.193   0.068  0.131  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/A
-     HS65_LL_CNBFX41   rise   0.064   0.257   0.153  -      (390.790,221.930)   738.605   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/Z
-     HS65_LL_CNBFX41   rise   0.217   0.473   0.178  0.197  (390.035,221.425)     1.260    100    
TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-     HS65_LL_DFPQX9    rise   0.012   0.486   0.180  -      (345.150,221.990)    45.450   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, max clock_path:
========================================================

PathID    : 2
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/controller_use/s_reg1_reg[12]/CP
Delay     : 0.599

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.049   0.051   0.019  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.051   0.019  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.066   0.117   0.026  0.006  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.117   0.026  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.076   0.193   0.068  0.131  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/A
-     HS65_LL_CNBFX82   rise   0.061   0.254   0.152  -      (453.400,322.780)   684.245   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/Z
-     HS65_LL_CNBFX82   rise   0.156   0.409   0.053  0.093  (454.700,323.170)     1.690      7    
TOP_module/CTS_ccl_BUF_clk_G0_L6_7/A
-     HS65_LL_CNBFX45   rise   0.007   0.416   0.055  -      (455.980,206.230)   118.220   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_7/Z
-     HS65_LL_CNBFX45   rise   0.167   0.583   0.181  0.223  (454.945,205.825)     1.440    100    
TOP_module/controller_use/s_reg1_reg[12]/CP
-     HS65_LL_DFPQX9    rise   0.016   0.599   0.182  -      (471.850,348.610)   159.690   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, min clock_path:
=======================================================

PathID    : 3
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
Delay     : 1.010

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.502   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.050   0.552   0.020  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.552   0.020  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.069   0.620   0.030  0.006  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.620   0.030  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.079   0.699   0.070  0.131  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/A
-     HS65_LL_CNBFX41   rise   0.068   0.767   0.163  -      (390.790,221.930)   738.605   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/Z
-     HS65_LL_CNBFX41   rise   0.229   0.996   0.196  0.197  (390.035,221.425)     1.260    100    
TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-     HS65_LL_DFPQX9    rise   0.014   1.010   0.198  -      (345.150,221.990)    45.450   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, max clock_path:
=======================================================

PathID    : 4
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/controller_use/s_reg1_reg[27]/CP
Delay     : 1.128

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.502   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.050   0.552   0.020  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.552   0.020  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.069   0.620   0.030  0.006  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.620   0.030  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.079   0.699   0.070  0.131  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/A
-     HS65_LL_CNBFX82   rise   0.064   0.763   0.163  -      (453.400,322.780)   684.245   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/Z
-     HS65_LL_CNBFX82   rise   0.163   0.926   0.057  0.093  (454.700,323.170)     1.690      7    
TOP_module/CTS_ccl_BUF_clk_G0_L6_7/A
-     HS65_LL_CNBFX45   rise   0.008   0.934   0.059  -      (455.980,206.230)   118.220   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_7/Z
-     HS65_LL_CNBFX45   rise   0.177   1.111   0.197  0.223  (454.945,205.825)     1.440    100    
TOP_module/controller_use/s_reg1_reg[27]/CP
-     HS65_LL_DFPQX9    rise   0.017   1.128   0.198  -      (478.650,353.810)   171.690   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, min clock_path:
=======================================================

PathID    : 5
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
Delay     : 0.142

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.018   0.007  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.018   0.007  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.019   0.038   0.009  0.005  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.038   0.009  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.022   0.059   0.018  0.108  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/A
-     HS65_LL_CNBFX41   rise   0.023   0.083   0.055  -      (390.790,221.930)   738.605   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/Z
-     HS65_LL_CNBFX41   rise   0.055   0.138   0.056  0.164  (390.035,221.425)     1.260    100    
TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-     HS65_LL_DFPQX9    rise   0.004   0.142   0.057  -      (345.150,221.990)    45.450   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, max clock_path:
=======================================================

PathID    : 6
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/controller_use/s_reg1_reg[12]/CP
Delay     : 0.173

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.018   0.007  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.018   0.007  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.019   0.038   0.009  0.005  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.038   0.009  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.022   0.059   0.018  0.108  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/A
-     HS65_LL_CNBFX82   rise   0.022   0.082   0.055  -      (453.400,322.780)   684.245   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/Z
-     HS65_LL_CNBFX82   rise   0.036   0.118   0.018  0.076  (454.700,323.170)     1.690      7    
TOP_module/CTS_ccl_BUF_clk_G0_L6_7/A
-     HS65_LL_CNBFX45   rise   0.003   0.121   0.018  -      (455.980,206.230)   118.220   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_7/Z
-     HS65_LL_CNBFX45   rise   0.048   0.168   0.056  0.184  (454.945,205.825)     1.440    100    
TOP_module/controller_use/s_reg1_reg[12]/CP
-     HS65_LL_DFPQX9    rise   0.005   0.173   0.056  -      (471.850,348.610)   159.690   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, min clock_path:
======================================================

PathID    : 7
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
Delay     : 0.648

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.001   0.503   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.519   0.007  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.519   0.007  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.020   0.539   0.010  0.005  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.539   0.010  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.022   0.560   0.018  0.108  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/A
-     HS65_LL_CNBFX41   rise   0.025   0.585   0.058  -      (390.790,221.930)   738.605   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_5/Z
-     HS65_LL_CNBFX41   rise   0.057   0.643   0.062  0.164  (390.035,221.425)     1.260    100    
TOP_module/multiply_unit_use/s_MU_out_reg[28]/CP
-     HS65_LL_DFPQX9    rise   0.005   0.648   0.063  -      (345.150,221.990)    45.450   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, max clock_path:
======================================================

PathID    : 8
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[152]/CP
Delay     : 0.680

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.001   0.503   0.003  -      (1095.355,268.665)  103.785   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.519   0.007  0.002  (1094.865,268.190)    0.965      1    
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.519   0.007  -      (1091.755,268.665)    3.585   -       
TOP_module/CTS_cmf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX14   rise   0.020   0.539   0.010  0.005  (1091.265,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX62   rise   0.000   0.539   0.010  -      (1084.190,268.750)    7.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX62   rise   0.022   0.560   0.018  0.108  (1083.095,268.230)    1.615      7    
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/A
-     HS65_LL_CNBFX82   rise   0.023   0.584   0.058  -      (453.400,322.780)   684.245   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_6/Z
-     HS65_LL_CNBFX82   rise   0.038   0.621   0.019  0.076  (454.700,323.170)     1.690      7    
TOP_module/CTS_ccl_BUF_clk_G0_L6_4/A
-     HS65_LL_CNBFX41   rise   0.004   0.625   0.020  -      (467.190,154.330)   181.330   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_4/Z
-     HS65_LL_CNBFX41   rise   0.048   0.673   0.061  0.165  (466.435,153.825)     1.260    100    
TOP_module/Ram_controller_use/s_mu_in_reg[152]/CP
-     HS65_LL_DFPQX9    rise   0.007   0.680   0.061  -      (352.750,190.790)   150.650   -       
---------------------------------------------------------------------------------------------------------

