// Seed: 3929627231
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd88,
    parameter id_8 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire _id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 'd0 : 1 'b0 +  id_7] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10
  );
endmodule
