# Reading pref.tcl
# do Porta_And_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/Porta_And.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:58 on May 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/Porta_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Porta_And
# -- Compiling architecture comportamento_Porta_And of Porta_And
# End time: 18:47:58 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:37 on May 03,2021
# vcom -reportprogress 300 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teste_bench_Porta_And
# -- Compiling architecture funcionamneto_test_bench of teste_bench_Porta_And
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:48:37 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:49 on May 03,2021
# vcom -reportprogress 300 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teste_bench_Porta_And
# -- Compiling architecture funcionamneto_test_bench of teste_bench_Porta_And
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:48:49 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:00 on May 03,2021
# vcom -reportprogress 300 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teste_bench_Porta_And
# -- Compiling architecture funcionamneto_test_bench of teste_bench_Porta_And
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Aula 2/teste_bench_Porta_And.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:49:00 on May 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vsim -gui -l msim_transcript work.teste_bench_porta_and
# vsim -gui -l msim_transcript work.teste_bench_porta_and 
# Start time: 18:49:56 on May 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teste_bench_porta_and(funcionamneto_test_bench)
# Loading work.porta_and(comportamento_porta_and)
add wave -position insertpoint  \
sim:/teste_bench_porta_and/a_tb \
sim:/teste_bench_porta_and/b_tb \
sim:/teste_bench_porta_and/x_tb
run
run
# WARNING: No extended dataflow license exists
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
run
run
run
run
# End time: 19:12:48 on May 03,2021, Elapsed time: 0:22:52
# Errors: 0, Warnings: 0
