[21234.744825] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744825] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.744826] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.744826] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.744827] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744827] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744827] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744828] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.744828] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.744828] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.744829] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.744829] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.744830] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744831] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.744832] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.744832] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.744833] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.744835] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.744836] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.744836] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.744837] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744839] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744840] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744840] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.744841] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.744844] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.744845] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.744846] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.744846] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.744850] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.744853] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.744855] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744856] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.744862] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.744863] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.744863] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.744864] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.744865] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.744866] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.744867] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.744868] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.744868] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.744869] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[21234.744870] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744871] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.744872] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.744872] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.744872] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744873] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744874] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744874] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.744875] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.744875] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.744876] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.744876] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.744876] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744877] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.744879] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.744879] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.744880] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.744881] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.744882] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.744883] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.744883] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744884] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744884] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744884] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.744885] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.744887] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.744888] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.744888] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.744890] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.744893] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.744893] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.744895] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744897] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.744904] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.744905] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.744905] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.744906] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.744907] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.744907] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.744908] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.744909] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.744909] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.744910] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[21234.744910] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744911] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.744911] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.744912] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.744912] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744912] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744913] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744913] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.744914] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.744914] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.744914] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.744915] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.744915] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744916] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.744916] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.744917] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.744917] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.744918] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.744919] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.744919] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.744920] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.744920] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744921] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.744921] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.744921] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.744922] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.744922] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.744924] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.744925] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.744926] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.744928] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.744929] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744930] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.744952] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.744958] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.744959] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.744959] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.744960] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.744961] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.744965] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.744970] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.744974] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.744980] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[21234.744984] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.744993] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745004] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745014] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745019] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745024] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745027] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745032] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745035] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745037] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745045] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745051] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745057] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745061] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745070] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745074] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745078] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745085] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745094] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745099] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745101] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745103] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745105] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745107] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745110] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745110] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745111] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745112] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745113] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745114] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745115] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745116] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745116] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745122] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745123] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745124] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745124] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745125] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745126] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745127] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745128] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745128] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745129] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[21234.745129] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745130] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745131] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745133] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745134] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745134] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745135] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745137] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745139] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745140] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745141] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745143] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745145] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745147] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745151] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745153] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745156] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745159] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745161] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745163] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745165] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745167] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745167] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745170] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745171] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745172] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745173] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745173] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745174] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745175] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745175] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745176] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745176] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745182] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745182] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745183] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745183] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745184] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745184] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745185] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745186] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745186] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745186] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[21234.745187] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745188] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745188] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745188] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745189] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745189] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745190] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745190] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745190] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745191] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745191] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745191] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745192] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745193] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745194] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745196] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745198] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745200] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745203] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745206] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745208] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745209] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745210] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745212] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745214] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745214] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745215] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745217] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745219] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745220] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745223] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745225] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745226] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745233] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e7fc[v] to 6809b20[p]
[21234.745234] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.745234] nvidia-uvm: v-p
[21234.745235] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745235] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745236] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.745236] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.745236] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.745237] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745238] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745238] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.745239] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.745240] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002e7fc]
[21234.745241] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.745241] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809b20]
[21234.745241] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.745242] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745242] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.745243] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745243] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.745244] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745244] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745245] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745245] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745246] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745246] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745246] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745247] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745247] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745247] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745248] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745248] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745249] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745249] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745250] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.745250] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.745251] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745252] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.745254] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745254] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745255] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745256] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745256] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745258] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745260] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745261] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745262] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745264] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745267] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745268] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745274] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745289] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745293] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745296] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745299] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745302] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745306] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745310] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745313] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745319] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745322] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[21234.745331] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745336] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745340] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745345] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745350] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745356] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745364] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745369] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745375] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745376] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745377] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745378] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745378] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745380] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745382] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745383] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745384] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745385] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745387] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745388] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745389] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745390] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745390] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745391] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745392] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745392] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745393] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745395] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745396] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745398] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745402] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745404] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745407] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745414] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e928[v] to 6809b30[p]
[21234.745415] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.745415] nvidia-uvm: v-p
[21234.745416] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745417] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745417] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.745418] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.745418] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.745419] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745419] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745420] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.745420] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.745421] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002e928]
[21234.745422] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.745423] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809b30]
[21234.745423] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.745423] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745424] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.745424] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745425] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.745425] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745426] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745426] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745426] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745427] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745427] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745428] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745428] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745428] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745429] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745429] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745430] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745430] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745430] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745431] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.745431] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.745432] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745435] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.745435] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745436] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745437] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745439] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745440] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745441] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745445] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745446] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745448] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745450] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745451] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745453] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745455] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745462] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745463] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745464] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745464] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745465] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745465] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745466] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745467] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745467] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745467] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[21234.745468] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745468] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745469] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745469] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745470] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745470] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745471] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745471] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745471] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745472] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745472] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745472] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745473] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745474] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745475] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745476] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745477] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745480] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745481] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745484] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745486] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745486] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745487] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745489] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745491] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745491] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745492] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745494] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745496] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745497] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745500] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745502] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745503] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745511] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ea54[v] to 6809b40[p]
[21234.745512] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.745513] nvidia-uvm: v-p
[21234.745513] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745514] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745514] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.745514] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.745515] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.745515] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745516] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745516] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.745517] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.745518] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002ea54]
[21234.745519] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.745519] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809b40]
[21234.745520] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.745520] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745520] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.745521] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745521] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.745522] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745522] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745523] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745523] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745524] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745524] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745524] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745525] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745525] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745525] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745526] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745526] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745527] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745527] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745528] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.745528] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.745529] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745530] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.745530] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745531] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745531] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745532] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745537] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745539] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745547] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745556] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745559] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745565] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745570] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745572] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745576] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745587] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745592] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745595] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745601] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745605] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745612] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745617] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745622] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745626] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745630] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[21234.745635] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745639] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745644] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745649] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745652] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745657] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745661] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745662] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745665] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745667] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745667] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745672] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745672] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745674] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745675] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745677] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745678] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745680] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745681] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745682] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745683] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745683] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745684] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745685] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745685] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745686] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745687] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745687] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745688] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745689] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745690] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745690] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745691] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745697] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745700] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745700] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745701] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745705] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745705] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745707] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745708] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745708] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745709] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[21234.745710] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745711] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745711] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745712] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745712] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745713] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745713] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745714] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745714] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745714] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745715] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745715] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745716] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745717] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745718] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745718] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745719] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745720] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745721] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745722] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745722] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745723] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745724] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745724] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745725] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745730] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ebfc[v] to 6809b60[p]
[21234.745732] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.745734] nvidia-uvm: v-p
[21234.745735] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745735] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745736] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.745739] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.745740] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.745741] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745745] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.745745] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.745748] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.745751] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002ebfc]
[21234.745753] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.745756] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809b60]
[21234.745758] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.745760] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745761] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.745761] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745763] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.745766] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745769] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745770] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745771] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745771] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745772] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745773] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745773] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745774] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745775] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745775] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745776] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745777] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.745777] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745779] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.745785] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.745786] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745795] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.745801] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745806] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745809] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745817] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745823] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745833] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745841] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745845] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745848] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745853] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745857] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745862] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745867] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745878] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745881] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745884] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745886] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745889] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745892] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745897] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745901] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745903] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745904] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[21234.745905] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745908] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745910] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745911] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745911] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745913] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745916] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745917] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745919] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745921] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745921] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745922] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745924] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745927] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745932] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745936] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745937] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745941] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745943] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745945] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745947] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745949] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745950] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745954] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745954] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745955] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745955] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.745956] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745956] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.745958] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745959] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.745959] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745960] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.745966] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.745967] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745968] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.745968] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.745969] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.745969] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.745970] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745971] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.745971] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.745972] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[21234.745972] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.745973] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.745973] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.745973] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.745974] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745974] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745975] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745975] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745975] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745976] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745976] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.745977] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.745977] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745978] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745979] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.745980] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.745981] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.745983] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.745985] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.745987] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.745989] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.745990] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745991] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.745993] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.745994] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.745995] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.745999] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746000] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746000] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746002] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746003] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746003] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746004] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746010] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002edb8[v] to 6809b80[p]
[21234.746010] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.746011] nvidia-uvm: v-p
[21234.746011] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746012] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746012] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.746012] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.746013] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.746013] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746014] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746015] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.746015] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.746016] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002edb8]
[21234.746017] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.746017] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809b80]
[21234.746018] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.746018] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746019] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.746019] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746020] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.746020] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746020] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746021] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746021] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746022] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746023] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746024] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746025] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746026] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746028] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746030] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746031] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746031] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746033] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746036] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.746036] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.746037] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746040] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.746042] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746043] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746044] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746046] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746048] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746049] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746049] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746051] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746053] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746054] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746057] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746059] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746060] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746068] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746069] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746069] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746070] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746070] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746070] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746072] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746073] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746073] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746074] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[21234.746075] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746076] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746076] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746077] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746083] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746084] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746085] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746086] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746086] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746093] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746096] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746103] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746108] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746113] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.746121] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.746127] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746134] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.746140] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.746145] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746150] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.746158] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746167] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746170] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746172] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746177] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746180] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746185] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746188] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746195] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746201] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746206] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746210] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746216] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746225] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002eee4[v] to 6809b90[p]
[21234.746225] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.746226] nvidia-uvm: v-p
[21234.746226] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746227] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746227] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.746228] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.746228] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.746230] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746231] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746231] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.746233] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.746234] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002eee4]
[21234.746235] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.746236] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809b90]
[21234.746236] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.746237] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746237] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.746238] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746239] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.746240] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746240] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746241] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746244] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746245] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746248] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746250] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746254] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746255] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746256] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746256] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746257] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746258] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746258] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746259] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.746259] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.746260] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746261] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.746261] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746262] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746262] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746263] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746263] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746263] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746264] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746264] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746265] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746265] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746266] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746266] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746267] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746273] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746274] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746274] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746274] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746275] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746275] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746278] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746279] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746282] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746283] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[21234.746285] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746288] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746288] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746290] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746293] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746293] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746294] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746296] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746299] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746300] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746302] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746304] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-133, count:1
[21234.746305] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746306] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746308] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746310] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746310] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746311] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746313] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746315] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746317] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746319] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746320] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746321] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746324] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746326] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.746328] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.746331] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746332] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.746335] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.746338] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746341] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.746343] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746343] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746344] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746346] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746348] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746349] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746350] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746351] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746353] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746354] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746357] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746364] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746367] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746382] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002f044[v] to 6809ba0[p]
[21234.746385] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.746388] nvidia-uvm: v-p
[21234.746388] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746391] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746396] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.746398] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.746401] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.746406] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746410] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746414] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.746420] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.746431] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002f044]
[21234.746440] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.746449] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809ba0]
[21234.746453] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.746456] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746459] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.746460] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746461] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.746462] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746462] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746463] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746464] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746465] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746465] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746466] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746466] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746467] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746468] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746469] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746469] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746470] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746471] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746472] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.746472] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.746474] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746475] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.746476] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746476] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746477] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746478] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746478] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746479] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746480] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746480] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746481] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746483] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746485] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746486] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746487] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746491] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002f0e0[v] to 6809bb0[p]
[21234.746494] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[21234.746495] nvidia-uvm: v-p
[21234.746497] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746499] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746500] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[21234.746500] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[21234.746501] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[21234.746501] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746504] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[21234.746506] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[21234.746507] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1]
[21234.746512] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:({ NvU32 _v = (((NvU32)((NvU64)(offset_in)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[2002f0e0]
[21234.746516] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0]
[21234.746517] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:({ NvU32 _v = (((NvU32)((NvU64)(offset_out)))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[6809bb0]
[21234.746519] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[21234.746520] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746521] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[21234.746521] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746526] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[21234.746526] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746527] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746527] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746528] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746529] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746529] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746530] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746531] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746531] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746532] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746533] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746533] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746534] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746535] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746536] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.746536] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.746538] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746539] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.746539] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746540] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746540] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746540] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746541] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746541] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746541] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746542] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746542] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746543] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746544] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746544] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746545] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746551] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746554] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746556] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746556] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746559] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746561] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746562] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746564] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746567] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746567] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[21234.746568] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746569] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746571] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746573] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746573] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746574] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746576] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746578] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746579] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746585] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746589] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746590] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746591] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746595] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.746600] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 !=
[21234.746605] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746612] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 3
[21234.746619] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:({ NvU32 _v = (va_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))<<((( (0 != 0) ? 31:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:0 )) % 32)+((( (0 != 0) ? 31:0 )) % 32)))); } while (0); } while (0); val; })[7f5b]
[21234.746623] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746629] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x0000000a)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[50000000]
[21234.746633] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746636] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746639] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746644] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746653] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746657] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746663] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746671] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746678] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746687] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746695] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746699] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746703] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.746714] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746718] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746721] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746724] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746727] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746731] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746735] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746745] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746749] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746750] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[21234.746752] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746755] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746756] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746759] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746760] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746764] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746764] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746766] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746769] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746770] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746773] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746775] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[21234.746778] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746779] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746780] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[21234.746781] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746782] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000700), d1:(NvU32)value-0, count:3
[21234.746782] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[21234.746783] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[21234.746784] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[21234.746785] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746786] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5[4], a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[21234.746787] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[21234.746788] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[21234.746788] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746789] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[21234.746790] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[21234.746791] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1: NVA16F_WFI, d1:0-0, count:1
[21234.746791] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746791] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746792] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746792] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746793] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746793] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746793] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000001)<<((( (0 != 0) ? 2:0 )) % 32))[1]
[21234.746794] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746794] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746795] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746795] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[21234.746795] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[21234.746796] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80]
[21234.746796] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:0[0]
[21234.746797] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 0:0 )) % 32)) | ({ NvU32 _v = (pdb_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 1:1 )) % 32)) | ((0x00000000)<<((( (0 != 0) ? 4:2 )) % 32)) | ({ NvU32 _v = (page_table_level); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))<<((( (0 != 0) ? 9:7 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 9:7 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 9:7 )) % 32)+((( (0 != 0) ? 9:7 )) % 32))))))); do { if (0) printk("
[21234.746798] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:((0x00000009)<<((( (0 != 0) ? 31:27 )) % 32)) | ({ NvU32 _v = (pdb_hi); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))<<((( (0 != 0) ? 26:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 26:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 26:0 )) % 32)+((( (0 != 0) ? 26:0 )) % 32)))); } while (0); } while (0); val; })[48000000]
[21234.746799] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[21234.746799] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746800] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1: (0x00000028), d1:0-0, count:4
[21234.746800] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[21234.746801] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:0[0]
[21234.746801] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:0[0]
[21234.746801] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:((0x00000000)<<((( (0 != 0) ? 2:0 )) % 32))[0]
[21234.746802] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:((0x00000005)<<((( (0 != 0) ? 31:27 )) % 32))[28000000]
[21234.746802] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[21234.746803] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746804] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[21234.746804] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[21234.746805] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[21234.888601] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
