arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	2.16	vpr	66.32 MiB		0.05	9216	-1	-1	3	0.22	-1	-1	33384	-1	52224	68	99	1	0	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T14:07:41	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	67916	99	130	363	493	1	251	298	12	12	144	clb	auto	27.2 MiB	0.07	2123	956	71938	16293	41024	14621	66.3 MiB	0.13	0.00	2.4179	2.17528	-218.072	-2.17528	2.17528	0.10	0.000566774	0.000528194	0.0443866	0.0413306	-1	-1	-1	-1	38	1635	13	5.66058e+06	4.21279e+06	319130.	2216.18	0.30	0.125839	0.115465	12522	62564	-1	1510	13	527	699	39509	12857	2.42438	2.42438	-235.756	-2.42438	0	0	406292.	2821.48	0.01	0.03	0.04	-1	-1	0.01	0.0210359	0.0196294	0.009312	0.2178	0.06504	0.7171	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	7.19	vpr	70.30 MiB		0.04	9216	-1	-1	15	0.30	-1	-1	34656	-1	54304	38	162	0	5	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T14:07:41	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	71992	162	96	999	932	1	689	301	16	16	256	mult_36	auto	30.8 MiB	0.25	9766	6065	92029	28051	60362	3616	70.3 MiB	0.40	0.01	24.6334	21.438	-1873.8	-21.438	21.438	0.20	0.00172954	0.00160688	0.169009	0.157822	-1	-1	-1	-1	44	11622	24	1.21132e+07	4.02797e+06	694168.	2711.59	3.29	0.733802	0.683514	24716	140770	-1	9735	18	2999	6038	833838	253666	22.4726	22.4726	-1989.35	-22.4726	0	0	904549.	3533.39	0.03	0.23	0.09	-1	-1	0.03	0.0978417	0.0926123	0.007754	0.3412	0.0161	0.6427	
