
BLOWFISH3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005698  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08005898  08005898  00006898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cbc  08005cbc  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005cbc  08005cbc  00006cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cc4  08005cc4  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cc4  08005cc4  00006cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005cc8  08005cc8  00006cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005ccc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200001d4  08005ea0  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08005ea0  0000744c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a76  00000000  00000000  00007202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fef  00000000  00000000  0001dc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000c032  00000000  00000000  00020c67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d88  00000000  00000000  0002cca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013c9  00000000  00000000  0002da28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000295aa  00000000  00000000  0002edf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a7a9  00000000  00000000  0005839b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fe863  00000000  00000000  00072b44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001713a7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003464  00000000  00000000  001713ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00174850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08005880 	.word	0x08005880

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08005880 	.word	0x08005880

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <__io_putchar>:
* @brief Retargets the C library printf function to the USART.
* @param None
* @retval None
*/
PUTCHAR_PROTOTYPE
{
 800061c:	b500      	push	{lr}
 800061e:	b083      	sub	sp, #12
/* Place your implementation of fputc here */
/* e.g. write a character to the USART1 and Loop until the end of transmission */
HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000620:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000624:	2201      	movs	r2, #1
{
 8000626:	9001      	str	r0, [sp, #4]
HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000628:	a901      	add	r1, sp, #4
 800062a:	4803      	ldr	r0, [pc, #12]	@ (8000638 <__io_putchar+0x1c>)
 800062c:	f001 fe24 	bl	8002278 <HAL_UART_Transmit>
return ch;
}
 8000630:	9801      	ldr	r0, [sp, #4]
 8000632:	b003      	add	sp, #12
 8000634:	f85d fb04 	ldr.w	pc, [sp], #4
 8000638:	200001f0 	.word	0x200001f0

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b530      	push	{r4, r5, lr}
 800063e:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000640:	2234      	movs	r2, #52	@ 0x34
 8000642:	2100      	movs	r1, #0
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	a808      	add	r0, sp, #32
 8000648:	f003 f8bd 	bl	80037c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	2300      	movs	r3, #0
 800064e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000652:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8000656:	9307      	str	r3, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8000658:	f000 fee6 	bl	8001428 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	4a22      	ldr	r2, [pc, #136]	@ (80006e8 <SystemClock_Config+0xac>)
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 9;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000660:	4b22      	ldr	r3, [pc, #136]	@ (80006ec <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000662:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000664:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000668:	6411      	str	r1, [r2, #64]	@ 0x40
 800066a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800066c:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000670:	9201      	str	r2, [sp, #4]
 8000672:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800067a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800067c:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067e:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000680:	940e      	str	r4, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000682:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000686:	9414      	str	r4, [sp, #80]	@ 0x50
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800068a:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800068e:	9902      	ldr	r1, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000690:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000694:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000698:	2304      	movs	r3, #4
 800069a:	e9cd 230f 	strd	r2, r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800069e:	23d8      	movs	r3, #216	@ 0xd8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a0:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLN = 216;
 80006a2:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a4:	2309      	movs	r3, #9
 80006a6:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f000 feff 	bl	80014ac <HAL_RCC_OscConfig>
 80006ae:	b108      	cbz	r0, 80006b4 <SystemClock_Config+0x78>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <SystemClock_Config+0x76>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006b4:	f000 fec0 	bl	8001438 <HAL_PWREx_EnableOverDrive>
 80006b8:	4603      	mov	r3, r0
 80006ba:	b108      	cbz	r0, 80006c0 <SystemClock_Config+0x84>
 80006bc:	b672      	cpsid	i
  while (1)
 80006be:	e7fe      	b.n	80006be <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c0:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006c2:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80006c6:	a803      	add	r0, sp, #12
 80006c8:	2107      	movs	r1, #7
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006d2:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006d6:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80006d8:	f001 f8de 	bl	8001898 <HAL_RCC_ClockConfig>
 80006dc:	b108      	cbz	r0, 80006e2 <SystemClock_Config+0xa6>
 80006de:	b672      	cpsid	i
  while (1)
 80006e0:	e7fe      	b.n	80006e0 <SystemClock_Config+0xa4>
}
 80006e2:	b017      	add	sp, #92	@ 0x5c
 80006e4:	bd30      	pop	{r4, r5, pc}
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40007000 	.word	0x40007000

080006f0 <main>:
{
 80006f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006f4:	b09e      	sub	sp, #120	@ 0x78
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	2400      	movs	r4, #0
  HAL_Init();
 80006f8:	f000 fb18 	bl	8000d2c <HAL_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fc:	2501      	movs	r5, #1
  SystemClock_Config();
 80006fe:	f7ff ff9d 	bl	800063c <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000702:	4b83      	ldr	r3, [pc, #524]	@ (8000910 <main+0x220>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000704:	9415      	str	r4, [sp, #84]	@ 0x54
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000706:	f244 0181 	movw	r1, #16513	@ 0x4081
 800070a:	4882      	ldr	r0, [pc, #520]	@ (8000914 <main+0x224>)
  huart3.Instance = USART3;
 800070c:	f8df 9238 	ldr.w	r9, [pc, #568]	@ 8000948 <main+0x258>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
 8000714:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000718:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800071a:	f042 0204 	orr.w	r2, r2, #4
 800071e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000720:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000722:	f002 0204 	and.w	r2, r2, #4
 8000726:	9201      	str	r2, [sp, #4]
 8000728:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800072a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800072c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000730:	631a      	str	r2, [r3, #48]	@ 0x30
 8000732:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000734:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000738:	9202      	str	r2, [sp, #8]
 800073a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800073e:	f042 0202 	orr.w	r2, r2, #2
 8000742:	631a      	str	r2, [r3, #48]	@ 0x30
 8000744:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000746:	f002 0202 	and.w	r2, r2, #2
 800074a:	9203      	str	r2, [sp, #12]
 800074c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800074e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000750:	f042 0208 	orr.w	r2, r2, #8
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
 8000756:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000758:	f002 0208 	and.w	r2, r2, #8
 800075c:	9204      	str	r2, [sp, #16]
 800075e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000760:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000762:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000766:	631a      	str	r2, [r3, #48]	@ 0x30
 8000768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800076a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800076e:	9205      	str	r2, [sp, #20]
 8000770:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000774:	f042 0201 	orr.w	r2, r2, #1
 8000778:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800077a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	9306      	str	r3, [sp, #24]
 8000784:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000786:	f000 fe4b 	bl	8001420 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800078a:	4622      	mov	r2, r4
 800078c:	2140      	movs	r1, #64	@ 0x40
 800078e:	4862      	ldr	r0, [pc, #392]	@ (8000918 <main+0x228>)
 8000790:	f000 fe46 	bl	8001420 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000794:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000798:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800079c:	a911      	add	r1, sp, #68	@ 0x44
 800079e:	485f      	ldr	r0, [pc, #380]	@ (800091c <main+0x22c>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007a0:	9211      	str	r2, [sp, #68]	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007a2:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007a6:	f000 fc37 	bl	8001018 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80007aa:	f244 0381 	movw	r3, #16513	@ 0x4081
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ae:	a911      	add	r1, sp, #68	@ 0x44
 80007b0:	4858      	ldr	r0, [pc, #352]	@ (8000914 <main+0x224>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80007b2:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	9414      	str	r4, [sp, #80]	@ 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b6:	e9cd 5412 	strd	r5, r4, [sp, #72]	@ 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ba:	f000 fc2d 	bl	8001018 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007be:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007c0:	a911      	add	r1, sp, #68	@ 0x44
 80007c2:	4855      	ldr	r0, [pc, #340]	@ (8000918 <main+0x228>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007c4:	e9cd 3511 	strd	r3, r5, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f000 fc24 	bl	8001018 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d0:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007d2:	4851      	ldr	r0, [pc, #324]	@ (8000918 <main+0x228>)
 80007d4:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d8:	e9cd 3411 	strd	r3, r4, [sp, #68]	@ 0x44
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007dc:	f000 fc1c 	bl	8001018 <HAL_GPIO_Init>
  huart3.Instance = USART3;
 80007e0:	4b4f      	ldr	r3, [pc, #316]	@ (8000920 <main+0x230>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007e2:	4648      	mov	r0, r9
  huart3.Init.Parity = UART_PARITY_NONE;
 80007e4:	f8c9 4010 	str.w	r4, [r9, #16]
  huart3.Instance = USART3;
 80007e8:	f8c9 3000 	str.w	r3, [r9]
  huart3.Init.BaudRate = 115200;
 80007ec:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f0:	f8c9 4018 	str.w	r4, [r9, #24]
  huart3.Init.BaudRate = 115200;
 80007f4:	f8c9 3004 	str.w	r3, [r9, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007f8:	230c      	movs	r3, #12
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007fa:	f8c9 4024 	str.w	r4, [r9, #36]	@ 0x24
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007fe:	f8c9 3014 	str.w	r3, [r9, #20]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000802:	e9c9 4402 	strd	r4, r4, [r9, #8]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000806:	e9c9 4407 	strd	r4, r4, [r9, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800080a:	f002 fa3b 	bl	8002c84 <HAL_UART_Init>
 800080e:	b108      	cbz	r0, 8000814 <main+0x124>
 8000810:	b672      	cpsid	i
  while (1)
 8000812:	e7fe      	b.n	8000812 <main+0x122>
  htim11.Instance = TIM11;
 8000814:	f8df 8134 	ldr.w	r8, [pc, #308]	@ 800094c <main+0x25c>
  htim11.Init.Prescaler = 95;
 8000818:	235f      	movs	r3, #95	@ 0x5f
 800081a:	4a42      	ldr	r2, [pc, #264]	@ (8000924 <main+0x234>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081c:	f8c8 0008 	str.w	r0, [r8, #8]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000820:	f8c8 0010 	str.w	r0, [r8, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000824:	f8c8 0018 	str.w	r0, [r8, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000828:	4640      	mov	r0, r8
  htim11.Init.Prescaler = 95;
 800082a:	e9c8 2300 	strd	r2, r3, [r8]
  htim11.Init.Period = 65535;
 800082e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000832:	f8c8 300c 	str.w	r3, [r8, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000836:	f001 fc2d 	bl	8002094 <HAL_TIM_Base_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	b108      	cbz	r0, 8000842 <main+0x152>
 800083e:	b672      	cpsid	i
  while (1)
 8000840:	e7fe      	b.n	8000840 <main+0x150>
  hcrc.Instance = CRC;
 8000842:	4839      	ldr	r0, [pc, #228]	@ (8000928 <main+0x238>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000844:	8083      	strh	r3, [r0, #4]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000846:	6205      	str	r5, [r0, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000848:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcrc.Instance = CRC;
 800084c:	4b37      	ldr	r3, [pc, #220]	@ (800092c <main+0x23c>)
 800084e:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000850:	f000 fb0e 	bl	8000e70 <HAL_CRC_Init>
 8000854:	b938      	cbnz	r0, 8000866 <main+0x176>
  hrng.Instance = RNG;
 8000856:	4836      	ldr	r0, [pc, #216]	@ (8000930 <main+0x240>)
 8000858:	4b36      	ldr	r3, [pc, #216]	@ (8000934 <main+0x244>)
 800085a:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800085c:	f001 fbfe 	bl	800205c <HAL_RNG_Init>
 8000860:	b118      	cbz	r0, 800086a <main+0x17a>
 8000862:	b672      	cpsid	i
  while (1)
 8000864:	e7fe      	b.n	8000864 <main+0x174>
 8000866:	b672      	cpsid	i
 8000868:	e7fe      	b.n	8000868 <main+0x178>
  uint32_t key[4] = { 0xABCDEFAB, 0xCDEFABCD, 0xEFABCDEF, 0xABCDEFAB };
 800086a:	4c33      	ldr	r4, [pc, #204]	@ (8000938 <main+0x248>)
  HAL_TIM_Base_Start(&htim11);
 800086c:	4640      	mov	r0, r8
 800086e:	f001 fcb5 	bl	80021dc <HAL_TIM_Base_Start>
  uint32_t key[4] = { 0xABCDEFAB, 0xCDEFABCD, 0xEFABCDEF, 0xABCDEFAB };
 8000872:	ad0d      	add	r5, sp, #52	@ 0x34
  uint32_t msg[2] = { 0x12300325, 0x89646238 };
 8000874:	ae07      	add	r6, sp, #28
           uart_buf_len = sprintf(uart_buf,
 8000876:	f8df a0d8 	ldr.w	sl, [pc, #216]	@ 8000950 <main+0x260>
  uint32_t key[4] = { 0xABCDEFAB, 0xCDEFABCD, 0xEFABCDEF, 0xABCDEFAB };
 800087a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800087e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  uint32_t msg[2] = { 0x12300325, 0x89646238 };
 8000882:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  BLOWFISH3_enc(ct, msg, key);
 8000886:	462a      	mov	r2, r5
  uint32_t msg[2] = { 0x12300325, 0x89646238 };
 8000888:	e886 0003 	stmia.w	r6, {r0, r1}
  BLOWFISH3_enc(ct, msg, key);
 800088c:	4631      	mov	r1, r6
 800088e:	a809      	add	r0, sp, #36	@ 0x24
 8000890:	f000 f9a6 	bl	8000be0 <BLOWFISH3_enc>
  BLOWFISH3_dec(dt, ct,  key);
 8000894:	462a      	mov	r2, r5
 8000896:	a909      	add	r1, sp, #36	@ 0x24
 8000898:	a80b      	add	r0, sp, #44	@ 0x2c
 800089a:	f000 f9cd 	bl	8000c38 <BLOWFISH3_dec>
  printf("Plaintext: { %08lx %08lx }\r\n",
 800089e:	4827      	ldr	r0, [pc, #156]	@ (800093c <main+0x24c>)
 80008a0:	e9dd 2107 	ldrd	r2, r1, [sp, #28]
 80008a4:	f002 ff18 	bl	80036d8 <iprintf>
  printf("Ciphertext: { %08lx %08lx }\r\n",
 80008a8:	4825      	ldr	r0, [pc, #148]	@ (8000940 <main+0x250>)
 80008aa:	e9dd 2109 	ldrd	r2, r1, [sp, #36]	@ 0x24
 80008ae:	f002 ff13 	bl	80036d8 <iprintf>
  printf("Deciphered: { %08lx %08lx }\r\n",
 80008b2:	4824      	ldr	r0, [pc, #144]	@ (8000944 <main+0x254>)
 80008b4:	e9dd 210b 	ldrd	r2, r1, [sp, #44]	@ 0x2c
 80008b8:	f002 ff0e 	bl	80036d8 <iprintf>
           uint32_t start = __HAL_TIM_GET_COUNTER(&htim11);
 80008bc:	f8d8 3000 	ldr.w	r3, [r8]
 80008c0:	2464      	movs	r4, #100	@ 0x64
 80008c2:	6a5f      	ldr	r7, [r3, #36]	@ 0x24
               BLOWFISH3_enc(ct, msg, key);
 80008c4:	462a      	mov	r2, r5
 80008c6:	4631      	mov	r1, r6
 80008c8:	a809      	add	r0, sp, #36	@ 0x24
 80008ca:	f000 f989 	bl	8000be0 <BLOWFISH3_enc>
               BLOWFISH3_dec(dt, ct,  key);
 80008ce:	462a      	mov	r2, r5
 80008d0:	a909      	add	r1, sp, #36	@ 0x24
 80008d2:	a80b      	add	r0, sp, #44	@ 0x2c
 80008d4:	f000 f9b0 	bl	8000c38 <BLOWFISH3_dec>
           for(int i = 0; i < 100; i++) {
 80008d8:	3c01      	subs	r4, #1
 80008da:	d1f3      	bne.n	80008c4 <main+0x1d4>
           dummy = dt[0];
 80008dc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
           uart_buf_len = sprintf(uart_buf,
 80008de:	4651      	mov	r1, sl
           uint32_t stop    = __HAL_TIM_GET_COUNTER(&htim11);
 80008e0:	f8d8 3000 	ldr.w	r3, [r8]
           uart_buf_len = sprintf(uart_buf,
 80008e4:	a811      	add	r0, sp, #68	@ 0x44
           dummy = dt[0];
 80008e6:	9200      	str	r2, [sp, #0]
           uint32_t stop    = __HAL_TIM_GET_COUNTER(&htim11);
 80008e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                                : (0xFFFF - start + stop + 1);
 80008ea:	429f      	cmp	r7, r3
 80008ec:	bf88      	it	hi
 80008ee:	f503 3380 	addhi.w	r3, r3, #65536	@ 0x10000
 80008f2:	1bda      	subs	r2, r3, r7
           uart_buf_len = sprintf(uart_buf,
 80008f4:	f002 ff02 	bl	80036fc <siprintf>
           HAL_UART_Transmit(&huart3,
 80008f8:	f04f 33ff 	mov.w	r3, #4294967295
 80008fc:	b282      	uxth	r2, r0
 80008fe:	a911      	add	r1, sp, #68	@ 0x44
 8000900:	4648      	mov	r0, r9
 8000902:	f001 fcb9 	bl	8002278 <HAL_UART_Transmit>
           HAL_Delay(1000);
 8000906:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800090a:	f000 fa2d 	bl	8000d68 <HAL_Delay>
       {
 800090e:	e7d5      	b.n	80008bc <main+0x1cc>
 8000910:	40023800 	.word	0x40023800
 8000914:	40020400 	.word	0x40020400
 8000918:	40021800 	.word	0x40021800
 800091c:	40020800 	.word	0x40020800
 8000920:	40004800 	.word	0x40004800
 8000924:	40014800 	.word	0x40014800
 8000928:	200002d4 	.word	0x200002d4
 800092c:	40023000 	.word	0x40023000
 8000930:	200002c4 	.word	0x200002c4
 8000934:	50060800 	.word	0x50060800
 8000938:	08005898 	.word	0x08005898
 800093c:	080058b0 	.word	0x080058b0
 8000940:	080058d0 	.word	0x080058d0
 8000944:	080058f0 	.word	0x080058f0
 8000948:	200001f0 	.word	0x200001f0
 800094c:	20000278 	.word	0x20000278
 8000950:	08005910 	.word	0x08005910

08000954 <Error_Handler>:
 8000954:	b672      	cpsid	i
  while (1)
 8000956:	e7fe      	b.n	8000956 <Error_Handler+0x2>

08000958 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <HAL_MspInit+0x2c>)
{
 800095a:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800095c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800095e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000962:	641a      	str	r2, [r3, #64]	@ 0x40
 8000964:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000966:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800096a:	9200      	str	r2, [sp, #0]
 800096c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000970:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000974:	645a      	str	r2, [r3, #68]	@ 0x44
 8000976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000978:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800097c:	9301      	str	r3, [sp, #4]
 800097e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000980:	b002      	add	sp, #8
 8000982:	4770      	bx	lr
 8000984:	40023800 	.word	0x40023800

08000988 <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <HAL_CRC_MspInit+0x28>)
 800098a:	6802      	ldr	r2, [r0, #0]
 800098c:	429a      	cmp	r2, r3
 800098e:	d000      	beq.n	8000992 <HAL_CRC_MspInit+0xa>
 8000990:	4770      	bx	lr
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000992:	f8d3 2830 	ldr.w	r2, [r3, #2096]	@ 0x830
{
 8000996:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8000998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800099c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80009a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80009a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009a8:	9301      	str	r3, [sp, #4]
 80009aa:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80009ac:	b002      	add	sp, #8
 80009ae:	4770      	bx	lr
 80009b0:	40023000 	.word	0x40023000

080009b4 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80009b4:	b510      	push	{r4, lr}
 80009b6:	b0a6      	sub	sp, #152	@ 0x98
 80009b8:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009ba:	2290      	movs	r2, #144	@ 0x90
 80009bc:	2100      	movs	r1, #0
 80009be:	a802      	add	r0, sp, #8
 80009c0:	f002 ff01 	bl	80037c6 <memset>
  if(hrng->Instance==RNG)
 80009c4:	4b0d      	ldr	r3, [pc, #52]	@ (80009fc <HAL_RNG_MspInit+0x48>)
 80009c6:	6822      	ldr	r2, [r4, #0]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d001      	beq.n	80009d0 <HAL_RNG_MspInit+0x1c>

    /* USER CODE END RNG_MspInit 1 */

  }

}
 80009cc:	b026      	add	sp, #152	@ 0x98
 80009ce:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80009d0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009d4:	a802      	add	r0, sp, #8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80009d6:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009d8:	f001 f886 	bl	8001ae8 <HAL_RCCEx_PeriphCLKConfig>
 80009dc:	b958      	cbnz	r0, 80009f6 <HAL_RNG_MspInit+0x42>
    __HAL_RCC_RNG_CLK_ENABLE();
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <HAL_RNG_MspInit+0x4c>)
 80009e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80009e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80009e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	9b01      	ldr	r3, [sp, #4]
}
 80009f2:	b026      	add	sp, #152	@ 0x98
 80009f4:	bd10      	pop	{r4, pc}
      Error_Handler();
 80009f6:	f7ff ffad 	bl	8000954 <Error_Handler>
 80009fa:	e7f0      	b.n	80009de <HAL_RNG_MspInit+0x2a>
 80009fc:	50060800 	.word	0x50060800
 8000a00:	40023800 	.word	0x40023800

08000a04 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM11)
 8000a04:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <HAL_TIM_Base_MspInit+0x28>)
 8000a06:	6802      	ldr	r2, [r0, #0]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d000      	beq.n	8000a0e <HAL_TIM_Base_MspInit+0xa>
 8000a0c:	4770      	bx	lr
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000a0e:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
{
 8000a12:	b082      	sub	sp, #8
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000a14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a16:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000a1a:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a22:	9301      	str	r3, [sp, #4]
 8000a24:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8000a26:	b002      	add	sp, #8
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40014800 	.word	0x40014800

08000a30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a30:	b510      	push	{r4, lr}
 8000a32:	b0ac      	sub	sp, #176	@ 0xb0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	2100      	movs	r1, #0
{
 8000a36:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a38:	2290      	movs	r2, #144	@ 0x90
 8000a3a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	9106      	str	r1, [sp, #24]
 8000a3e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000a42:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a46:	f002 febe 	bl	80037c6 <memset>
  if(huart->Instance==USART3)
 8000a4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ad0 <HAL_UART_MspInit+0xa0>)
 8000a4c:	6822      	ldr	r2, [r4, #0]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d001      	beq.n	8000a56 <HAL_UART_MspInit+0x26>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000a52:	b02c      	add	sp, #176	@ 0xb0
 8000a54:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a56:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a5a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a5c:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a5e:	f001 f843 	bl	8001ae8 <HAL_RCCEx_PeriphCLKConfig>
 8000a62:	bb50      	cbnz	r0, 8000aba <HAL_UART_MspInit+0x8a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a64:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad4 <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a66:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a68:	a902      	add	r1, sp, #8
 8000a6a:	481b      	ldr	r0, [pc, #108]	@ (8000ad8 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a6e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000a72:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a76:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8000a7a:	9200      	str	r2, [sp, #0]
 8000a7c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a80:	f042 0208 	orr.w	r2, r2, #8
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a84:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8000ac0 <HAL_UART_MspInit+0x90>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a88:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a8c:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a8e:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a92:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000a96:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8000ac8 <HAL_UART_MspInit+0x98>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a9e:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aa2:	f000 fab9 	bl	8001018 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2027      	movs	r0, #39	@ 0x27
 8000aaa:	4611      	mov	r1, r2
 8000aac:	f000 f980 	bl	8000db0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000ab0:	2027      	movs	r0, #39	@ 0x27
 8000ab2:	f000 f9b9 	bl	8000e28 <HAL_NVIC_EnableIRQ>
}
 8000ab6:	b02c      	add	sp, #176	@ 0xb0
 8000ab8:	bd10      	pop	{r4, pc}
      Error_Handler();
 8000aba:	f7ff ff4b 	bl	8000954 <Error_Handler>
 8000abe:	e7d1      	b.n	8000a64 <HAL_UART_MspInit+0x34>
 8000ac0:	00000300 	.word	0x00000300
 8000ac4:	00000002 	.word	0x00000002
 8000ac8:	00000000 	.word	0x00000000
 8000acc:	00000003 	.word	0x00000003
 8000ad0:	40004800 	.word	0x40004800
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020c00 	.word	0x40020c00

08000adc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000adc:	e7fe      	b.n	8000adc <NMI_Handler>
 8000ade:	bf00      	nop

08000ae0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <HardFault_Handler>
 8000ae2:	bf00      	nop

08000ae4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <MemManage_Handler>
 8000ae6:	bf00      	nop

08000ae8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <BusFault_Handler>
 8000aea:	bf00      	nop

08000aec <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aec:	e7fe      	b.n	8000aec <UsageFault_Handler>
 8000aee:	bf00      	nop

08000af0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afc:	f000 b922 	b.w	8000d44 <HAL_IncTick>

08000b00 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000b00:	4801      	ldr	r0, [pc, #4]	@ (8000b08 <USART3_IRQHandler+0x8>)
 8000b02:	f001 bc5d 	b.w	80023c0 <HAL_UART_IRQHandler>
 8000b06:	bf00      	nop
 8000b08:	200001f0 	.word	0x200001f0

08000b0c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <_kill>:

int _kill(int pid, int sig)
{
 8000b10:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b12:	f002 feab 	bl	800386c <__errno>
 8000b16:	2216      	movs	r2, #22
 8000b18:	4603      	mov	r3, r0
  return -1;
}
 8000b1a:	f04f 30ff 	mov.w	r0, #4294967295
  errno = EINVAL;
 8000b1e:	601a      	str	r2, [r3, #0]
}
 8000b20:	bd08      	pop	{r3, pc}
 8000b22:	bf00      	nop

08000b24 <_exit>:

void _exit (int status)
{
 8000b24:	b508      	push	{r3, lr}
  errno = EINVAL;
 8000b26:	f002 fea1 	bl	800386c <__errno>
 8000b2a:	2316      	movs	r3, #22
 8000b2c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8000b2e:	e7fe      	b.n	8000b2e <_exit+0xa>

08000b30 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b30:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	1e16      	subs	r6, r2, #0
 8000b34:	dd07      	ble.n	8000b46 <_read+0x16>
 8000b36:	460c      	mov	r4, r1
 8000b38:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8000b3a:	f3af 8000 	nop.w
 8000b3e:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b42:	42a5      	cmp	r5, r4
 8000b44:	d1f9      	bne.n	8000b3a <_read+0xa>
  }

  return len;
}
 8000b46:	4630      	mov	r0, r6
 8000b48:	bd70      	pop	{r4, r5, r6, pc}
 8000b4a:	bf00      	nop

08000b4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b4c:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4e:	1e16      	subs	r6, r2, #0
 8000b50:	dd07      	ble.n	8000b62 <_write+0x16>
 8000b52:	460c      	mov	r4, r1
 8000b54:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8000b56:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000b5a:	f7ff fd5f 	bl	800061c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5e:	42a5      	cmp	r5, r4
 8000b60:	d1f9      	bne.n	8000b56 <_write+0xa>
  }
  return len;
}
 8000b62:	4630      	mov	r0, r6
 8000b64:	bd70      	pop	{r4, r5, r6, pc}
 8000b66:	bf00      	nop

08000b68 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000b70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8000b74:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000b76:	604b      	str	r3, [r1, #4]
}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000b80:	2000      	movs	r0, #0
 8000b82:	4770      	bx	lr

08000b84 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b84:	490d      	ldr	r1, [pc, #52]	@ (8000bbc <_sbrk+0x38>)
{
 8000b86:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b88:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc0 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8000b8a:	6808      	ldr	r0, [r1, #0]
{
 8000b8c:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b8e:	4c0d      	ldr	r4, [pc, #52]	@ (8000bc4 <_sbrk+0x40>)
 8000b90:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8000b92:	b120      	cbz	r0, 8000b9e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b94:	4403      	add	r3, r0
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d807      	bhi.n	8000baa <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000b9a:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8000b9c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000b9e:	4c0a      	ldr	r4, [pc, #40]	@ (8000bc8 <_sbrk+0x44>)
 8000ba0:	4620      	mov	r0, r4
 8000ba2:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8000ba4:	4403      	add	r3, r0
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d9f7      	bls.n	8000b9a <_sbrk+0x16>
    errno = ENOMEM;
 8000baa:	f002 fe5f 	bl	800386c <__errno>
 8000bae:	220c      	movs	r2, #12
 8000bb0:	4603      	mov	r3, r0
    return (void *)-1;
 8000bb2:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 8000bb6:	601a      	str	r2, [r3, #0]
}
 8000bb8:	bd10      	pop	{r4, pc}
 8000bba:	bf00      	nop
 8000bbc:	200002f8 	.word	0x200002f8
 8000bc0:	20080000 	.word	0x20080000
 8000bc4:	00000400 	.word	0x00000400
 8000bc8:	20000450 	.word	0x20000450

08000bcc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bcc:	4a03      	ldr	r2, [pc, #12]	@ (8000bdc <SystemInit+0x10>)
 8000bce:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000bd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bd6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bda:	4770      	bx	lr
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <BLOWFISH3_enc>:
// BLOWFISH3.c
#include "BLOWFISH3.h"

void BLOWFISH3_enc(uint32_t dest[2], const uint32_t v[2], const uint32_t k[4]) {
 8000be0:	b570      	push	{r4, r5, r6, lr}
  uint32_t v0=v[0], v1=v[1], sum=0, delta=0x9E3779B9;
 8000be2:	2300      	movs	r3, #0
void BLOWFISH3_enc(uint32_t dest[2], const uint32_t v[2], const uint32_t k[4]) {
 8000be4:	4606      	mov	r6, r0
 8000be6:	4696      	mov	lr, r2
  for(int i=0;i<32;i++){
    v0 += ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
    sum += delta;
 8000be8:	4d11      	ldr	r5, [pc, #68]	@ (8000c30 <BLOWFISH3_enc+0x50>)
  for(int i=0;i<32;i++){
 8000bea:	4c12      	ldr	r4, [pc, #72]	@ (8000c34 <BLOWFISH3_enc+0x54>)
  uint32_t v0=v[0], v1=v[1], sum=0, delta=0x9E3779B9;
 8000bec:	e9d1 0200 	ldrd	r0, r2, [r1]
    v0 += ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 8000bf0:	f003 0103 	and.w	r1, r3, #3
 8000bf4:	ea4f 1c52 	mov.w	ip, r2, lsr #5
 8000bf8:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8000bfc:	ea8c 1c02 	eor.w	ip, ip, r2, lsl #4
 8000c00:	4419      	add	r1, r3
 8000c02:	4494      	add	ip, r2
    sum += delta;
 8000c04:	442b      	add	r3, r5
    v0 += ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 8000c06:	ea81 010c 	eor.w	r1, r1, ip
    v1 += ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 8000c0a:	f3c3 2cc1 	ubfx	ip, r3, #11, #2
  for(int i=0;i<32;i++){
 8000c0e:	42a3      	cmp	r3, r4
    v0 += ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 8000c10:	4408      	add	r0, r1
    v1 += ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 8000c12:	f85e 102c 	ldr.w	r1, [lr, ip, lsl #2]
 8000c16:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8000c1a:	4419      	add	r1, r3
 8000c1c:	ea8c 1c00 	eor.w	ip, ip, r0, lsl #4
 8000c20:	4484      	add	ip, r0
 8000c22:	ea81 010c 	eor.w	r1, r1, ip
 8000c26:	440a      	add	r2, r1
  for(int i=0;i<32;i++){
 8000c28:	d1e2      	bne.n	8000bf0 <BLOWFISH3_enc+0x10>
  }
  dest[0]=v0; dest[1]=v1;
 8000c2a:	e9c6 0200 	strd	r0, r2, [r6]
}
 8000c2e:	bd70      	pop	{r4, r5, r6, pc}
 8000c30:	9e3779b9 	.word	0x9e3779b9
 8000c34:	c6ef3720 	.word	0xc6ef3720

08000c38 <BLOWFISH3_dec>:

void BLOWFISH3_dec(uint32_t dest[2], const uint32_t v[2], const uint32_t k[4]) {
 8000c38:	b530      	push	{r4, r5, lr}
  uint32_t v0=v[0], v1=v[1], sum=0xC6EF3720, delta=0x9E3779B9;
 8000c3a:	4b13      	ldr	r3, [pc, #76]	@ (8000c88 <BLOWFISH3_dec+0x50>)
void BLOWFISH3_dec(uint32_t dest[2], const uint32_t v[2], const uint32_t k[4]) {
 8000c3c:	4605      	mov	r5, r0
 8000c3e:	4696      	mov	lr, r2
  for(int i=0;i<32;i++){
    v1 -= ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
    sum -= delta;
 8000c40:	4c12      	ldr	r4, [pc, #72]	@ (8000c8c <BLOWFISH3_dec+0x54>)
  uint32_t v0=v[0], v1=v[1], sum=0xC6EF3720, delta=0x9E3779B9;
 8000c42:	e9d1 0200 	ldrd	r0, r2, [r1]
    v1 -= ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 8000c46:	f3c3 21c1 	ubfx	r1, r3, #11, #2
 8000c4a:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8000c4e:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8000c52:	ea8c 1c00 	eor.w	ip, ip, r0, lsl #4
 8000c56:	4419      	add	r1, r3
 8000c58:	4484      	add	ip, r0
    sum -= delta;
 8000c5a:	4423      	add	r3, r4
    v1 -= ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 8000c5c:	ea81 010c 	eor.w	r1, r1, ip
    v0 -= ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 8000c60:	f003 0c03 	and.w	ip, r3, #3
    v1 -= ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 8000c64:	1a52      	subs	r2, r2, r1
    v0 -= ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 8000c66:	f85e 102c 	ldr.w	r1, [lr, ip, lsl #2]
 8000c6a:	ea4f 1c52 	mov.w	ip, r2, lsr #5
 8000c6e:	4419      	add	r1, r3
 8000c70:	ea8c 1c02 	eor.w	ip, ip, r2, lsl #4
 8000c74:	4494      	add	ip, r2
 8000c76:	ea81 010c 	eor.w	r1, r1, ip
 8000c7a:	1a40      	subs	r0, r0, r1
  for(int i=0;i<32;i++){
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d1e2      	bne.n	8000c46 <BLOWFISH3_dec+0xe>
  }
  dest[0]=v0; dest[1]=v1;
 8000c80:	e9c5 0200 	strd	r0, r2, [r5]
}
 8000c84:	bd30      	pop	{r4, r5, pc}
 8000c86:	bf00      	nop
 8000c88:	c6ef3720 	.word	0xc6ef3720
 8000c8c:	61c88647 	.word	0x61c88647

08000c90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cc8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c94:	f7ff ff9a 	bl	8000bcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c98:	480c      	ldr	r0, [pc, #48]	@ (8000ccc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c9a:	490d      	ldr	r1, [pc, #52]	@ (8000cd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000cdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cbe:	f002 fddb 	bl	8003878 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc2:	f7ff fd15 	bl	80006f0 <main>
  bx  lr    
 8000cc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cc8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000cd4:	08005ccc 	.word	0x08005ccc
  ldr r2, =_sbss
 8000cd8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000cdc:	2000044c 	.word	0x2000044c

08000ce0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC_IRQHandler>
	...

08000ce4 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ce4:	490e      	ldr	r1, [pc, #56]	@ (8000d20 <HAL_InitTick+0x3c>)
 8000ce6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cea:	4a0e      	ldr	r2, [pc, #56]	@ (8000d24 <HAL_InitTick+0x40>)
{
 8000cec:	b510      	push	{r4, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cee:	7809      	ldrb	r1, [r1, #0]
{
 8000cf0:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cf2:	6812      	ldr	r2, [r2, #0]
 8000cf4:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cf8:	fbb2 f0f3 	udiv	r0, r2, r3
 8000cfc:	f000 f8a2 	bl	8000e44 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d00:	b908      	cbnz	r0, 8000d06 <HAL_InitTick+0x22>
 8000d02:	2c0f      	cmp	r4, #15
 8000d04:	d901      	bls.n	8000d0a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000d06:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000d08:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4621      	mov	r1, r4
 8000d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8000d12:	f000 f84d 	bl	8000db0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d16:	4b04      	ldr	r3, [pc, #16]	@ (8000d28 <HAL_InitTick+0x44>)
 8000d18:	2000      	movs	r0, #0
 8000d1a:	601c      	str	r4, [r3, #0]
}
 8000d1c:	bd10      	pop	{r4, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000004 	.word	0x20000004
 8000d24:	20000000 	.word	0x20000000
 8000d28:	20000008 	.word	0x20000008

08000d2c <HAL_Init>:
{
 8000d2c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2e:	2003      	movs	r0, #3
 8000d30:	f000 f82c 	bl	8000d8c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d34:	2000      	movs	r0, #0
 8000d36:	f7ff ffd5 	bl	8000ce4 <HAL_InitTick>
  HAL_MspInit();
 8000d3a:	f7ff fe0d 	bl	8000958 <HAL_MspInit>
}
 8000d3e:	2000      	movs	r0, #0
 8000d40:	bd08      	pop	{r3, pc}
 8000d42:	bf00      	nop

08000d44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000d44:	4a03      	ldr	r2, [pc, #12]	@ (8000d54 <HAL_IncTick+0x10>)
 8000d46:	4b04      	ldr	r3, [pc, #16]	@ (8000d58 <HAL_IncTick+0x14>)
 8000d48:	6811      	ldr	r1, [r2, #0]
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	440b      	add	r3, r1
 8000d4e:	6013      	str	r3, [r2, #0]
}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	200002fc 	.word	0x200002fc
 8000d58:	20000004 	.word	0x20000004

08000d5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d5c:	4b01      	ldr	r3, [pc, #4]	@ (8000d64 <HAL_GetTick+0x8>)
 8000d5e:	6818      	ldr	r0, [r3, #0]
}
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	200002fc 	.word	0x200002fc

08000d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d68:	b538      	push	{r3, r4, r5, lr}
 8000d6a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000d6c:	f7ff fff6 	bl	8000d5c <HAL_GetTick>
 8000d70:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d72:	1c63      	adds	r3, r4, #1
 8000d74:	d002      	beq.n	8000d7c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d76:	4b04      	ldr	r3, [pc, #16]	@ (8000d88 <HAL_Delay+0x20>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d7c:	f7ff ffee 	bl	8000d5c <HAL_GetTick>
 8000d80:	1b40      	subs	r0, r0, r5
 8000d82:	42a0      	cmp	r0, r4
 8000d84:	d3fa      	bcc.n	8000d7c <HAL_Delay+0x14>
  {
  }
}
 8000d86:	bd38      	pop	{r3, r4, r5, pc}
 8000d88:	20000004 	.word	0x20000004

08000d8c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d8c:	4906      	ldr	r1, [pc, #24]	@ (8000da8 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8e:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d92:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8000d94:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d96:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d98:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9c:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da0:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8000da2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000da4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000da6:	4770      	bx	lr
 8000da8:	e000ed00 	.word	0xe000ed00
 8000dac:	05fa0000 	.word	0x05fa0000

08000db0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e1c <HAL_NVIC_SetPriority+0x6c>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db8:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dba:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbe:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc2:	f1be 0f04 	cmp.w	lr, #4
 8000dc6:	bf28      	it	cs
 8000dc8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dcc:	f1bc 0f06 	cmp.w	ip, #6
 8000dd0:	d91a      	bls.n	8000e08 <HAL_NVIC_SetPriority+0x58>
 8000dd2:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	fa03 f30c 	lsl.w	r3, r3, ip
 8000dde:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de2:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8000de6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de8:	fa03 f30e 	lsl.w	r3, r3, lr
 8000dec:	ea21 0303 	bic.w	r3, r1, r3
 8000df0:	fa03 f30c 	lsl.w	r3, r3, ip
 8000df4:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000dfc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000dfe:	db06      	blt.n	8000e0e <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e00:	4a07      	ldr	r2, [pc, #28]	@ (8000e20 <HAL_NVIC_SetPriority+0x70>)
 8000e02:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000e04:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e08:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e0a:	4694      	mov	ip, r2
 8000e0c:	e7e9      	b.n	8000de2 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	f000 000f 	and.w	r0, r0, #15
 8000e12:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <HAL_NVIC_SetPriority+0x74>)
 8000e14:	5413      	strb	r3, [r2, r0]
 8000e16:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00
 8000e20:	e000e400 	.word	0xe000e400
 8000e24:	e000ed14 	.word	0xe000ed14

08000e28 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e28:	2800      	cmp	r0, #0
 8000e2a:	db07      	blt.n	8000e3c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e2c:	f000 011f 	and.w	r1, r0, #31
 8000e30:	2301      	movs	r3, #1
 8000e32:	0940      	lsrs	r0, r0, #5
 8000e34:	4a02      	ldr	r2, [pc, #8]	@ (8000e40 <HAL_NVIC_EnableIRQ+0x18>)
 8000e36:	408b      	lsls	r3, r1
 8000e38:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000e100 	.word	0xe000e100

08000e44 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e44:	1e43      	subs	r3, r0, #1
 8000e46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e4a:	d301      	bcc.n	8000e50 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e4e:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e50:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e56:	4905      	ldr	r1, [pc, #20]	@ (8000e6c <HAL_SYSTICK_Config+0x28>)
 8000e58:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5c:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5e:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e64:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000e70:	2800      	cmp	r0, #0
 8000e72:	d036      	beq.n	8000ee2 <HAL_CRC_Init+0x72>
{
 8000e74:	b510      	push	{r4, lr}
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000e76:	7f43      	ldrb	r3, [r0, #29]
 8000e78:	4604      	mov	r4, r0
 8000e7a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000e7e:	b363      	cbz	r3, 8000eda <HAL_CRC_Init+0x6a>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000e80:	2202      	movs	r2, #2

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000e82:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000e84:	7762      	strb	r2, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000e86:	b9f3      	cbnz	r3, 8000ec6 <HAL_CRC_Init+0x56>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000e88:	6823      	ldr	r3, [r4, #0]
 8000e8a:	4a17      	ldr	r2, [pc, #92]	@ (8000ee8 <HAL_CRC_Init+0x78>)
 8000e8c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000e8e:	689a      	ldr	r2, [r3, #8]
 8000e90:	f022 0218 	bic.w	r2, r2, #24
 8000e94:	609a      	str	r2, [r3, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000e96:	7962      	ldrb	r2, [r4, #5]
 8000e98:	b18a      	cbz	r2, 8000ebe <HAL_CRC_Init+0x4e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000e9a:	6922      	ldr	r2, [r4, #16]
 8000e9c:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000e9e:	689a      	ldr	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000ea0:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000ea4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000ea8:	4302      	orrs	r2, r0

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
 8000eaa:	2000      	movs	r0, #0
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000eac:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000eb4:	430a      	orrs	r2, r1
  hcrc->State = HAL_CRC_STATE_READY;
 8000eb6:	2101      	movs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000eb8:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8000eba:	7761      	strb	r1, [r4, #29]
}
 8000ebc:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec2:	611a      	str	r2, [r3, #16]
 8000ec4:	e7eb      	b.n	8000e9e <HAL_CRC_Init+0x2e>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000ec6:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8000eca:	4620      	mov	r0, r4
 8000ecc:	f000 f80e 	bl	8000eec <HAL_CRCEx_Polynomial_Set>
 8000ed0:	b908      	cbnz	r0, 8000ed6 <HAL_CRC_Init+0x66>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000ed2:	6823      	ldr	r3, [r4, #0]
 8000ed4:	e7df      	b.n	8000e96 <HAL_CRC_Init+0x26>
    return HAL_ERROR;
 8000ed6:	2001      	movs	r0, #1
}
 8000ed8:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8000eda:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8000edc:	f7ff fd54 	bl	8000988 <HAL_CRC_MspInit>
 8000ee0:	e7ce      	b.n	8000e80 <HAL_CRC_Init+0x10>
    return HAL_ERROR;
 8000ee2:	2001      	movs	r0, #1
}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	04c11db7 	.word	0x04c11db7

08000eec <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000eec:	07cb      	lsls	r3, r1, #31
 8000eee:	d51a      	bpl.n	8000f26 <HAL_CRCEx_Polynomial_Set+0x3a>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000ef0:	231f      	movs	r3, #31
{
 8000ef2:	b410      	push	{r4}
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	1c5c      	adds	r4, r3, #1
 8000ef8:	fa21 fc03 	lsr.w	ip, r1, r3
 8000efc:	d015      	beq.n	8000f2a <HAL_CRCEx_Polynomial_Set+0x3e>
 8000efe:	f01c 0f01 	tst.w	ip, #1
 8000f02:	d0f7      	beq.n	8000ef4 <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 8000f04:	2a18      	cmp	r2, #24
 8000f06:	d811      	bhi.n	8000f2c <HAL_CRCEx_Polynomial_Set+0x40>
 8000f08:	e8df f002 	tbb	[pc, r2]
 8000f0c:	10101016 	.word	0x10101016
 8000f10:	10101010 	.word	0x10101010
 8000f14:	10101024 	.word	0x10101024
 8000f18:	10101010 	.word	0x10101010
 8000f1c:	10101021 	.word	0x10101021
 8000f20:	10101010 	.word	0x10101010
 8000f24:	14          	.byte	0x14
 8000f25:	00          	.byte	0x00
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
        {
          status =   HAL_ERROR;
 8000f26:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 8000f28:	4770      	bx	lr
    switch (PolyLength)
 8000f2a:	b12a      	cbz	r2, 8000f38 <HAL_CRCEx_Polynomial_Set+0x4c>
          status =   HAL_ERROR;
 8000f2c:	2001      	movs	r0, #1
}
 8000f2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000f32:	4770      	bx	lr
        if (msb >= HAL_CRC_LENGTH_7B)
 8000f34:	2b06      	cmp	r3, #6
 8000f36:	d8f9      	bhi.n	8000f2c <HAL_CRCEx_Polynomial_Set+0x40>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000f38:	6804      	ldr	r4, [r0, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000f3a:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000f3c:	6161      	str	r1, [r4, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000f3e:	68a3      	ldr	r3, [r4, #8]
 8000f40:	f023 0318 	bic.w	r3, r3, #24
 8000f44:	4313      	orrs	r3, r2
 8000f46:	60a3      	str	r3, [r4, #8]
}
 8000f48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000f4c:	4770      	bx	lr
        if (msb >= HAL_CRC_LENGTH_8B)
 8000f4e:	2b07      	cmp	r3, #7
 8000f50:	d9f2      	bls.n	8000f38 <HAL_CRCEx_Polynomial_Set+0x4c>
 8000f52:	e7eb      	b.n	8000f2c <HAL_CRCEx_Polynomial_Set+0x40>
        if (msb >= HAL_CRC_LENGTH_16B)
 8000f54:	2b0f      	cmp	r3, #15
 8000f56:	d9ef      	bls.n	8000f38 <HAL_CRCEx_Polynomial_Set+0x4c>
 8000f58:	e7e8      	b.n	8000f2c <HAL_CRCEx_Polynomial_Set+0x40>
 8000f5a:	bf00      	nop

08000f5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f5c:	b570      	push	{r4, r5, r6, lr}
 8000f5e:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f60:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  
  uint32_t tickstart = HAL_GetTick();
 8000f62:	f7ff fefb 	bl	8000d5c <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f66:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d006      	beq.n	8000f7c <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f6e:	2380      	movs	r3, #128	@ 0x80
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    return HAL_ERROR;
 8000f70:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f72:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8000f74:	2300      	movs	r3, #0
 8000f76:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
  }
  return HAL_OK;
}
 8000f7a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f7c:	6823      	ldr	r3, [r4, #0]
 8000f7e:	4606      	mov	r6, r0
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	f022 0216 	bic.w	r2, r2, #22
 8000f86:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f88:	695a      	ldr	r2, [r3, #20]
 8000f8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000f8e:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f90:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000f92:	b34a      	cbz	r2, 8000fe8 <HAL_DMA_Abort+0x8c>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	f022 0208 	bic.w	r2, r2, #8
 8000f9a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	f022 0201 	bic.w	r2, r2, #1
 8000fa2:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fa4:	e005      	b.n	8000fb2 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fa6:	f7ff fed9 	bl	8000d5c <HAL_GetTick>
 8000faa:	1b83      	subs	r3, r0, r6
 8000fac:	2b05      	cmp	r3, #5
 8000fae:	d811      	bhi.n	8000fd4 <HAL_DMA_Abort+0x78>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fb0:	6823      	ldr	r3, [r4, #0]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f013 0301 	ands.w	r3, r3, #1
 8000fb8:	d1f5      	bne.n	8000fa6 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fba:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8000fbc:	223f      	movs	r2, #63	@ 0x3f
  return HAL_OK;
 8000fbe:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 8000fc0:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fc2:	fa02 f101 	lsl.w	r1, r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8000fc6:	2201      	movs	r2, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fc8:	60a9      	str	r1, [r5, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8000fca:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8000fce:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8000fd2:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fd6:	2220      	movs	r2, #32
        return HAL_TIMEOUT;
 8000fd8:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fda:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fdc:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8000fe6:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000fe8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000fea:	2a00      	cmp	r2, #0
 8000fec:	d1d2      	bne.n	8000f94 <HAL_DMA_Abort+0x38>
 8000fee:	e7d5      	b.n	8000f9c <HAL_DMA_Abort+0x40>

08000ff0 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ff0:	f890 2035 	ldrb.w	r2, [r0, #53]	@ 0x35
{
 8000ff4:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ff6:	2a02      	cmp	r2, #2
 8000ff8:	d003      	beq.n	8001002 <HAL_DMA_Abort_IT+0x12>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ffa:	2280      	movs	r2, #128	@ 0x80
    return HAL_ERROR;
 8000ffc:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ffe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001000:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001002:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001004:	2105      	movs	r1, #5
  }

  return HAL_OK;
 8001006:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8001008:	f883 1035 	strb.w	r1, [r3, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 800100c:	6813      	ldr	r3, [r2, #0]
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	6013      	str	r3, [r2, #0]
}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001018:	4aab      	ldr	r2, [pc, #684]	@ (80012c8 <HAL_GPIO_Init+0x2b0>)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101a:	680b      	ldr	r3, [r1, #0]
 800101c:	4290      	cmp	r0, r2
  for (position = 0; position < GPIO_NUMBER; position++)
 800101e:	f04f 0200 	mov.w	r2, #0
{
 8001022:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001026:	b085      	sub	sp, #20
 8001028:	f000 80e3 	beq.w	80011f2 <HAL_GPIO_Init+0x1da>
    ioposition = ((uint32_t)0x01) << position;
 800102c:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001030:	f8df 82a4 	ldr.w	r8, [pc, #676]	@ 80012d8 <HAL_GPIO_Init+0x2c0>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001034:	468a      	mov	sl, r1
 8001036:	e003      	b.n	8001040 <HAL_GPIO_Init+0x28>
  for (position = 0; position < GPIO_NUMBER; position++)
 8001038:	3201      	adds	r2, #1
 800103a:	2a10      	cmp	r2, #16
 800103c:	f000 80ac 	beq.w	8001198 <HAL_GPIO_Init+0x180>
    ioposition = ((uint32_t)0x01) << position;
 8001040:	fa0b f102 	lsl.w	r1, fp, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001044:	ea01 0603 	and.w	r6, r1, r3
    if (iocurrent == ioposition)
 8001048:	4399      	bics	r1, r3
 800104a:	d1f5      	bne.n	8001038 <HAL_GPIO_Init+0x20>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800104c:	f8da 4004 	ldr.w	r4, [sl, #4]
 8001050:	0051      	lsls	r1, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001052:	2503      	movs	r5, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001054:	f004 0c03 	and.w	ip, r4, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001058:	408d      	lsls	r5, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800105a:	f10c 37ff 	add.w	r7, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800105e:	43ed      	mvns	r5, r5
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001060:	2f01      	cmp	r7, #1
 8001062:	d95a      	bls.n	800111a <HAL_GPIO_Init+0x102>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001064:	f1bc 0f03 	cmp.w	ip, #3
 8001068:	f040 81c0 	bne.w	80013ec <HAL_GPIO_Init+0x3d4>
      temp = GPIOx->MODER;
 800106c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800106e:	fa0c f101 	lsl.w	r1, ip, r1
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001072:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001076:	ea05 0507 	and.w	r5, r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800107a:	ea41 0105 	orr.w	r1, r1, r5
      GPIOx->MODER = temp;
 800107e:	6001      	str	r1, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001080:	d0da      	beq.n	8001038 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	4d92      	ldr	r5, [pc, #584]	@ (80012cc <HAL_GPIO_Init+0x2b4>)
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001084:	f002 0703 	and.w	r7, r2, #3
 8001088:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108c:	6c69      	ldr	r1, [r5, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800108e:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001090:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001094:	fa0c fc07 	lsl.w	ip, ip, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001098:	6469      	str	r1, [r5, #68]	@ 0x44
 800109a:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 800109c:	f022 0503 	bic.w	r5, r2, #3
 80010a0:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 80010a4:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 80010a8:	f505 359c 	add.w	r5, r5, #79872	@ 0x13800
 80010ac:	9103      	str	r1, [sp, #12]
 80010ae:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80010b0:	68a9      	ldr	r1, [r5, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010b2:	ea21 0e0c 	bic.w	lr, r1, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80010b6:	4986      	ldr	r1, [pc, #536]	@ (80012d0 <HAL_GPIO_Init+0x2b8>)
 80010b8:	4288      	cmp	r0, r1
 80010ba:	d070      	beq.n	800119e <HAL_GPIO_Init+0x186>
 80010bc:	4985      	ldr	r1, [pc, #532]	@ (80012d4 <HAL_GPIO_Init+0x2bc>)
 80010be:	4288      	cmp	r0, r1
 80010c0:	f000 8163 	beq.w	800138a <HAL_GPIO_Init+0x372>
 80010c4:	f8df c214 	ldr.w	ip, [pc, #532]	@ 80012dc <HAL_GPIO_Init+0x2c4>
 80010c8:	4560      	cmp	r0, ip
 80010ca:	f000 8165 	beq.w	8001398 <HAL_GPIO_Init+0x380>
 80010ce:	f8df c210 	ldr.w	ip, [pc, #528]	@ 80012e0 <HAL_GPIO_Init+0x2c8>
 80010d2:	4560      	cmp	r0, ip
 80010d4:	f000 816e 	beq.w	80013b4 <HAL_GPIO_Init+0x39c>
 80010d8:	f8df c208 	ldr.w	ip, [pc, #520]	@ 80012e4 <HAL_GPIO_Init+0x2cc>
 80010dc:	4560      	cmp	r0, ip
 80010de:	f000 8170 	beq.w	80013c2 <HAL_GPIO_Init+0x3aa>
 80010e2:	f8df c204 	ldr.w	ip, [pc, #516]	@ 80012e8 <HAL_GPIO_Init+0x2d0>
 80010e6:	4560      	cmp	r0, ip
 80010e8:	f000 815d 	beq.w	80013a6 <HAL_GPIO_Init+0x38e>
 80010ec:	f8df c1fc 	ldr.w	ip, [pc, #508]	@ 80012ec <HAL_GPIO_Init+0x2d4>
 80010f0:	4560      	cmp	r0, ip
 80010f2:	f000 816d 	beq.w	80013d0 <HAL_GPIO_Init+0x3b8>
 80010f6:	f8df c1f8 	ldr.w	ip, [pc, #504]	@ 80012f0 <HAL_GPIO_Init+0x2d8>
 80010fa:	4560      	cmp	r0, ip
 80010fc:	f000 816f 	beq.w	80013de <HAL_GPIO_Init+0x3c6>
 8001100:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 80012f4 <HAL_GPIO_Init+0x2dc>
 8001104:	4560      	cmp	r0, ip
 8001106:	bf0c      	ite	eq
 8001108:	f04f 0c09 	moveq.w	ip, #9
 800110c:	f04f 0c0a 	movne.w	ip, #10
 8001110:	fa0c f707 	lsl.w	r7, ip, r7
 8001114:	ea4e 0107 	orr.w	r1, lr, r7
 8001118:	e047      	b.n	80011aa <HAL_GPIO_Init+0x192>
        temp = GPIOx->OSPEEDR;
 800111a:	6887      	ldr	r7, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800111c:	f1bc 0f02 	cmp.w	ip, #2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001120:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8001124:	f8da 700c 	ldr.w	r7, [sl, #12]
 8001128:	fa07 f701 	lsl.w	r7, r7, r1
 800112c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001130:	6087      	str	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001132:	f3c4 1700 	ubfx	r7, r4, #4, #1
        temp = GPIOx->OTYPER;
 8001136:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800113a:	fa07 f702 	lsl.w	r7, r7, r2
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800113e:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001142:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001146:	6047      	str	r7, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001148:	f8da 7008 	ldr.w	r7, [sl, #8]
        temp = GPIOx->PUPDR;
 800114c:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001150:	fa07 f701 	lsl.w	r7, r7, r1
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001154:	ea0e 0e05 	and.w	lr, lr, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001158:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 800115c:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800115e:	d185      	bne.n	800106c <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3];
 8001160:	ea4f 09d2 	mov.w	r9, r2, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001164:	f002 0e07 	and.w	lr, r2, #7
 8001168:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 800116c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8001170:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8001174:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001176:	f8da 7010 	ldr.w	r7, [sl, #16]
 800117a:	fa07 f70e 	lsl.w	r7, r7, lr
 800117e:	9701      	str	r7, [sp, #4]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001180:	270f      	movs	r7, #15
 8001182:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001186:	9f00      	ldr	r7, [sp, #0]
 8001188:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800118c:	9f01      	ldr	r7, [sp, #4]
 800118e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3] = temp;
 8001192:	f8c9 7020 	str.w	r7, [r9, #32]
 8001196:	e769      	b.n	800106c <HAL_GPIO_Init+0x54>
        }
        EXTI->IMR = temp;
      }
    }
  }
}
 8001198:	b005      	add	sp, #20
 800119a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800119e:	f04f 0c01 	mov.w	ip, #1
 80011a2:	fa0c f707 	lsl.w	r7, ip, r7
 80011a6:	ea4e 0107 	orr.w	r1, lr, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80011aa:	60a9      	str	r1, [r5, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011ac:	02e7      	lsls	r7, r4, #11
        temp = EXTI->RTSR;
 80011ae:	f8d8 1008 	ldr.w	r1, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 80011b2:	ea6f 0506 	mvn.w	r5, r6
          temp |= iocurrent;
 80011b6:	bf4c      	ite	mi
 80011b8:	4331      	orrmi	r1, r6
        temp &= ~((uint32_t)iocurrent);
 80011ba:	4029      	andpl	r1, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011bc:	02a7      	lsls	r7, r4, #10
        EXTI->RTSR = temp;
 80011be:	f8c8 1008 	str.w	r1, [r8, #8]
        temp = EXTI->FTSR;
 80011c2:	f8d8 100c 	ldr.w	r1, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
 80011c6:	bf54      	ite	pl
 80011c8:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80011ca:	4331      	orrmi	r1, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011cc:	03a7      	lsls	r7, r4, #14
        EXTI->FTSR = temp;
 80011ce:	f8c8 100c 	str.w	r1, [r8, #12]
        temp = EXTI->EMR;
 80011d2:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	bf54      	ite	pl
 80011d8:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80011da:	4331      	orrmi	r1, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011dc:	03e4      	lsls	r4, r4, #15
        EXTI->EMR = temp;
 80011de:	f8c8 1004 	str.w	r1, [r8, #4]
        temp = EXTI->IMR;
 80011e2:	f8d8 1000 	ldr.w	r1, [r8]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	bf54      	ite	pl
 80011e8:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80011ea:	4331      	orrmi	r1, r6
        EXTI->IMR = temp;
 80011ec:	f8c8 1000 	str.w	r1, [r8]
 80011f0:	e722      	b.n	8001038 <HAL_GPIO_Init+0x20>
    ioposition = ((uint32_t)0x01) << position;
 80011f2:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f6:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 80012cc <HAL_GPIO_Init+0x2b4>
 80011fa:	e002      	b.n	8001202 <HAL_GPIO_Init+0x1ea>
  for (position = 0; position < GPIO_NUMBER; position++)
 80011fc:	3201      	adds	r2, #1
 80011fe:	2a10      	cmp	r2, #16
 8001200:	d0ca      	beq.n	8001198 <HAL_GPIO_Init+0x180>
    ioposition = ((uint32_t)0x01) << position;
 8001202:	fa0a f402 	lsl.w	r4, sl, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001206:	ea03 0604 	and.w	r6, r3, r4
    if (iocurrent == ioposition)
 800120a:	439c      	bics	r4, r3
 800120c:	d1f6      	bne.n	80011fc <HAL_GPIO_Init+0x1e4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800120e:	684d      	ldr	r5, [r1, #4]
 8001210:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001212:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001214:	f005 0803 	and.w	r8, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001218:	fa07 fc04 	lsl.w	ip, r7, r4
 800121c:	ea6f 090c 	mvn.w	r9, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001220:	f108 3cff 	add.w	ip, r8, #4294967295
 8001224:	f1bc 0f01 	cmp.w	ip, #1
 8001228:	d966      	bls.n	80012f8 <HAL_GPIO_Init+0x2e0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800122a:	f1b8 0f03 	cmp.w	r8, #3
 800122e:	f040 80e7 	bne.w	8001400 <HAL_GPIO_Init+0x3e8>
      temp = GPIOx->MODER;
 8001232:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001236:	fa08 f404 	lsl.w	r4, r8, r4
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800123a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800123e:	ea0c 0c09 	and.w	ip, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001242:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001246:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001248:	d0d8      	beq.n	80011fc <HAL_GPIO_Init+0x1e4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 800124e:	f022 0c03 	bic.w	ip, r2, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001252:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001254:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001258:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 800125c:	f8cb 4044 	str.w	r4, [fp, #68]	@ 0x44
 8001260:	f50c 3c9c 	add.w	ip, ip, #79872	@ 0x13800
 8001264:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 8001268:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 800126c:	9403      	str	r4, [sp, #12]
 800126e:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001270:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2];
 8001274:	f8dc e008 	ldr.w	lr, [ip, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001278:	00a4      	lsls	r4, r4, #2
 800127a:	fa07 f404 	lsl.w	r4, r7, r4
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800127e:	02ef      	lsls	r7, r5, #11
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001280:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2] = temp;
 8001284:	f8cc 4008 	str.w	r4, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
 8001288:	ea6f 0c06 	mvn.w	ip, r6
        temp = EXTI->RTSR;
 800128c:	4c12      	ldr	r4, [pc, #72]	@ (80012d8 <HAL_GPIO_Init+0x2c0>)
 800128e:	68a4      	ldr	r4, [r4, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001290:	d479      	bmi.n	8001386 <HAL_GPIO_Init+0x36e>
        temp &= ~((uint32_t)iocurrent);
 8001292:	ea04 040c 	and.w	r4, r4, ip
        EXTI->RTSR = temp;
 8001296:	4f10      	ldr	r7, [pc, #64]	@ (80012d8 <HAL_GPIO_Init+0x2c0>)
 8001298:	60bc      	str	r4, [r7, #8]
        temp = EXTI->FTSR;
 800129a:	68fc      	ldr	r4, [r7, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800129c:	02af      	lsls	r7, r5, #10
 800129e:	d470      	bmi.n	8001382 <HAL_GPIO_Init+0x36a>
        temp &= ~((uint32_t)iocurrent);
 80012a0:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->FTSR = temp;
 80012a4:	4f0c      	ldr	r7, [pc, #48]	@ (80012d8 <HAL_GPIO_Init+0x2c0>)
 80012a6:	60fc      	str	r4, [r7, #12]
        temp = EXTI->EMR;
 80012a8:	687c      	ldr	r4, [r7, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012aa:	03af      	lsls	r7, r5, #14
 80012ac:	d467      	bmi.n	800137e <HAL_GPIO_Init+0x366>
        temp &= ~((uint32_t)iocurrent);
 80012ae:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->EMR = temp;
 80012b2:	4f09      	ldr	r7, [pc, #36]	@ (80012d8 <HAL_GPIO_Init+0x2c0>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012b4:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 80012b6:	607c      	str	r4, [r7, #4]
        temp = EXTI->IMR;
 80012b8:	683c      	ldr	r4, [r7, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012ba:	d45e      	bmi.n	800137a <HAL_GPIO_Init+0x362>
        temp &= ~((uint32_t)iocurrent);
 80012bc:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->IMR = temp;
 80012c0:	4d05      	ldr	r5, [pc, #20]	@ (80012d8 <HAL_GPIO_Init+0x2c0>)
 80012c2:	602c      	str	r4, [r5, #0]
 80012c4:	e79a      	b.n	80011fc <HAL_GPIO_Init+0x1e4>
 80012c6:	bf00      	nop
 80012c8:	40020000 	.word	0x40020000
 80012cc:	40023800 	.word	0x40023800
 80012d0:	40020400 	.word	0x40020400
 80012d4:	40020800 	.word	0x40020800
 80012d8:	40013c00 	.word	0x40013c00
 80012dc:	40020c00 	.word	0x40020c00
 80012e0:	40021000 	.word	0x40021000
 80012e4:	40021400 	.word	0x40021400
 80012e8:	40021800 	.word	0x40021800
 80012ec:	40021c00 	.word	0x40021c00
 80012f0:	40022000 	.word	0x40022000
 80012f4:	40022400 	.word	0x40022400
        temp = GPIOx->OSPEEDR;
 80012f8:	f8d0 e008 	ldr.w	lr, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012fc:	f1b8 0f02 	cmp.w	r8, #2
        temp |= (GPIO_Init->Speed << (position * 2));
 8001300:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001302:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= (GPIO_Init->Speed << (position * 2));
 8001306:	fa07 fc04 	lsl.w	ip, r7, r4
 800130a:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 800130e:	f8c0 c008 	str.w	ip, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001312:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp = GPIOx->OTYPER;
 8001316:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800131a:	fa0c fc02 	lsl.w	ip, ip, r2
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800131e:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001322:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 8001326:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 800132a:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800132e:	688f      	ldr	r7, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001330:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001334:	fa07 fc04 	lsl.w	ip, r7, r4
 8001338:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->PUPDR = temp;
 800133c:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001340:	f47f af77 	bne.w	8001232 <HAL_GPIO_Init+0x21a>
        temp = GPIOx->AFR[position >> 3];
 8001344:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001348:	f002 0c07 	and.w	ip, r2, #7
 800134c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001350:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8001354:	f8de 7020 	ldr.w	r7, [lr, #32]
 8001358:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800135a:	690f      	ldr	r7, [r1, #16]
 800135c:	fa07 f70c 	lsl.w	r7, r7, ip
 8001360:	9701      	str	r7, [sp, #4]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001362:	270f      	movs	r7, #15
 8001364:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001368:	9f00      	ldr	r7, [sp, #0]
 800136a:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800136e:	9f01      	ldr	r7, [sp, #4]
 8001370:	ea47 0c0c 	orr.w	ip, r7, ip
        GPIOx->AFR[position >> 3] = temp;
 8001374:	f8ce c020 	str.w	ip, [lr, #32]
 8001378:	e75b      	b.n	8001232 <HAL_GPIO_Init+0x21a>
          temp |= iocurrent;
 800137a:	4334      	orrs	r4, r6
 800137c:	e7a0      	b.n	80012c0 <HAL_GPIO_Init+0x2a8>
          temp |= iocurrent;
 800137e:	4334      	orrs	r4, r6
 8001380:	e797      	b.n	80012b2 <HAL_GPIO_Init+0x29a>
          temp |= iocurrent;
 8001382:	4334      	orrs	r4, r6
 8001384:	e78e      	b.n	80012a4 <HAL_GPIO_Init+0x28c>
          temp |= iocurrent;
 8001386:	4334      	orrs	r4, r6
 8001388:	e785      	b.n	8001296 <HAL_GPIO_Init+0x27e>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800138a:	f04f 0c02 	mov.w	ip, #2
 800138e:	fa0c f707 	lsl.w	r7, ip, r7
 8001392:	ea4e 0107 	orr.w	r1, lr, r7
 8001396:	e708      	b.n	80011aa <HAL_GPIO_Init+0x192>
 8001398:	f04f 0c03 	mov.w	ip, #3
 800139c:	fa0c f707 	lsl.w	r7, ip, r7
 80013a0:	ea4e 0107 	orr.w	r1, lr, r7
 80013a4:	e701      	b.n	80011aa <HAL_GPIO_Init+0x192>
 80013a6:	f04f 0c06 	mov.w	ip, #6
 80013aa:	fa0c f707 	lsl.w	r7, ip, r7
 80013ae:	ea4e 0107 	orr.w	r1, lr, r7
 80013b2:	e6fa      	b.n	80011aa <HAL_GPIO_Init+0x192>
 80013b4:	f04f 0c04 	mov.w	ip, #4
 80013b8:	fa0c f707 	lsl.w	r7, ip, r7
 80013bc:	ea4e 0107 	orr.w	r1, lr, r7
 80013c0:	e6f3      	b.n	80011aa <HAL_GPIO_Init+0x192>
 80013c2:	f04f 0c05 	mov.w	ip, #5
 80013c6:	fa0c f707 	lsl.w	r7, ip, r7
 80013ca:	ea4e 0107 	orr.w	r1, lr, r7
 80013ce:	e6ec      	b.n	80011aa <HAL_GPIO_Init+0x192>
 80013d0:	f04f 0c07 	mov.w	ip, #7
 80013d4:	fa0c f707 	lsl.w	r7, ip, r7
 80013d8:	ea4e 0107 	orr.w	r1, lr, r7
 80013dc:	e6e5      	b.n	80011aa <HAL_GPIO_Init+0x192>
 80013de:	f04f 0c08 	mov.w	ip, #8
 80013e2:	fa0c f707 	lsl.w	r7, ip, r7
 80013e6:	ea4e 0107 	orr.w	r1, lr, r7
 80013ea:	e6de      	b.n	80011aa <HAL_GPIO_Init+0x192>
        temp = GPIOx->PUPDR;
 80013ec:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80013ee:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80013f2:	f8da 7008 	ldr.w	r7, [sl, #8]
 80013f6:	408f      	lsls	r7, r1
 80013f8:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 80013fc:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013fe:	e635      	b.n	800106c <HAL_GPIO_Init+0x54>
        temp = GPIOx->PUPDR;
 8001400:	f8df c018 	ldr.w	ip, [pc, #24]	@ 800141c <HAL_GPIO_Init+0x404>
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001404:	688f      	ldr	r7, [r1, #8]
        temp = GPIOx->PUPDR;
 8001406:	f8dc e00c 	ldr.w	lr, [ip, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800140a:	40a7      	lsls	r7, r4
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800140c:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001410:	ea47 0e0e 	orr.w	lr, r7, lr
        GPIOx->PUPDR = temp;
 8001414:	f8cc e00c 	str.w	lr, [ip, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001418:	e70b      	b.n	8001232 <HAL_GPIO_Init+0x21a>
 800141a:	bf00      	nop
 800141c:	40020000 	.word	0x40020000

08001420 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001420:	b902      	cbnz	r2, 8001424 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001422:	0409      	lsls	r1, r1, #16
 8001424:	6181      	str	r1, [r0, #24]
  }
}
 8001426:	4770      	bx	lr

08001428 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001428:	4a02      	ldr	r2, [pc, #8]	@ (8001434 <HAL_PWR_EnableBkUpAccess+0xc>)
 800142a:	6813      	ldr	r3, [r2, #0]
 800142c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001430:	6013      	str	r3, [r2, #0]
}
 8001432:	4770      	bx	lr
 8001434:	40007000 	.word	0x40007000

08001438 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001438:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <HAL_PWREx_EnableOverDrive+0x6c>)
 800143a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800143c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
{
 8001440:	b530      	push	{r4, r5, lr}
 8001442:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8001444:	641a      	str	r2, [r3, #64]	@ 0x40
 8001446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001448:	4c17      	ldr	r4, [pc, #92]	@ (80014a8 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001452:	6823      	ldr	r3, [r4, #0]
 8001454:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001458:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800145a:	f7ff fc7f 	bl	8000d5c <HAL_GetTick>
 800145e:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001460:	e005      	b.n	800146e <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001462:	f7ff fc7b 	bl	8000d5c <HAL_GetTick>
 8001466:	1b40      	subs	r0, r0, r5
 8001468:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800146c:	d817      	bhi.n	800149e <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800146e:	6863      	ldr	r3, [r4, #4]
 8001470:	03da      	lsls	r2, r3, #15
 8001472:	d5f6      	bpl.n	8001462 <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001474:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001476:	4d0c      	ldr	r5, [pc, #48]	@ (80014a8 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800147c:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800147e:	f7ff fc6d 	bl	8000d5c <HAL_GetTick>
 8001482:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001484:	e005      	b.n	8001492 <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001486:	f7ff fc69 	bl	8000d5c <HAL_GetTick>
 800148a:	1b00      	subs	r0, r0, r4
 800148c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001490:	d805      	bhi.n	800149e <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001492:	686b      	ldr	r3, [r5, #4]
 8001494:	039b      	lsls	r3, r3, #14
 8001496:	d5f6      	bpl.n	8001486 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001498:	2000      	movs	r0, #0
}
 800149a:	b003      	add	sp, #12
 800149c:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800149e:	2003      	movs	r0, #3
}
 80014a0:	b003      	add	sp, #12
 80014a2:	bd30      	pop	{r4, r5, pc}
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40007000 	.word	0x40007000

080014ac <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014ac:	2800      	cmp	r0, #0
 80014ae:	f000 81bd 	beq.w	800182c <HAL_RCC_OscConfig+0x380>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014b2:	6803      	ldr	r3, [r0, #0]
{
 80014b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014b8:	07dd      	lsls	r5, r3, #31
{
 80014ba:	b082      	sub	sp, #8
 80014bc:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014be:	d535      	bpl.n	800152c <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014c0:	499a      	ldr	r1, [pc, #616]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 80014c2:	688a      	ldr	r2, [r1, #8]
 80014c4:	f002 020c 	and.w	r2, r2, #12
 80014c8:	2a04      	cmp	r2, #4
 80014ca:	f000 80e0 	beq.w	800168e <HAL_RCC_OscConfig+0x1e2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ce:	688a      	ldr	r2, [r1, #8]
 80014d0:	f002 020c 	and.w	r2, r2, #12
 80014d4:	2a08      	cmp	r2, #8
 80014d6:	f000 80d6 	beq.w	8001686 <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014da:	6863      	ldr	r3, [r4, #4]
 80014dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e0:	d010      	beq.n	8001504 <HAL_RCC_OscConfig+0x58>
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f000 80fd 	beq.w	80016e2 <HAL_RCC_OscConfig+0x236>
 80014e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014ec:	4b8f      	ldr	r3, [pc, #572]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	f000 818c 	beq.w	800180c <HAL_RCC_OscConfig+0x360>
 80014f4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001500:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001502:	e004      	b.n	800150e <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001504:	4a89      	ldr	r2, [pc, #548]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 8001506:	6813      	ldr	r3, [r2, #0]
 8001508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800150c:	6013      	str	r3, [r2, #0]
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150e:	f7ff fc25 	bl	8000d5c <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001512:	4e86      	ldr	r6, [pc, #536]	@ (800172c <HAL_RCC_OscConfig+0x280>)
        tickstart = HAL_GetTick();
 8001514:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001516:	e005      	b.n	8001524 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001518:	f7ff fc20 	bl	8000d5c <HAL_GetTick>
 800151c:	1b40      	subs	r0, r0, r5
 800151e:	2864      	cmp	r0, #100	@ 0x64
 8001520:	f200 80db 	bhi.w	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001524:	6833      	ldr	r3, [r6, #0]
 8001526:	039b      	lsls	r3, r3, #14
 8001528:	d5f6      	bpl.n	8001518 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800152a:	6823      	ldr	r3, [r4, #0]
 800152c:	079d      	lsls	r5, r3, #30
 800152e:	d527      	bpl.n	8001580 <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001530:	4a7e      	ldr	r2, [pc, #504]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 8001532:	6891      	ldr	r1, [r2, #8]
 8001534:	f011 0f0c 	tst.w	r1, #12
 8001538:	d07e      	beq.n	8001638 <HAL_RCC_OscConfig+0x18c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800153a:	6891      	ldr	r1, [r2, #8]
 800153c:	f001 010c 	and.w	r1, r1, #12
 8001540:	2908      	cmp	r1, #8
 8001542:	d076      	beq.n	8001632 <HAL_RCC_OscConfig+0x186>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001544:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001546:	4d79      	ldr	r5, [pc, #484]	@ (800172c <HAL_RCC_OscConfig+0x280>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 8104 	beq.w	8001756 <HAL_RCC_OscConfig+0x2aa>
        __HAL_RCC_HSI_ENABLE();
 800154e:	682b      	ldr	r3, [r5, #0]
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001556:	f7ff fc01 	bl	8000d5c <HAL_GetTick>
 800155a:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800155c:	e005      	b.n	800156a <HAL_RCC_OscConfig+0xbe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800155e:	f7ff fbfd 	bl	8000d5c <HAL_GetTick>
 8001562:	1b80      	subs	r0, r0, r6
 8001564:	2802      	cmp	r0, #2
 8001566:	f200 80b8 	bhi.w	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156a:	682b      	ldr	r3, [r5, #0]
 800156c:	079f      	lsls	r7, r3, #30
 800156e:	d5f6      	bpl.n	800155e <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001570:	682b      	ldr	r3, [r5, #0]
 8001572:	6922      	ldr	r2, [r4, #16]
 8001574:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001578:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800157c:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800157e:	6823      	ldr	r3, [r4, #0]
 8001580:	071a      	lsls	r2, r3, #28
 8001582:	d41f      	bmi.n	80015c4 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001584:	075e      	lsls	r6, r3, #29
 8001586:	d534      	bpl.n	80015f2 <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001588:	4b68      	ldr	r3, [pc, #416]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 800158a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800158c:	00d5      	lsls	r5, r2, #3
 800158e:	d56f      	bpl.n	8001670 <HAL_RCC_OscConfig+0x1c4>
  FlagStatus pwrclkchanged = RESET;
 8001590:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001592:	4e67      	ldr	r6, [pc, #412]	@ (8001730 <HAL_RCC_OscConfig+0x284>)
 8001594:	6833      	ldr	r3, [r6, #0]
 8001596:	05d8      	lsls	r0, r3, #23
 8001598:	f140 808f 	bpl.w	80016ba <HAL_RCC_OscConfig+0x20e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800159c:	68a3      	ldr	r3, [r4, #8]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	f000 80eb 	beq.w	800177a <HAL_RCC_OscConfig+0x2ce>
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 80b2 	beq.w	800170e <HAL_RCC_OscConfig+0x262>
 80015aa:	2b05      	cmp	r3, #5
 80015ac:	4b5f      	ldr	r3, [pc, #380]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 80015ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80015b0:	f000 8134 	beq.w	800181c <HAL_RCC_OscConfig+0x370>
 80015b4:	f022 0201 	bic.w	r2, r2, #1
 80015b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80015ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80015bc:	f022 0204 	bic.w	r2, r2, #4
 80015c0:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c2:	e0df      	b.n	8001784 <HAL_RCC_OscConfig+0x2d8>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015c4:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80015c6:	4d59      	ldr	r5, [pc, #356]	@ (800172c <HAL_RCC_OscConfig+0x280>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d040      	beq.n	800164e <HAL_RCC_OscConfig+0x1a2>
      __HAL_RCC_LSI_ENABLE();
 80015cc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80015d4:	f7ff fbc2 	bl	8000d5c <HAL_GetTick>
 80015d8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015da:	e004      	b.n	80015e6 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015dc:	f7ff fbbe 	bl	8000d5c <HAL_GetTick>
 80015e0:	1b80      	subs	r0, r0, r6
 80015e2:	2802      	cmp	r0, #2
 80015e4:	d879      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e6:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80015e8:	079b      	lsls	r3, r3, #30
 80015ea:	d5f7      	bpl.n	80015dc <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ec:	6823      	ldr	r3, [r4, #0]
 80015ee:	075e      	lsls	r6, r3, #29
 80015f0:	d4ca      	bmi.n	8001588 <HAL_RCC_OscConfig+0xdc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015f2:	69a3      	ldr	r3, [r4, #24]
 80015f4:	b1cb      	cbz	r3, 800162a <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015f6:	4d4d      	ldr	r5, [pc, #308]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 80015f8:	68aa      	ldr	r2, [r5, #8]
 80015fa:	f002 020c 	and.w	r2, r2, #12
 80015fe:	2a08      	cmp	r2, #8
 8001600:	f000 80d3 	beq.w	80017aa <HAL_RCC_OscConfig+0x2fe>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001604:	2b02      	cmp	r3, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001606:	682b      	ldr	r3, [r5, #0]
 8001608:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800160c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800160e:	f000 810f 	beq.w	8001830 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001612:	f7ff fba3 	bl	8000d5c <HAL_GetTick>
 8001616:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001618:	e004      	b.n	8001624 <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800161a:	f7ff fb9f 	bl	8000d5c <HAL_GetTick>
 800161e:	1b00      	subs	r0, r0, r4
 8001620:	2802      	cmp	r0, #2
 8001622:	d85a      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001624:	682b      	ldr	r3, [r5, #0]
 8001626:	019b      	lsls	r3, r3, #6
 8001628:	d4f7      	bmi.n	800161a <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800162a:	2000      	movs	r0, #0
}
 800162c:	b002      	add	sp, #8
 800162e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001632:	6852      	ldr	r2, [r2, #4]
 8001634:	0251      	lsls	r1, r2, #9
 8001636:	d485      	bmi.n	8001544 <HAL_RCC_OscConfig+0x98>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001638:	4a3c      	ldr	r2, [pc, #240]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 800163a:	6812      	ldr	r2, [r2, #0]
 800163c:	0792      	lsls	r2, r2, #30
 800163e:	d530      	bpl.n	80016a2 <HAL_RCC_OscConfig+0x1f6>
 8001640:	68e2      	ldr	r2, [r4, #12]
 8001642:	2a01      	cmp	r2, #1
 8001644:	d02d      	beq.n	80016a2 <HAL_RCC_OscConfig+0x1f6>
    return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
}
 8001648:	b002      	add	sp, #8
 800164a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800164e:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001650:	f023 0301 	bic.w	r3, r3, #1
 8001654:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8001656:	f7ff fb81 	bl	8000d5c <HAL_GetTick>
 800165a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800165c:	e004      	b.n	8001668 <HAL_RCC_OscConfig+0x1bc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800165e:	f7ff fb7d 	bl	8000d5c <HAL_GetTick>
 8001662:	1b80      	subs	r0, r0, r6
 8001664:	2802      	cmp	r0, #2
 8001666:	d838      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001668:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800166a:	079f      	lsls	r7, r3, #30
 800166c:	d4f7      	bmi.n	800165e <HAL_RCC_OscConfig+0x1b2>
 800166e:	e7bd      	b.n	80015ec <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001670:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 8001672:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001674:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001678:	641a      	str	r2, [r3, #64]	@ 0x40
 800167a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001684:	e785      	b.n	8001592 <HAL_RCC_OscConfig+0xe6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001686:	684a      	ldr	r2, [r1, #4]
 8001688:	0251      	lsls	r1, r2, #9
 800168a:	f57f af26 	bpl.w	80014da <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800168e:	4a27      	ldr	r2, [pc, #156]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 8001690:	6812      	ldr	r2, [r2, #0]
 8001692:	0392      	lsls	r2, r2, #14
 8001694:	f57f af4a 	bpl.w	800152c <HAL_RCC_OscConfig+0x80>
 8001698:	6862      	ldr	r2, [r4, #4]
 800169a:	2a00      	cmp	r2, #0
 800169c:	f47f af46 	bne.w	800152c <HAL_RCC_OscConfig+0x80>
 80016a0:	e7d1      	b.n	8001646 <HAL_RCC_OscConfig+0x19a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a2:	4922      	ldr	r1, [pc, #136]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 80016a4:	6920      	ldr	r0, [r4, #16]
 80016a6:	680a      	ldr	r2, [r1, #0]
 80016a8:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80016ac:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80016b0:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016b2:	071a      	lsls	r2, r3, #28
 80016b4:	f57f af66 	bpl.w	8001584 <HAL_RCC_OscConfig+0xd8>
 80016b8:	e784      	b.n	80015c4 <HAL_RCC_OscConfig+0x118>
      PWR->CR1 |= PWR_CR1_DBP;
 80016ba:	6833      	ldr	r3, [r6, #0]
 80016bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80016c2:	f7ff fb4b 	bl	8000d5c <HAL_GetTick>
 80016c6:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016c8:	6833      	ldr	r3, [r6, #0]
 80016ca:	05d9      	lsls	r1, r3, #23
 80016cc:	f53f af66 	bmi.w	800159c <HAL_RCC_OscConfig+0xf0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d0:	f7ff fb44 	bl	8000d5c <HAL_GetTick>
 80016d4:	1bc0      	subs	r0, r0, r7
 80016d6:	2864      	cmp	r0, #100	@ 0x64
 80016d8:	d9f6      	bls.n	80016c8 <HAL_RCC_OscConfig+0x21c>
            return HAL_TIMEOUT;
 80016da:	2003      	movs	r0, #3
}
 80016dc:	b002      	add	sp, #8
 80016de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016e2:	4d12      	ldr	r5, [pc, #72]	@ (800172c <HAL_RCC_OscConfig+0x280>)
 80016e4:	682b      	ldr	r3, [r5, #0]
 80016e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016ea:	602b      	str	r3, [r5, #0]
 80016ec:	682b      	ldr	r3, [r5, #0]
 80016ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016f2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80016f4:	f7ff fb32 	bl	8000d5c <HAL_GetTick>
 80016f8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016fa:	e004      	b.n	8001706 <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016fc:	f7ff fb2e 	bl	8000d5c <HAL_GetTick>
 8001700:	1b80      	subs	r0, r0, r6
 8001702:	2864      	cmp	r0, #100	@ 0x64
 8001704:	d8e9      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001706:	682b      	ldr	r3, [r5, #0]
 8001708:	039f      	lsls	r7, r3, #14
 800170a:	d4f7      	bmi.n	80016fc <HAL_RCC_OscConfig+0x250>
 800170c:	e70d      	b.n	800152a <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800170e:	4e07      	ldr	r6, [pc, #28]	@ (800172c <HAL_RCC_OscConfig+0x280>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001710:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001714:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001716:	f023 0301 	bic.w	r3, r3, #1
 800171a:	6733      	str	r3, [r6, #112]	@ 0x70
 800171c:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800171e:	f023 0304 	bic.w	r3, r3, #4
 8001722:	6733      	str	r3, [r6, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001724:	f7ff fb1a 	bl	8000d5c <HAL_GetTick>
 8001728:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x292>
 800172c:	40023800 	.word	0x40023800
 8001730:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001734:	f7ff fb12 	bl	8000d5c <HAL_GetTick>
 8001738:	1bc0      	subs	r0, r0, r7
 800173a:	4540      	cmp	r0, r8
 800173c:	d8cd      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800173e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001740:	079b      	lsls	r3, r3, #30
 8001742:	d4f7      	bmi.n	8001734 <HAL_RCC_OscConfig+0x288>
    if (pwrclkchanged == SET)
 8001744:	2d00      	cmp	r5, #0
 8001746:	f43f af54 	beq.w	80015f2 <HAL_RCC_OscConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
 800174a:	4a52      	ldr	r2, [pc, #328]	@ (8001894 <HAL_RCC_OscConfig+0x3e8>)
 800174c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800174e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001752:	6413      	str	r3, [r2, #64]	@ 0x40
 8001754:	e74d      	b.n	80015f2 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 8001756:	682b      	ldr	r3, [r5, #0]
 8001758:	f023 0301 	bic.w	r3, r3, #1
 800175c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800175e:	f7ff fafd 	bl	8000d5c <HAL_GetTick>
 8001762:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001764:	e004      	b.n	8001770 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001766:	f7ff faf9 	bl	8000d5c <HAL_GetTick>
 800176a:	1b80      	subs	r0, r0, r6
 800176c:	2802      	cmp	r0, #2
 800176e:	d8b4      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001770:	682b      	ldr	r3, [r5, #0]
 8001772:	0799      	lsls	r1, r3, #30
 8001774:	d4f7      	bmi.n	8001766 <HAL_RCC_OscConfig+0x2ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001776:	6823      	ldr	r3, [r4, #0]
 8001778:	e702      	b.n	8001580 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800177a:	4a46      	ldr	r2, [pc, #280]	@ (8001894 <HAL_RCC_OscConfig+0x3e8>)
 800177c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001784:	f7ff faea 	bl	8000d5c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001788:	4f42      	ldr	r7, [pc, #264]	@ (8001894 <HAL_RCC_OscConfig+0x3e8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800178a:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800178e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001790:	e004      	b.n	800179c <HAL_RCC_OscConfig+0x2f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001792:	f7ff fae3 	bl	8000d5c <HAL_GetTick>
 8001796:	1b80      	subs	r0, r0, r6
 8001798:	4540      	cmp	r0, r8
 800179a:	d89e      	bhi.n	80016da <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800179e:	079a      	lsls	r2, r3, #30
 80017a0:	d5f7      	bpl.n	8001792 <HAL_RCC_OscConfig+0x2e6>
    if (pwrclkchanged == SET)
 80017a2:	2d00      	cmp	r5, #0
 80017a4:	f43f af25 	beq.w	80015f2 <HAL_RCC_OscConfig+0x146>
 80017a8:	e7cf      	b.n	800174a <HAL_RCC_OscConfig+0x29e>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017aa:	2b01      	cmp	r3, #1
      pll_config = RCC->PLLCFGR;
 80017ac:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ae:	f43f af4a 	beq.w	8001646 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017b6:	69e1      	ldr	r1, [r4, #28]
 80017b8:	428b      	cmp	r3, r1
 80017ba:	f47f af44 	bne.w	8001646 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017be:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	6a21      	ldr	r1, [r4, #32]
 80017c4:	428b      	cmp	r3, r1
 80017c6:	f47f af3e 	bne.w	8001646 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ca:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017ce:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80017d0:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017d2:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80017d6:	f47f af36 	bne.w	8001646 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80017da:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80017dc:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 80017e0:	085b      	lsrs	r3, r3, #1
 80017e2:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017e4:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80017e8:	f47f af2d 	bne.w	8001646 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017ec:	f002 6370 	and.w	r3, r2, #251658240	@ 0xf000000
 80017f0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80017f2:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 80017f6:	f47f af26 	bne.w	8001646 <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80017fa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80017fc:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001800:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 8001804:	bf14      	ite	ne
 8001806:	2001      	movne	r0, #1
 8001808:	2000      	moveq	r0, #0
 800180a:	e70f      	b.n	800162c <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800180c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001818:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800181a:	e678      	b.n	800150e <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800181c:	f042 0204 	orr.w	r2, r2, #4
 8001820:	671a      	str	r2, [r3, #112]	@ 0x70
 8001822:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001824:	f042 0201 	orr.w	r2, r2, #1
 8001828:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800182a:	e7ab      	b.n	8001784 <HAL_RCC_OscConfig+0x2d8>
    return HAL_ERROR;
 800182c:	2001      	movs	r0, #1
}
 800182e:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8001830:	f7ff fa94 	bl	8000d5c <HAL_GetTick>
 8001834:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001836:	e005      	b.n	8001844 <HAL_RCC_OscConfig+0x398>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001838:	f7ff fa90 	bl	8000d5c <HAL_GetTick>
 800183c:	1b80      	subs	r0, r0, r6
 800183e:	2802      	cmp	r0, #2
 8001840:	f63f af4b 	bhi.w	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001844:	682b      	ldr	r3, [r5, #0]
 8001846:	0199      	lsls	r1, r3, #6
 8001848:	d4f6      	bmi.n	8001838 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800184a:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 800184e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001850:	430b      	orrs	r3, r1
 8001852:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8001854:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001858:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 800185c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001860:	0852      	lsrs	r2, r2, #1
 8001862:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001866:	3a01      	subs	r2, #1
 8001868:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800186c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800186e:	682b      	ldr	r3, [r5, #0]
 8001870:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001874:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001876:	f7ff fa71 	bl	8000d5c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187a:	4d06      	ldr	r5, [pc, #24]	@ (8001894 <HAL_RCC_OscConfig+0x3e8>)
        tickstart = HAL_GetTick();
 800187c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187e:	e005      	b.n	800188c <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001880:	f7ff fa6c 	bl	8000d5c <HAL_GetTick>
 8001884:	1b00      	subs	r0, r0, r4
 8001886:	2802      	cmp	r0, #2
 8001888:	f63f af27 	bhi.w	80016da <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800188c:	682b      	ldr	r3, [r5, #0]
 800188e:	019a      	lsls	r2, r3, #6
 8001890:	d5f6      	bpl.n	8001880 <HAL_RCC_OscConfig+0x3d4>
 8001892:	e6ca      	b.n	800162a <HAL_RCC_OscConfig+0x17e>
 8001894:	40023800 	.word	0x40023800

08001898 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001898:	2800      	cmp	r0, #0
 800189a:	f000 80b3 	beq.w	8001a04 <HAL_RCC_ClockConfig+0x16c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800189e:	4a61      	ldr	r2, [pc, #388]	@ (8001a24 <HAL_RCC_ClockConfig+0x18c>)
 80018a0:	6813      	ldr	r3, [r2, #0]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	428b      	cmp	r3, r1
{
 80018a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018ac:	4604      	mov	r4, r0
 80018ae:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018b0:	d20c      	bcs.n	80018cc <HAL_RCC_ClockConfig+0x34>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	6813      	ldr	r3, [r2, #0]
 80018b4:	f023 030f 	bic.w	r3, r3, #15
 80018b8:	430b      	orrs	r3, r1
 80018ba:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018bc:	6813      	ldr	r3, [r2, #0]
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	428b      	cmp	r3, r1
 80018c4:	d002      	beq.n	80018cc <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80018c6:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);

  return HAL_OK;
}
 80018c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018cc:	6823      	ldr	r3, [r4, #0]
 80018ce:	0798      	lsls	r0, r3, #30
 80018d0:	d514      	bpl.n	80018fc <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d2:	0759      	lsls	r1, r3, #29
 80018d4:	d504      	bpl.n	80018e0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018d6:	4954      	ldr	r1, [pc, #336]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 80018d8:	688a      	ldr	r2, [r1, #8]
 80018da:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 80018de:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e0:	071a      	lsls	r2, r3, #28
 80018e2:	d504      	bpl.n	80018ee <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018e4:	4950      	ldr	r1, [pc, #320]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 80018e6:	688a      	ldr	r2, [r1, #8]
 80018e8:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 80018ec:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018ee:	494e      	ldr	r1, [pc, #312]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 80018f0:	68a0      	ldr	r0, [r4, #8]
 80018f2:	688a      	ldr	r2, [r1, #8]
 80018f4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80018f8:	4302      	orrs	r2, r0
 80018fa:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018fc:	07df      	lsls	r7, r3, #31
 80018fe:	d520      	bpl.n	8001942 <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001900:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001902:	4b49      	ldr	r3, [pc, #292]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001904:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001908:	d07e      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x170>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800190a:	2a02      	cmp	r2, #2
 800190c:	d077      	beq.n	80019fe <HAL_RCC_ClockConfig+0x166>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800190e:	0799      	lsls	r1, r3, #30
 8001910:	d5d9      	bpl.n	80018c6 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001912:	4e45      	ldr	r6, [pc, #276]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001914:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001918:	68b3      	ldr	r3, [r6, #8]
 800191a:	f023 0303 	bic.w	r3, r3, #3
 800191e:	4313      	orrs	r3, r2
 8001920:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001922:	f7ff fa1b 	bl	8000d5c <HAL_GetTick>
 8001926:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001928:	e004      	b.n	8001934 <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800192a:	f7ff fa17 	bl	8000d5c <HAL_GetTick>
 800192e:	1bc0      	subs	r0, r0, r7
 8001930:	4540      	cmp	r0, r8
 8001932:	d86c      	bhi.n	8001a0e <HAL_RCC_ClockConfig+0x176>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001934:	68b3      	ldr	r3, [r6, #8]
 8001936:	6862      	ldr	r2, [r4, #4]
 8001938:	f003 030c 	and.w	r3, r3, #12
 800193c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001940:	d1f3      	bne.n	800192a <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001942:	4a38      	ldr	r2, [pc, #224]	@ (8001a24 <HAL_RCC_ClockConfig+0x18c>)
 8001944:	6813      	ldr	r3, [r2, #0]
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	42ab      	cmp	r3, r5
 800194c:	d909      	bls.n	8001962 <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194e:	6813      	ldr	r3, [r2, #0]
 8001950:	f023 030f 	bic.w	r3, r3, #15
 8001954:	432b      	orrs	r3, r5
 8001956:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001958:	6813      	ldr	r3, [r2, #0]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	42ab      	cmp	r3, r5
 8001960:	d1b1      	bne.n	80018c6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001962:	6823      	ldr	r3, [r4, #0]
 8001964:	075a      	lsls	r2, r3, #29
 8001966:	d506      	bpl.n	8001976 <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001968:	492f      	ldr	r1, [pc, #188]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 800196a:	68e0      	ldr	r0, [r4, #12]
 800196c:	688a      	ldr	r2, [r1, #8]
 800196e:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8001972:	4302      	orrs	r2, r0
 8001974:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001976:	071b      	lsls	r3, r3, #28
 8001978:	d42f      	bmi.n	80019da <HAL_RCC_ClockConfig+0x142>
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800197a:	492b      	ldr	r1, [pc, #172]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 800197c:	688b      	ldr	r3, [r1, #8]
 800197e:	f003 030c 	and.w	r3, r3, #12
 8001982:	2b04      	cmp	r3, #4
 8001984:	d037      	beq.n	80019f6 <HAL_RCC_ClockConfig+0x15e>
 8001986:	2b08      	cmp	r3, #8
 8001988:	d137      	bne.n	80019fa <HAL_RCC_ClockConfig+0x162>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800198a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800198c:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800198e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001992:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001994:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 8001998:	d03b      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x17a>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800199a:	4824      	ldr	r0, [pc, #144]	@ (8001a2c <HAL_RCC_ClockConfig+0x194>)
 800199c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80019a0:	2300      	movs	r3, #0
 80019a2:	fba1 0100 	umull	r0, r1, r1, r0
 80019a6:	f7fe fca3 	bl	80002f0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80019aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80019b2:	3301      	adds	r3, #1
 80019b4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80019b6:	fbb0 f3f3 	udiv	r3, r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 80019bc:	4c1c      	ldr	r4, [pc, #112]	@ (8001a30 <HAL_RCC_ClockConfig+0x198>)
 80019be:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 80019c0:	481c      	ldr	r0, [pc, #112]	@ (8001a34 <HAL_RCC_ClockConfig+0x19c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019c2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80019c6:	491c      	ldr	r1, [pc, #112]	@ (8001a38 <HAL_RCC_ClockConfig+0x1a0>)
  HAL_InitTick(uwTickPrio);
 80019c8:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019ca:	5ca2      	ldrb	r2, [r4, r2]
 80019cc:	40d3      	lsrs	r3, r2
 80019ce:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 80019d0:	f7ff f988 	bl	8000ce4 <HAL_InitTick>
  return HAL_OK;
 80019d4:	2000      	movs	r0, #0
}
 80019d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019da:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
 80019dc:	6921      	ldr	r1, [r4, #16]
 80019de:	6893      	ldr	r3, [r2, #8]
 80019e0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80019e4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019e8:	490f      	ldr	r1, [pc, #60]	@ (8001a28 <HAL_RCC_ClockConfig+0x190>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019ea:	6093      	str	r3, [r2, #8]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019ec:	688b      	ldr	r3, [r1, #8]
 80019ee:	f003 030c 	and.w	r3, r3, #12
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d1c7      	bne.n	8001986 <HAL_RCC_ClockConfig+0xee>
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <HAL_RCC_ClockConfig+0x194>)
 80019f8:	e7df      	b.n	80019ba <HAL_RCC_ClockConfig+0x122>
      sysclockfreq = HSI_VALUE;
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <HAL_RCC_ClockConfig+0x1a4>)
 80019fc:	e7dd      	b.n	80019ba <HAL_RCC_ClockConfig+0x122>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019fe:	0198      	lsls	r0, r3, #6
 8001a00:	d487      	bmi.n	8001912 <HAL_RCC_ClockConfig+0x7a>
 8001a02:	e760      	b.n	80018c6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001a04:	2001      	movs	r0, #1
}
 8001a06:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a08:	039e      	lsls	r6, r3, #14
 8001a0a:	d482      	bmi.n	8001912 <HAL_RCC_ClockConfig+0x7a>
 8001a0c:	e75b      	b.n	80018c6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8001a0e:	2003      	movs	r0, #3
 8001a10:	e75a      	b.n	80018c8 <HAL_RCC_ClockConfig+0x30>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a12:	480a      	ldr	r0, [pc, #40]	@ (8001a3c <HAL_RCC_ClockConfig+0x1a4>)
 8001a14:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001a18:	fba1 0100 	umull	r0, r1, r1, r0
 8001a1c:	f7fe fc68 	bl	80002f0 <__aeabi_uldivmod>
 8001a20:	e7c3      	b.n	80019aa <HAL_RCC_ClockConfig+0x112>
 8001a22:	bf00      	nop
 8001a24:	40023c00 	.word	0x40023c00
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	007a1200 	.word	0x007a1200
 8001a30:	08005934 	.word	0x08005934
 8001a34:	20000008 	.word	0x20000008
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	00f42400 	.word	0x00f42400

08001a40 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a40:	4916      	ldr	r1, [pc, #88]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8001a42:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a44:	688b      	ldr	r3, [r1, #8]
 8001a46:	f003 030c 	and.w	r3, r3, #12
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	d01b      	beq.n	8001a86 <HAL_RCC_GetSysClockFreq+0x46>
 8001a4e:	2b08      	cmp	r3, #8
 8001a50:	d001      	beq.n	8001a56 <HAL_RCC_GetSysClockFreq+0x16>
      sysclockfreq = HSI_VALUE;
 8001a52:	4813      	ldr	r0, [pc, #76]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001a54:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a56:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001a58:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a5a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a5e:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001a60:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 8001a64:	d111      	bne.n	8001a8a <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a66:	480e      	ldr	r0, [pc, #56]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0x60>)
 8001a68:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001a6c:	fba1 0100 	umull	r0, r1, r1, r0
 8001a70:	f7fe fc3e 	bl	80002f0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001a74:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0x5c>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8001a80:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001a84:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a86:	4807      	ldr	r0, [pc, #28]	@ (8001aa4 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001a88:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a8a:	4806      	ldr	r0, [pc, #24]	@ (8001aa4 <HAL_RCC_GetSysClockFreq+0x64>)
 8001a8c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001a90:	2300      	movs	r3, #0
 8001a92:	fba1 0100 	umull	r0, r1, r1, r0
 8001a96:	f7fe fc2b 	bl	80002f0 <__aeabi_uldivmod>
 8001a9a:	e7eb      	b.n	8001a74 <HAL_RCC_GetSysClockFreq+0x34>
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	00f42400 	.word	0x00f42400
 8001aa4:	007a1200 	.word	0x007a1200

08001aa8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001aa8:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8001aaa:	4905      	ldr	r1, [pc, #20]	@ (8001ac0 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	4a05      	ldr	r2, [pc, #20]	@ (8001ac4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001ab0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001ab4:	6808      	ldr	r0, [r1, #0]
 8001ab6:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ab8:	40d8      	lsrs	r0, r3
 8001aba:	4770      	bx	lr
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	0800592c 	.word	0x0800592c

08001ac8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ac8:	4b04      	ldr	r3, [pc, #16]	@ (8001adc <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8001aca:	4905      	ldr	r1, [pc, #20]	@ (8001ae0 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	4a05      	ldr	r2, [pc, #20]	@ (8001ae4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001ad0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001ad4:	6808      	ldr	r0, [r1, #0]
 8001ad6:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ad8:	40d8      	lsrs	r0, r3
 8001ada:	4770      	bx	lr
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	0800592c 	.word	0x0800592c

08001ae8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001ae8:	6803      	ldr	r3, [r0, #0]
{
 8001aea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001aee:	f013 0601 	ands.w	r6, r3, #1
{
 8001af2:	b083      	sub	sp, #12
 8001af4:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001af6:	d00b      	beq.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001af8:	4a94      	ldr	r2, [pc, #592]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001afa:	6891      	ldr	r1, [r2, #8]
 8001afc:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8001b00:	6091      	str	r1, [r2, #8]
 8001b02:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8001b04:	6891      	ldr	r1, [r2, #8]
 8001b06:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001b08:	fab6 f686 	clz	r6, r6
 8001b0c:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001b0e:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001b10:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8001b14:	d010      	beq.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001b16:	498d      	ldr	r1, [pc, #564]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001b18:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8001b1a:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001b1e:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001b22:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8001b26:	ea42 0205 	orr.w	r2, r2, r5
 8001b2a:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001b2e:	f000 8239 	beq.w	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001b32:	fab5 f585 	clz	r5, r5
 8001b36:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001b38:	02d9      	lsls	r1, r3, #11
 8001b3a:	d510      	bpl.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001b3c:	4883      	ldr	r0, [pc, #524]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001b3e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001b40:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001b44:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001b48:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001b4c:	ea42 0201 	orr.w	r2, r2, r1
 8001b50:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001b54:	f000 8229 	beq.w	8001faa <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8001b58:	2900      	cmp	r1, #0
 8001b5a:	bf08      	it	eq
 8001b5c:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8001b5e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001b62:	bf18      	it	ne
 8001b64:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b66:	069a      	lsls	r2, r3, #26
 8001b68:	f100 81d7 	bmi.w	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001b6c:	06da      	lsls	r2, r3, #27
 8001b6e:	d50c      	bpl.n	8001b8a <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001b70:	4a76      	ldr	r2, [pc, #472]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001b72:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001b76:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8001b7a:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8001b7e:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001b82:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001b84:	4301      	orrs	r1, r0
 8001b86:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b8a:	045f      	lsls	r7, r3, #17
 8001b8c:	d508      	bpl.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b8e:	496f      	ldr	r1, [pc, #444]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001b90:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8001b92:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001b96:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001b9a:	4302      	orrs	r2, r0
 8001b9c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ba0:	0418      	lsls	r0, r3, #16
 8001ba2:	d508      	bpl.n	8001bb6 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001ba4:	4969      	ldr	r1, [pc, #420]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001ba6:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8001ba8:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001bac:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8001bb0:	4302      	orrs	r2, r0
 8001bb2:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001bb6:	03d9      	lsls	r1, r3, #15
 8001bb8:	d508      	bpl.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001bba:	4964      	ldr	r1, [pc, #400]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001bbc:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8001bbe:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001bc2:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8001bc6:	4302      	orrs	r2, r0
 8001bc8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001bcc:	039a      	lsls	r2, r3, #14
 8001bce:	d508      	bpl.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001bd0:	495e      	ldr	r1, [pc, #376]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001bd2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8001bd4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001bd8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001bdc:	4302      	orrs	r2, r0
 8001bde:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001be2:	065f      	lsls	r7, r3, #25
 8001be4:	d508      	bpl.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001be6:	4959      	ldr	r1, [pc, #356]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001be8:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8001bea:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001bee:	f022 0203 	bic.w	r2, r2, #3
 8001bf2:	4302      	orrs	r2, r0
 8001bf4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001bf8:	0618      	lsls	r0, r3, #24
 8001bfa:	d508      	bpl.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001bfc:	4953      	ldr	r1, [pc, #332]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001bfe:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8001c00:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c04:	f022 020c 	bic.w	r2, r2, #12
 8001c08:	4302      	orrs	r2, r0
 8001c0a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001c0e:	05d9      	lsls	r1, r3, #23
 8001c10:	d508      	bpl.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001c12:	494e      	ldr	r1, [pc, #312]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c14:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8001c16:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c1a:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8001c1e:	4302      	orrs	r2, r0
 8001c20:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001c24:	059a      	lsls	r2, r3, #22
 8001c26:	d508      	bpl.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001c28:	4948      	ldr	r1, [pc, #288]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c2a:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8001c2c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c30:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8001c34:	4302      	orrs	r2, r0
 8001c36:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001c3a:	055f      	lsls	r7, r3, #21
 8001c3c:	d508      	bpl.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001c3e:	4943      	ldr	r1, [pc, #268]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c40:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8001c42:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c46:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001c4a:	4302      	orrs	r2, r0
 8001c4c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001c50:	0518      	lsls	r0, r3, #20
 8001c52:	d508      	bpl.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001c54:	493d      	ldr	r1, [pc, #244]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001c58:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c5c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8001c60:	4302      	orrs	r2, r0
 8001c62:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001c66:	04d9      	lsls	r1, r3, #19
 8001c68:	d508      	bpl.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001c6a:	4938      	ldr	r1, [pc, #224]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c6c:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8001c6e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c72:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001c76:	4302      	orrs	r2, r0
 8001c78:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001c7c:	049a      	lsls	r2, r3, #18
 8001c7e:	d508      	bpl.n	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001c80:	4932      	ldr	r1, [pc, #200]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c82:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8001c84:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c88:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8001c8c:	4302      	orrs	r2, r0
 8001c8e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001c92:	025f      	lsls	r7, r3, #9
 8001c94:	d508      	bpl.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001c96:	492d      	ldr	r1, [pc, #180]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001c98:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8001c9a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001c9e:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001ca2:	4302      	orrs	r2, r0
 8001ca4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001ca8:	0298      	lsls	r0, r3, #10
 8001caa:	d50c      	bpl.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001cac:	4927      	ldr	r1, [pc, #156]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001cae:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8001cb0:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001cb4:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001cb8:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8001cbc:	bf08      	it	eq
 8001cbe:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001cc0:	4302      	orrs	r2, r0
 8001cc2:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8001cc6:	f013 0f08 	tst.w	r3, #8
 8001cca:	bf18      	it	ne
 8001ccc:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001cce:	0359      	lsls	r1, r3, #13
 8001cd0:	d508      	bpl.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001cd2:	491e      	ldr	r1, [pc, #120]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001cd4:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8001cd6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001cda:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001cde:	4302      	orrs	r2, r0
 8001ce0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001ce4:	021a      	lsls	r2, r3, #8
 8001ce6:	d509      	bpl.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001ce8:	4918      	ldr	r1, [pc, #96]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001cea:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8001cee:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001cf2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8001cf6:	4302      	orrs	r2, r0
 8001cf8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001cfc:	015f      	lsls	r7, r3, #5
 8001cfe:	d509      	bpl.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001d00:	4912      	ldr	r1, [pc, #72]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001d02:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8001d06:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001d0a:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8001d0e:	4302      	orrs	r2, r0
 8001d10:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001d14:	0118      	lsls	r0, r3, #4
 8001d16:	d509      	bpl.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001d18:	490c      	ldr	r1, [pc, #48]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001d1a:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8001d1e:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8001d22:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8001d26:	4302      	orrs	r2, r0
 8001d28:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001d2c:	00d9      	lsls	r1, r3, #3
 8001d2e:	d46b      	bmi.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x320>
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001d30:	2e01      	cmp	r6, #1
 8001d32:	d001      	beq.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x250>
 8001d34:	019a      	lsls	r2, r3, #6
 8001d36:	d561      	bpl.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001d38:	4e04      	ldr	r6, [pc, #16]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001d3a:	6833      	ldr	r3, [r6, #0]
 8001d3c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001d40:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d42:	f7ff f80b 	bl	8000d5c <HAL_GetTick>
 8001d46:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001d48:	e008      	b.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d50:	f7ff f804 	bl	8000d5c <HAL_GetTick>
 8001d54:	1bc3      	subs	r3, r0, r7
 8001d56:	2b64      	cmp	r3, #100	@ 0x64
 8001d58:	f200 80db 	bhi.w	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001d5c:	6833      	ldr	r3, [r6, #0]
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	d4f6      	bmi.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x268>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001d62:	6823      	ldr	r3, [r4, #0]
 8001d64:	07df      	lsls	r7, r3, #31
 8001d66:	d512      	bpl.n	8001d8e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8001d68:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001d6a:	b982      	cbnz	r2, 8001d8e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001d6c:	f8d6 2084 	ldr.w	r2, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001d70:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d74:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8001d78:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	6861      	ldr	r1, [r4, #4]
 8001d80:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8001d84:	68a1      	ldr	r1, [r4, #8]
 8001d86:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8001d8a:	f8c6 2084 	str.w	r2, [r6, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001d8e:	031e      	lsls	r6, r3, #12
 8001d90:	d504      	bpl.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8001d92:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001d94:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8001d98:	f000 8118 	beq.w	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8001d9c:	02d8      	lsls	r0, r3, #11
 8001d9e:	d504      	bpl.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001da0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001da2:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 8001da6:	f000 8111 	beq.w	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001daa:	01d9      	lsls	r1, r3, #7
 8001dac:	d511      	bpl.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001dae:	49a8      	ldr	r1, [pc, #672]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001db0:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001db4:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001db8:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8001dbc:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001dc0:	4302      	orrs	r2, r0
 8001dc2:	6860      	ldr	r0, [r4, #4]
 8001dc4:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001dc8:	6920      	ldr	r0, [r4, #16]
 8001dca:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001dce:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001dd2:	019a      	lsls	r2, r3, #6
 8001dd4:	f100 80eb 	bmi.w	8001fae <HAL_RCCEx_PeriphCLKConfig+0x4c6>
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001dd8:	4e9d      	ldr	r6, [pc, #628]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001dda:	6833      	ldr	r3, [r6, #0]
 8001ddc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001de0:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001de2:	f7fe ffbb 	bl	8000d5c <HAL_GetTick>
 8001de6:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001de8:	e005      	b.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001dea:	f7fe ffb7 	bl	8000d5c <HAL_GetTick>
 8001dee:	1bc0      	subs	r0, r0, r7
 8001df0:	2864      	cmp	r0, #100	@ 0x64
 8001df2:	f200 808e 	bhi.w	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001df6:	6833      	ldr	r3, [r6, #0]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	d5f6      	bpl.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x302>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001dfc:	2d01      	cmp	r5, #1
 8001dfe:	d00e      	beq.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x336>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001e00:	2000      	movs	r0, #0
}
 8001e02:	b003      	add	sp, #12
 8001e04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001e08:	4991      	ldr	r1, [pc, #580]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001e0a:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 8001e0e:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8001e12:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001e16:	4302      	orrs	r2, r0
 8001e18:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 8001e1c:	e788      	b.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_PLLSAI_DISABLE();
 8001e1e:	4d8c      	ldr	r5, [pc, #560]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001e20:	682b      	ldr	r3, [r5, #0]
 8001e22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e26:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001e28:	f7fe ff98 	bl	8000d5c <HAL_GetTick>
 8001e2c:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e2e:	e004      	b.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x352>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001e30:	f7fe ff94 	bl	8000d5c <HAL_GetTick>
 8001e34:	1b80      	subs	r0, r0, r6
 8001e36:	2864      	cmp	r0, #100	@ 0x64
 8001e38:	d86b      	bhi.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001e3a:	682b      	ldr	r3, [r5, #0]
 8001e3c:	009f      	lsls	r7, r3, #2
 8001e3e:	d4f7      	bmi.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x348>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001e40:	6823      	ldr	r3, [r4, #0]
 8001e42:	031d      	lsls	r5, r3, #12
 8001e44:	f140 80fb 	bpl.w	800203e <HAL_RCCEx_PeriphCLKConfig+0x556>
 8001e48:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001e4a:	2a00      	cmp	r2, #0
 8001e4c:	f040 80f7 	bne.w	800203e <HAL_RCCEx_PeriphCLKConfig+0x556>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001e50:	497f      	ldr	r1, [pc, #508]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001e52:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001e56:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001e5a:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8001e5e:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001e62:	4302      	orrs	r2, r0
 8001e64:	6960      	ldr	r0, [r4, #20]
 8001e66:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001e6a:	69a0      	ldr	r0, [r4, #24]
 8001e6c:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8001e70:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001e74:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8001e78:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001e7a:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8001e7e:	3801      	subs	r0, #1
 8001e80:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001e84:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001e88:	0299      	lsls	r1, r3, #10
 8001e8a:	d515      	bpl.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001e8c:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8001e8e:	f1b2 6f00 	cmp.w	r2, #134217728	@ 0x8000000
 8001e92:	d111      	bne.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001e94:	496e      	ldr	r1, [pc, #440]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001e96:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001e9a:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001e9e:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8001ea2:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001ea6:	4302      	orrs	r2, r0
 8001ea8:	6960      	ldr	r0, [r4, #20]
 8001eaa:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001eae:	6a20      	ldr	r0, [r4, #32]
 8001eb0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001eb4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001eb8:	071a      	lsls	r2, r3, #28
 8001eba:	d519      	bpl.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x408>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ebc:	4a64      	ldr	r2, [pc, #400]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001ebe:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ec0:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001ec4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001ec8:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001ecc:	69e0      	ldr	r0, [r4, #28]
 8001ece:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ed2:	430b      	orrs	r3, r1
 8001ed4:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001ed8:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8001edc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001ee0:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001ee4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001ee6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001eea:	430b      	orrs	r3, r1
 8001eec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8001ef0:	4c57      	ldr	r4, [pc, #348]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef8:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001efa:	f7fe ff2f 	bl	8000d5c <HAL_GetTick>
 8001efe:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001f00:	6823      	ldr	r3, [r4, #0]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	f53f af7c 	bmi.w	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x318>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001f08:	f7fe ff28 	bl	8000d5c <HAL_GetTick>
 8001f0c:	1b40      	subs	r0, r0, r5
 8001f0e:	2864      	cmp	r0, #100	@ 0x64
 8001f10:	d9f6      	bls.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x418>
        return HAL_TIMEOUT;
 8001f12:	2003      	movs	r0, #3
}
 8001f14:	b003      	add	sp, #12
 8001f16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f1a:	4b4d      	ldr	r3, [pc, #308]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
    PWR->CR1 |= PWR_CR1_DBP;
 8001f1c:	4f4d      	ldr	r7, [pc, #308]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f20:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001f24:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2c:	9301      	str	r3, [sp, #4]
 8001f2e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f36:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8001f38:	f7fe ff10 	bl	8000d5c <HAL_GetTick>
 8001f3c:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f3e:	e005      	b.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x464>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f40:	f7fe ff0c 	bl	8000d5c <HAL_GetTick>
 8001f44:	eba0 0008 	sub.w	r0, r0, r8
 8001f48:	2864      	cmp	r0, #100	@ 0x64
 8001f4a:	d8e2      	bhi.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	05db      	lsls	r3, r3, #23
 8001f50:	d5f6      	bpl.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x458>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f52:	4f3f      	ldr	r7, [pc, #252]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f54:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f56:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f58:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8001f5c:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 8001f60:	d010      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8001f62:	428a      	cmp	r2, r1
 8001f64:	d00e      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x49c>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f66:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f68:	6f38      	ldr	r0, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f6a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f6e:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8001f72:	6738      	str	r0, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f74:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001f76:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8001f7a:	6738      	str	r0, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8001f7c:	673a      	str	r2, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f7e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001f80:	07d0      	lsls	r0, r2, #31
 8001f82:	d448      	bmi.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f84:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8001f88:	d03c      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8001f8a:	4931      	ldr	r1, [pc, #196]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001f8c:	688a      	ldr	r2, [r1, #8]
 8001f8e:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8001f92:	608a      	str	r2, [r1, #8]
 8001f94:	4a2e      	ldr	r2, [pc, #184]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9a:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8001f9c:	430b      	orrs	r3, r1
 8001f9e:	6713      	str	r3, [r2, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	e5e3      	b.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x84>
  uint32_t pllsaiused = 0;
 8001fa4:	2500      	movs	r5, #0
      plli2sused = 1;
 8001fa6:	2601      	movs	r6, #1
 8001fa8:	e5c6      	b.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x50>
      plli2sused = 1;
 8001faa:	2601      	movs	r6, #1
 8001fac:	e5d7      	b.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0x76>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001fae:	6923      	ldr	r3, [r4, #16]
 8001fb0:	6861      	ldr	r1, [r4, #4]
 8001fb2:	041b      	lsls	r3, r3, #16
 8001fb4:	68e2      	ldr	r2, [r4, #12]
 8001fb6:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001fba:	68a1      	ldr	r1, [r4, #8]
 8001fbc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001fc0:	4a23      	ldr	r2, [pc, #140]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001fc2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001fc6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8001fca:	e705      	b.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001fcc:	4920      	ldr	r1, [pc, #128]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001fce:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001fd2:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001fd6:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8001fda:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001fde:	4302      	orrs	r2, r0
 8001fe0:	6860      	ldr	r0, [r4, #4]
 8001fe2:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8001fe6:	68e0      	ldr	r0, [r4, #12]
 8001fe8:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8001fec:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001ff0:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 8001ff4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001ff6:	f020 001f 	bic.w	r0, r0, #31
 8001ffa:	3a01      	subs	r2, #1
 8001ffc:	4302      	orrs	r2, r0
 8001ffe:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 8002002:	e6d2      	b.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002004:	4812      	ldr	r0, [pc, #72]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002006:	4914      	ldr	r1, [pc, #80]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8002008:	6882      	ldr	r2, [r0, #8]
 800200a:	4019      	ands	r1, r3
 800200c:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8002010:	430a      	orrs	r2, r1
 8002012:	6082      	str	r2, [r0, #8]
 8002014:	e7be      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
        tickstart = HAL_GetTick();
 8002016:	f7fe fea1 	bl	8000d5c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800201a:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800201e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002020:	e006      	b.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x548>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002022:	f7fe fe9b 	bl	8000d5c <HAL_GetTick>
 8002026:	eba0 0008 	sub.w	r0, r0, r8
 800202a:	4548      	cmp	r0, r9
 800202c:	f63f af71 	bhi.w	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002030:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002032:	0799      	lsls	r1, r3, #30
 8002034:	d5f5      	bpl.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002036:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002038:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 800203c:	e7a2      	b.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800203e:	02d8      	lsls	r0, r3, #11
 8002040:	f57f af22 	bpl.w	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002044:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002046:	2a00      	cmp	r2, #0
 8002048:	f47f af1e 	bne.w	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 800204c:	e700      	b.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800
 8002054:	40007000 	.word	0x40007000
 8002058:	0ffffcff 	.word	0x0ffffcff

0800205c <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800205c:	b1c0      	cbz	r0, 8002090 <HAL_RNG_Init+0x34>
{
 800205e:	b510      	push	{r4, lr}

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8002060:	7943      	ldrb	r3, [r0, #5]
 8002062:	4604      	mov	r4, r0
 8002064:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002068:	b173      	cbz	r3, 8002088 <HAL_RNG_Init+0x2c>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800206a:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800206c:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800206e:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 8002070:	f04f 0c01 	mov.w	ip, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 8002074:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 8002076:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 8002078:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 8002080:	f884 c005 	strb.w	ip, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8002084:	60a2      	str	r2, [r4, #8]
}
 8002086:	bd10      	pop	{r4, pc}
    hrng->Lock = HAL_UNLOCKED;
 8002088:	7102      	strb	r2, [r0, #4]
    HAL_RNG_MspInit(hrng);
 800208a:	f7fe fc93 	bl	80009b4 <HAL_RNG_MspInit>
 800208e:	e7ec      	b.n	800206a <HAL_RNG_Init+0xe>
    return HAL_ERROR;
 8002090:	2001      	movs	r0, #1
}
 8002092:	4770      	bx	lr

08002094 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002094:	2800      	cmp	r0, #0
 8002096:	f000 8094 	beq.w	80021c2 <HAL_TIM_Base_Init+0x12e>
{
 800209a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800209c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80020a0:	4604      	mov	r4, r0
 80020a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d077      	beq.n	800219a <HAL_TIM_Base_Init+0x106>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020aa:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80020ac:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020ae:	4946      	ldr	r1, [pc, #280]	@ (80021c8 <HAL_TIM_Base_Init+0x134>)
 80020b0:	4846      	ldr	r0, [pc, #280]	@ (80021cc <HAL_TIM_Base_Init+0x138>)
 80020b2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80020b6:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80020ba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020be:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 80020c2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c4:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020c8:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020ca:	fabe fe8e 	clz	lr, lr

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020ce:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020d0:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020d4:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020d6:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80020da:	d026      	beq.n	800212a <HAL_TIM_Base_Init+0x96>
 80020dc:	bb29      	cbnz	r1, 800212a <HAL_TIM_Base_Init+0x96>
 80020de:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 80021d8 <HAL_TIM_Base_Init+0x144>
 80020e2:	4562      	cmp	r2, ip
 80020e4:	d05e      	beq.n	80021a4 <HAL_TIM_Base_Init+0x110>
 80020e6:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80020ea:	4562      	cmp	r2, ip
 80020ec:	d05a      	beq.n	80021a4 <HAL_TIM_Base_Init+0x110>
 80020ee:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80020f2:	4562      	cmp	r2, ip
 80020f4:	d019      	beq.n	800212a <HAL_TIM_Base_Init+0x96>
 80020f6:	f1be 0f00 	cmp.w	lr, #0
 80020fa:	d116      	bne.n	800212a <HAL_TIM_Base_Init+0x96>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020fc:	4934      	ldr	r1, [pc, #208]	@ (80021d0 <HAL_TIM_Base_Init+0x13c>)
 80020fe:	428a      	cmp	r2, r1
 8002100:	d054      	beq.n	80021ac <HAL_TIM_Base_Init+0x118>
 8002102:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8002106:	428a      	cmp	r2, r1
 8002108:	d050      	beq.n	80021ac <HAL_TIM_Base_Init+0x118>
 800210a:	4932      	ldr	r1, [pc, #200]	@ (80021d4 <HAL_TIM_Base_Init+0x140>)
 800210c:	428a      	cmp	r2, r1
 800210e:	d04d      	beq.n	80021ac <HAL_TIM_Base_Init+0x118>
 8002110:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8002114:	428a      	cmp	r2, r1
 8002116:	d049      	beq.n	80021ac <HAL_TIM_Base_Init+0x118>
 8002118:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800211c:	428a      	cmp	r2, r1
 800211e:	d045      	beq.n	80021ac <HAL_TIM_Base_Init+0x118>
 8002120:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8002124:	428a      	cmp	r2, r1
 8002126:	d145      	bne.n	80021b4 <HAL_TIM_Base_Init+0x120>
 8002128:	e040      	b.n	80021ac <HAL_TIM_Base_Init+0x118>
    tmpcr1 |= Structure->CounterMode;
 800212a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800212c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002130:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002132:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002134:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002138:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800213a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800213e:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8002140:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002142:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002144:	6295      	str	r5, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002146:	b911      	cbnz	r1, 800214e <HAL_TIM_Base_Init+0xba>
 8002148:	f1be 0f00 	cmp.w	lr, #0
 800214c:	d001      	beq.n	8002152 <HAL_TIM_Base_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800214e:	6963      	ldr	r3, [r4, #20]
 8002150:	6313      	str	r3, [r2, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002152:	2301      	movs	r3, #1
 8002154:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002156:	6913      	ldr	r3, [r2, #16]
 8002158:	07db      	lsls	r3, r3, #31
 800215a:	d503      	bpl.n	8002164 <HAL_TIM_Base_Init+0xd0>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800215c:	6913      	ldr	r3, [r2, #16]
 800215e:	f023 0301 	bic.w	r3, r3, #1
 8002162:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002164:	2301      	movs	r3, #1
  return HAL_OK;
 8002166:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002168:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800216c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002170:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002174:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002178:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800217c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002180:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002184:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002188:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800218c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002190:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002194:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8002198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800219a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800219e:	f7fe fc31 	bl	8000a04 <HAL_TIM_Base_MspInit>
 80021a2:	e782      	b.n	80020aa <HAL_TIM_Base_Init+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80021a8:	68a1      	ldr	r1, [r4, #8]
 80021aa:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80021ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021b0:	6921      	ldr	r1, [r4, #16]
 80021b2:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021b8:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 80021ba:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021bc:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80021be:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021c0:	e7c7      	b.n	8002152 <HAL_TIM_Base_Init+0xbe>
    return HAL_ERROR;
 80021c2:	2001      	movs	r0, #1
}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40010000 	.word	0x40010000
 80021cc:	40010400 	.word	0x40010400
 80021d0:	40014000 	.word	0x40014000
 80021d4:	40014800 	.word	0x40014800
 80021d8:	40000400 	.word	0x40000400

080021dc <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80021dc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d139      	bne.n	8002258 <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021e4:	6802      	ldr	r2, [r0, #0]
 80021e6:	4b1d      	ldr	r3, [pc, #116]	@ (800225c <HAL_TIM_Base_Start+0x80>)
 80021e8:	491d      	ldr	r1, [pc, #116]	@ (8002260 <HAL_TIM_Base_Start+0x84>)
 80021ea:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80021ee:	bf18      	it	ne
 80021f0:	429a      	cmpne	r2, r3
{
 80021f2:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021f4:	bf0c      	ite	eq
 80021f6:	2301      	moveq	r3, #1
 80021f8:	2300      	movne	r3, #0
 80021fa:	4d1a      	ldr	r5, [pc, #104]	@ (8002264 <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 80021fc:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021fe:	42aa      	cmp	r2, r5
 8002200:	bf08      	it	eq
 8002202:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002206:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800220a:	4c17      	ldr	r4, [pc, #92]	@ (8002268 <HAL_TIM_Base_Start+0x8c>)
 800220c:	428a      	cmp	r2, r1
 800220e:	bf08      	it	eq
 8002210:	f043 0301 	orreq.w	r3, r3, #1
 8002214:	4815      	ldr	r0, [pc, #84]	@ (800226c <HAL_TIM_Base_Start+0x90>)
 8002216:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
 800221a:	42a2      	cmp	r2, r4
 800221c:	bf08      	it	eq
 800221e:	f043 0301 	orreq.w	r3, r3, #1
 8002222:	4282      	cmp	r2, r0
 8002224:	bf08      	it	eq
 8002226:	f043 0301 	orreq.w	r3, r3, #1
 800222a:	428a      	cmp	r2, r1
 800222c:	bf08      	it	eq
 800222e:	f043 0301 	orreq.w	r3, r3, #1
 8002232:	b913      	cbnz	r3, 800223a <HAL_TIM_Base_Start+0x5e>
 8002234:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <HAL_TIM_Base_Start+0x94>)
 8002236:	429a      	cmp	r2, r3
 8002238:	d107      	bne.n	800224a <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800223a:	6891      	ldr	r1, [r2, #8]
 800223c:	4b0d      	ldr	r3, [pc, #52]	@ (8002274 <HAL_TIM_Base_Start+0x98>)
 800223e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002240:	2b06      	cmp	r3, #6
 8002242:	d006      	beq.n	8002252 <HAL_TIM_Base_Start+0x76>
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002248:	d003      	beq.n	8002252 <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002252:	2000      	movs	r0, #0
}
 8002254:	bc30      	pop	{r4, r5}
 8002256:	4770      	bx	lr
    return HAL_ERROR;
 8002258:	2001      	movs	r0, #1
}
 800225a:	4770      	bx	lr
 800225c:	40010000 	.word	0x40010000
 8002260:	40000800 	.word	0x40000800
 8002264:	40000400 	.word	0x40000400
 8002268:	40000c00 	.word	0x40000c00
 800226c:	40010400 	.word	0x40010400
 8002270:	40001800 	.word	0x40001800
 8002274:	00010007 	.word	0x00010007

08002278 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800227c:	4616      	mov	r6, r2
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800227e:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8002280:	2a20      	cmp	r2, #32
 8002282:	d167      	bne.n	8002354 <HAL_UART_Transmit+0xdc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002284:	460d      	mov	r5, r1
 8002286:	2900      	cmp	r1, #0
 8002288:	d039      	beq.n	80022fe <HAL_UART_Transmit+0x86>
 800228a:	fab6 f786 	clz	r7, r6
 800228e:	097f      	lsrs	r7, r7, #5
 8002290:	2e00      	cmp	r6, #0
 8002292:	d034      	beq.n	80022fe <HAL_UART_Transmit+0x86>
 8002294:	4698      	mov	r8, r3
    {
      return  HAL_ERROR;
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002296:	2321      	movs	r3, #33	@ 0x21
 8002298:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800229a:	f8c0 7084 	str.w	r7, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800229e:	67c3      	str	r3, [r0, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022a0:	f7fe fd5c 	bl	8000d5c <HAL_GetTick>

    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a4:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80022a6:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 80022a8:	f8a4 6050 	strh.w	r6, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80022b0:	f8a4 6052 	strh.w	r6, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022b4:	d051      	beq.n	800235a <HAL_UART_Transmit+0xe2>
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
    }

    while (huart->TxXferCount > 0U)
 80022b6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ba:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 80022bc:	b29b      	uxth	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d051      	beq.n	8002366 <HAL_UART_Transmit+0xee>
 80022c2:	f1b8 3fff 	cmp.w	r8, #4294967295
 80022c6:	d12c      	bne.n	8002322 <HAL_UART_Transmit+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022c8:	69d3      	ldr	r3, [r2, #28]
 80022ca:	061e      	lsls	r6, r3, #24
 80022cc:	d5fc      	bpl.n	80022c8 <HAL_UART_Transmit+0x50>
      if (pdata8bits == NULL)
 80022ce:	2d00      	cmp	r5, #0
 80022d0:	d03b      	beq.n	800234a <HAL_UART_Transmit+0xd2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80022d2:	f815 3b01 	ldrb.w	r3, [r5], #1
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022d6:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80022d8:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80022dc:	3b01      	subs	r3, #1
 80022de:	b29b      	uxth	r3, r3
 80022e0:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80022e4:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1ec      	bne.n	80022c8 <HAL_UART_Transmit+0x50>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ee:	69d3      	ldr	r3, [r2, #28]
 80022f0:	0659      	lsls	r1, r3, #25
 80022f2:	d5fc      	bpl.n	80022ee <HAL_UART_Transmit+0x76>
    huart->gState = HAL_UART_STATE_READY;
 80022f4:	2320      	movs	r3, #32
    return HAL_OK;
 80022f6:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 80022f8:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 80022fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 80022fe:	2001      	movs	r0, #1
}
 8002300:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 8002304:	2d00      	cmp	r5, #0
 8002306:	d043      	beq.n	8002390 <HAL_UART_Transmit+0x118>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002308:	f815 3b01 	ldrb.w	r3, [r5], #1
 800230c:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800230e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8002312:	3b01      	subs	r3, #1
 8002314:	b29b      	uxth	r3, r3
 8002316:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800231a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800231e:	b29b      	uxth	r3, r3
 8002320:	b323      	cbz	r3, 800236c <HAL_UART_Transmit+0xf4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002322:	69d3      	ldr	r3, [r2, #28]
 8002324:	0618      	lsls	r0, r3, #24
 8002326:	d4ed      	bmi.n	8002304 <HAL_UART_Transmit+0x8c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002328:	f7fe fd18 	bl	8000d5c <HAL_GetTick>
 800232c:	eba0 0309 	sub.w	r3, r0, r9
 8002330:	4598      	cmp	r8, r3
 8002332:	d305      	bcc.n	8002340 <HAL_UART_Transmit+0xc8>
 8002334:	f1b8 0f00 	cmp.w	r8, #0
 8002338:	d002      	beq.n	8002340 <HAL_UART_Transmit+0xc8>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800233a:	6822      	ldr	r2, [r4, #0]
 800233c:	6813      	ldr	r3, [r2, #0]
 800233e:	e7f0      	b.n	8002322 <HAL_UART_Transmit+0xaa>
      huart->gState = HAL_UART_STATE_READY;
 8002340:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8002342:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8002344:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 8002346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800234a:	f837 3b02 	ldrh.w	r3, [r7], #2
 800234e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002352:	e7c0      	b.n	80022d6 <HAL_UART_Transmit+0x5e>
    return HAL_BUSY;
 8002354:	2002      	movs	r0, #2
}
 8002356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800235a:	6923      	ldr	r3, [r4, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1aa      	bne.n	80022b6 <HAL_UART_Transmit+0x3e>
      pdata16bits = (const uint16_t *) pData;
 8002360:	462f      	mov	r7, r5
      pdata8bits  = NULL;
 8002362:	461d      	mov	r5, r3
 8002364:	e7a7      	b.n	80022b6 <HAL_UART_Transmit+0x3e>
 8002366:	f1b8 3fff 	cmp.w	r8, #4294967295
 800236a:	d0c0      	beq.n	80022ee <HAL_UART_Transmit+0x76>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800236c:	69d3      	ldr	r3, [r2, #28]
 800236e:	065b      	lsls	r3, r3, #25
 8002370:	d4c0      	bmi.n	80022f4 <HAL_UART_Transmit+0x7c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002372:	f7fe fcf3 	bl	8000d5c <HAL_GetTick>
 8002376:	eba0 0309 	sub.w	r3, r0, r9
 800237a:	4598      	cmp	r8, r3
 800237c:	d3e0      	bcc.n	8002340 <HAL_UART_Transmit+0xc8>
 800237e:	f1b8 0f00 	cmp.w	r8, #0
 8002382:	d0dd      	beq.n	8002340 <HAL_UART_Transmit+0xc8>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002384:	6822      	ldr	r2, [r4, #0]
 8002386:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002388:	69d3      	ldr	r3, [r2, #28]
 800238a:	065b      	lsls	r3, r3, #25
 800238c:	d5f1      	bpl.n	8002372 <HAL_UART_Transmit+0xfa>
 800238e:	e7b1      	b.n	80022f4 <HAL_UART_Transmit+0x7c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002390:	f837 3b02 	ldrh.w	r3, [r7], #2
 8002394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002398:	e7b8      	b.n	800230c <HAL_UART_Transmit+0x94>
 800239a:	bf00      	nop

0800239c <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop

080023a0 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop

080023a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80023a4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80023a6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80023ae:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80023b2:	f7ff fff5 	bl	80023a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80023b6:	bd08      	pop	{r3, pc}

080023b8 <HAL_UARTEx_RxEventCallback>:
}
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop

080023bc <HAL_UARTEx_WakeupCallback>:
}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop

080023c0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80023c0:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80023c2:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80023c6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023c8:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 80023ca:	ea12 0f0c 	tst.w	r2, ip
{
 80023ce:	b570      	push	{r4, r5, r6, lr}
 80023d0:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023d2:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80023d4:	f040 8081 	bne.w	80024da <HAL_UART_IRQHandler+0x11a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80023d8:	0696      	lsls	r6, r2, #26
 80023da:	d502      	bpl.n	80023e2 <HAL_UART_IRQHandler+0x22>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023dc:	068e      	lsls	r6, r1, #26
 80023de:	f100 80fd 	bmi.w	80025dc <HAL_UART_IRQHandler+0x21c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023e2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80023e4:	2801      	cmp	r0, #1
 80023e6:	d024      	beq.n	8002432 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80023e8:	02d6      	lsls	r6, r2, #11
 80023ea:	d502      	bpl.n	80023f2 <HAL_UART_IRQHandler+0x32>
 80023ec:	0268      	lsls	r0, r5, #9
 80023ee:	f100 80fa 	bmi.w	80025e6 <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80023f2:	0616      	lsls	r6, r2, #24
 80023f4:	d414      	bmi.n	8002420 <HAL_UART_IRQHandler+0x60>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80023f6:	0650      	lsls	r0, r2, #25
 80023f8:	d501      	bpl.n	80023fe <HAL_UART_IRQHandler+0x3e>
 80023fa:	064a      	lsls	r2, r1, #25
 80023fc:	d400      	bmi.n	8002400 <HAL_UART_IRQHandler+0x40>
}
 80023fe:	bd70      	pop	{r4, r5, r6, pc}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002400:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002404:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002408:	e843 2100 	strex	r1, r2, [r3]
 800240c:	2900      	cmp	r1, #0
 800240e:	d1f7      	bne.n	8002400 <HAL_UART_IRQHandler+0x40>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002410:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002412:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002414:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8002416:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->TxISR = NULL;
 8002418:	66e3      	str	r3, [r4, #108]	@ 0x6c
  HAL_UART_TxCpltCallback(huart);
 800241a:	f7ff ffbf 	bl	800239c <HAL_UART_TxCpltCallback>
}
 800241e:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002420:	060d      	lsls	r5, r1, #24
 8002422:	d5e8      	bpl.n	80023f6 <HAL_UART_IRQHandler+0x36>
    if (huart->TxISR != NULL)
 8002424:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0e9      	beq.n	80023fe <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 800242a:	4620      	mov	r0, r4
}
 800242c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8002430:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002432:	06d6      	lsls	r6, r2, #27
 8002434:	d5d8      	bpl.n	80023e8 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002436:	06c8      	lsls	r0, r1, #27
 8002438:	d5d6      	bpl.n	80023e8 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800243a:	2210      	movs	r2, #16
 800243c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	0652      	lsls	r2, r2, #25
 8002442:	f140 812d 	bpl.w	80026a0 <HAL_UART_IRQHandler+0x2e0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002446:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8002448:	6802      	ldr	r2, [r0, #0]
 800244a:	6852      	ldr	r2, [r2, #4]
 800244c:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800244e:	2a00      	cmp	r2, #0
 8002450:	d0d5      	beq.n	80023fe <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002452:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8002456:	4291      	cmp	r1, r2
 8002458:	d9d1      	bls.n	80023fe <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 800245a:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800245e:	69c2      	ldr	r2, [r0, #28]
 8002460:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8002464:	d02f      	beq.n	80024c6 <HAL_UART_IRQHandler+0x106>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002466:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800246a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800246e:	e843 2100 	strex	r1, r2, [r3]
 8002472:	2900      	cmp	r1, #0
 8002474:	d1f7      	bne.n	8002466 <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002476:	f103 0208 	add.w	r2, r3, #8
 800247a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800247e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002482:	f103 0508 	add.w	r5, r3, #8
 8002486:	e845 2100 	strex	r1, r2, [r5]
 800248a:	2900      	cmp	r1, #0
 800248c:	d1f3      	bne.n	8002476 <HAL_UART_IRQHandler+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800248e:	f103 0208 	add.w	r2, r3, #8
 8002492:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002496:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800249a:	f103 0508 	add.w	r5, r3, #8
 800249e:	e845 2100 	strex	r1, r2, [r5]
 80024a2:	2900      	cmp	r1, #0
 80024a4:	d1f3      	bne.n	800248e <HAL_UART_IRQHandler+0xce>
          huart->RxState = HAL_UART_STATE_READY;
 80024a6:	2220      	movs	r2, #32
 80024a8:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024ac:	6621      	str	r1, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024ae:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024b2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b6:	e843 2100 	strex	r1, r2, [r3]
 80024ba:	2900      	cmp	r1, #0
 80024bc:	d1f7      	bne.n	80024ae <HAL_UART_IRQHandler+0xee>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80024be:	f7fe fd4d 	bl	8000f5c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80024c2:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024c6:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80024c8:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024ca:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80024cc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80024d0:	1ac9      	subs	r1, r1, r3
 80024d2:	b289      	uxth	r1, r1
 80024d4:	f7ff ff70 	bl	80023b8 <HAL_UARTEx_RxEventCallback>
}
 80024d8:	bd70      	pop	{r4, r5, r6, pc}
      && (((cr3its & USART_CR3_EIE) != 0U)
 80024da:	f015 0601 	ands.w	r6, r5, #1
 80024de:	f040 80c0 	bne.w	8002662 <HAL_UART_IRQHandler+0x2a2>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80024e2:	488d      	ldr	r0, [pc, #564]	@ (8002718 <HAL_UART_IRQHandler+0x358>)
 80024e4:	4201      	tst	r1, r0
 80024e6:	f43f af7c 	beq.w	80023e2 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80024ea:	07d5      	lsls	r5, r2, #31
 80024ec:	d50f      	bpl.n	800250e <HAL_UART_IRQHandler+0x14e>
 80024ee:	05c8      	lsls	r0, r1, #23
 80024f0:	f140 80d2 	bpl.w	8002698 <HAL_UART_IRQHandler+0x2d8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80024f4:	2001      	movs	r0, #1
 80024f6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024f8:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 80024fc:	f040 0001 	orr.w	r0, r0, #1
 8002500:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002504:	0790      	lsls	r0, r2, #30
 8002506:	d57a      	bpl.n	80025fe <HAL_UART_IRQHandler+0x23e>
 8002508:	2e00      	cmp	r6, #0
 800250a:	f040 80ae 	bne.w	800266a <HAL_UART_IRQHandler+0x2aa>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800250e:	0755      	lsls	r5, r2, #29
 8002510:	f140 808d 	bpl.w	800262e <HAL_UART_IRQHandler+0x26e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002514:	0716      	lsls	r6, r2, #28
 8002516:	f100 80bc 	bmi.w	8002692 <HAL_UART_IRQHandler+0x2d2>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800251a:	0516      	lsls	r6, r2, #20
 800251c:	d50a      	bpl.n	8002534 <HAL_UART_IRQHandler+0x174>
 800251e:	014d      	lsls	r5, r1, #5
 8002520:	d508      	bpl.n	8002534 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002522:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002526:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002528:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800252c:	f040 0020 	orr.w	r0, r0, #32
 8002530:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002534:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8002538:	2800      	cmp	r0, #0
 800253a:	f43f af60 	beq.w	80023fe <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800253e:	0690      	lsls	r0, r2, #26
 8002540:	d506      	bpl.n	8002550 <HAL_UART_IRQHandler+0x190>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002542:	0689      	lsls	r1, r1, #26
 8002544:	d504      	bpl.n	8002550 <HAL_UART_IRQHandler+0x190>
        if (huart->RxISR != NULL)
 8002546:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8002548:	b112      	cbz	r2, 8002550 <HAL_UART_IRQHandler+0x190>
          huart->RxISR(huart);
 800254a:	4620      	mov	r0, r4
 800254c:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800254e:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8002550:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002554:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002556:	f001 0128 	and.w	r1, r1, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800255a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800255e:	ea52 0501 	orrs.w	r5, r2, r1
 8002562:	f000 80d3 	beq.w	800270c <HAL_UART_IRQHandler+0x34c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002566:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800256a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800256e:	e843 2100 	strex	r1, r2, [r3]
 8002572:	2900      	cmp	r1, #0
 8002574:	d1f7      	bne.n	8002566 <HAL_UART_IRQHandler+0x1a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002576:	f103 0208 	add.w	r2, r3, #8
 800257a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800257e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002582:	f103 0008 	add.w	r0, r3, #8
 8002586:	e840 2100 	strex	r1, r2, [r0]
 800258a:	2900      	cmp	r1, #0
 800258c:	d1f3      	bne.n	8002576 <HAL_UART_IRQHandler+0x1b6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800258e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002590:	2a01      	cmp	r2, #1
 8002592:	d055      	beq.n	8002640 <HAL_UART_IRQHandler+0x280>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002594:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8002596:	2120      	movs	r1, #32
 8002598:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800259c:	6622      	str	r2, [r4, #96]	@ 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800259e:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 80025a0:	66a2      	str	r2, [r4, #104]	@ 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a2:	064a      	lsls	r2, r1, #25
 80025a4:	d56e      	bpl.n	8002684 <HAL_UART_IRQHandler+0x2c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025a6:	f103 0208 	add.w	r2, r3, #8
 80025aa:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025b2:	f103 0008 	add.w	r0, r3, #8
 80025b6:	e840 2100 	strex	r1, r2, [r0]
 80025ba:	2900      	cmp	r1, #0
 80025bc:	d1f3      	bne.n	80025a6 <HAL_UART_IRQHandler+0x1e6>
          if (huart->hdmarx != NULL)
 80025be:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80025c0:	2800      	cmp	r0, #0
 80025c2:	d05f      	beq.n	8002684 <HAL_UART_IRQHandler+0x2c4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025c4:	4b55      	ldr	r3, [pc, #340]	@ (800271c <HAL_UART_IRQHandler+0x35c>)
 80025c6:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025c8:	f7fe fd12 	bl	8000ff0 <HAL_DMA_Abort_IT>
 80025cc:	2800      	cmp	r0, #0
 80025ce:	f43f af16 	beq.w	80023fe <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025d2:	6f60      	ldr	r0, [r4, #116]	@ 0x74
}
 80025d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025d8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80025da:	4718      	bx	r3
      if (huart->RxISR != NULL)
 80025dc:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f47f af24 	bne.w	800242c <HAL_UART_IRQHandler+0x6c>
 80025e4:	e70b      	b.n	80023fe <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80025e6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80025ea:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80025ec:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80025ee:	f7ff fee5 	bl	80023bc <HAL_UARTEx_WakeupCallback>
}
 80025f2:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80025f4:	05c8      	lsls	r0, r1, #23
 80025f6:	f53f af7d 	bmi.w	80024f4 <HAL_UART_IRQHandler+0x134>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80025fa:	0795      	lsls	r5, r2, #30
 80025fc:	d435      	bmi.n	800266a <HAL_UART_IRQHandler+0x2aa>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80025fe:	0750      	lsls	r0, r2, #29
 8002600:	d515      	bpl.n	800262e <HAL_UART_IRQHandler+0x26e>
 8002602:	2e00      	cmp	r6, #0
 8002604:	d086      	beq.n	8002514 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002606:	2004      	movs	r0, #4
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002608:	0715      	lsls	r5, r2, #28
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800260a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800260c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8002610:	f040 0002 	orr.w	r0, r0, #2
 8002614:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002618:	f57f af7f 	bpl.w	800251a <HAL_UART_IRQHandler+0x15a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800261c:	2008      	movs	r0, #8
 800261e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002620:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8002624:	f040 0008 	orr.w	r0, r0, #8
 8002628:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800262c:	e775      	b.n	800251a <HAL_UART_IRQHandler+0x15a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800262e:	0710      	lsls	r0, r2, #28
 8002630:	f57f af73 	bpl.w	800251a <HAL_UART_IRQHandler+0x15a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002634:	f001 0020 	and.w	r0, r1, #32
 8002638:	4330      	orrs	r0, r6
 800263a:	f43f af6e 	beq.w	800251a <HAL_UART_IRQHandler+0x15a>
 800263e:	e7ed      	b.n	800261c <HAL_UART_IRQHandler+0x25c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002640:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002644:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002648:	e843 2100 	strex	r1, r2, [r3]
 800264c:	2900      	cmp	r1, #0
 800264e:	d0a1      	beq.n	8002594 <HAL_UART_IRQHandler+0x1d4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002650:	e853 2f00 	ldrex	r2, [r3]
 8002654:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002658:	e843 2100 	strex	r1, r2, [r3]
 800265c:	2900      	cmp	r1, #0
 800265e:	d1ef      	bne.n	8002640 <HAL_UART_IRQHandler+0x280>
 8002660:	e798      	b.n	8002594 <HAL_UART_IRQHandler+0x1d4>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002662:	07d5      	lsls	r5, r2, #31
 8002664:	d4c6      	bmi.n	80025f4 <HAL_UART_IRQHandler+0x234>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002666:	0790      	lsls	r0, r2, #30
 8002668:	d510      	bpl.n	800268c <HAL_UART_IRQHandler+0x2cc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800266a:	2002      	movs	r0, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800266c:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800266e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002670:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8002674:	f040 0004 	orr.w	r0, r0, #4
 8002678:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800267c:	d4c3      	bmi.n	8002606 <HAL_UART_IRQHandler+0x246>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800267e:	0710      	lsls	r0, r2, #28
 8002680:	d4cc      	bmi.n	800261c <HAL_UART_IRQHandler+0x25c>
 8002682:	e74a      	b.n	800251a <HAL_UART_IRQHandler+0x15a>
            HAL_UART_ErrorCallback(huart);
 8002684:	4620      	mov	r0, r4
 8002686:	f7ff fe8b 	bl	80023a0 <HAL_UART_ErrorCallback>
}
 800268a:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800268c:	0756      	lsls	r6, r2, #29
 800268e:	d4ba      	bmi.n	8002606 <HAL_UART_IRQHandler+0x246>
 8002690:	e7f5      	b.n	800267e <HAL_UART_IRQHandler+0x2be>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002692:	068d      	lsls	r5, r1, #26
 8002694:	d4c2      	bmi.n	800261c <HAL_UART_IRQHandler+0x25c>
 8002696:	e740      	b.n	800251a <HAL_UART_IRQHandler+0x15a>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002698:	0795      	lsls	r5, r2, #30
 800269a:	f53f af38 	bmi.w	800250e <HAL_UART_IRQHandler+0x14e>
 800269e:	e7ae      	b.n	80025fe <HAL_UART_IRQHandler+0x23e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80026a0:	f8b4 005a 	ldrh.w	r0, [r4, #90]	@ 0x5a
 80026a4:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
      if ((huart->RxXferCount > 0U)
 80026a8:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80026ac:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 80026ae:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80026b0:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80026b2:	2a00      	cmp	r2, #0
 80026b4:	f43f aea3 	beq.w	80023fe <HAL_UART_IRQHandler+0x3e>
 80026b8:	2900      	cmp	r1, #0
 80026ba:	f43f aea0 	beq.w	80023fe <HAL_UART_IRQHandler+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026be:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026c2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026c6:	e843 2000 	strex	r0, r2, [r3]
 80026ca:	2800      	cmp	r0, #0
 80026cc:	d1f7      	bne.n	80026be <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ce:	f103 0208 	add.w	r2, r3, #8
 80026d2:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026d6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026da:	f103 0508 	add.w	r5, r3, #8
 80026de:	e845 2000 	strex	r0, r2, [r5]
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d1f3      	bne.n	80026ce <HAL_UART_IRQHandler+0x30e>
        huart->RxState = HAL_UART_STATE_READY;
 80026e6:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 80026e8:	66a0      	str	r0, [r4, #104]	@ 0x68
        huart->RxState = HAL_UART_STATE_READY;
 80026ea:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026ee:	6620      	str	r0, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026f0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026f4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f8:	e843 2000 	strex	r0, r2, [r3]
 80026fc:	2800      	cmp	r0, #0
 80026fe:	d1f7      	bne.n	80026f0 <HAL_UART_IRQHandler+0x330>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002700:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002702:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002704:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002706:	f7ff fe57 	bl	80023b8 <HAL_UARTEx_RxEventCallback>
}
 800270a:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800270c:	4620      	mov	r0, r4
 800270e:	f7ff fe47 	bl	80023a0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002712:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 8002716:	bd70      	pop	{r4, r5, r6, pc}
 8002718:	04000120 	.word	0x04000120
 800271c:	080023a5 	.word	0x080023a5

08002720 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002720:	6901      	ldr	r1, [r0, #16]
 8002722:	6882      	ldr	r2, [r0, #8]
{
 8002724:	b538      	push	{r3, r4, r5, lr}
 8002726:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002728:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800272a:	430a      	orrs	r2, r1
 800272c:	69c0      	ldr	r0, [r0, #28]
 800272e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002730:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002732:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002734:	4987      	ldr	r1, [pc, #540]	@ (8002954 <UART_SetConfig+0x234>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002736:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002738:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800273a:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800273c:	430a      	orrs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002740:	6859      	ldr	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002742:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002744:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8002748:	4329      	orrs	r1, r5
 800274a:	6059      	str	r1, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 800274c:	6a21      	ldr	r1, [r4, #32]
 800274e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002750:	6899      	ldr	r1, [r3, #8]
 8002752:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8002756:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002758:	497f      	ldr	r1, [pc, #508]	@ (8002958 <UART_SetConfig+0x238>)
 800275a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800275c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800275e:	d03f      	beq.n	80027e0 <UART_SetConfig+0xc0>
 8002760:	4a7e      	ldr	r2, [pc, #504]	@ (800295c <UART_SetConfig+0x23c>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d017      	beq.n	8002796 <UART_SetConfig+0x76>
 8002766:	4a7e      	ldr	r2, [pc, #504]	@ (8002960 <UART_SetConfig+0x240>)
 8002768:	4293      	cmp	r3, r2
 800276a:	f000 80ad 	beq.w	80028c8 <UART_SetConfig+0x1a8>
 800276e:	4a7d      	ldr	r2, [pc, #500]	@ (8002964 <UART_SetConfig+0x244>)
 8002770:	4293      	cmp	r3, r2
 8002772:	f000 80b4 	beq.w	80028de <UART_SetConfig+0x1be>
 8002776:	4a7c      	ldr	r2, [pc, #496]	@ (8002968 <UART_SetConfig+0x248>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d073      	beq.n	8002864 <UART_SetConfig+0x144>
 800277c:	4a7b      	ldr	r2, [pc, #492]	@ (800296c <UART_SetConfig+0x24c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d03d      	beq.n	80027fe <UART_SetConfig+0xde>
 8002782:	4a7b      	ldr	r2, [pc, #492]	@ (8002970 <UART_SetConfig+0x250>)
 8002784:	4293      	cmp	r3, r2
 8002786:	f000 80c1 	beq.w	800290c <UART_SetConfig+0x1ec>
 800278a:	4a7a      	ldr	r2, [pc, #488]	@ (8002974 <UART_SetConfig+0x254>)
 800278c:	4293      	cmp	r3, r2
 800278e:	f000 80cc 	beq.w	800292a <UART_SetConfig+0x20a>
        pclk = (uint32_t) HSI_VALUE;
 8002792:	2001      	movs	r0, #1
 8002794:	e04d      	b.n	8002832 <UART_SetConfig+0x112>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002796:	4b78      	ldr	r3, [pc, #480]	@ (8002978 <UART_SetConfig+0x258>)
 8002798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279c:	f003 030c 	and.w	r3, r3, #12
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d8f6      	bhi.n	8002792 <UART_SetConfig+0x72>
 80027a4:	a201      	add	r2, pc, #4	@ (adr r2, 80027ac <UART_SetConfig+0x8c>)
 80027a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027aa:	bf00      	nop
 80027ac:	0800287b 	.word	0x0800287b
 80027b0:	08002793 	.word	0x08002793
 80027b4:	08002793 	.word	0x08002793
 80027b8:	08002793 	.word	0x08002793
 80027bc:	08002841 	.word	0x08002841
 80027c0:	08002793 	.word	0x08002793
 80027c4:	08002793 	.word	0x08002793
 80027c8:	08002793 	.word	0x08002793
 80027cc:	0800280f 	.word	0x0800280f
 80027d0:	08002793 	.word	0x08002793
 80027d4:	08002793 	.word	0x08002793
 80027d8:	08002793 	.word	0x08002793
 80027dc:	080027f3 	.word	0x080027f3
 80027e0:	4b65      	ldr	r3, [pc, #404]	@ (8002978 <UART_SetConfig+0x258>)
 80027e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d00f      	beq.n	800280e <UART_SetConfig+0xee>
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d12e      	bne.n	8002850 <UART_SetConfig+0x130>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027f2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80027f6:	d05e      	beq.n	80028b6 <UART_SetConfig+0x196>
        pclk = (uint32_t) LSE_VALUE;
 80027f8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80027fc:	e00b      	b.n	8002816 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002978 <UART_SetConfig+0x258>)
 8002800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002804:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002808:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800280c:	d115      	bne.n	800283a <UART_SetConfig+0x11a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800280e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002812:	d03a      	beq.n	800288a <UART_SetConfig+0x16a>
        pclk = (uint32_t) HSI_VALUE;
 8002814:	4859      	ldr	r0, [pc, #356]	@ (800297c <UART_SetConfig+0x25c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002816:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002818:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800281c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002820:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002824:	f1a0 0310 	sub.w	r3, r0, #16
 8002828:	4293      	cmp	r3, r2
 800282a:	d8b2      	bhi.n	8002792 <UART_SetConfig+0x72>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800282c:	6823      	ldr	r3, [r4, #0]
 800282e:	60d8      	str	r0, [r3, #12]
        pclk = (uint32_t) HSI_VALUE;
 8002830:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8002832:	2300      	movs	r3, #0
 8002834:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8002838:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800283a:	f200 8085 	bhi.w	8002948 <UART_SetConfig+0x228>
 800283e:	b14b      	cbz	r3, 8002854 <UART_SetConfig+0x134>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002840:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002844:	d03a      	beq.n	80028bc <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002846:	f7ff f8fb 	bl	8001a40 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800284a:	2800      	cmp	r0, #0
 800284c:	d0f0      	beq.n	8002830 <UART_SetConfig+0x110>
 800284e:	e7e2      	b.n	8002816 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002850:	2b01      	cmp	r3, #1
 8002852:	d0f5      	beq.n	8002840 <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002854:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002858:	d04d      	beq.n	80028f6 <UART_SetConfig+0x1d6>
        pclk = HAL_RCC_GetPCLK2Freq();
 800285a:	f7ff f935 	bl	8001ac8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800285e:	2800      	cmp	r0, #0
 8002860:	d0e6      	beq.n	8002830 <UART_SetConfig+0x110>
 8002862:	e7d8      	b.n	8002816 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002864:	4b44      	ldr	r3, [pc, #272]	@ (8002978 <UART_SetConfig+0x258>)
 8002866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800286e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002872:	d0cc      	beq.n	800280e <UART_SetConfig+0xee>
 8002874:	d845      	bhi.n	8002902 <UART_SetConfig+0x1e2>
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1e2      	bne.n	8002840 <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800287a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800287e:	d03d      	beq.n	80028fc <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002880:	f7ff f912 	bl	8001aa8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002884:	2800      	cmp	r0, #0
 8002886:	d0d3      	beq.n	8002830 <UART_SetConfig+0x110>
 8002888:	e7c5      	b.n	8002816 <UART_SetConfig+0xf6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800288a:	483d      	ldr	r0, [pc, #244]	@ (8002980 <UART_SetConfig+0x260>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800288c:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800288e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002892:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002896:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800289a:	f1a3 0110 	sub.w	r1, r3, #16
 800289e:	4291      	cmp	r1, r2
 80028a0:	f63f af77 	bhi.w	8002792 <UART_SetConfig+0x72>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028a4:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80028a8:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80028ac:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028ae:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80028b0:	4313      	orrs	r3, r2
 80028b2:	60cb      	str	r3, [r1, #12]
 80028b4:	e7bc      	b.n	8002830 <UART_SetConfig+0x110>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028b6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80028ba:	e7e7      	b.n	800288c <UART_SetConfig+0x16c>
        pclk = HAL_RCC_GetSysClockFreq();
 80028bc:	f7ff f8c0 	bl	8001a40 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d0b5      	beq.n	8002830 <UART_SetConfig+0x110>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028c4:	0040      	lsls	r0, r0, #1
 80028c6:	e7e1      	b.n	800288c <UART_SetConfig+0x16c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002978 <UART_SetConfig+0x258>)
 80028ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	d09b      	beq.n	800280e <UART_SetConfig+0xee>
 80028d6:	d9ce      	bls.n	8002876 <UART_SetConfig+0x156>
 80028d8:	2b30      	cmp	r3, #48	@ 0x30
 80028da:	d08a      	beq.n	80027f2 <UART_SetConfig+0xd2>
 80028dc:	e759      	b.n	8002792 <UART_SetConfig+0x72>
 80028de:	4b26      	ldr	r3, [pc, #152]	@ (8002978 <UART_SetConfig+0x258>)
 80028e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80028e8:	2b80      	cmp	r3, #128	@ 0x80
 80028ea:	d090      	beq.n	800280e <UART_SetConfig+0xee>
 80028ec:	d9c3      	bls.n	8002876 <UART_SetConfig+0x156>
 80028ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80028f0:	f43f af7f 	beq.w	80027f2 <UART_SetConfig+0xd2>
 80028f4:	e74d      	b.n	8002792 <UART_SetConfig+0x72>
        pclk = HAL_RCC_GetPCLK2Freq();
 80028f6:	f7ff f8e7 	bl	8001ac8 <HAL_RCC_GetPCLK2Freq>
        break;
 80028fa:	e7e1      	b.n	80028c0 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80028fc:	f7ff f8d4 	bl	8001aa8 <HAL_RCC_GetPCLK1Freq>
        break;
 8002900:	e7de      	b.n	80028c0 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002902:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002906:	f43f af74 	beq.w	80027f2 <UART_SetConfig+0xd2>
 800290a:	e742      	b.n	8002792 <UART_SetConfig+0x72>
 800290c:	4b1a      	ldr	r3, [pc, #104]	@ (8002978 <UART_SetConfig+0x258>)
 800290e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002912:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002916:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800291a:	f43f af78 	beq.w	800280e <UART_SetConfig+0xee>
 800291e:	d9aa      	bls.n	8002876 <UART_SetConfig+0x156>
 8002920:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002924:	f43f af65 	beq.w	80027f2 <UART_SetConfig+0xd2>
 8002928:	e733      	b.n	8002792 <UART_SetConfig+0x72>
 800292a:	4b13      	ldr	r3, [pc, #76]	@ (8002978 <UART_SetConfig+0x258>)
 800292c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002930:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002934:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002938:	f43f af69 	beq.w	800280e <UART_SetConfig+0xee>
 800293c:	d99b      	bls.n	8002876 <UART_SetConfig+0x156>
 800293e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002942:	f43f af56 	beq.w	80027f2 <UART_SetConfig+0xd2>
 8002946:	e724      	b.n	8002792 <UART_SetConfig+0x72>
 8002948:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800294c:	f43f af51 	beq.w	80027f2 <UART_SetConfig+0xd2>
 8002950:	e71f      	b.n	8002792 <UART_SetConfig+0x72>
 8002952:	bf00      	nop
 8002954:	efff69f3 	.word	0xefff69f3
 8002958:	40011000 	.word	0x40011000
 800295c:	40004400 	.word	0x40004400
 8002960:	40004800 	.word	0x40004800
 8002964:	40004c00 	.word	0x40004c00
 8002968:	40005000 	.word	0x40005000
 800296c:	40011400 	.word	0x40011400
 8002970:	40007800 	.word	0x40007800
 8002974:	40007c00 	.word	0x40007c00
 8002978:	40023800 	.word	0x40023800
 800297c:	00f42400 	.word	0x00f42400
 8002980:	01e84800 	.word	0x01e84800

08002984 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002984:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002986:	071a      	lsls	r2, r3, #28
{
 8002988:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800298a:	d506      	bpl.n	800299a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800298c:	6801      	ldr	r1, [r0, #0]
 800298e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8002990:	684a      	ldr	r2, [r1, #4]
 8002992:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002996:	4322      	orrs	r2, r4
 8002998:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800299a:	07dc      	lsls	r4, r3, #31
 800299c:	d506      	bpl.n	80029ac <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800299e:	6801      	ldr	r1, [r0, #0]
 80029a0:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 80029a2:	684a      	ldr	r2, [r1, #4]
 80029a4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80029a8:	4322      	orrs	r2, r4
 80029aa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029ac:	0799      	lsls	r1, r3, #30
 80029ae:	d506      	bpl.n	80029be <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029b0:	6801      	ldr	r1, [r0, #0]
 80029b2:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80029b4:	684a      	ldr	r2, [r1, #4]
 80029b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80029ba:	4322      	orrs	r2, r4
 80029bc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029be:	075a      	lsls	r2, r3, #29
 80029c0:	d506      	bpl.n	80029d0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029c2:	6801      	ldr	r1, [r0, #0]
 80029c4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80029c6:	684a      	ldr	r2, [r1, #4]
 80029c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80029cc:	4322      	orrs	r2, r4
 80029ce:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029d0:	06dc      	lsls	r4, r3, #27
 80029d2:	d506      	bpl.n	80029e2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029d4:	6801      	ldr	r1, [r0, #0]
 80029d6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80029d8:	688a      	ldr	r2, [r1, #8]
 80029da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80029de:	4322      	orrs	r2, r4
 80029e0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029e2:	0699      	lsls	r1, r3, #26
 80029e4:	d506      	bpl.n	80029f4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029e6:	6801      	ldr	r1, [r0, #0]
 80029e8:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80029ea:	688a      	ldr	r2, [r1, #8]
 80029ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029f0:	4322      	orrs	r2, r4
 80029f2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029f4:	065a      	lsls	r2, r3, #25
 80029f6:	d50a      	bpl.n	8002a0e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029f8:	6801      	ldr	r1, [r0, #0]
 80029fa:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80029fc:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029fe:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a02:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8002a06:	ea42 0204 	orr.w	r2, r2, r4
 8002a0a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a0c:	d00b      	beq.n	8002a26 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a0e:	061b      	lsls	r3, r3, #24
 8002a10:	d506      	bpl.n	8002a20 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a12:	6802      	ldr	r2, [r0, #0]
 8002a14:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002a16:	6853      	ldr	r3, [r2, #4]
 8002a18:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002a1c:	430b      	orrs	r3, r1
 8002a1e:	6053      	str	r3, [r2, #4]
}
 8002a20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a24:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a26:	684a      	ldr	r2, [r1, #4]
 8002a28:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8002a2a:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8002a2e:	4322      	orrs	r2, r4
 8002a30:	604a      	str	r2, [r1, #4]
 8002a32:	e7ec      	b.n	8002a0e <UART_AdvFeatureConfig+0x8a>

08002a34 <UART_CheckIdleState>:
{
 8002a34:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a36:	2300      	movs	r3, #0
{
 8002a38:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a3a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8002a3e:	f7fe f98d 	bl	8000d5c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a42:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8002a44:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a46:	6813      	ldr	r3, [r2, #0]
 8002a48:	071b      	lsls	r3, r3, #28
 8002a4a:	d40e      	bmi.n	8002a6a <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a4c:	6813      	ldr	r3, [r2, #0]
 8002a4e:	0759      	lsls	r1, r3, #29
 8002a50:	d42f      	bmi.n	8002ab2 <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a52:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8002a54:	2220      	movs	r2, #32
  return HAL_OK;
 8002a56:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8002a58:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002a5a:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a5e:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a60:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8002a62:	2300      	movs	r3, #0
 8002a64:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8002a68:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a6a:	69d3      	ldr	r3, [r2, #28]
 8002a6c:	0298      	lsls	r0, r3, #10
 8002a6e:	d4ed      	bmi.n	8002a4c <UART_CheckIdleState+0x18>
 8002a70:	e00c      	b.n	8002a8c <UART_CheckIdleState+0x58>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a72:	6819      	ldr	r1, [r3, #0]
 8002a74:	461a      	mov	r2, r3
 8002a76:	0749      	lsls	r1, r1, #29
 8002a78:	d505      	bpl.n	8002a86 <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a7a:	69d9      	ldr	r1, [r3, #28]
 8002a7c:	0708      	lsls	r0, r1, #28
 8002a7e:	d449      	bmi.n	8002b14 <UART_CheckIdleState+0xe0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a80:	69d9      	ldr	r1, [r3, #28]
 8002a82:	0509      	lsls	r1, r1, #20
 8002a84:	d474      	bmi.n	8002b70 <UART_CheckIdleState+0x13c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	0298      	lsls	r0, r3, #10
 8002a8a:	d4df      	bmi.n	8002a4c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a8c:	f7fe f966 	bl	8000d5c <HAL_GetTick>
 8002a90:	1b43      	subs	r3, r0, r5
 8002a92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a96:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a98:	d3eb      	bcc.n	8002a72 <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a9a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002a9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa2:	e843 2100 	strex	r1, r2, [r3]
 8002aa6:	2900      	cmp	r1, #0
 8002aa8:	d1f7      	bne.n	8002a9a <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 8002aaa:	2320      	movs	r3, #32
 8002aac:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8002aae:	2003      	movs	r0, #3
 8002ab0:	e7d7      	b.n	8002a62 <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab2:	69d3      	ldr	r3, [r2, #28]
 8002ab4:	025b      	lsls	r3, r3, #9
 8002ab6:	d4cc      	bmi.n	8002a52 <UART_CheckIdleState+0x1e>
 8002ab8:	e00d      	b.n	8002ad6 <UART_CheckIdleState+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	0750      	lsls	r0, r2, #29
 8002abe:	d507      	bpl.n	8002ad0 <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ac0:	69da      	ldr	r2, [r3, #28]
 8002ac2:	0711      	lsls	r1, r2, #28
 8002ac4:	f100 8082 	bmi.w	8002bcc <UART_CheckIdleState+0x198>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ac8:	69da      	ldr	r2, [r3, #28]
 8002aca:	0512      	lsls	r2, r2, #20
 8002acc:	f100 80ac 	bmi.w	8002c28 <UART_CheckIdleState+0x1f4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	025b      	lsls	r3, r3, #9
 8002ad4:	d4bd      	bmi.n	8002a52 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad6:	f7fe f941 	bl	8000d5c <HAL_GetTick>
 8002ada:	1b43      	subs	r3, r0, r5
 8002adc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	d3ea      	bcc.n	8002aba <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ae8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aec:	e843 2100 	strex	r1, r2, [r3]
 8002af0:	2900      	cmp	r1, #0
 8002af2:	d1f7      	bne.n	8002ae4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af4:	f103 0208 	add.w	r2, r3, #8
 8002af8:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002afc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b00:	f103 0008 	add.w	r0, r3, #8
 8002b04:	e840 2100 	strex	r1, r2, [r0]
 8002b08:	2900      	cmp	r1, #0
 8002b0a:	d1f3      	bne.n	8002af4 <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 8002b0c:	2320      	movs	r3, #32
 8002b0e:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8002b12:	e7cc      	b.n	8002aae <UART_CheckIdleState+0x7a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b14:	2208      	movs	r2, #8
 8002b16:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b18:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b1c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b20:	e843 2100 	strex	r1, r2, [r3]
 8002b24:	2900      	cmp	r1, #0
 8002b26:	d1f7      	bne.n	8002b18 <UART_CheckIdleState+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b28:	f103 0208 	add.w	r2, r3, #8
 8002b2c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b30:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b34:	f103 0008 	add.w	r0, r3, #8
 8002b38:	e840 2100 	strex	r1, r2, [r0]
 8002b3c:	2900      	cmp	r1, #0
 8002b3e:	d1f3      	bne.n	8002b28 <UART_CheckIdleState+0xf4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b40:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002b42:	2a01      	cmp	r2, #1
 8002b44:	d00b      	beq.n	8002b5e <UART_CheckIdleState+0x12a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b46:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8002b48:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b4a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8002b4c:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8002b50:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b52:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8002b54:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b58:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8002b5c:	e79d      	b.n	8002a9a <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b62:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b66:	e843 2100 	strex	r1, r2, [r3]
 8002b6a:	2900      	cmp	r1, #0
 8002b6c:	d1f7      	bne.n	8002b5e <UART_CheckIdleState+0x12a>
 8002b6e:	e7ea      	b.n	8002b46 <UART_CheckIdleState+0x112>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b74:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b76:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b7a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7e:	e843 2100 	strex	r1, r2, [r3]
 8002b82:	2900      	cmp	r1, #0
 8002b84:	d1f7      	bne.n	8002b76 <UART_CheckIdleState+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b86:	f103 0208 	add.w	r2, r3, #8
 8002b8a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b8e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b92:	f103 0008 	add.w	r0, r3, #8
 8002b96:	e840 2100 	strex	r1, r2, [r0]
 8002b9a:	2900      	cmp	r1, #0
 8002b9c:	d1f3      	bne.n	8002b86 <UART_CheckIdleState+0x152>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b9e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002ba0:	2a01      	cmp	r2, #1
 8002ba2:	d00a      	beq.n	8002bba <UART_CheckIdleState+0x186>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ba4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8002ba6:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8002ba8:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002baa:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
          __HAL_UNLOCK(huart);
 8002bae:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bb2:	6622      	str	r2, [r4, #96]	@ 0x60
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bb4:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8002bb8:	e76f      	b.n	8002a9a <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bba:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bbe:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc2:	e843 2100 	strex	r1, r2, [r3]
 8002bc6:	2900      	cmp	r1, #0
 8002bc8:	d1f7      	bne.n	8002bba <UART_CheckIdleState+0x186>
 8002bca:	e7eb      	b.n	8002ba4 <UART_CheckIdleState+0x170>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002bcc:	2208      	movs	r2, #8
 8002bce:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bd4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd8:	e843 2100 	strex	r1, r2, [r3]
 8002bdc:	2900      	cmp	r1, #0
 8002bde:	d1f7      	bne.n	8002bd0 <UART_CheckIdleState+0x19c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be0:	f103 0208 	add.w	r2, r3, #8
 8002be4:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bec:	f103 0008 	add.w	r0, r3, #8
 8002bf0:	e840 2100 	strex	r1, r2, [r0]
 8002bf4:	2900      	cmp	r1, #0
 8002bf6:	d1f3      	bne.n	8002be0 <UART_CheckIdleState+0x1ac>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bf8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002bfa:	2a01      	cmp	r2, #1
 8002bfc:	d00b      	beq.n	8002c16 <UART_CheckIdleState+0x1e2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bfe:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8002c00:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c02:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8002c04:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8002c08:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c0a:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8002c0c:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c10:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8002c14:	e766      	b.n	8002ae4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c16:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c1a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1e:	e843 2100 	strex	r1, r2, [r3]
 8002c22:	2900      	cmp	r1, #0
 8002c24:	d1f7      	bne.n	8002c16 <UART_CheckIdleState+0x1e2>
 8002c26:	e7ea      	b.n	8002bfe <UART_CheckIdleState+0x1ca>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c2c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c32:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c36:	e843 2100 	strex	r1, r2, [r3]
 8002c3a:	2900      	cmp	r1, #0
 8002c3c:	d1f7      	bne.n	8002c2e <UART_CheckIdleState+0x1fa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3e:	f103 0208 	add.w	r2, r3, #8
 8002c42:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c46:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4a:	f103 0008 	add.w	r0, r3, #8
 8002c4e:	e840 2100 	strex	r1, r2, [r0]
 8002c52:	2900      	cmp	r1, #0
 8002c54:	d1f3      	bne.n	8002c3e <UART_CheckIdleState+0x20a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c56:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002c58:	2a01      	cmp	r2, #1
 8002c5a:	d00a      	beq.n	8002c72 <UART_CheckIdleState+0x23e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c5c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8002c5e:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8002c60:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002c62:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
          __HAL_UNLOCK(huart);
 8002c66:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c6a:	6622      	str	r2, [r4, #96]	@ 0x60
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c6c:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8002c70:	e738      	b.n	8002ae4 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c72:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c76:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c7a:	e843 2100 	strex	r1, r2, [r3]
 8002c7e:	2900      	cmp	r1, #0
 8002c80:	d1f7      	bne.n	8002c72 <UART_CheckIdleState+0x23e>
 8002c82:	e7eb      	b.n	8002c5c <UART_CheckIdleState+0x228>

08002c84 <HAL_UART_Init>:
  if (huart == NULL)
 8002c84:	b370      	cbz	r0, 8002ce4 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002c86:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8002c88:	b510      	push	{r4, lr}
 8002c8a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002c8c:	b32b      	cbz	r3, 8002cda <HAL_UART_Init+0x56>
  __HAL_UART_DISABLE(huart);
 8002c8e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002c90:	2324      	movs	r3, #36	@ 0x24
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c92:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  huart->gState = HAL_UART_STATE_BUSY;
 8002c94:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8002c96:	6813      	ldr	r3, [r2, #0]
 8002c98:	f023 0301 	bic.w	r3, r3, #1
 8002c9c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c9e:	b9c1      	cbnz	r1, 8002cd2 <HAL_UART_Init+0x4e>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	f7ff fd3d 	bl	8002720 <UART_SetConfig>
 8002ca6:	2801      	cmp	r0, #1
 8002ca8:	d011      	beq.n	8002cce <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002caa:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002cac:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cbc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
}
 8002cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002cc8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002cca:	f7ff beb3 	b.w	8002a34 <UART_CheckIdleState>
}
 8002cce:	2001      	movs	r0, #1
 8002cd0:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	f7ff fe56 	bl	8002984 <UART_AdvFeatureConfig>
 8002cd8:	e7e2      	b.n	8002ca0 <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 8002cda:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8002cde:	f7fd fea7 	bl	8000a30 <HAL_UART_MspInit>
 8002ce2:	e7d4      	b.n	8002c8e <HAL_UART_Init+0xa>
}
 8002ce4:	2001      	movs	r0, #1
 8002ce6:	4770      	bx	lr

08002ce8 <__cvt>:
 8002ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cea:	ed2d 8b02 	vpush	{d8}
 8002cee:	eeb0 8b40 	vmov.f64	d8, d0
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	4617      	mov	r7, r2
 8002cf6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8002cf8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002cfa:	ee18 2a90 	vmov	r2, s17
 8002cfe:	f025 0520 	bic.w	r5, r5, #32
 8002d02:	2a00      	cmp	r2, #0
 8002d04:	bfb6      	itet	lt
 8002d06:	222d      	movlt	r2, #45	@ 0x2d
 8002d08:	2200      	movge	r2, #0
 8002d0a:	eeb1 8b40 	vneglt.f64	d8, d0
 8002d0e:	2d46      	cmp	r5, #70	@ 0x46
 8002d10:	460c      	mov	r4, r1
 8002d12:	701a      	strb	r2, [r3, #0]
 8002d14:	d004      	beq.n	8002d20 <__cvt+0x38>
 8002d16:	2d45      	cmp	r5, #69	@ 0x45
 8002d18:	d100      	bne.n	8002d1c <__cvt+0x34>
 8002d1a:	3401      	adds	r4, #1
 8002d1c:	2102      	movs	r1, #2
 8002d1e:	e000      	b.n	8002d22 <__cvt+0x3a>
 8002d20:	2103      	movs	r1, #3
 8002d22:	ab03      	add	r3, sp, #12
 8002d24:	9301      	str	r3, [sp, #4]
 8002d26:	ab02      	add	r3, sp, #8
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	4622      	mov	r2, r4
 8002d2c:	4633      	mov	r3, r6
 8002d2e:	eeb0 0b48 	vmov.f64	d0, d8
 8002d32:	f000 fe51 	bl	80039d8 <_dtoa_r>
 8002d36:	2d47      	cmp	r5, #71	@ 0x47
 8002d38:	d114      	bne.n	8002d64 <__cvt+0x7c>
 8002d3a:	07fb      	lsls	r3, r7, #31
 8002d3c:	d50a      	bpl.n	8002d54 <__cvt+0x6c>
 8002d3e:	1902      	adds	r2, r0, r4
 8002d40:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8002d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d48:	bf08      	it	eq
 8002d4a:	9203      	streq	r2, [sp, #12]
 8002d4c:	2130      	movs	r1, #48	@ 0x30
 8002d4e:	9b03      	ldr	r3, [sp, #12]
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d319      	bcc.n	8002d88 <__cvt+0xa0>
 8002d54:	9b03      	ldr	r3, [sp, #12]
 8002d56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002d58:	1a1b      	subs	r3, r3, r0
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	b005      	add	sp, #20
 8002d5e:	ecbd 8b02 	vpop	{d8}
 8002d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d64:	2d46      	cmp	r5, #70	@ 0x46
 8002d66:	eb00 0204 	add.w	r2, r0, r4
 8002d6a:	d1e9      	bne.n	8002d40 <__cvt+0x58>
 8002d6c:	7803      	ldrb	r3, [r0, #0]
 8002d6e:	2b30      	cmp	r3, #48	@ 0x30
 8002d70:	d107      	bne.n	8002d82 <__cvt+0x9a>
 8002d72:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8002d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d7a:	bf1c      	itt	ne
 8002d7c:	f1c4 0401 	rsbne	r4, r4, #1
 8002d80:	6034      	strne	r4, [r6, #0]
 8002d82:	6833      	ldr	r3, [r6, #0]
 8002d84:	441a      	add	r2, r3
 8002d86:	e7db      	b.n	8002d40 <__cvt+0x58>
 8002d88:	1c5c      	adds	r4, r3, #1
 8002d8a:	9403      	str	r4, [sp, #12]
 8002d8c:	7019      	strb	r1, [r3, #0]
 8002d8e:	e7de      	b.n	8002d4e <__cvt+0x66>

08002d90 <__exponent>:
 8002d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d92:	2900      	cmp	r1, #0
 8002d94:	bfba      	itte	lt
 8002d96:	4249      	neglt	r1, r1
 8002d98:	232d      	movlt	r3, #45	@ 0x2d
 8002d9a:	232b      	movge	r3, #43	@ 0x2b
 8002d9c:	2909      	cmp	r1, #9
 8002d9e:	7002      	strb	r2, [r0, #0]
 8002da0:	7043      	strb	r3, [r0, #1]
 8002da2:	dd29      	ble.n	8002df8 <__exponent+0x68>
 8002da4:	f10d 0307 	add.w	r3, sp, #7
 8002da8:	461d      	mov	r5, r3
 8002daa:	270a      	movs	r7, #10
 8002dac:	461a      	mov	r2, r3
 8002dae:	fbb1 f6f7 	udiv	r6, r1, r7
 8002db2:	fb07 1416 	mls	r4, r7, r6, r1
 8002db6:	3430      	adds	r4, #48	@ 0x30
 8002db8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002dbc:	460c      	mov	r4, r1
 8002dbe:	2c63      	cmp	r4, #99	@ 0x63
 8002dc0:	f103 33ff 	add.w	r3, r3, #4294967295
 8002dc4:	4631      	mov	r1, r6
 8002dc6:	dcf1      	bgt.n	8002dac <__exponent+0x1c>
 8002dc8:	3130      	adds	r1, #48	@ 0x30
 8002dca:	1e94      	subs	r4, r2, #2
 8002dcc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002dd0:	1c41      	adds	r1, r0, #1
 8002dd2:	4623      	mov	r3, r4
 8002dd4:	42ab      	cmp	r3, r5
 8002dd6:	d30a      	bcc.n	8002dee <__exponent+0x5e>
 8002dd8:	f10d 0309 	add.w	r3, sp, #9
 8002ddc:	1a9b      	subs	r3, r3, r2
 8002dde:	42ac      	cmp	r4, r5
 8002de0:	bf88      	it	hi
 8002de2:	2300      	movhi	r3, #0
 8002de4:	3302      	adds	r3, #2
 8002de6:	4403      	add	r3, r0
 8002de8:	1a18      	subs	r0, r3, r0
 8002dea:	b003      	add	sp, #12
 8002dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dee:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002df2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002df6:	e7ed      	b.n	8002dd4 <__exponent+0x44>
 8002df8:	2330      	movs	r3, #48	@ 0x30
 8002dfa:	3130      	adds	r1, #48	@ 0x30
 8002dfc:	7083      	strb	r3, [r0, #2]
 8002dfe:	70c1      	strb	r1, [r0, #3]
 8002e00:	1d03      	adds	r3, r0, #4
 8002e02:	e7f1      	b.n	8002de8 <__exponent+0x58>
 8002e04:	0000      	movs	r0, r0
	...

08002e08 <_printf_float>:
 8002e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e0c:	b08d      	sub	sp, #52	@ 0x34
 8002e0e:	460c      	mov	r4, r1
 8002e10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002e14:	4616      	mov	r6, r2
 8002e16:	461f      	mov	r7, r3
 8002e18:	4605      	mov	r5, r0
 8002e1a:	f000 fcdd 	bl	80037d8 <_localeconv_r>
 8002e1e:	f8d0 b000 	ldr.w	fp, [r0]
 8002e22:	4658      	mov	r0, fp
 8002e24:	f7fd fa5c 	bl	80002e0 <strlen>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8002e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8002e30:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002e34:	6822      	ldr	r2, [r4, #0]
 8002e36:	9005      	str	r0, [sp, #20]
 8002e38:	3307      	adds	r3, #7
 8002e3a:	f023 0307 	bic.w	r3, r3, #7
 8002e3e:	f103 0108 	add.w	r1, r3, #8
 8002e42:	f8c8 1000 	str.w	r1, [r8]
 8002e46:	ed93 0b00 	vldr	d0, [r3]
 8002e4a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80030a8 <_printf_float+0x2a0>
 8002e4e:	eeb0 7bc0 	vabs.f64	d7, d0
 8002e52:	eeb4 7b46 	vcmp.f64	d7, d6
 8002e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8002e5e:	dd24      	ble.n	8002eaa <_printf_float+0xa2>
 8002e60:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8002e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e68:	d502      	bpl.n	8002e70 <_printf_float+0x68>
 8002e6a:	232d      	movs	r3, #45	@ 0x2d
 8002e6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e70:	498f      	ldr	r1, [pc, #572]	@ (80030b0 <_printf_float+0x2a8>)
 8002e72:	4b90      	ldr	r3, [pc, #576]	@ (80030b4 <_printf_float+0x2ac>)
 8002e74:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8002e78:	bf8c      	ite	hi
 8002e7a:	4688      	movhi	r8, r1
 8002e7c:	4698      	movls	r8, r3
 8002e7e:	f022 0204 	bic.w	r2, r2, #4
 8002e82:	2303      	movs	r3, #3
 8002e84:	6123      	str	r3, [r4, #16]
 8002e86:	6022      	str	r2, [r4, #0]
 8002e88:	f04f 0a00 	mov.w	sl, #0
 8002e8c:	9700      	str	r7, [sp, #0]
 8002e8e:	4633      	mov	r3, r6
 8002e90:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002e92:	4621      	mov	r1, r4
 8002e94:	4628      	mov	r0, r5
 8002e96:	f000 f9d1 	bl	800323c <_printf_common>
 8002e9a:	3001      	adds	r0, #1
 8002e9c:	f040 8089 	bne.w	8002fb2 <_printf_float+0x1aa>
 8002ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea4:	b00d      	add	sp, #52	@ 0x34
 8002ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002eaa:	eeb4 0b40 	vcmp.f64	d0, d0
 8002eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb2:	d709      	bvc.n	8002ec8 <_printf_float+0xc0>
 8002eb4:	ee10 3a90 	vmov	r3, s1
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bfbc      	itt	lt
 8002ebc:	232d      	movlt	r3, #45	@ 0x2d
 8002ebe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002ec2:	497d      	ldr	r1, [pc, #500]	@ (80030b8 <_printf_float+0x2b0>)
 8002ec4:	4b7d      	ldr	r3, [pc, #500]	@ (80030bc <_printf_float+0x2b4>)
 8002ec6:	e7d5      	b.n	8002e74 <_printf_float+0x6c>
 8002ec8:	6863      	ldr	r3, [r4, #4]
 8002eca:	1c59      	adds	r1, r3, #1
 8002ecc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8002ed0:	d139      	bne.n	8002f46 <_printf_float+0x13e>
 8002ed2:	2306      	movs	r3, #6
 8002ed4:	6063      	str	r3, [r4, #4]
 8002ed6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002eda:	2300      	movs	r3, #0
 8002edc:	6022      	str	r2, [r4, #0]
 8002ede:	9303      	str	r3, [sp, #12]
 8002ee0:	ab0a      	add	r3, sp, #40	@ 0x28
 8002ee2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8002ee6:	ab09      	add	r3, sp, #36	@ 0x24
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	6861      	ldr	r1, [r4, #4]
 8002eec:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8002ef0:	4628      	mov	r0, r5
 8002ef2:	f7ff fef9 	bl	8002ce8 <__cvt>
 8002ef6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002efa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002efc:	4680      	mov	r8, r0
 8002efe:	d129      	bne.n	8002f54 <_printf_float+0x14c>
 8002f00:	1cc8      	adds	r0, r1, #3
 8002f02:	db02      	blt.n	8002f0a <_printf_float+0x102>
 8002f04:	6863      	ldr	r3, [r4, #4]
 8002f06:	4299      	cmp	r1, r3
 8002f08:	dd41      	ble.n	8002f8e <_printf_float+0x186>
 8002f0a:	f1a9 0902 	sub.w	r9, r9, #2
 8002f0e:	fa5f f989 	uxtb.w	r9, r9
 8002f12:	3901      	subs	r1, #1
 8002f14:	464a      	mov	r2, r9
 8002f16:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002f1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8002f1c:	f7ff ff38 	bl	8002d90 <__exponent>
 8002f20:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002f22:	1813      	adds	r3, r2, r0
 8002f24:	2a01      	cmp	r2, #1
 8002f26:	4682      	mov	sl, r0
 8002f28:	6123      	str	r3, [r4, #16]
 8002f2a:	dc02      	bgt.n	8002f32 <_printf_float+0x12a>
 8002f2c:	6822      	ldr	r2, [r4, #0]
 8002f2e:	07d2      	lsls	r2, r2, #31
 8002f30:	d501      	bpl.n	8002f36 <_printf_float+0x12e>
 8002f32:	3301      	adds	r3, #1
 8002f34:	6123      	str	r3, [r4, #16]
 8002f36:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0a6      	beq.n	8002e8c <_printf_float+0x84>
 8002f3e:	232d      	movs	r3, #45	@ 0x2d
 8002f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f44:	e7a2      	b.n	8002e8c <_printf_float+0x84>
 8002f46:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002f4a:	d1c4      	bne.n	8002ed6 <_printf_float+0xce>
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1c2      	bne.n	8002ed6 <_printf_float+0xce>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e7bf      	b.n	8002ed4 <_printf_float+0xcc>
 8002f54:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8002f58:	d9db      	bls.n	8002f12 <_printf_float+0x10a>
 8002f5a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8002f5e:	d118      	bne.n	8002f92 <_printf_float+0x18a>
 8002f60:	2900      	cmp	r1, #0
 8002f62:	6863      	ldr	r3, [r4, #4]
 8002f64:	dd0b      	ble.n	8002f7e <_printf_float+0x176>
 8002f66:	6121      	str	r1, [r4, #16]
 8002f68:	b913      	cbnz	r3, 8002f70 <_printf_float+0x168>
 8002f6a:	6822      	ldr	r2, [r4, #0]
 8002f6c:	07d0      	lsls	r0, r2, #31
 8002f6e:	d502      	bpl.n	8002f76 <_printf_float+0x16e>
 8002f70:	3301      	adds	r3, #1
 8002f72:	440b      	add	r3, r1
 8002f74:	6123      	str	r3, [r4, #16]
 8002f76:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002f78:	f04f 0a00 	mov.w	sl, #0
 8002f7c:	e7db      	b.n	8002f36 <_printf_float+0x12e>
 8002f7e:	b913      	cbnz	r3, 8002f86 <_printf_float+0x17e>
 8002f80:	6822      	ldr	r2, [r4, #0]
 8002f82:	07d2      	lsls	r2, r2, #31
 8002f84:	d501      	bpl.n	8002f8a <_printf_float+0x182>
 8002f86:	3302      	adds	r3, #2
 8002f88:	e7f4      	b.n	8002f74 <_printf_float+0x16c>
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e7f2      	b.n	8002f74 <_printf_float+0x16c>
 8002f8e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8002f92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002f94:	4299      	cmp	r1, r3
 8002f96:	db05      	blt.n	8002fa4 <_printf_float+0x19c>
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	6121      	str	r1, [r4, #16]
 8002f9c:	07d8      	lsls	r0, r3, #31
 8002f9e:	d5ea      	bpl.n	8002f76 <_printf_float+0x16e>
 8002fa0:	1c4b      	adds	r3, r1, #1
 8002fa2:	e7e7      	b.n	8002f74 <_printf_float+0x16c>
 8002fa4:	2900      	cmp	r1, #0
 8002fa6:	bfd4      	ite	le
 8002fa8:	f1c1 0202 	rsble	r2, r1, #2
 8002fac:	2201      	movgt	r2, #1
 8002fae:	4413      	add	r3, r2
 8002fb0:	e7e0      	b.n	8002f74 <_printf_float+0x16c>
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	055a      	lsls	r2, r3, #21
 8002fb6:	d407      	bmi.n	8002fc8 <_printf_float+0x1c0>
 8002fb8:	6923      	ldr	r3, [r4, #16]
 8002fba:	4642      	mov	r2, r8
 8002fbc:	4631      	mov	r1, r6
 8002fbe:	4628      	mov	r0, r5
 8002fc0:	47b8      	blx	r7
 8002fc2:	3001      	adds	r0, #1
 8002fc4:	d12a      	bne.n	800301c <_printf_float+0x214>
 8002fc6:	e76b      	b.n	8002ea0 <_printf_float+0x98>
 8002fc8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8002fcc:	f240 80e0 	bls.w	8003190 <_printf_float+0x388>
 8002fd0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8002fd4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8002fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fdc:	d133      	bne.n	8003046 <_printf_float+0x23e>
 8002fde:	4a38      	ldr	r2, [pc, #224]	@ (80030c0 <_printf_float+0x2b8>)
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	4631      	mov	r1, r6
 8002fe4:	4628      	mov	r0, r5
 8002fe6:	47b8      	blx	r7
 8002fe8:	3001      	adds	r0, #1
 8002fea:	f43f af59 	beq.w	8002ea0 <_printf_float+0x98>
 8002fee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002ff2:	4543      	cmp	r3, r8
 8002ff4:	db02      	blt.n	8002ffc <_printf_float+0x1f4>
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	07d8      	lsls	r0, r3, #31
 8002ffa:	d50f      	bpl.n	800301c <_printf_float+0x214>
 8002ffc:	9b05      	ldr	r3, [sp, #20]
 8002ffe:	465a      	mov	r2, fp
 8003000:	4631      	mov	r1, r6
 8003002:	4628      	mov	r0, r5
 8003004:	47b8      	blx	r7
 8003006:	3001      	adds	r0, #1
 8003008:	f43f af4a 	beq.w	8002ea0 <_printf_float+0x98>
 800300c:	f04f 0900 	mov.w	r9, #0
 8003010:	f108 38ff 	add.w	r8, r8, #4294967295
 8003014:	f104 0a1a 	add.w	sl, r4, #26
 8003018:	45c8      	cmp	r8, r9
 800301a:	dc09      	bgt.n	8003030 <_printf_float+0x228>
 800301c:	6823      	ldr	r3, [r4, #0]
 800301e:	079b      	lsls	r3, r3, #30
 8003020:	f100 8107 	bmi.w	8003232 <_printf_float+0x42a>
 8003024:	68e0      	ldr	r0, [r4, #12]
 8003026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003028:	4298      	cmp	r0, r3
 800302a:	bfb8      	it	lt
 800302c:	4618      	movlt	r0, r3
 800302e:	e739      	b.n	8002ea4 <_printf_float+0x9c>
 8003030:	2301      	movs	r3, #1
 8003032:	4652      	mov	r2, sl
 8003034:	4631      	mov	r1, r6
 8003036:	4628      	mov	r0, r5
 8003038:	47b8      	blx	r7
 800303a:	3001      	adds	r0, #1
 800303c:	f43f af30 	beq.w	8002ea0 <_printf_float+0x98>
 8003040:	f109 0901 	add.w	r9, r9, #1
 8003044:	e7e8      	b.n	8003018 <_printf_float+0x210>
 8003046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003048:	2b00      	cmp	r3, #0
 800304a:	dc3b      	bgt.n	80030c4 <_printf_float+0x2bc>
 800304c:	4a1c      	ldr	r2, [pc, #112]	@ (80030c0 <_printf_float+0x2b8>)
 800304e:	2301      	movs	r3, #1
 8003050:	4631      	mov	r1, r6
 8003052:	4628      	mov	r0, r5
 8003054:	47b8      	blx	r7
 8003056:	3001      	adds	r0, #1
 8003058:	f43f af22 	beq.w	8002ea0 <_printf_float+0x98>
 800305c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003060:	ea59 0303 	orrs.w	r3, r9, r3
 8003064:	d102      	bne.n	800306c <_printf_float+0x264>
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	07d9      	lsls	r1, r3, #31
 800306a:	d5d7      	bpl.n	800301c <_printf_float+0x214>
 800306c:	9b05      	ldr	r3, [sp, #20]
 800306e:	465a      	mov	r2, fp
 8003070:	4631      	mov	r1, r6
 8003072:	4628      	mov	r0, r5
 8003074:	47b8      	blx	r7
 8003076:	3001      	adds	r0, #1
 8003078:	f43f af12 	beq.w	8002ea0 <_printf_float+0x98>
 800307c:	f04f 0a00 	mov.w	sl, #0
 8003080:	f104 0b1a 	add.w	fp, r4, #26
 8003084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003086:	425b      	negs	r3, r3
 8003088:	4553      	cmp	r3, sl
 800308a:	dc01      	bgt.n	8003090 <_printf_float+0x288>
 800308c:	464b      	mov	r3, r9
 800308e:	e794      	b.n	8002fba <_printf_float+0x1b2>
 8003090:	2301      	movs	r3, #1
 8003092:	465a      	mov	r2, fp
 8003094:	4631      	mov	r1, r6
 8003096:	4628      	mov	r0, r5
 8003098:	47b8      	blx	r7
 800309a:	3001      	adds	r0, #1
 800309c:	f43f af00 	beq.w	8002ea0 <_printf_float+0x98>
 80030a0:	f10a 0a01 	add.w	sl, sl, #1
 80030a4:	e7ee      	b.n	8003084 <_printf_float+0x27c>
 80030a6:	bf00      	nop
 80030a8:	ffffffff 	.word	0xffffffff
 80030ac:	7fefffff 	.word	0x7fefffff
 80030b0:	08005948 	.word	0x08005948
 80030b4:	08005944 	.word	0x08005944
 80030b8:	08005950 	.word	0x08005950
 80030bc:	0800594c 	.word	0x0800594c
 80030c0:	08005954 	.word	0x08005954
 80030c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80030ca:	4553      	cmp	r3, sl
 80030cc:	bfa8      	it	ge
 80030ce:	4653      	movge	r3, sl
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	4699      	mov	r9, r3
 80030d4:	dc37      	bgt.n	8003146 <_printf_float+0x33e>
 80030d6:	2300      	movs	r3, #0
 80030d8:	9307      	str	r3, [sp, #28]
 80030da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030de:	f104 021a 	add.w	r2, r4, #26
 80030e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030e4:	9907      	ldr	r1, [sp, #28]
 80030e6:	9306      	str	r3, [sp, #24]
 80030e8:	eba3 0309 	sub.w	r3, r3, r9
 80030ec:	428b      	cmp	r3, r1
 80030ee:	dc31      	bgt.n	8003154 <_printf_float+0x34c>
 80030f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030f2:	459a      	cmp	sl, r3
 80030f4:	dc3b      	bgt.n	800316e <_printf_float+0x366>
 80030f6:	6823      	ldr	r3, [r4, #0]
 80030f8:	07da      	lsls	r2, r3, #31
 80030fa:	d438      	bmi.n	800316e <_printf_float+0x366>
 80030fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030fe:	ebaa 0903 	sub.w	r9, sl, r3
 8003102:	9b06      	ldr	r3, [sp, #24]
 8003104:	ebaa 0303 	sub.w	r3, sl, r3
 8003108:	4599      	cmp	r9, r3
 800310a:	bfa8      	it	ge
 800310c:	4699      	movge	r9, r3
 800310e:	f1b9 0f00 	cmp.w	r9, #0
 8003112:	dc34      	bgt.n	800317e <_printf_float+0x376>
 8003114:	f04f 0800 	mov.w	r8, #0
 8003118:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800311c:	f104 0b1a 	add.w	fp, r4, #26
 8003120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003122:	ebaa 0303 	sub.w	r3, sl, r3
 8003126:	eba3 0309 	sub.w	r3, r3, r9
 800312a:	4543      	cmp	r3, r8
 800312c:	f77f af76 	ble.w	800301c <_printf_float+0x214>
 8003130:	2301      	movs	r3, #1
 8003132:	465a      	mov	r2, fp
 8003134:	4631      	mov	r1, r6
 8003136:	4628      	mov	r0, r5
 8003138:	47b8      	blx	r7
 800313a:	3001      	adds	r0, #1
 800313c:	f43f aeb0 	beq.w	8002ea0 <_printf_float+0x98>
 8003140:	f108 0801 	add.w	r8, r8, #1
 8003144:	e7ec      	b.n	8003120 <_printf_float+0x318>
 8003146:	4642      	mov	r2, r8
 8003148:	4631      	mov	r1, r6
 800314a:	4628      	mov	r0, r5
 800314c:	47b8      	blx	r7
 800314e:	3001      	adds	r0, #1
 8003150:	d1c1      	bne.n	80030d6 <_printf_float+0x2ce>
 8003152:	e6a5      	b.n	8002ea0 <_printf_float+0x98>
 8003154:	2301      	movs	r3, #1
 8003156:	4631      	mov	r1, r6
 8003158:	4628      	mov	r0, r5
 800315a:	9206      	str	r2, [sp, #24]
 800315c:	47b8      	blx	r7
 800315e:	3001      	adds	r0, #1
 8003160:	f43f ae9e 	beq.w	8002ea0 <_printf_float+0x98>
 8003164:	9b07      	ldr	r3, [sp, #28]
 8003166:	9a06      	ldr	r2, [sp, #24]
 8003168:	3301      	adds	r3, #1
 800316a:	9307      	str	r3, [sp, #28]
 800316c:	e7b9      	b.n	80030e2 <_printf_float+0x2da>
 800316e:	9b05      	ldr	r3, [sp, #20]
 8003170:	465a      	mov	r2, fp
 8003172:	4631      	mov	r1, r6
 8003174:	4628      	mov	r0, r5
 8003176:	47b8      	blx	r7
 8003178:	3001      	adds	r0, #1
 800317a:	d1bf      	bne.n	80030fc <_printf_float+0x2f4>
 800317c:	e690      	b.n	8002ea0 <_printf_float+0x98>
 800317e:	9a06      	ldr	r2, [sp, #24]
 8003180:	464b      	mov	r3, r9
 8003182:	4442      	add	r2, r8
 8003184:	4631      	mov	r1, r6
 8003186:	4628      	mov	r0, r5
 8003188:	47b8      	blx	r7
 800318a:	3001      	adds	r0, #1
 800318c:	d1c2      	bne.n	8003114 <_printf_float+0x30c>
 800318e:	e687      	b.n	8002ea0 <_printf_float+0x98>
 8003190:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8003194:	f1b9 0f01 	cmp.w	r9, #1
 8003198:	dc01      	bgt.n	800319e <_printf_float+0x396>
 800319a:	07db      	lsls	r3, r3, #31
 800319c:	d536      	bpl.n	800320c <_printf_float+0x404>
 800319e:	2301      	movs	r3, #1
 80031a0:	4642      	mov	r2, r8
 80031a2:	4631      	mov	r1, r6
 80031a4:	4628      	mov	r0, r5
 80031a6:	47b8      	blx	r7
 80031a8:	3001      	adds	r0, #1
 80031aa:	f43f ae79 	beq.w	8002ea0 <_printf_float+0x98>
 80031ae:	9b05      	ldr	r3, [sp, #20]
 80031b0:	465a      	mov	r2, fp
 80031b2:	4631      	mov	r1, r6
 80031b4:	4628      	mov	r0, r5
 80031b6:	47b8      	blx	r7
 80031b8:	3001      	adds	r0, #1
 80031ba:	f43f ae71 	beq.w	8002ea0 <_printf_float+0x98>
 80031be:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80031c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	f109 39ff 	add.w	r9, r9, #4294967295
 80031ce:	d018      	beq.n	8003202 <_printf_float+0x3fa>
 80031d0:	464b      	mov	r3, r9
 80031d2:	f108 0201 	add.w	r2, r8, #1
 80031d6:	4631      	mov	r1, r6
 80031d8:	4628      	mov	r0, r5
 80031da:	47b8      	blx	r7
 80031dc:	3001      	adds	r0, #1
 80031de:	d10c      	bne.n	80031fa <_printf_float+0x3f2>
 80031e0:	e65e      	b.n	8002ea0 <_printf_float+0x98>
 80031e2:	2301      	movs	r3, #1
 80031e4:	465a      	mov	r2, fp
 80031e6:	4631      	mov	r1, r6
 80031e8:	4628      	mov	r0, r5
 80031ea:	47b8      	blx	r7
 80031ec:	3001      	adds	r0, #1
 80031ee:	f43f ae57 	beq.w	8002ea0 <_printf_float+0x98>
 80031f2:	f108 0801 	add.w	r8, r8, #1
 80031f6:	45c8      	cmp	r8, r9
 80031f8:	dbf3      	blt.n	80031e2 <_printf_float+0x3da>
 80031fa:	4653      	mov	r3, sl
 80031fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003200:	e6dc      	b.n	8002fbc <_printf_float+0x1b4>
 8003202:	f04f 0800 	mov.w	r8, #0
 8003206:	f104 0b1a 	add.w	fp, r4, #26
 800320a:	e7f4      	b.n	80031f6 <_printf_float+0x3ee>
 800320c:	2301      	movs	r3, #1
 800320e:	4642      	mov	r2, r8
 8003210:	e7e1      	b.n	80031d6 <_printf_float+0x3ce>
 8003212:	2301      	movs	r3, #1
 8003214:	464a      	mov	r2, r9
 8003216:	4631      	mov	r1, r6
 8003218:	4628      	mov	r0, r5
 800321a:	47b8      	blx	r7
 800321c:	3001      	adds	r0, #1
 800321e:	f43f ae3f 	beq.w	8002ea0 <_printf_float+0x98>
 8003222:	f108 0801 	add.w	r8, r8, #1
 8003226:	68e3      	ldr	r3, [r4, #12]
 8003228:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800322a:	1a5b      	subs	r3, r3, r1
 800322c:	4543      	cmp	r3, r8
 800322e:	dcf0      	bgt.n	8003212 <_printf_float+0x40a>
 8003230:	e6f8      	b.n	8003024 <_printf_float+0x21c>
 8003232:	f04f 0800 	mov.w	r8, #0
 8003236:	f104 0919 	add.w	r9, r4, #25
 800323a:	e7f4      	b.n	8003226 <_printf_float+0x41e>

0800323c <_printf_common>:
 800323c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003240:	4616      	mov	r6, r2
 8003242:	4698      	mov	r8, r3
 8003244:	688a      	ldr	r2, [r1, #8]
 8003246:	690b      	ldr	r3, [r1, #16]
 8003248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800324c:	4293      	cmp	r3, r2
 800324e:	bfb8      	it	lt
 8003250:	4613      	movlt	r3, r2
 8003252:	6033      	str	r3, [r6, #0]
 8003254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003258:	4607      	mov	r7, r0
 800325a:	460c      	mov	r4, r1
 800325c:	b10a      	cbz	r2, 8003262 <_printf_common+0x26>
 800325e:	3301      	adds	r3, #1
 8003260:	6033      	str	r3, [r6, #0]
 8003262:	6823      	ldr	r3, [r4, #0]
 8003264:	0699      	lsls	r1, r3, #26
 8003266:	bf42      	ittt	mi
 8003268:	6833      	ldrmi	r3, [r6, #0]
 800326a:	3302      	addmi	r3, #2
 800326c:	6033      	strmi	r3, [r6, #0]
 800326e:	6825      	ldr	r5, [r4, #0]
 8003270:	f015 0506 	ands.w	r5, r5, #6
 8003274:	d106      	bne.n	8003284 <_printf_common+0x48>
 8003276:	f104 0a19 	add.w	sl, r4, #25
 800327a:	68e3      	ldr	r3, [r4, #12]
 800327c:	6832      	ldr	r2, [r6, #0]
 800327e:	1a9b      	subs	r3, r3, r2
 8003280:	42ab      	cmp	r3, r5
 8003282:	dc26      	bgt.n	80032d2 <_printf_common+0x96>
 8003284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003288:	6822      	ldr	r2, [r4, #0]
 800328a:	3b00      	subs	r3, #0
 800328c:	bf18      	it	ne
 800328e:	2301      	movne	r3, #1
 8003290:	0692      	lsls	r2, r2, #26
 8003292:	d42b      	bmi.n	80032ec <_printf_common+0xb0>
 8003294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003298:	4641      	mov	r1, r8
 800329a:	4638      	mov	r0, r7
 800329c:	47c8      	blx	r9
 800329e:	3001      	adds	r0, #1
 80032a0:	d01e      	beq.n	80032e0 <_printf_common+0xa4>
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	6922      	ldr	r2, [r4, #16]
 80032a6:	f003 0306 	and.w	r3, r3, #6
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	bf02      	ittt	eq
 80032ae:	68e5      	ldreq	r5, [r4, #12]
 80032b0:	6833      	ldreq	r3, [r6, #0]
 80032b2:	1aed      	subeq	r5, r5, r3
 80032b4:	68a3      	ldr	r3, [r4, #8]
 80032b6:	bf0c      	ite	eq
 80032b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032bc:	2500      	movne	r5, #0
 80032be:	4293      	cmp	r3, r2
 80032c0:	bfc4      	itt	gt
 80032c2:	1a9b      	subgt	r3, r3, r2
 80032c4:	18ed      	addgt	r5, r5, r3
 80032c6:	2600      	movs	r6, #0
 80032c8:	341a      	adds	r4, #26
 80032ca:	42b5      	cmp	r5, r6
 80032cc:	d11a      	bne.n	8003304 <_printf_common+0xc8>
 80032ce:	2000      	movs	r0, #0
 80032d0:	e008      	b.n	80032e4 <_printf_common+0xa8>
 80032d2:	2301      	movs	r3, #1
 80032d4:	4652      	mov	r2, sl
 80032d6:	4641      	mov	r1, r8
 80032d8:	4638      	mov	r0, r7
 80032da:	47c8      	blx	r9
 80032dc:	3001      	adds	r0, #1
 80032de:	d103      	bne.n	80032e8 <_printf_common+0xac>
 80032e0:	f04f 30ff 	mov.w	r0, #4294967295
 80032e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e8:	3501      	adds	r5, #1
 80032ea:	e7c6      	b.n	800327a <_printf_common+0x3e>
 80032ec:	18e1      	adds	r1, r4, r3
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	2030      	movs	r0, #48	@ 0x30
 80032f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80032f6:	4422      	add	r2, r4
 80032f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003300:	3302      	adds	r3, #2
 8003302:	e7c7      	b.n	8003294 <_printf_common+0x58>
 8003304:	2301      	movs	r3, #1
 8003306:	4622      	mov	r2, r4
 8003308:	4641      	mov	r1, r8
 800330a:	4638      	mov	r0, r7
 800330c:	47c8      	blx	r9
 800330e:	3001      	adds	r0, #1
 8003310:	d0e6      	beq.n	80032e0 <_printf_common+0xa4>
 8003312:	3601      	adds	r6, #1
 8003314:	e7d9      	b.n	80032ca <_printf_common+0x8e>
	...

08003318 <_printf_i>:
 8003318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800331c:	7e0f      	ldrb	r7, [r1, #24]
 800331e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003320:	2f78      	cmp	r7, #120	@ 0x78
 8003322:	4691      	mov	r9, r2
 8003324:	4680      	mov	r8, r0
 8003326:	460c      	mov	r4, r1
 8003328:	469a      	mov	sl, r3
 800332a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800332e:	d807      	bhi.n	8003340 <_printf_i+0x28>
 8003330:	2f62      	cmp	r7, #98	@ 0x62
 8003332:	d80a      	bhi.n	800334a <_printf_i+0x32>
 8003334:	2f00      	cmp	r7, #0
 8003336:	f000 80d1 	beq.w	80034dc <_printf_i+0x1c4>
 800333a:	2f58      	cmp	r7, #88	@ 0x58
 800333c:	f000 80b8 	beq.w	80034b0 <_printf_i+0x198>
 8003340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003348:	e03a      	b.n	80033c0 <_printf_i+0xa8>
 800334a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800334e:	2b15      	cmp	r3, #21
 8003350:	d8f6      	bhi.n	8003340 <_printf_i+0x28>
 8003352:	a101      	add	r1, pc, #4	@ (adr r1, 8003358 <_printf_i+0x40>)
 8003354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003358:	080033b1 	.word	0x080033b1
 800335c:	080033c5 	.word	0x080033c5
 8003360:	08003341 	.word	0x08003341
 8003364:	08003341 	.word	0x08003341
 8003368:	08003341 	.word	0x08003341
 800336c:	08003341 	.word	0x08003341
 8003370:	080033c5 	.word	0x080033c5
 8003374:	08003341 	.word	0x08003341
 8003378:	08003341 	.word	0x08003341
 800337c:	08003341 	.word	0x08003341
 8003380:	08003341 	.word	0x08003341
 8003384:	080034c3 	.word	0x080034c3
 8003388:	080033ef 	.word	0x080033ef
 800338c:	0800347d 	.word	0x0800347d
 8003390:	08003341 	.word	0x08003341
 8003394:	08003341 	.word	0x08003341
 8003398:	080034e5 	.word	0x080034e5
 800339c:	08003341 	.word	0x08003341
 80033a0:	080033ef 	.word	0x080033ef
 80033a4:	08003341 	.word	0x08003341
 80033a8:	08003341 	.word	0x08003341
 80033ac:	08003485 	.word	0x08003485
 80033b0:	6833      	ldr	r3, [r6, #0]
 80033b2:	1d1a      	adds	r2, r3, #4
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6032      	str	r2, [r6, #0]
 80033b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033c0:	2301      	movs	r3, #1
 80033c2:	e09c      	b.n	80034fe <_printf_i+0x1e6>
 80033c4:	6833      	ldr	r3, [r6, #0]
 80033c6:	6820      	ldr	r0, [r4, #0]
 80033c8:	1d19      	adds	r1, r3, #4
 80033ca:	6031      	str	r1, [r6, #0]
 80033cc:	0606      	lsls	r6, r0, #24
 80033ce:	d501      	bpl.n	80033d4 <_printf_i+0xbc>
 80033d0:	681d      	ldr	r5, [r3, #0]
 80033d2:	e003      	b.n	80033dc <_printf_i+0xc4>
 80033d4:	0645      	lsls	r5, r0, #25
 80033d6:	d5fb      	bpl.n	80033d0 <_printf_i+0xb8>
 80033d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033dc:	2d00      	cmp	r5, #0
 80033de:	da03      	bge.n	80033e8 <_printf_i+0xd0>
 80033e0:	232d      	movs	r3, #45	@ 0x2d
 80033e2:	426d      	negs	r5, r5
 80033e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033e8:	4858      	ldr	r0, [pc, #352]	@ (800354c <_printf_i+0x234>)
 80033ea:	230a      	movs	r3, #10
 80033ec:	e011      	b.n	8003412 <_printf_i+0xfa>
 80033ee:	6821      	ldr	r1, [r4, #0]
 80033f0:	6833      	ldr	r3, [r6, #0]
 80033f2:	0608      	lsls	r0, r1, #24
 80033f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80033f8:	d402      	bmi.n	8003400 <_printf_i+0xe8>
 80033fa:	0649      	lsls	r1, r1, #25
 80033fc:	bf48      	it	mi
 80033fe:	b2ad      	uxthmi	r5, r5
 8003400:	2f6f      	cmp	r7, #111	@ 0x6f
 8003402:	4852      	ldr	r0, [pc, #328]	@ (800354c <_printf_i+0x234>)
 8003404:	6033      	str	r3, [r6, #0]
 8003406:	bf14      	ite	ne
 8003408:	230a      	movne	r3, #10
 800340a:	2308      	moveq	r3, #8
 800340c:	2100      	movs	r1, #0
 800340e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003412:	6866      	ldr	r6, [r4, #4]
 8003414:	60a6      	str	r6, [r4, #8]
 8003416:	2e00      	cmp	r6, #0
 8003418:	db05      	blt.n	8003426 <_printf_i+0x10e>
 800341a:	6821      	ldr	r1, [r4, #0]
 800341c:	432e      	orrs	r6, r5
 800341e:	f021 0104 	bic.w	r1, r1, #4
 8003422:	6021      	str	r1, [r4, #0]
 8003424:	d04b      	beq.n	80034be <_printf_i+0x1a6>
 8003426:	4616      	mov	r6, r2
 8003428:	fbb5 f1f3 	udiv	r1, r5, r3
 800342c:	fb03 5711 	mls	r7, r3, r1, r5
 8003430:	5dc7      	ldrb	r7, [r0, r7]
 8003432:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003436:	462f      	mov	r7, r5
 8003438:	42bb      	cmp	r3, r7
 800343a:	460d      	mov	r5, r1
 800343c:	d9f4      	bls.n	8003428 <_printf_i+0x110>
 800343e:	2b08      	cmp	r3, #8
 8003440:	d10b      	bne.n	800345a <_printf_i+0x142>
 8003442:	6823      	ldr	r3, [r4, #0]
 8003444:	07df      	lsls	r7, r3, #31
 8003446:	d508      	bpl.n	800345a <_printf_i+0x142>
 8003448:	6923      	ldr	r3, [r4, #16]
 800344a:	6861      	ldr	r1, [r4, #4]
 800344c:	4299      	cmp	r1, r3
 800344e:	bfde      	ittt	le
 8003450:	2330      	movle	r3, #48	@ 0x30
 8003452:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003456:	f106 36ff 	addle.w	r6, r6, #4294967295
 800345a:	1b92      	subs	r2, r2, r6
 800345c:	6122      	str	r2, [r4, #16]
 800345e:	f8cd a000 	str.w	sl, [sp]
 8003462:	464b      	mov	r3, r9
 8003464:	aa03      	add	r2, sp, #12
 8003466:	4621      	mov	r1, r4
 8003468:	4640      	mov	r0, r8
 800346a:	f7ff fee7 	bl	800323c <_printf_common>
 800346e:	3001      	adds	r0, #1
 8003470:	d14a      	bne.n	8003508 <_printf_i+0x1f0>
 8003472:	f04f 30ff 	mov.w	r0, #4294967295
 8003476:	b004      	add	sp, #16
 8003478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	f043 0320 	orr.w	r3, r3, #32
 8003482:	6023      	str	r3, [r4, #0]
 8003484:	4832      	ldr	r0, [pc, #200]	@ (8003550 <_printf_i+0x238>)
 8003486:	2778      	movs	r7, #120	@ 0x78
 8003488:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800348c:	6823      	ldr	r3, [r4, #0]
 800348e:	6831      	ldr	r1, [r6, #0]
 8003490:	061f      	lsls	r7, r3, #24
 8003492:	f851 5b04 	ldr.w	r5, [r1], #4
 8003496:	d402      	bmi.n	800349e <_printf_i+0x186>
 8003498:	065f      	lsls	r7, r3, #25
 800349a:	bf48      	it	mi
 800349c:	b2ad      	uxthmi	r5, r5
 800349e:	6031      	str	r1, [r6, #0]
 80034a0:	07d9      	lsls	r1, r3, #31
 80034a2:	bf44      	itt	mi
 80034a4:	f043 0320 	orrmi.w	r3, r3, #32
 80034a8:	6023      	strmi	r3, [r4, #0]
 80034aa:	b11d      	cbz	r5, 80034b4 <_printf_i+0x19c>
 80034ac:	2310      	movs	r3, #16
 80034ae:	e7ad      	b.n	800340c <_printf_i+0xf4>
 80034b0:	4826      	ldr	r0, [pc, #152]	@ (800354c <_printf_i+0x234>)
 80034b2:	e7e9      	b.n	8003488 <_printf_i+0x170>
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	f023 0320 	bic.w	r3, r3, #32
 80034ba:	6023      	str	r3, [r4, #0]
 80034bc:	e7f6      	b.n	80034ac <_printf_i+0x194>
 80034be:	4616      	mov	r6, r2
 80034c0:	e7bd      	b.n	800343e <_printf_i+0x126>
 80034c2:	6833      	ldr	r3, [r6, #0]
 80034c4:	6825      	ldr	r5, [r4, #0]
 80034c6:	6961      	ldr	r1, [r4, #20]
 80034c8:	1d18      	adds	r0, r3, #4
 80034ca:	6030      	str	r0, [r6, #0]
 80034cc:	062e      	lsls	r6, r5, #24
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	d501      	bpl.n	80034d6 <_printf_i+0x1be>
 80034d2:	6019      	str	r1, [r3, #0]
 80034d4:	e002      	b.n	80034dc <_printf_i+0x1c4>
 80034d6:	0668      	lsls	r0, r5, #25
 80034d8:	d5fb      	bpl.n	80034d2 <_printf_i+0x1ba>
 80034da:	8019      	strh	r1, [r3, #0]
 80034dc:	2300      	movs	r3, #0
 80034de:	6123      	str	r3, [r4, #16]
 80034e0:	4616      	mov	r6, r2
 80034e2:	e7bc      	b.n	800345e <_printf_i+0x146>
 80034e4:	6833      	ldr	r3, [r6, #0]
 80034e6:	1d1a      	adds	r2, r3, #4
 80034e8:	6032      	str	r2, [r6, #0]
 80034ea:	681e      	ldr	r6, [r3, #0]
 80034ec:	6862      	ldr	r2, [r4, #4]
 80034ee:	2100      	movs	r1, #0
 80034f0:	4630      	mov	r0, r6
 80034f2:	f7fc fea5 	bl	8000240 <memchr>
 80034f6:	b108      	cbz	r0, 80034fc <_printf_i+0x1e4>
 80034f8:	1b80      	subs	r0, r0, r6
 80034fa:	6060      	str	r0, [r4, #4]
 80034fc:	6863      	ldr	r3, [r4, #4]
 80034fe:	6123      	str	r3, [r4, #16]
 8003500:	2300      	movs	r3, #0
 8003502:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003506:	e7aa      	b.n	800345e <_printf_i+0x146>
 8003508:	6923      	ldr	r3, [r4, #16]
 800350a:	4632      	mov	r2, r6
 800350c:	4649      	mov	r1, r9
 800350e:	4640      	mov	r0, r8
 8003510:	47d0      	blx	sl
 8003512:	3001      	adds	r0, #1
 8003514:	d0ad      	beq.n	8003472 <_printf_i+0x15a>
 8003516:	6823      	ldr	r3, [r4, #0]
 8003518:	079b      	lsls	r3, r3, #30
 800351a:	d413      	bmi.n	8003544 <_printf_i+0x22c>
 800351c:	68e0      	ldr	r0, [r4, #12]
 800351e:	9b03      	ldr	r3, [sp, #12]
 8003520:	4298      	cmp	r0, r3
 8003522:	bfb8      	it	lt
 8003524:	4618      	movlt	r0, r3
 8003526:	e7a6      	b.n	8003476 <_printf_i+0x15e>
 8003528:	2301      	movs	r3, #1
 800352a:	4632      	mov	r2, r6
 800352c:	4649      	mov	r1, r9
 800352e:	4640      	mov	r0, r8
 8003530:	47d0      	blx	sl
 8003532:	3001      	adds	r0, #1
 8003534:	d09d      	beq.n	8003472 <_printf_i+0x15a>
 8003536:	3501      	adds	r5, #1
 8003538:	68e3      	ldr	r3, [r4, #12]
 800353a:	9903      	ldr	r1, [sp, #12]
 800353c:	1a5b      	subs	r3, r3, r1
 800353e:	42ab      	cmp	r3, r5
 8003540:	dcf2      	bgt.n	8003528 <_printf_i+0x210>
 8003542:	e7eb      	b.n	800351c <_printf_i+0x204>
 8003544:	2500      	movs	r5, #0
 8003546:	f104 0619 	add.w	r6, r4, #25
 800354a:	e7f5      	b.n	8003538 <_printf_i+0x220>
 800354c:	08005956 	.word	0x08005956
 8003550:	08005967 	.word	0x08005967

08003554 <std>:
 8003554:	2300      	movs	r3, #0
 8003556:	b510      	push	{r4, lr}
 8003558:	4604      	mov	r4, r0
 800355a:	e9c0 3300 	strd	r3, r3, [r0]
 800355e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003562:	6083      	str	r3, [r0, #8]
 8003564:	8181      	strh	r1, [r0, #12]
 8003566:	6643      	str	r3, [r0, #100]	@ 0x64
 8003568:	81c2      	strh	r2, [r0, #14]
 800356a:	6183      	str	r3, [r0, #24]
 800356c:	4619      	mov	r1, r3
 800356e:	2208      	movs	r2, #8
 8003570:	305c      	adds	r0, #92	@ 0x5c
 8003572:	f000 f928 	bl	80037c6 <memset>
 8003576:	4b0d      	ldr	r3, [pc, #52]	@ (80035ac <std+0x58>)
 8003578:	6263      	str	r3, [r4, #36]	@ 0x24
 800357a:	4b0d      	ldr	r3, [pc, #52]	@ (80035b0 <std+0x5c>)
 800357c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800357e:	4b0d      	ldr	r3, [pc, #52]	@ (80035b4 <std+0x60>)
 8003580:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003582:	4b0d      	ldr	r3, [pc, #52]	@ (80035b8 <std+0x64>)
 8003584:	6323      	str	r3, [r4, #48]	@ 0x30
 8003586:	4b0d      	ldr	r3, [pc, #52]	@ (80035bc <std+0x68>)
 8003588:	6224      	str	r4, [r4, #32]
 800358a:	429c      	cmp	r4, r3
 800358c:	d006      	beq.n	800359c <std+0x48>
 800358e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003592:	4294      	cmp	r4, r2
 8003594:	d002      	beq.n	800359c <std+0x48>
 8003596:	33d0      	adds	r3, #208	@ 0xd0
 8003598:	429c      	cmp	r4, r3
 800359a:	d105      	bne.n	80035a8 <std+0x54>
 800359c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80035a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035a4:	f000 b98c 	b.w	80038c0 <__retarget_lock_init_recursive>
 80035a8:	bd10      	pop	{r4, pc}
 80035aa:	bf00      	nop
 80035ac:	08003741 	.word	0x08003741
 80035b0:	08003763 	.word	0x08003763
 80035b4:	0800379b 	.word	0x0800379b
 80035b8:	080037bf 	.word	0x080037bf
 80035bc:	20000300 	.word	0x20000300

080035c0 <stdio_exit_handler>:
 80035c0:	4a02      	ldr	r2, [pc, #8]	@ (80035cc <stdio_exit_handler+0xc>)
 80035c2:	4903      	ldr	r1, [pc, #12]	@ (80035d0 <stdio_exit_handler+0x10>)
 80035c4:	4803      	ldr	r0, [pc, #12]	@ (80035d4 <stdio_exit_handler+0x14>)
 80035c6:	f000 b869 	b.w	800369c <_fwalk_sglue>
 80035ca:	bf00      	nop
 80035cc:	2000000c 	.word	0x2000000c
 80035d0:	080053c5 	.word	0x080053c5
 80035d4:	2000001c 	.word	0x2000001c

080035d8 <cleanup_stdio>:
 80035d8:	6841      	ldr	r1, [r0, #4]
 80035da:	4b0c      	ldr	r3, [pc, #48]	@ (800360c <cleanup_stdio+0x34>)
 80035dc:	4299      	cmp	r1, r3
 80035de:	b510      	push	{r4, lr}
 80035e0:	4604      	mov	r4, r0
 80035e2:	d001      	beq.n	80035e8 <cleanup_stdio+0x10>
 80035e4:	f001 feee 	bl	80053c4 <_fflush_r>
 80035e8:	68a1      	ldr	r1, [r4, #8]
 80035ea:	4b09      	ldr	r3, [pc, #36]	@ (8003610 <cleanup_stdio+0x38>)
 80035ec:	4299      	cmp	r1, r3
 80035ee:	d002      	beq.n	80035f6 <cleanup_stdio+0x1e>
 80035f0:	4620      	mov	r0, r4
 80035f2:	f001 fee7 	bl	80053c4 <_fflush_r>
 80035f6:	68e1      	ldr	r1, [r4, #12]
 80035f8:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <cleanup_stdio+0x3c>)
 80035fa:	4299      	cmp	r1, r3
 80035fc:	d004      	beq.n	8003608 <cleanup_stdio+0x30>
 80035fe:	4620      	mov	r0, r4
 8003600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003604:	f001 bede 	b.w	80053c4 <_fflush_r>
 8003608:	bd10      	pop	{r4, pc}
 800360a:	bf00      	nop
 800360c:	20000300 	.word	0x20000300
 8003610:	20000368 	.word	0x20000368
 8003614:	200003d0 	.word	0x200003d0

08003618 <global_stdio_init.part.0>:
 8003618:	b510      	push	{r4, lr}
 800361a:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <global_stdio_init.part.0+0x30>)
 800361c:	4c0b      	ldr	r4, [pc, #44]	@ (800364c <global_stdio_init.part.0+0x34>)
 800361e:	4a0c      	ldr	r2, [pc, #48]	@ (8003650 <global_stdio_init.part.0+0x38>)
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	4620      	mov	r0, r4
 8003624:	2200      	movs	r2, #0
 8003626:	2104      	movs	r1, #4
 8003628:	f7ff ff94 	bl	8003554 <std>
 800362c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003630:	2201      	movs	r2, #1
 8003632:	2109      	movs	r1, #9
 8003634:	f7ff ff8e 	bl	8003554 <std>
 8003638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800363c:	2202      	movs	r2, #2
 800363e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003642:	2112      	movs	r1, #18
 8003644:	f7ff bf86 	b.w	8003554 <std>
 8003648:	20000438 	.word	0x20000438
 800364c:	20000300 	.word	0x20000300
 8003650:	080035c1 	.word	0x080035c1

08003654 <__sfp_lock_acquire>:
 8003654:	4801      	ldr	r0, [pc, #4]	@ (800365c <__sfp_lock_acquire+0x8>)
 8003656:	f000 b934 	b.w	80038c2 <__retarget_lock_acquire_recursive>
 800365a:	bf00      	nop
 800365c:	20000441 	.word	0x20000441

08003660 <__sfp_lock_release>:
 8003660:	4801      	ldr	r0, [pc, #4]	@ (8003668 <__sfp_lock_release+0x8>)
 8003662:	f000 b92f 	b.w	80038c4 <__retarget_lock_release_recursive>
 8003666:	bf00      	nop
 8003668:	20000441 	.word	0x20000441

0800366c <__sinit>:
 800366c:	b510      	push	{r4, lr}
 800366e:	4604      	mov	r4, r0
 8003670:	f7ff fff0 	bl	8003654 <__sfp_lock_acquire>
 8003674:	6a23      	ldr	r3, [r4, #32]
 8003676:	b11b      	cbz	r3, 8003680 <__sinit+0x14>
 8003678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800367c:	f7ff bff0 	b.w	8003660 <__sfp_lock_release>
 8003680:	4b04      	ldr	r3, [pc, #16]	@ (8003694 <__sinit+0x28>)
 8003682:	6223      	str	r3, [r4, #32]
 8003684:	4b04      	ldr	r3, [pc, #16]	@ (8003698 <__sinit+0x2c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1f5      	bne.n	8003678 <__sinit+0xc>
 800368c:	f7ff ffc4 	bl	8003618 <global_stdio_init.part.0>
 8003690:	e7f2      	b.n	8003678 <__sinit+0xc>
 8003692:	bf00      	nop
 8003694:	080035d9 	.word	0x080035d9
 8003698:	20000438 	.word	0x20000438

0800369c <_fwalk_sglue>:
 800369c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036a0:	4607      	mov	r7, r0
 80036a2:	4688      	mov	r8, r1
 80036a4:	4614      	mov	r4, r2
 80036a6:	2600      	movs	r6, #0
 80036a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80036ac:	f1b9 0901 	subs.w	r9, r9, #1
 80036b0:	d505      	bpl.n	80036be <_fwalk_sglue+0x22>
 80036b2:	6824      	ldr	r4, [r4, #0]
 80036b4:	2c00      	cmp	r4, #0
 80036b6:	d1f7      	bne.n	80036a8 <_fwalk_sglue+0xc>
 80036b8:	4630      	mov	r0, r6
 80036ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036be:	89ab      	ldrh	r3, [r5, #12]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d907      	bls.n	80036d4 <_fwalk_sglue+0x38>
 80036c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036c8:	3301      	adds	r3, #1
 80036ca:	d003      	beq.n	80036d4 <_fwalk_sglue+0x38>
 80036cc:	4629      	mov	r1, r5
 80036ce:	4638      	mov	r0, r7
 80036d0:	47c0      	blx	r8
 80036d2:	4306      	orrs	r6, r0
 80036d4:	3568      	adds	r5, #104	@ 0x68
 80036d6:	e7e9      	b.n	80036ac <_fwalk_sglue+0x10>

080036d8 <iprintf>:
 80036d8:	b40f      	push	{r0, r1, r2, r3}
 80036da:	b507      	push	{r0, r1, r2, lr}
 80036dc:	4906      	ldr	r1, [pc, #24]	@ (80036f8 <iprintf+0x20>)
 80036de:	ab04      	add	r3, sp, #16
 80036e0:	6808      	ldr	r0, [r1, #0]
 80036e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80036e6:	6881      	ldr	r1, [r0, #8]
 80036e8:	9301      	str	r3, [sp, #4]
 80036ea:	f001 fccf 	bl	800508c <_vfiprintf_r>
 80036ee:	b003      	add	sp, #12
 80036f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80036f4:	b004      	add	sp, #16
 80036f6:	4770      	bx	lr
 80036f8:	20000018 	.word	0x20000018

080036fc <siprintf>:
 80036fc:	b40e      	push	{r1, r2, r3}
 80036fe:	b510      	push	{r4, lr}
 8003700:	b09d      	sub	sp, #116	@ 0x74
 8003702:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003704:	9002      	str	r0, [sp, #8]
 8003706:	9006      	str	r0, [sp, #24]
 8003708:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800370c:	480a      	ldr	r0, [pc, #40]	@ (8003738 <siprintf+0x3c>)
 800370e:	9107      	str	r1, [sp, #28]
 8003710:	9104      	str	r1, [sp, #16]
 8003712:	490a      	ldr	r1, [pc, #40]	@ (800373c <siprintf+0x40>)
 8003714:	f853 2b04 	ldr.w	r2, [r3], #4
 8003718:	9105      	str	r1, [sp, #20]
 800371a:	2400      	movs	r4, #0
 800371c:	a902      	add	r1, sp, #8
 800371e:	6800      	ldr	r0, [r0, #0]
 8003720:	9301      	str	r3, [sp, #4]
 8003722:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003724:	f001 fb8c 	bl	8004e40 <_svfiprintf_r>
 8003728:	9b02      	ldr	r3, [sp, #8]
 800372a:	701c      	strb	r4, [r3, #0]
 800372c:	b01d      	add	sp, #116	@ 0x74
 800372e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003732:	b003      	add	sp, #12
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	20000018 	.word	0x20000018
 800373c:	ffff0208 	.word	0xffff0208

08003740 <__sread>:
 8003740:	b510      	push	{r4, lr}
 8003742:	460c      	mov	r4, r1
 8003744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003748:	f000 f86c 	bl	8003824 <_read_r>
 800374c:	2800      	cmp	r0, #0
 800374e:	bfab      	itete	ge
 8003750:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003752:	89a3      	ldrhlt	r3, [r4, #12]
 8003754:	181b      	addge	r3, r3, r0
 8003756:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800375a:	bfac      	ite	ge
 800375c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800375e:	81a3      	strhlt	r3, [r4, #12]
 8003760:	bd10      	pop	{r4, pc}

08003762 <__swrite>:
 8003762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003766:	461f      	mov	r7, r3
 8003768:	898b      	ldrh	r3, [r1, #12]
 800376a:	05db      	lsls	r3, r3, #23
 800376c:	4605      	mov	r5, r0
 800376e:	460c      	mov	r4, r1
 8003770:	4616      	mov	r6, r2
 8003772:	d505      	bpl.n	8003780 <__swrite+0x1e>
 8003774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003778:	2302      	movs	r3, #2
 800377a:	2200      	movs	r2, #0
 800377c:	f000 f840 	bl	8003800 <_lseek_r>
 8003780:	89a3      	ldrh	r3, [r4, #12]
 8003782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003786:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800378a:	81a3      	strh	r3, [r4, #12]
 800378c:	4632      	mov	r2, r6
 800378e:	463b      	mov	r3, r7
 8003790:	4628      	mov	r0, r5
 8003792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003796:	f000 b857 	b.w	8003848 <_write_r>

0800379a <__sseek>:
 800379a:	b510      	push	{r4, lr}
 800379c:	460c      	mov	r4, r1
 800379e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037a2:	f000 f82d 	bl	8003800 <_lseek_r>
 80037a6:	1c43      	adds	r3, r0, #1
 80037a8:	89a3      	ldrh	r3, [r4, #12]
 80037aa:	bf15      	itete	ne
 80037ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037b6:	81a3      	strheq	r3, [r4, #12]
 80037b8:	bf18      	it	ne
 80037ba:	81a3      	strhne	r3, [r4, #12]
 80037bc:	bd10      	pop	{r4, pc}

080037be <__sclose>:
 80037be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037c2:	f000 b80d 	b.w	80037e0 <_close_r>

080037c6 <memset>:
 80037c6:	4402      	add	r2, r0
 80037c8:	4603      	mov	r3, r0
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d100      	bne.n	80037d0 <memset+0xa>
 80037ce:	4770      	bx	lr
 80037d0:	f803 1b01 	strb.w	r1, [r3], #1
 80037d4:	e7f9      	b.n	80037ca <memset+0x4>
	...

080037d8 <_localeconv_r>:
 80037d8:	4800      	ldr	r0, [pc, #0]	@ (80037dc <_localeconv_r+0x4>)
 80037da:	4770      	bx	lr
 80037dc:	20000158 	.word	0x20000158

080037e0 <_close_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4d06      	ldr	r5, [pc, #24]	@ (80037fc <_close_r+0x1c>)
 80037e4:	2300      	movs	r3, #0
 80037e6:	4604      	mov	r4, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	602b      	str	r3, [r5, #0]
 80037ec:	f7fd f9bc 	bl	8000b68 <_close>
 80037f0:	1c43      	adds	r3, r0, #1
 80037f2:	d102      	bne.n	80037fa <_close_r+0x1a>
 80037f4:	682b      	ldr	r3, [r5, #0]
 80037f6:	b103      	cbz	r3, 80037fa <_close_r+0x1a>
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
 80037fc:	2000043c 	.word	0x2000043c

08003800 <_lseek_r>:
 8003800:	b538      	push	{r3, r4, r5, lr}
 8003802:	4d07      	ldr	r5, [pc, #28]	@ (8003820 <_lseek_r+0x20>)
 8003804:	4604      	mov	r4, r0
 8003806:	4608      	mov	r0, r1
 8003808:	4611      	mov	r1, r2
 800380a:	2200      	movs	r2, #0
 800380c:	602a      	str	r2, [r5, #0]
 800380e:	461a      	mov	r2, r3
 8003810:	f7fd f9b6 	bl	8000b80 <_lseek>
 8003814:	1c43      	adds	r3, r0, #1
 8003816:	d102      	bne.n	800381e <_lseek_r+0x1e>
 8003818:	682b      	ldr	r3, [r5, #0]
 800381a:	b103      	cbz	r3, 800381e <_lseek_r+0x1e>
 800381c:	6023      	str	r3, [r4, #0]
 800381e:	bd38      	pop	{r3, r4, r5, pc}
 8003820:	2000043c 	.word	0x2000043c

08003824 <_read_r>:
 8003824:	b538      	push	{r3, r4, r5, lr}
 8003826:	4d07      	ldr	r5, [pc, #28]	@ (8003844 <_read_r+0x20>)
 8003828:	4604      	mov	r4, r0
 800382a:	4608      	mov	r0, r1
 800382c:	4611      	mov	r1, r2
 800382e:	2200      	movs	r2, #0
 8003830:	602a      	str	r2, [r5, #0]
 8003832:	461a      	mov	r2, r3
 8003834:	f7fd f97c 	bl	8000b30 <_read>
 8003838:	1c43      	adds	r3, r0, #1
 800383a:	d102      	bne.n	8003842 <_read_r+0x1e>
 800383c:	682b      	ldr	r3, [r5, #0]
 800383e:	b103      	cbz	r3, 8003842 <_read_r+0x1e>
 8003840:	6023      	str	r3, [r4, #0]
 8003842:	bd38      	pop	{r3, r4, r5, pc}
 8003844:	2000043c 	.word	0x2000043c

08003848 <_write_r>:
 8003848:	b538      	push	{r3, r4, r5, lr}
 800384a:	4d07      	ldr	r5, [pc, #28]	@ (8003868 <_write_r+0x20>)
 800384c:	4604      	mov	r4, r0
 800384e:	4608      	mov	r0, r1
 8003850:	4611      	mov	r1, r2
 8003852:	2200      	movs	r2, #0
 8003854:	602a      	str	r2, [r5, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	f7fd f978 	bl	8000b4c <_write>
 800385c:	1c43      	adds	r3, r0, #1
 800385e:	d102      	bne.n	8003866 <_write_r+0x1e>
 8003860:	682b      	ldr	r3, [r5, #0]
 8003862:	b103      	cbz	r3, 8003866 <_write_r+0x1e>
 8003864:	6023      	str	r3, [r4, #0]
 8003866:	bd38      	pop	{r3, r4, r5, pc}
 8003868:	2000043c 	.word	0x2000043c

0800386c <__errno>:
 800386c:	4b01      	ldr	r3, [pc, #4]	@ (8003874 <__errno+0x8>)
 800386e:	6818      	ldr	r0, [r3, #0]
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	20000018 	.word	0x20000018

08003878 <__libc_init_array>:
 8003878:	b570      	push	{r4, r5, r6, lr}
 800387a:	4d0d      	ldr	r5, [pc, #52]	@ (80038b0 <__libc_init_array+0x38>)
 800387c:	4c0d      	ldr	r4, [pc, #52]	@ (80038b4 <__libc_init_array+0x3c>)
 800387e:	1b64      	subs	r4, r4, r5
 8003880:	10a4      	asrs	r4, r4, #2
 8003882:	2600      	movs	r6, #0
 8003884:	42a6      	cmp	r6, r4
 8003886:	d109      	bne.n	800389c <__libc_init_array+0x24>
 8003888:	4d0b      	ldr	r5, [pc, #44]	@ (80038b8 <__libc_init_array+0x40>)
 800388a:	4c0c      	ldr	r4, [pc, #48]	@ (80038bc <__libc_init_array+0x44>)
 800388c:	f001 fff8 	bl	8005880 <_init>
 8003890:	1b64      	subs	r4, r4, r5
 8003892:	10a4      	asrs	r4, r4, #2
 8003894:	2600      	movs	r6, #0
 8003896:	42a6      	cmp	r6, r4
 8003898:	d105      	bne.n	80038a6 <__libc_init_array+0x2e>
 800389a:	bd70      	pop	{r4, r5, r6, pc}
 800389c:	f855 3b04 	ldr.w	r3, [r5], #4
 80038a0:	4798      	blx	r3
 80038a2:	3601      	adds	r6, #1
 80038a4:	e7ee      	b.n	8003884 <__libc_init_array+0xc>
 80038a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80038aa:	4798      	blx	r3
 80038ac:	3601      	adds	r6, #1
 80038ae:	e7f2      	b.n	8003896 <__libc_init_array+0x1e>
 80038b0:	08005cc4 	.word	0x08005cc4
 80038b4:	08005cc4 	.word	0x08005cc4
 80038b8:	08005cc4 	.word	0x08005cc4
 80038bc:	08005cc8 	.word	0x08005cc8

080038c0 <__retarget_lock_init_recursive>:
 80038c0:	4770      	bx	lr

080038c2 <__retarget_lock_acquire_recursive>:
 80038c2:	4770      	bx	lr

080038c4 <__retarget_lock_release_recursive>:
 80038c4:	4770      	bx	lr

080038c6 <quorem>:
 80038c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038ca:	6903      	ldr	r3, [r0, #16]
 80038cc:	690c      	ldr	r4, [r1, #16]
 80038ce:	42a3      	cmp	r3, r4
 80038d0:	4607      	mov	r7, r0
 80038d2:	db7e      	blt.n	80039d2 <quorem+0x10c>
 80038d4:	3c01      	subs	r4, #1
 80038d6:	f101 0814 	add.w	r8, r1, #20
 80038da:	00a3      	lsls	r3, r4, #2
 80038dc:	f100 0514 	add.w	r5, r0, #20
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80038e6:	9301      	str	r3, [sp, #4]
 80038e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80038ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80038f0:	3301      	adds	r3, #1
 80038f2:	429a      	cmp	r2, r3
 80038f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80038f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80038fc:	d32e      	bcc.n	800395c <quorem+0x96>
 80038fe:	f04f 0a00 	mov.w	sl, #0
 8003902:	46c4      	mov	ip, r8
 8003904:	46ae      	mov	lr, r5
 8003906:	46d3      	mov	fp, sl
 8003908:	f85c 3b04 	ldr.w	r3, [ip], #4
 800390c:	b298      	uxth	r0, r3
 800390e:	fb06 a000 	mla	r0, r6, r0, sl
 8003912:	0c02      	lsrs	r2, r0, #16
 8003914:	0c1b      	lsrs	r3, r3, #16
 8003916:	fb06 2303 	mla	r3, r6, r3, r2
 800391a:	f8de 2000 	ldr.w	r2, [lr]
 800391e:	b280      	uxth	r0, r0
 8003920:	b292      	uxth	r2, r2
 8003922:	1a12      	subs	r2, r2, r0
 8003924:	445a      	add	r2, fp
 8003926:	f8de 0000 	ldr.w	r0, [lr]
 800392a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800392e:	b29b      	uxth	r3, r3
 8003930:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003934:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003938:	b292      	uxth	r2, r2
 800393a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800393e:	45e1      	cmp	r9, ip
 8003940:	f84e 2b04 	str.w	r2, [lr], #4
 8003944:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003948:	d2de      	bcs.n	8003908 <quorem+0x42>
 800394a:	9b00      	ldr	r3, [sp, #0]
 800394c:	58eb      	ldr	r3, [r5, r3]
 800394e:	b92b      	cbnz	r3, 800395c <quorem+0x96>
 8003950:	9b01      	ldr	r3, [sp, #4]
 8003952:	3b04      	subs	r3, #4
 8003954:	429d      	cmp	r5, r3
 8003956:	461a      	mov	r2, r3
 8003958:	d32f      	bcc.n	80039ba <quorem+0xf4>
 800395a:	613c      	str	r4, [r7, #16]
 800395c:	4638      	mov	r0, r7
 800395e:	f001 f90b 	bl	8004b78 <__mcmp>
 8003962:	2800      	cmp	r0, #0
 8003964:	db25      	blt.n	80039b2 <quorem+0xec>
 8003966:	4629      	mov	r1, r5
 8003968:	2000      	movs	r0, #0
 800396a:	f858 2b04 	ldr.w	r2, [r8], #4
 800396e:	f8d1 c000 	ldr.w	ip, [r1]
 8003972:	fa1f fe82 	uxth.w	lr, r2
 8003976:	fa1f f38c 	uxth.w	r3, ip
 800397a:	eba3 030e 	sub.w	r3, r3, lr
 800397e:	4403      	add	r3, r0
 8003980:	0c12      	lsrs	r2, r2, #16
 8003982:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003986:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800398a:	b29b      	uxth	r3, r3
 800398c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003990:	45c1      	cmp	r9, r8
 8003992:	f841 3b04 	str.w	r3, [r1], #4
 8003996:	ea4f 4022 	mov.w	r0, r2, asr #16
 800399a:	d2e6      	bcs.n	800396a <quorem+0xa4>
 800399c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80039a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80039a4:	b922      	cbnz	r2, 80039b0 <quorem+0xea>
 80039a6:	3b04      	subs	r3, #4
 80039a8:	429d      	cmp	r5, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	d30b      	bcc.n	80039c6 <quorem+0x100>
 80039ae:	613c      	str	r4, [r7, #16]
 80039b0:	3601      	adds	r6, #1
 80039b2:	4630      	mov	r0, r6
 80039b4:	b003      	add	sp, #12
 80039b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	3b04      	subs	r3, #4
 80039be:	2a00      	cmp	r2, #0
 80039c0:	d1cb      	bne.n	800395a <quorem+0x94>
 80039c2:	3c01      	subs	r4, #1
 80039c4:	e7c6      	b.n	8003954 <quorem+0x8e>
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	3b04      	subs	r3, #4
 80039ca:	2a00      	cmp	r2, #0
 80039cc:	d1ef      	bne.n	80039ae <quorem+0xe8>
 80039ce:	3c01      	subs	r4, #1
 80039d0:	e7ea      	b.n	80039a8 <quorem+0xe2>
 80039d2:	2000      	movs	r0, #0
 80039d4:	e7ee      	b.n	80039b4 <quorem+0xee>
	...

080039d8 <_dtoa_r>:
 80039d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039dc:	ed2d 8b02 	vpush	{d8}
 80039e0:	69c7      	ldr	r7, [r0, #28]
 80039e2:	b091      	sub	sp, #68	@ 0x44
 80039e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80039e8:	ec55 4b10 	vmov	r4, r5, d0
 80039ec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80039ee:	9107      	str	r1, [sp, #28]
 80039f0:	4681      	mov	r9, r0
 80039f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80039f4:	930d      	str	r3, [sp, #52]	@ 0x34
 80039f6:	b97f      	cbnz	r7, 8003a18 <_dtoa_r+0x40>
 80039f8:	2010      	movs	r0, #16
 80039fa:	f000 fd95 	bl	8004528 <malloc>
 80039fe:	4602      	mov	r2, r0
 8003a00:	f8c9 001c 	str.w	r0, [r9, #28]
 8003a04:	b920      	cbnz	r0, 8003a10 <_dtoa_r+0x38>
 8003a06:	4ba0      	ldr	r3, [pc, #640]	@ (8003c88 <_dtoa_r+0x2b0>)
 8003a08:	21ef      	movs	r1, #239	@ 0xef
 8003a0a:	48a0      	ldr	r0, [pc, #640]	@ (8003c8c <_dtoa_r+0x2b4>)
 8003a0c:	f001 fdce 	bl	80055ac <__assert_func>
 8003a10:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003a14:	6007      	str	r7, [r0, #0]
 8003a16:	60c7      	str	r7, [r0, #12]
 8003a18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003a1c:	6819      	ldr	r1, [r3, #0]
 8003a1e:	b159      	cbz	r1, 8003a38 <_dtoa_r+0x60>
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	604a      	str	r2, [r1, #4]
 8003a24:	2301      	movs	r3, #1
 8003a26:	4093      	lsls	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
 8003a2a:	4648      	mov	r0, r9
 8003a2c:	f000 fe72 	bl	8004714 <_Bfree>
 8003a30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	1e2b      	subs	r3, r5, #0
 8003a3a:	bfbb      	ittet	lt
 8003a3c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003a40:	9303      	strlt	r3, [sp, #12]
 8003a42:	2300      	movge	r3, #0
 8003a44:	2201      	movlt	r2, #1
 8003a46:	bfac      	ite	ge
 8003a48:	6033      	strge	r3, [r6, #0]
 8003a4a:	6032      	strlt	r2, [r6, #0]
 8003a4c:	4b90      	ldr	r3, [pc, #576]	@ (8003c90 <_dtoa_r+0x2b8>)
 8003a4e:	9e03      	ldr	r6, [sp, #12]
 8003a50:	43b3      	bics	r3, r6
 8003a52:	d110      	bne.n	8003a76 <_dtoa_r+0x9e>
 8003a54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003a56:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8003a60:	4323      	orrs	r3, r4
 8003a62:	f000 84e6 	beq.w	8004432 <_dtoa_r+0xa5a>
 8003a66:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8003a68:	4f8a      	ldr	r7, [pc, #552]	@ (8003c94 <_dtoa_r+0x2bc>)
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f000 84e8 	beq.w	8004440 <_dtoa_r+0xa68>
 8003a70:	1cfb      	adds	r3, r7, #3
 8003a72:	f000 bce3 	b.w	800443c <_dtoa_r+0xa64>
 8003a76:	ed9d 8b02 	vldr	d8, [sp, #8]
 8003a7a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a82:	d10a      	bne.n	8003a9a <_dtoa_r+0xc2>
 8003a84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003a86:	2301      	movs	r3, #1
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8003a8c:	b113      	cbz	r3, 8003a94 <_dtoa_r+0xbc>
 8003a8e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8003a90:	4b81      	ldr	r3, [pc, #516]	@ (8003c98 <_dtoa_r+0x2c0>)
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	4f81      	ldr	r7, [pc, #516]	@ (8003c9c <_dtoa_r+0x2c4>)
 8003a96:	f000 bcd3 	b.w	8004440 <_dtoa_r+0xa68>
 8003a9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8003a9c:	a90f      	add	r1, sp, #60	@ 0x3c
 8003a9e:	4648      	mov	r0, r9
 8003aa0:	eeb0 0b48 	vmov.f64	d0, d8
 8003aa4:	f001 f918 	bl	8004cd8 <__d2b>
 8003aa8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8003aac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003aae:	9001      	str	r0, [sp, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d045      	beq.n	8003b40 <_dtoa_r+0x168>
 8003ab4:	eeb0 7b48 	vmov.f64	d7, d8
 8003ab8:	ee18 1a90 	vmov	r1, s17
 8003abc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8003ac0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8003ac4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8003ac8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8003acc:	2500      	movs	r5, #0
 8003ace:	ee07 1a90 	vmov	s15, r1
 8003ad2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8003ad6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8003c70 <_dtoa_r+0x298>
 8003ada:	ee37 7b46 	vsub.f64	d7, d7, d6
 8003ade:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8003c78 <_dtoa_r+0x2a0>
 8003ae2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8003ae6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8003c80 <_dtoa_r+0x2a8>
 8003aea:	ee07 3a90 	vmov	s15, r3
 8003aee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8003af2:	eeb0 7b46 	vmov.f64	d7, d6
 8003af6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8003afa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8003afe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8003b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b06:	ee16 8a90 	vmov	r8, s13
 8003b0a:	d508      	bpl.n	8003b1e <_dtoa_r+0x146>
 8003b0c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8003b10:	eeb4 6b47 	vcmp.f64	d6, d7
 8003b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b18:	bf18      	it	ne
 8003b1a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8003b1e:	f1b8 0f16 	cmp.w	r8, #22
 8003b22:	d82b      	bhi.n	8003b7c <_dtoa_r+0x1a4>
 8003b24:	495e      	ldr	r1, [pc, #376]	@ (8003ca0 <_dtoa_r+0x2c8>)
 8003b26:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8003b2a:	ed91 7b00 	vldr	d7, [r1]
 8003b2e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8003b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b36:	d501      	bpl.n	8003b3c <_dtoa_r+0x164>
 8003b38:	f108 38ff 	add.w	r8, r8, #4294967295
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	e01e      	b.n	8003b7e <_dtoa_r+0x1a6>
 8003b40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003b42:	4413      	add	r3, r2
 8003b44:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8003b48:	2920      	cmp	r1, #32
 8003b4a:	bfc1      	itttt	gt
 8003b4c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8003b50:	408e      	lslgt	r6, r1
 8003b52:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8003b56:	fa24 f101 	lsrgt.w	r1, r4, r1
 8003b5a:	bfd6      	itet	le
 8003b5c:	f1c1 0120 	rsble	r1, r1, #32
 8003b60:	4331      	orrgt	r1, r6
 8003b62:	fa04 f101 	lslle.w	r1, r4, r1
 8003b66:	ee07 1a90 	vmov	s15, r1
 8003b6a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	ee17 1a90 	vmov	r1, s15
 8003b74:	2501      	movs	r5, #1
 8003b76:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8003b7a:	e7a8      	b.n	8003ace <_dtoa_r+0xf6>
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	1ad2      	subs	r2, r2, r3
 8003b80:	1e53      	subs	r3, r2, #1
 8003b82:	9306      	str	r3, [sp, #24]
 8003b84:	bf45      	ittet	mi
 8003b86:	f1c2 0301 	rsbmi	r3, r2, #1
 8003b8a:	9304      	strmi	r3, [sp, #16]
 8003b8c:	2300      	movpl	r3, #0
 8003b8e:	2300      	movmi	r3, #0
 8003b90:	bf4c      	ite	mi
 8003b92:	9306      	strmi	r3, [sp, #24]
 8003b94:	9304      	strpl	r3, [sp, #16]
 8003b96:	f1b8 0f00 	cmp.w	r8, #0
 8003b9a:	910c      	str	r1, [sp, #48]	@ 0x30
 8003b9c:	db18      	blt.n	8003bd0 <_dtoa_r+0x1f8>
 8003b9e:	9b06      	ldr	r3, [sp, #24]
 8003ba0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003ba4:	4443      	add	r3, r8
 8003ba6:	9306      	str	r3, [sp, #24]
 8003ba8:	2300      	movs	r3, #0
 8003baa:	9a07      	ldr	r2, [sp, #28]
 8003bac:	2a09      	cmp	r2, #9
 8003bae:	d845      	bhi.n	8003c3c <_dtoa_r+0x264>
 8003bb0:	2a05      	cmp	r2, #5
 8003bb2:	bfc4      	itt	gt
 8003bb4:	3a04      	subgt	r2, #4
 8003bb6:	9207      	strgt	r2, [sp, #28]
 8003bb8:	9a07      	ldr	r2, [sp, #28]
 8003bba:	f1a2 0202 	sub.w	r2, r2, #2
 8003bbe:	bfcc      	ite	gt
 8003bc0:	2400      	movgt	r4, #0
 8003bc2:	2401      	movle	r4, #1
 8003bc4:	2a03      	cmp	r2, #3
 8003bc6:	d844      	bhi.n	8003c52 <_dtoa_r+0x27a>
 8003bc8:	e8df f002 	tbb	[pc, r2]
 8003bcc:	0b173634 	.word	0x0b173634
 8003bd0:	9b04      	ldr	r3, [sp, #16]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	eba3 0308 	sub.w	r3, r3, r8
 8003bd8:	9304      	str	r3, [sp, #16]
 8003bda:	920a      	str	r2, [sp, #40]	@ 0x28
 8003bdc:	f1c8 0300 	rsb	r3, r8, #0
 8003be0:	e7e3      	b.n	8003baa <_dtoa_r+0x1d2>
 8003be2:	2201      	movs	r2, #1
 8003be4:	9208      	str	r2, [sp, #32]
 8003be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003be8:	eb08 0b02 	add.w	fp, r8, r2
 8003bec:	f10b 0a01 	add.w	sl, fp, #1
 8003bf0:	4652      	mov	r2, sl
 8003bf2:	2a01      	cmp	r2, #1
 8003bf4:	bfb8      	it	lt
 8003bf6:	2201      	movlt	r2, #1
 8003bf8:	e006      	b.n	8003c08 <_dtoa_r+0x230>
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	9208      	str	r2, [sp, #32]
 8003bfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c00:	2a00      	cmp	r2, #0
 8003c02:	dd29      	ble.n	8003c58 <_dtoa_r+0x280>
 8003c04:	4693      	mov	fp, r2
 8003c06:	4692      	mov	sl, r2
 8003c08:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	2004      	movs	r0, #4
 8003c10:	f100 0614 	add.w	r6, r0, #20
 8003c14:	4296      	cmp	r6, r2
 8003c16:	d926      	bls.n	8003c66 <_dtoa_r+0x28e>
 8003c18:	6079      	str	r1, [r7, #4]
 8003c1a:	4648      	mov	r0, r9
 8003c1c:	9305      	str	r3, [sp, #20]
 8003c1e:	f000 fd39 	bl	8004694 <_Balloc>
 8003c22:	9b05      	ldr	r3, [sp, #20]
 8003c24:	4607      	mov	r7, r0
 8003c26:	2800      	cmp	r0, #0
 8003c28:	d13e      	bne.n	8003ca8 <_dtoa_r+0x2d0>
 8003c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ca4 <_dtoa_r+0x2cc>)
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003c32:	e6ea      	b.n	8003a0a <_dtoa_r+0x32>
 8003c34:	2200      	movs	r2, #0
 8003c36:	e7e1      	b.n	8003bfc <_dtoa_r+0x224>
 8003c38:	2200      	movs	r2, #0
 8003c3a:	e7d3      	b.n	8003be4 <_dtoa_r+0x20c>
 8003c3c:	2401      	movs	r4, #1
 8003c3e:	2200      	movs	r2, #0
 8003c40:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8003c44:	f04f 3bff 	mov.w	fp, #4294967295
 8003c48:	2100      	movs	r1, #0
 8003c4a:	46da      	mov	sl, fp
 8003c4c:	2212      	movs	r2, #18
 8003c4e:	9109      	str	r1, [sp, #36]	@ 0x24
 8003c50:	e7da      	b.n	8003c08 <_dtoa_r+0x230>
 8003c52:	2201      	movs	r2, #1
 8003c54:	9208      	str	r2, [sp, #32]
 8003c56:	e7f5      	b.n	8003c44 <_dtoa_r+0x26c>
 8003c58:	f04f 0b01 	mov.w	fp, #1
 8003c5c:	46da      	mov	sl, fp
 8003c5e:	465a      	mov	r2, fp
 8003c60:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8003c64:	e7d0      	b.n	8003c08 <_dtoa_r+0x230>
 8003c66:	3101      	adds	r1, #1
 8003c68:	0040      	lsls	r0, r0, #1
 8003c6a:	e7d1      	b.n	8003c10 <_dtoa_r+0x238>
 8003c6c:	f3af 8000 	nop.w
 8003c70:	636f4361 	.word	0x636f4361
 8003c74:	3fd287a7 	.word	0x3fd287a7
 8003c78:	8b60c8b3 	.word	0x8b60c8b3
 8003c7c:	3fc68a28 	.word	0x3fc68a28
 8003c80:	509f79fb 	.word	0x509f79fb
 8003c84:	3fd34413 	.word	0x3fd34413
 8003c88:	08005985 	.word	0x08005985
 8003c8c:	0800599c 	.word	0x0800599c
 8003c90:	7ff00000 	.word	0x7ff00000
 8003c94:	08005981 	.word	0x08005981
 8003c98:	08005955 	.word	0x08005955
 8003c9c:	08005954 	.word	0x08005954
 8003ca0:	08005af0 	.word	0x08005af0
 8003ca4:	080059f4 	.word	0x080059f4
 8003ca8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8003cac:	f1ba 0f0e 	cmp.w	sl, #14
 8003cb0:	6010      	str	r0, [r2, #0]
 8003cb2:	d86e      	bhi.n	8003d92 <_dtoa_r+0x3ba>
 8003cb4:	2c00      	cmp	r4, #0
 8003cb6:	d06c      	beq.n	8003d92 <_dtoa_r+0x3ba>
 8003cb8:	f1b8 0f00 	cmp.w	r8, #0
 8003cbc:	f340 80b4 	ble.w	8003e28 <_dtoa_r+0x450>
 8003cc0:	4ac8      	ldr	r2, [pc, #800]	@ (8003fe4 <_dtoa_r+0x60c>)
 8003cc2:	f008 010f 	and.w	r1, r8, #15
 8003cc6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003cca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8003cce:	ed92 7b00 	vldr	d7, [r2]
 8003cd2:	ea4f 1128 	mov.w	r1, r8, asr #4
 8003cd6:	f000 809b 	beq.w	8003e10 <_dtoa_r+0x438>
 8003cda:	4ac3      	ldr	r2, [pc, #780]	@ (8003fe8 <_dtoa_r+0x610>)
 8003cdc:	ed92 6b08 	vldr	d6, [r2, #32]
 8003ce0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8003ce4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003ce8:	f001 010f 	and.w	r1, r1, #15
 8003cec:	2203      	movs	r2, #3
 8003cee:	48be      	ldr	r0, [pc, #760]	@ (8003fe8 <_dtoa_r+0x610>)
 8003cf0:	2900      	cmp	r1, #0
 8003cf2:	f040 808f 	bne.w	8003e14 <_dtoa_r+0x43c>
 8003cf6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8003cfa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8003cfe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d02:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8003d04:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003d08:	2900      	cmp	r1, #0
 8003d0a:	f000 80b3 	beq.w	8003e74 <_dtoa_r+0x49c>
 8003d0e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8003d12:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d1a:	f140 80ab 	bpl.w	8003e74 <_dtoa_r+0x49c>
 8003d1e:	f1ba 0f00 	cmp.w	sl, #0
 8003d22:	f000 80a7 	beq.w	8003e74 <_dtoa_r+0x49c>
 8003d26:	f1bb 0f00 	cmp.w	fp, #0
 8003d2a:	dd30      	ble.n	8003d8e <_dtoa_r+0x3b6>
 8003d2c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8003d30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003d34:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d38:	f108 31ff 	add.w	r1, r8, #4294967295
 8003d3c:	9105      	str	r1, [sp, #20]
 8003d3e:	3201      	adds	r2, #1
 8003d40:	465c      	mov	r4, fp
 8003d42:	ed9d 6b02 	vldr	d6, [sp, #8]
 8003d46:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8003d4a:	ee07 2a90 	vmov	s15, r2
 8003d4e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003d52:	eea7 5b06 	vfma.f64	d5, d7, d6
 8003d56:	ee15 2a90 	vmov	r2, s11
 8003d5a:	ec51 0b15 	vmov	r0, r1, d5
 8003d5e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8003d62:	2c00      	cmp	r4, #0
 8003d64:	f040 808a 	bne.w	8003e7c <_dtoa_r+0x4a4>
 8003d68:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8003d6c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8003d70:	ec41 0b17 	vmov	d7, r0, r1
 8003d74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d7c:	f300 826a 	bgt.w	8004254 <_dtoa_r+0x87c>
 8003d80:	eeb1 7b47 	vneg.f64	d7, d7
 8003d84:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8c:	d423      	bmi.n	8003dd6 <_dtoa_r+0x3fe>
 8003d8e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8003d92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8003d94:	2a00      	cmp	r2, #0
 8003d96:	f2c0 8129 	blt.w	8003fec <_dtoa_r+0x614>
 8003d9a:	f1b8 0f0e 	cmp.w	r8, #14
 8003d9e:	f300 8125 	bgt.w	8003fec <_dtoa_r+0x614>
 8003da2:	4b90      	ldr	r3, [pc, #576]	@ (8003fe4 <_dtoa_r+0x60c>)
 8003da4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003da8:	ed93 6b00 	vldr	d6, [r3]
 8003dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f280 80c8 	bge.w	8003f44 <_dtoa_r+0x56c>
 8003db4:	f1ba 0f00 	cmp.w	sl, #0
 8003db8:	f300 80c4 	bgt.w	8003f44 <_dtoa_r+0x56c>
 8003dbc:	d10b      	bne.n	8003dd6 <_dtoa_r+0x3fe>
 8003dbe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8003dc2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8003dc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003dca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd2:	f2c0 823c 	blt.w	800424e <_dtoa_r+0x876>
 8003dd6:	2400      	movs	r4, #0
 8003dd8:	4625      	mov	r5, r4
 8003dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	9305      	str	r3, [sp, #20]
 8003de0:	463e      	mov	r6, r7
 8003de2:	f04f 0800 	mov.w	r8, #0
 8003de6:	4621      	mov	r1, r4
 8003de8:	4648      	mov	r0, r9
 8003dea:	f000 fc93 	bl	8004714 <_Bfree>
 8003dee:	2d00      	cmp	r5, #0
 8003df0:	f000 80a2 	beq.w	8003f38 <_dtoa_r+0x560>
 8003df4:	f1b8 0f00 	cmp.w	r8, #0
 8003df8:	d005      	beq.n	8003e06 <_dtoa_r+0x42e>
 8003dfa:	45a8      	cmp	r8, r5
 8003dfc:	d003      	beq.n	8003e06 <_dtoa_r+0x42e>
 8003dfe:	4641      	mov	r1, r8
 8003e00:	4648      	mov	r0, r9
 8003e02:	f000 fc87 	bl	8004714 <_Bfree>
 8003e06:	4629      	mov	r1, r5
 8003e08:	4648      	mov	r0, r9
 8003e0a:	f000 fc83 	bl	8004714 <_Bfree>
 8003e0e:	e093      	b.n	8003f38 <_dtoa_r+0x560>
 8003e10:	2202      	movs	r2, #2
 8003e12:	e76c      	b.n	8003cee <_dtoa_r+0x316>
 8003e14:	07cc      	lsls	r4, r1, #31
 8003e16:	d504      	bpl.n	8003e22 <_dtoa_r+0x44a>
 8003e18:	ed90 6b00 	vldr	d6, [r0]
 8003e1c:	3201      	adds	r2, #1
 8003e1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003e22:	1049      	asrs	r1, r1, #1
 8003e24:	3008      	adds	r0, #8
 8003e26:	e763      	b.n	8003cf0 <_dtoa_r+0x318>
 8003e28:	d022      	beq.n	8003e70 <_dtoa_r+0x498>
 8003e2a:	f1c8 0100 	rsb	r1, r8, #0
 8003e2e:	4a6d      	ldr	r2, [pc, #436]	@ (8003fe4 <_dtoa_r+0x60c>)
 8003e30:	f001 000f 	and.w	r0, r1, #15
 8003e34:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8003e38:	ed92 7b00 	vldr	d7, [r2]
 8003e3c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8003e40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e44:	4868      	ldr	r0, [pc, #416]	@ (8003fe8 <_dtoa_r+0x610>)
 8003e46:	1109      	asrs	r1, r1, #4
 8003e48:	2400      	movs	r4, #0
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	b929      	cbnz	r1, 8003e5a <_dtoa_r+0x482>
 8003e4e:	2c00      	cmp	r4, #0
 8003e50:	f43f af57 	beq.w	8003d02 <_dtoa_r+0x32a>
 8003e54:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e58:	e753      	b.n	8003d02 <_dtoa_r+0x32a>
 8003e5a:	07ce      	lsls	r6, r1, #31
 8003e5c:	d505      	bpl.n	8003e6a <_dtoa_r+0x492>
 8003e5e:	ed90 6b00 	vldr	d6, [r0]
 8003e62:	3201      	adds	r2, #1
 8003e64:	2401      	movs	r4, #1
 8003e66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003e6a:	1049      	asrs	r1, r1, #1
 8003e6c:	3008      	adds	r0, #8
 8003e6e:	e7ed      	b.n	8003e4c <_dtoa_r+0x474>
 8003e70:	2202      	movs	r2, #2
 8003e72:	e746      	b.n	8003d02 <_dtoa_r+0x32a>
 8003e74:	f8cd 8014 	str.w	r8, [sp, #20]
 8003e78:	4654      	mov	r4, sl
 8003e7a:	e762      	b.n	8003d42 <_dtoa_r+0x36a>
 8003e7c:	4a59      	ldr	r2, [pc, #356]	@ (8003fe4 <_dtoa_r+0x60c>)
 8003e7e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003e82:	ed12 4b02 	vldr	d4, [r2, #-8]
 8003e86:	9a08      	ldr	r2, [sp, #32]
 8003e88:	ec41 0b17 	vmov	d7, r0, r1
 8003e8c:	443c      	add	r4, r7
 8003e8e:	b34a      	cbz	r2, 8003ee4 <_dtoa_r+0x50c>
 8003e90:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8003e94:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8003e98:	463e      	mov	r6, r7
 8003e9a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8003e9e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8003ea2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8003ea6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8003eaa:	ee14 2a90 	vmov	r2, s9
 8003eae:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8003eb2:	3230      	adds	r2, #48	@ 0x30
 8003eb4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8003eb8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec0:	f806 2b01 	strb.w	r2, [r6], #1
 8003ec4:	d438      	bmi.n	8003f38 <_dtoa_r+0x560>
 8003ec6:	ee32 5b46 	vsub.f64	d5, d2, d6
 8003eca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8003ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ed2:	d46e      	bmi.n	8003fb2 <_dtoa_r+0x5da>
 8003ed4:	42a6      	cmp	r6, r4
 8003ed6:	f43f af5a 	beq.w	8003d8e <_dtoa_r+0x3b6>
 8003eda:	ee27 7b03 	vmul.f64	d7, d7, d3
 8003ede:	ee26 6b03 	vmul.f64	d6, d6, d3
 8003ee2:	e7e0      	b.n	8003ea6 <_dtoa_r+0x4ce>
 8003ee4:	4621      	mov	r1, r4
 8003ee6:	463e      	mov	r6, r7
 8003ee8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8003eec:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8003ef0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8003ef4:	ee14 2a90 	vmov	r2, s9
 8003ef8:	3230      	adds	r2, #48	@ 0x30
 8003efa:	f806 2b01 	strb.w	r2, [r6], #1
 8003efe:	42a6      	cmp	r6, r4
 8003f00:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8003f04:	ee36 6b45 	vsub.f64	d6, d6, d5
 8003f08:	d119      	bne.n	8003f3e <_dtoa_r+0x566>
 8003f0a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8003f0e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8003f12:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8003f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f1a:	dc4a      	bgt.n	8003fb2 <_dtoa_r+0x5da>
 8003f1c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8003f20:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8003f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f28:	f57f af31 	bpl.w	8003d8e <_dtoa_r+0x3b6>
 8003f2c:	460e      	mov	r6, r1
 8003f2e:	3901      	subs	r1, #1
 8003f30:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003f34:	2b30      	cmp	r3, #48	@ 0x30
 8003f36:	d0f9      	beq.n	8003f2c <_dtoa_r+0x554>
 8003f38:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8003f3c:	e027      	b.n	8003f8e <_dtoa_r+0x5b6>
 8003f3e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8003f42:	e7d5      	b.n	8003ef0 <_dtoa_r+0x518>
 8003f44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f48:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8003f4c:	463e      	mov	r6, r7
 8003f4e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8003f52:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8003f56:	ee15 3a10 	vmov	r3, s10
 8003f5a:	3330      	adds	r3, #48	@ 0x30
 8003f5c:	f806 3b01 	strb.w	r3, [r6], #1
 8003f60:	1bf3      	subs	r3, r6, r7
 8003f62:	459a      	cmp	sl, r3
 8003f64:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8003f68:	eea3 7b46 	vfms.f64	d7, d3, d6
 8003f6c:	d132      	bne.n	8003fd4 <_dtoa_r+0x5fc>
 8003f6e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8003f72:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f7a:	dc18      	bgt.n	8003fae <_dtoa_r+0x5d6>
 8003f7c:	eeb4 7b46 	vcmp.f64	d7, d6
 8003f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f84:	d103      	bne.n	8003f8e <_dtoa_r+0x5b6>
 8003f86:	ee15 3a10 	vmov	r3, s10
 8003f8a:	07db      	lsls	r3, r3, #31
 8003f8c:	d40f      	bmi.n	8003fae <_dtoa_r+0x5d6>
 8003f8e:	9901      	ldr	r1, [sp, #4]
 8003f90:	4648      	mov	r0, r9
 8003f92:	f000 fbbf 	bl	8004714 <_Bfree>
 8003f96:	2300      	movs	r3, #0
 8003f98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003f9a:	7033      	strb	r3, [r6, #0]
 8003f9c:	f108 0301 	add.w	r3, r8, #1
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 824b 	beq.w	8004440 <_dtoa_r+0xa68>
 8003faa:	601e      	str	r6, [r3, #0]
 8003fac:	e248      	b.n	8004440 <_dtoa_r+0xa68>
 8003fae:	f8cd 8014 	str.w	r8, [sp, #20]
 8003fb2:	4633      	mov	r3, r6
 8003fb4:	461e      	mov	r6, r3
 8003fb6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003fba:	2a39      	cmp	r2, #57	@ 0x39
 8003fbc:	d106      	bne.n	8003fcc <_dtoa_r+0x5f4>
 8003fbe:	429f      	cmp	r7, r3
 8003fc0:	d1f8      	bne.n	8003fb4 <_dtoa_r+0x5dc>
 8003fc2:	9a05      	ldr	r2, [sp, #20]
 8003fc4:	3201      	adds	r2, #1
 8003fc6:	9205      	str	r2, [sp, #20]
 8003fc8:	2230      	movs	r2, #48	@ 0x30
 8003fca:	703a      	strb	r2, [r7, #0]
 8003fcc:	781a      	ldrb	r2, [r3, #0]
 8003fce:	3201      	adds	r2, #1
 8003fd0:	701a      	strb	r2, [r3, #0]
 8003fd2:	e7b1      	b.n	8003f38 <_dtoa_r+0x560>
 8003fd4:	ee27 7b04 	vmul.f64	d7, d7, d4
 8003fd8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fe0:	d1b5      	bne.n	8003f4e <_dtoa_r+0x576>
 8003fe2:	e7d4      	b.n	8003f8e <_dtoa_r+0x5b6>
 8003fe4:	08005af0 	.word	0x08005af0
 8003fe8:	08005ac8 	.word	0x08005ac8
 8003fec:	9908      	ldr	r1, [sp, #32]
 8003fee:	2900      	cmp	r1, #0
 8003ff0:	f000 80e9 	beq.w	80041c6 <_dtoa_r+0x7ee>
 8003ff4:	9907      	ldr	r1, [sp, #28]
 8003ff6:	2901      	cmp	r1, #1
 8003ff8:	f300 80cb 	bgt.w	8004192 <_dtoa_r+0x7ba>
 8003ffc:	2d00      	cmp	r5, #0
 8003ffe:	f000 80c4 	beq.w	800418a <_dtoa_r+0x7b2>
 8004002:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004006:	9e04      	ldr	r6, [sp, #16]
 8004008:	461c      	mov	r4, r3
 800400a:	9305      	str	r3, [sp, #20]
 800400c:	9b04      	ldr	r3, [sp, #16]
 800400e:	4413      	add	r3, r2
 8004010:	9304      	str	r3, [sp, #16]
 8004012:	9b06      	ldr	r3, [sp, #24]
 8004014:	2101      	movs	r1, #1
 8004016:	4413      	add	r3, r2
 8004018:	4648      	mov	r0, r9
 800401a:	9306      	str	r3, [sp, #24]
 800401c:	f000 fc2e 	bl	800487c <__i2b>
 8004020:	9b05      	ldr	r3, [sp, #20]
 8004022:	4605      	mov	r5, r0
 8004024:	b166      	cbz	r6, 8004040 <_dtoa_r+0x668>
 8004026:	9a06      	ldr	r2, [sp, #24]
 8004028:	2a00      	cmp	r2, #0
 800402a:	dd09      	ble.n	8004040 <_dtoa_r+0x668>
 800402c:	42b2      	cmp	r2, r6
 800402e:	9904      	ldr	r1, [sp, #16]
 8004030:	bfa8      	it	ge
 8004032:	4632      	movge	r2, r6
 8004034:	1a89      	subs	r1, r1, r2
 8004036:	9104      	str	r1, [sp, #16]
 8004038:	9906      	ldr	r1, [sp, #24]
 800403a:	1ab6      	subs	r6, r6, r2
 800403c:	1a8a      	subs	r2, r1, r2
 800403e:	9206      	str	r2, [sp, #24]
 8004040:	b30b      	cbz	r3, 8004086 <_dtoa_r+0x6ae>
 8004042:	9a08      	ldr	r2, [sp, #32]
 8004044:	2a00      	cmp	r2, #0
 8004046:	f000 80c5 	beq.w	80041d4 <_dtoa_r+0x7fc>
 800404a:	2c00      	cmp	r4, #0
 800404c:	f000 80bf 	beq.w	80041ce <_dtoa_r+0x7f6>
 8004050:	4629      	mov	r1, r5
 8004052:	4622      	mov	r2, r4
 8004054:	4648      	mov	r0, r9
 8004056:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004058:	f000 fcc8 	bl	80049ec <__pow5mult>
 800405c:	9a01      	ldr	r2, [sp, #4]
 800405e:	4601      	mov	r1, r0
 8004060:	4605      	mov	r5, r0
 8004062:	4648      	mov	r0, r9
 8004064:	f000 fc20 	bl	80048a8 <__multiply>
 8004068:	9901      	ldr	r1, [sp, #4]
 800406a:	9005      	str	r0, [sp, #20]
 800406c:	4648      	mov	r0, r9
 800406e:	f000 fb51 	bl	8004714 <_Bfree>
 8004072:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004074:	1b1b      	subs	r3, r3, r4
 8004076:	f000 80b0 	beq.w	80041da <_dtoa_r+0x802>
 800407a:	9905      	ldr	r1, [sp, #20]
 800407c:	461a      	mov	r2, r3
 800407e:	4648      	mov	r0, r9
 8004080:	f000 fcb4 	bl	80049ec <__pow5mult>
 8004084:	9001      	str	r0, [sp, #4]
 8004086:	2101      	movs	r1, #1
 8004088:	4648      	mov	r0, r9
 800408a:	f000 fbf7 	bl	800487c <__i2b>
 800408e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004090:	4604      	mov	r4, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 81da 	beq.w	800444c <_dtoa_r+0xa74>
 8004098:	461a      	mov	r2, r3
 800409a:	4601      	mov	r1, r0
 800409c:	4648      	mov	r0, r9
 800409e:	f000 fca5 	bl	80049ec <__pow5mult>
 80040a2:	9b07      	ldr	r3, [sp, #28]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	4604      	mov	r4, r0
 80040a8:	f300 80a0 	bgt.w	80041ec <_dtoa_r+0x814>
 80040ac:	9b02      	ldr	r3, [sp, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f040 8096 	bne.w	80041e0 <_dtoa_r+0x808>
 80040b4:	9b03      	ldr	r3, [sp, #12]
 80040b6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80040ba:	2a00      	cmp	r2, #0
 80040bc:	f040 8092 	bne.w	80041e4 <_dtoa_r+0x80c>
 80040c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040c4:	0d12      	lsrs	r2, r2, #20
 80040c6:	0512      	lsls	r2, r2, #20
 80040c8:	2a00      	cmp	r2, #0
 80040ca:	f000 808d 	beq.w	80041e8 <_dtoa_r+0x810>
 80040ce:	9b04      	ldr	r3, [sp, #16]
 80040d0:	3301      	adds	r3, #1
 80040d2:	9304      	str	r3, [sp, #16]
 80040d4:	9b06      	ldr	r3, [sp, #24]
 80040d6:	3301      	adds	r3, #1
 80040d8:	9306      	str	r3, [sp, #24]
 80040da:	2301      	movs	r3, #1
 80040dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	f000 81b9 	beq.w	8004458 <_dtoa_r+0xa80>
 80040e6:	6922      	ldr	r2, [r4, #16]
 80040e8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80040ec:	6910      	ldr	r0, [r2, #16]
 80040ee:	f000 fb79 	bl	80047e4 <__hi0bits>
 80040f2:	f1c0 0020 	rsb	r0, r0, #32
 80040f6:	9b06      	ldr	r3, [sp, #24]
 80040f8:	4418      	add	r0, r3
 80040fa:	f010 001f 	ands.w	r0, r0, #31
 80040fe:	f000 8081 	beq.w	8004204 <_dtoa_r+0x82c>
 8004102:	f1c0 0220 	rsb	r2, r0, #32
 8004106:	2a04      	cmp	r2, #4
 8004108:	dd73      	ble.n	80041f2 <_dtoa_r+0x81a>
 800410a:	9b04      	ldr	r3, [sp, #16]
 800410c:	f1c0 001c 	rsb	r0, r0, #28
 8004110:	4403      	add	r3, r0
 8004112:	9304      	str	r3, [sp, #16]
 8004114:	9b06      	ldr	r3, [sp, #24]
 8004116:	4406      	add	r6, r0
 8004118:	4403      	add	r3, r0
 800411a:	9306      	str	r3, [sp, #24]
 800411c:	9b04      	ldr	r3, [sp, #16]
 800411e:	2b00      	cmp	r3, #0
 8004120:	dd05      	ble.n	800412e <_dtoa_r+0x756>
 8004122:	9901      	ldr	r1, [sp, #4]
 8004124:	461a      	mov	r2, r3
 8004126:	4648      	mov	r0, r9
 8004128:	f000 fcba 	bl	8004aa0 <__lshift>
 800412c:	9001      	str	r0, [sp, #4]
 800412e:	9b06      	ldr	r3, [sp, #24]
 8004130:	2b00      	cmp	r3, #0
 8004132:	dd05      	ble.n	8004140 <_dtoa_r+0x768>
 8004134:	4621      	mov	r1, r4
 8004136:	461a      	mov	r2, r3
 8004138:	4648      	mov	r0, r9
 800413a:	f000 fcb1 	bl	8004aa0 <__lshift>
 800413e:	4604      	mov	r4, r0
 8004140:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004142:	2b00      	cmp	r3, #0
 8004144:	d060      	beq.n	8004208 <_dtoa_r+0x830>
 8004146:	9801      	ldr	r0, [sp, #4]
 8004148:	4621      	mov	r1, r4
 800414a:	f000 fd15 	bl	8004b78 <__mcmp>
 800414e:	2800      	cmp	r0, #0
 8004150:	da5a      	bge.n	8004208 <_dtoa_r+0x830>
 8004152:	f108 33ff 	add.w	r3, r8, #4294967295
 8004156:	9305      	str	r3, [sp, #20]
 8004158:	9901      	ldr	r1, [sp, #4]
 800415a:	2300      	movs	r3, #0
 800415c:	220a      	movs	r2, #10
 800415e:	4648      	mov	r0, r9
 8004160:	f000 fafa 	bl	8004758 <__multadd>
 8004164:	9b08      	ldr	r3, [sp, #32]
 8004166:	9001      	str	r0, [sp, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 8177 	beq.w	800445c <_dtoa_r+0xa84>
 800416e:	4629      	mov	r1, r5
 8004170:	2300      	movs	r3, #0
 8004172:	220a      	movs	r2, #10
 8004174:	4648      	mov	r0, r9
 8004176:	f000 faef 	bl	8004758 <__multadd>
 800417a:	f1bb 0f00 	cmp.w	fp, #0
 800417e:	4605      	mov	r5, r0
 8004180:	dc6e      	bgt.n	8004260 <_dtoa_r+0x888>
 8004182:	9b07      	ldr	r3, [sp, #28]
 8004184:	2b02      	cmp	r3, #2
 8004186:	dc48      	bgt.n	800421a <_dtoa_r+0x842>
 8004188:	e06a      	b.n	8004260 <_dtoa_r+0x888>
 800418a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800418c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8004190:	e739      	b.n	8004006 <_dtoa_r+0x62e>
 8004192:	f10a 34ff 	add.w	r4, sl, #4294967295
 8004196:	42a3      	cmp	r3, r4
 8004198:	db07      	blt.n	80041aa <_dtoa_r+0x7d2>
 800419a:	f1ba 0f00 	cmp.w	sl, #0
 800419e:	eba3 0404 	sub.w	r4, r3, r4
 80041a2:	db0b      	blt.n	80041bc <_dtoa_r+0x7e4>
 80041a4:	9e04      	ldr	r6, [sp, #16]
 80041a6:	4652      	mov	r2, sl
 80041a8:	e72f      	b.n	800400a <_dtoa_r+0x632>
 80041aa:	1ae2      	subs	r2, r4, r3
 80041ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80041ae:	9e04      	ldr	r6, [sp, #16]
 80041b0:	4413      	add	r3, r2
 80041b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80041b4:	4652      	mov	r2, sl
 80041b6:	4623      	mov	r3, r4
 80041b8:	2400      	movs	r4, #0
 80041ba:	e726      	b.n	800400a <_dtoa_r+0x632>
 80041bc:	9a04      	ldr	r2, [sp, #16]
 80041be:	eba2 060a 	sub.w	r6, r2, sl
 80041c2:	2200      	movs	r2, #0
 80041c4:	e721      	b.n	800400a <_dtoa_r+0x632>
 80041c6:	9e04      	ldr	r6, [sp, #16]
 80041c8:	9d08      	ldr	r5, [sp, #32]
 80041ca:	461c      	mov	r4, r3
 80041cc:	e72a      	b.n	8004024 <_dtoa_r+0x64c>
 80041ce:	9a01      	ldr	r2, [sp, #4]
 80041d0:	9205      	str	r2, [sp, #20]
 80041d2:	e752      	b.n	800407a <_dtoa_r+0x6a2>
 80041d4:	9901      	ldr	r1, [sp, #4]
 80041d6:	461a      	mov	r2, r3
 80041d8:	e751      	b.n	800407e <_dtoa_r+0x6a6>
 80041da:	9b05      	ldr	r3, [sp, #20]
 80041dc:	9301      	str	r3, [sp, #4]
 80041de:	e752      	b.n	8004086 <_dtoa_r+0x6ae>
 80041e0:	2300      	movs	r3, #0
 80041e2:	e77b      	b.n	80040dc <_dtoa_r+0x704>
 80041e4:	9b02      	ldr	r3, [sp, #8]
 80041e6:	e779      	b.n	80040dc <_dtoa_r+0x704>
 80041e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80041ea:	e778      	b.n	80040de <_dtoa_r+0x706>
 80041ec:	2300      	movs	r3, #0
 80041ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041f0:	e779      	b.n	80040e6 <_dtoa_r+0x70e>
 80041f2:	d093      	beq.n	800411c <_dtoa_r+0x744>
 80041f4:	9b04      	ldr	r3, [sp, #16]
 80041f6:	321c      	adds	r2, #28
 80041f8:	4413      	add	r3, r2
 80041fa:	9304      	str	r3, [sp, #16]
 80041fc:	9b06      	ldr	r3, [sp, #24]
 80041fe:	4416      	add	r6, r2
 8004200:	4413      	add	r3, r2
 8004202:	e78a      	b.n	800411a <_dtoa_r+0x742>
 8004204:	4602      	mov	r2, r0
 8004206:	e7f5      	b.n	80041f4 <_dtoa_r+0x81c>
 8004208:	f1ba 0f00 	cmp.w	sl, #0
 800420c:	f8cd 8014 	str.w	r8, [sp, #20]
 8004210:	46d3      	mov	fp, sl
 8004212:	dc21      	bgt.n	8004258 <_dtoa_r+0x880>
 8004214:	9b07      	ldr	r3, [sp, #28]
 8004216:	2b02      	cmp	r3, #2
 8004218:	dd1e      	ble.n	8004258 <_dtoa_r+0x880>
 800421a:	f1bb 0f00 	cmp.w	fp, #0
 800421e:	f47f addc 	bne.w	8003dda <_dtoa_r+0x402>
 8004222:	4621      	mov	r1, r4
 8004224:	465b      	mov	r3, fp
 8004226:	2205      	movs	r2, #5
 8004228:	4648      	mov	r0, r9
 800422a:	f000 fa95 	bl	8004758 <__multadd>
 800422e:	4601      	mov	r1, r0
 8004230:	4604      	mov	r4, r0
 8004232:	9801      	ldr	r0, [sp, #4]
 8004234:	f000 fca0 	bl	8004b78 <__mcmp>
 8004238:	2800      	cmp	r0, #0
 800423a:	f77f adce 	ble.w	8003dda <_dtoa_r+0x402>
 800423e:	463e      	mov	r6, r7
 8004240:	2331      	movs	r3, #49	@ 0x31
 8004242:	f806 3b01 	strb.w	r3, [r6], #1
 8004246:	9b05      	ldr	r3, [sp, #20]
 8004248:	3301      	adds	r3, #1
 800424a:	9305      	str	r3, [sp, #20]
 800424c:	e5c9      	b.n	8003de2 <_dtoa_r+0x40a>
 800424e:	f8cd 8014 	str.w	r8, [sp, #20]
 8004252:	4654      	mov	r4, sl
 8004254:	4625      	mov	r5, r4
 8004256:	e7f2      	b.n	800423e <_dtoa_r+0x866>
 8004258:	9b08      	ldr	r3, [sp, #32]
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 8102 	beq.w	8004464 <_dtoa_r+0xa8c>
 8004260:	2e00      	cmp	r6, #0
 8004262:	dd05      	ble.n	8004270 <_dtoa_r+0x898>
 8004264:	4629      	mov	r1, r5
 8004266:	4632      	mov	r2, r6
 8004268:	4648      	mov	r0, r9
 800426a:	f000 fc19 	bl	8004aa0 <__lshift>
 800426e:	4605      	mov	r5, r0
 8004270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d058      	beq.n	8004328 <_dtoa_r+0x950>
 8004276:	6869      	ldr	r1, [r5, #4]
 8004278:	4648      	mov	r0, r9
 800427a:	f000 fa0b 	bl	8004694 <_Balloc>
 800427e:	4606      	mov	r6, r0
 8004280:	b928      	cbnz	r0, 800428e <_dtoa_r+0x8b6>
 8004282:	4b82      	ldr	r3, [pc, #520]	@ (800448c <_dtoa_r+0xab4>)
 8004284:	4602      	mov	r2, r0
 8004286:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800428a:	f7ff bbbe 	b.w	8003a0a <_dtoa_r+0x32>
 800428e:	692a      	ldr	r2, [r5, #16]
 8004290:	3202      	adds	r2, #2
 8004292:	0092      	lsls	r2, r2, #2
 8004294:	f105 010c 	add.w	r1, r5, #12
 8004298:	300c      	adds	r0, #12
 800429a:	f001 f979 	bl	8005590 <memcpy>
 800429e:	2201      	movs	r2, #1
 80042a0:	4631      	mov	r1, r6
 80042a2:	4648      	mov	r0, r9
 80042a4:	f000 fbfc 	bl	8004aa0 <__lshift>
 80042a8:	1c7b      	adds	r3, r7, #1
 80042aa:	9304      	str	r3, [sp, #16]
 80042ac:	eb07 030b 	add.w	r3, r7, fp
 80042b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b2:	9b02      	ldr	r3, [sp, #8]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	46a8      	mov	r8, r5
 80042ba:	9308      	str	r3, [sp, #32]
 80042bc:	4605      	mov	r5, r0
 80042be:	9b04      	ldr	r3, [sp, #16]
 80042c0:	9801      	ldr	r0, [sp, #4]
 80042c2:	4621      	mov	r1, r4
 80042c4:	f103 3bff 	add.w	fp, r3, #4294967295
 80042c8:	f7ff fafd 	bl	80038c6 <quorem>
 80042cc:	4641      	mov	r1, r8
 80042ce:	9002      	str	r0, [sp, #8]
 80042d0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80042d4:	9801      	ldr	r0, [sp, #4]
 80042d6:	f000 fc4f 	bl	8004b78 <__mcmp>
 80042da:	462a      	mov	r2, r5
 80042dc:	9006      	str	r0, [sp, #24]
 80042de:	4621      	mov	r1, r4
 80042e0:	4648      	mov	r0, r9
 80042e2:	f000 fc65 	bl	8004bb0 <__mdiff>
 80042e6:	68c2      	ldr	r2, [r0, #12]
 80042e8:	4606      	mov	r6, r0
 80042ea:	b9fa      	cbnz	r2, 800432c <_dtoa_r+0x954>
 80042ec:	4601      	mov	r1, r0
 80042ee:	9801      	ldr	r0, [sp, #4]
 80042f0:	f000 fc42 	bl	8004b78 <__mcmp>
 80042f4:	4602      	mov	r2, r0
 80042f6:	4631      	mov	r1, r6
 80042f8:	4648      	mov	r0, r9
 80042fa:	920a      	str	r2, [sp, #40]	@ 0x28
 80042fc:	f000 fa0a 	bl	8004714 <_Bfree>
 8004300:	9b07      	ldr	r3, [sp, #28]
 8004302:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004304:	9e04      	ldr	r6, [sp, #16]
 8004306:	ea42 0103 	orr.w	r1, r2, r3
 800430a:	9b08      	ldr	r3, [sp, #32]
 800430c:	4319      	orrs	r1, r3
 800430e:	d10f      	bne.n	8004330 <_dtoa_r+0x958>
 8004310:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8004314:	d028      	beq.n	8004368 <_dtoa_r+0x990>
 8004316:	9b06      	ldr	r3, [sp, #24]
 8004318:	2b00      	cmp	r3, #0
 800431a:	dd02      	ble.n	8004322 <_dtoa_r+0x94a>
 800431c:	9b02      	ldr	r3, [sp, #8]
 800431e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8004322:	f88b a000 	strb.w	sl, [fp]
 8004326:	e55e      	b.n	8003de6 <_dtoa_r+0x40e>
 8004328:	4628      	mov	r0, r5
 800432a:	e7bd      	b.n	80042a8 <_dtoa_r+0x8d0>
 800432c:	2201      	movs	r2, #1
 800432e:	e7e2      	b.n	80042f6 <_dtoa_r+0x91e>
 8004330:	9b06      	ldr	r3, [sp, #24]
 8004332:	2b00      	cmp	r3, #0
 8004334:	db04      	blt.n	8004340 <_dtoa_r+0x968>
 8004336:	9907      	ldr	r1, [sp, #28]
 8004338:	430b      	orrs	r3, r1
 800433a:	9908      	ldr	r1, [sp, #32]
 800433c:	430b      	orrs	r3, r1
 800433e:	d120      	bne.n	8004382 <_dtoa_r+0x9aa>
 8004340:	2a00      	cmp	r2, #0
 8004342:	ddee      	ble.n	8004322 <_dtoa_r+0x94a>
 8004344:	9901      	ldr	r1, [sp, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	4648      	mov	r0, r9
 800434a:	f000 fba9 	bl	8004aa0 <__lshift>
 800434e:	4621      	mov	r1, r4
 8004350:	9001      	str	r0, [sp, #4]
 8004352:	f000 fc11 	bl	8004b78 <__mcmp>
 8004356:	2800      	cmp	r0, #0
 8004358:	dc03      	bgt.n	8004362 <_dtoa_r+0x98a>
 800435a:	d1e2      	bne.n	8004322 <_dtoa_r+0x94a>
 800435c:	f01a 0f01 	tst.w	sl, #1
 8004360:	d0df      	beq.n	8004322 <_dtoa_r+0x94a>
 8004362:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8004366:	d1d9      	bne.n	800431c <_dtoa_r+0x944>
 8004368:	2339      	movs	r3, #57	@ 0x39
 800436a:	f88b 3000 	strb.w	r3, [fp]
 800436e:	4633      	mov	r3, r6
 8004370:	461e      	mov	r6, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004378:	2a39      	cmp	r2, #57	@ 0x39
 800437a:	d052      	beq.n	8004422 <_dtoa_r+0xa4a>
 800437c:	3201      	adds	r2, #1
 800437e:	701a      	strb	r2, [r3, #0]
 8004380:	e531      	b.n	8003de6 <_dtoa_r+0x40e>
 8004382:	2a00      	cmp	r2, #0
 8004384:	dd07      	ble.n	8004396 <_dtoa_r+0x9be>
 8004386:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800438a:	d0ed      	beq.n	8004368 <_dtoa_r+0x990>
 800438c:	f10a 0301 	add.w	r3, sl, #1
 8004390:	f88b 3000 	strb.w	r3, [fp]
 8004394:	e527      	b.n	8003de6 <_dtoa_r+0x40e>
 8004396:	9b04      	ldr	r3, [sp, #16]
 8004398:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800439a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800439e:	4293      	cmp	r3, r2
 80043a0:	d029      	beq.n	80043f6 <_dtoa_r+0xa1e>
 80043a2:	9901      	ldr	r1, [sp, #4]
 80043a4:	2300      	movs	r3, #0
 80043a6:	220a      	movs	r2, #10
 80043a8:	4648      	mov	r0, r9
 80043aa:	f000 f9d5 	bl	8004758 <__multadd>
 80043ae:	45a8      	cmp	r8, r5
 80043b0:	9001      	str	r0, [sp, #4]
 80043b2:	f04f 0300 	mov.w	r3, #0
 80043b6:	f04f 020a 	mov.w	r2, #10
 80043ba:	4641      	mov	r1, r8
 80043bc:	4648      	mov	r0, r9
 80043be:	d107      	bne.n	80043d0 <_dtoa_r+0x9f8>
 80043c0:	f000 f9ca 	bl	8004758 <__multadd>
 80043c4:	4680      	mov	r8, r0
 80043c6:	4605      	mov	r5, r0
 80043c8:	9b04      	ldr	r3, [sp, #16]
 80043ca:	3301      	adds	r3, #1
 80043cc:	9304      	str	r3, [sp, #16]
 80043ce:	e776      	b.n	80042be <_dtoa_r+0x8e6>
 80043d0:	f000 f9c2 	bl	8004758 <__multadd>
 80043d4:	4629      	mov	r1, r5
 80043d6:	4680      	mov	r8, r0
 80043d8:	2300      	movs	r3, #0
 80043da:	220a      	movs	r2, #10
 80043dc:	4648      	mov	r0, r9
 80043de:	f000 f9bb 	bl	8004758 <__multadd>
 80043e2:	4605      	mov	r5, r0
 80043e4:	e7f0      	b.n	80043c8 <_dtoa_r+0x9f0>
 80043e6:	f1bb 0f00 	cmp.w	fp, #0
 80043ea:	bfcc      	ite	gt
 80043ec:	465e      	movgt	r6, fp
 80043ee:	2601      	movle	r6, #1
 80043f0:	443e      	add	r6, r7
 80043f2:	f04f 0800 	mov.w	r8, #0
 80043f6:	9901      	ldr	r1, [sp, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	4648      	mov	r0, r9
 80043fc:	f000 fb50 	bl	8004aa0 <__lshift>
 8004400:	4621      	mov	r1, r4
 8004402:	9001      	str	r0, [sp, #4]
 8004404:	f000 fbb8 	bl	8004b78 <__mcmp>
 8004408:	2800      	cmp	r0, #0
 800440a:	dcb0      	bgt.n	800436e <_dtoa_r+0x996>
 800440c:	d102      	bne.n	8004414 <_dtoa_r+0xa3c>
 800440e:	f01a 0f01 	tst.w	sl, #1
 8004412:	d1ac      	bne.n	800436e <_dtoa_r+0x996>
 8004414:	4633      	mov	r3, r6
 8004416:	461e      	mov	r6, r3
 8004418:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800441c:	2a30      	cmp	r2, #48	@ 0x30
 800441e:	d0fa      	beq.n	8004416 <_dtoa_r+0xa3e>
 8004420:	e4e1      	b.n	8003de6 <_dtoa_r+0x40e>
 8004422:	429f      	cmp	r7, r3
 8004424:	d1a4      	bne.n	8004370 <_dtoa_r+0x998>
 8004426:	9b05      	ldr	r3, [sp, #20]
 8004428:	3301      	adds	r3, #1
 800442a:	9305      	str	r3, [sp, #20]
 800442c:	2331      	movs	r3, #49	@ 0x31
 800442e:	703b      	strb	r3, [r7, #0]
 8004430:	e4d9      	b.n	8003de6 <_dtoa_r+0x40e>
 8004432:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004434:	4f16      	ldr	r7, [pc, #88]	@ (8004490 <_dtoa_r+0xab8>)
 8004436:	b11b      	cbz	r3, 8004440 <_dtoa_r+0xa68>
 8004438:	f107 0308 	add.w	r3, r7, #8
 800443c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	4638      	mov	r0, r7
 8004442:	b011      	add	sp, #68	@ 0x44
 8004444:	ecbd 8b02 	vpop	{d8}
 8004448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800444c:	9b07      	ldr	r3, [sp, #28]
 800444e:	2b01      	cmp	r3, #1
 8004450:	f77f ae2c 	ble.w	80040ac <_dtoa_r+0x6d4>
 8004454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004456:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004458:	2001      	movs	r0, #1
 800445a:	e64c      	b.n	80040f6 <_dtoa_r+0x71e>
 800445c:	f1bb 0f00 	cmp.w	fp, #0
 8004460:	f77f aed8 	ble.w	8004214 <_dtoa_r+0x83c>
 8004464:	463e      	mov	r6, r7
 8004466:	9801      	ldr	r0, [sp, #4]
 8004468:	4621      	mov	r1, r4
 800446a:	f7ff fa2c 	bl	80038c6 <quorem>
 800446e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8004472:	f806 ab01 	strb.w	sl, [r6], #1
 8004476:	1bf2      	subs	r2, r6, r7
 8004478:	4593      	cmp	fp, r2
 800447a:	ddb4      	ble.n	80043e6 <_dtoa_r+0xa0e>
 800447c:	9901      	ldr	r1, [sp, #4]
 800447e:	2300      	movs	r3, #0
 8004480:	220a      	movs	r2, #10
 8004482:	4648      	mov	r0, r9
 8004484:	f000 f968 	bl	8004758 <__multadd>
 8004488:	9001      	str	r0, [sp, #4]
 800448a:	e7ec      	b.n	8004466 <_dtoa_r+0xa8e>
 800448c:	080059f4 	.word	0x080059f4
 8004490:	08005978 	.word	0x08005978

08004494 <_free_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	4605      	mov	r5, r0
 8004498:	2900      	cmp	r1, #0
 800449a:	d041      	beq.n	8004520 <_free_r+0x8c>
 800449c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044a0:	1f0c      	subs	r4, r1, #4
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	bfb8      	it	lt
 80044a6:	18e4      	addlt	r4, r4, r3
 80044a8:	f000 f8e8 	bl	800467c <__malloc_lock>
 80044ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004524 <_free_r+0x90>)
 80044ae:	6813      	ldr	r3, [r2, #0]
 80044b0:	b933      	cbnz	r3, 80044c0 <_free_r+0x2c>
 80044b2:	6063      	str	r3, [r4, #4]
 80044b4:	6014      	str	r4, [r2, #0]
 80044b6:	4628      	mov	r0, r5
 80044b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044bc:	f000 b8e4 	b.w	8004688 <__malloc_unlock>
 80044c0:	42a3      	cmp	r3, r4
 80044c2:	d908      	bls.n	80044d6 <_free_r+0x42>
 80044c4:	6820      	ldr	r0, [r4, #0]
 80044c6:	1821      	adds	r1, r4, r0
 80044c8:	428b      	cmp	r3, r1
 80044ca:	bf01      	itttt	eq
 80044cc:	6819      	ldreq	r1, [r3, #0]
 80044ce:	685b      	ldreq	r3, [r3, #4]
 80044d0:	1809      	addeq	r1, r1, r0
 80044d2:	6021      	streq	r1, [r4, #0]
 80044d4:	e7ed      	b.n	80044b2 <_free_r+0x1e>
 80044d6:	461a      	mov	r2, r3
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	b10b      	cbz	r3, 80044e0 <_free_r+0x4c>
 80044dc:	42a3      	cmp	r3, r4
 80044de:	d9fa      	bls.n	80044d6 <_free_r+0x42>
 80044e0:	6811      	ldr	r1, [r2, #0]
 80044e2:	1850      	adds	r0, r2, r1
 80044e4:	42a0      	cmp	r0, r4
 80044e6:	d10b      	bne.n	8004500 <_free_r+0x6c>
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	4401      	add	r1, r0
 80044ec:	1850      	adds	r0, r2, r1
 80044ee:	4283      	cmp	r3, r0
 80044f0:	6011      	str	r1, [r2, #0]
 80044f2:	d1e0      	bne.n	80044b6 <_free_r+0x22>
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	6053      	str	r3, [r2, #4]
 80044fa:	4408      	add	r0, r1
 80044fc:	6010      	str	r0, [r2, #0]
 80044fe:	e7da      	b.n	80044b6 <_free_r+0x22>
 8004500:	d902      	bls.n	8004508 <_free_r+0x74>
 8004502:	230c      	movs	r3, #12
 8004504:	602b      	str	r3, [r5, #0]
 8004506:	e7d6      	b.n	80044b6 <_free_r+0x22>
 8004508:	6820      	ldr	r0, [r4, #0]
 800450a:	1821      	adds	r1, r4, r0
 800450c:	428b      	cmp	r3, r1
 800450e:	bf04      	itt	eq
 8004510:	6819      	ldreq	r1, [r3, #0]
 8004512:	685b      	ldreq	r3, [r3, #4]
 8004514:	6063      	str	r3, [r4, #4]
 8004516:	bf04      	itt	eq
 8004518:	1809      	addeq	r1, r1, r0
 800451a:	6021      	streq	r1, [r4, #0]
 800451c:	6054      	str	r4, [r2, #4]
 800451e:	e7ca      	b.n	80044b6 <_free_r+0x22>
 8004520:	bd38      	pop	{r3, r4, r5, pc}
 8004522:	bf00      	nop
 8004524:	20000448 	.word	0x20000448

08004528 <malloc>:
 8004528:	4b02      	ldr	r3, [pc, #8]	@ (8004534 <malloc+0xc>)
 800452a:	4601      	mov	r1, r0
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	f000 b825 	b.w	800457c <_malloc_r>
 8004532:	bf00      	nop
 8004534:	20000018 	.word	0x20000018

08004538 <sbrk_aligned>:
 8004538:	b570      	push	{r4, r5, r6, lr}
 800453a:	4e0f      	ldr	r6, [pc, #60]	@ (8004578 <sbrk_aligned+0x40>)
 800453c:	460c      	mov	r4, r1
 800453e:	6831      	ldr	r1, [r6, #0]
 8004540:	4605      	mov	r5, r0
 8004542:	b911      	cbnz	r1, 800454a <sbrk_aligned+0x12>
 8004544:	f001 f814 	bl	8005570 <_sbrk_r>
 8004548:	6030      	str	r0, [r6, #0]
 800454a:	4621      	mov	r1, r4
 800454c:	4628      	mov	r0, r5
 800454e:	f001 f80f 	bl	8005570 <_sbrk_r>
 8004552:	1c43      	adds	r3, r0, #1
 8004554:	d103      	bne.n	800455e <sbrk_aligned+0x26>
 8004556:	f04f 34ff 	mov.w	r4, #4294967295
 800455a:	4620      	mov	r0, r4
 800455c:	bd70      	pop	{r4, r5, r6, pc}
 800455e:	1cc4      	adds	r4, r0, #3
 8004560:	f024 0403 	bic.w	r4, r4, #3
 8004564:	42a0      	cmp	r0, r4
 8004566:	d0f8      	beq.n	800455a <sbrk_aligned+0x22>
 8004568:	1a21      	subs	r1, r4, r0
 800456a:	4628      	mov	r0, r5
 800456c:	f001 f800 	bl	8005570 <_sbrk_r>
 8004570:	3001      	adds	r0, #1
 8004572:	d1f2      	bne.n	800455a <sbrk_aligned+0x22>
 8004574:	e7ef      	b.n	8004556 <sbrk_aligned+0x1e>
 8004576:	bf00      	nop
 8004578:	20000444 	.word	0x20000444

0800457c <_malloc_r>:
 800457c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004580:	1ccd      	adds	r5, r1, #3
 8004582:	f025 0503 	bic.w	r5, r5, #3
 8004586:	3508      	adds	r5, #8
 8004588:	2d0c      	cmp	r5, #12
 800458a:	bf38      	it	cc
 800458c:	250c      	movcc	r5, #12
 800458e:	2d00      	cmp	r5, #0
 8004590:	4606      	mov	r6, r0
 8004592:	db01      	blt.n	8004598 <_malloc_r+0x1c>
 8004594:	42a9      	cmp	r1, r5
 8004596:	d904      	bls.n	80045a2 <_malloc_r+0x26>
 8004598:	230c      	movs	r3, #12
 800459a:	6033      	str	r3, [r6, #0]
 800459c:	2000      	movs	r0, #0
 800459e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004678 <_malloc_r+0xfc>
 80045a6:	f000 f869 	bl	800467c <__malloc_lock>
 80045aa:	f8d8 3000 	ldr.w	r3, [r8]
 80045ae:	461c      	mov	r4, r3
 80045b0:	bb44      	cbnz	r4, 8004604 <_malloc_r+0x88>
 80045b2:	4629      	mov	r1, r5
 80045b4:	4630      	mov	r0, r6
 80045b6:	f7ff ffbf 	bl	8004538 <sbrk_aligned>
 80045ba:	1c43      	adds	r3, r0, #1
 80045bc:	4604      	mov	r4, r0
 80045be:	d158      	bne.n	8004672 <_malloc_r+0xf6>
 80045c0:	f8d8 4000 	ldr.w	r4, [r8]
 80045c4:	4627      	mov	r7, r4
 80045c6:	2f00      	cmp	r7, #0
 80045c8:	d143      	bne.n	8004652 <_malloc_r+0xd6>
 80045ca:	2c00      	cmp	r4, #0
 80045cc:	d04b      	beq.n	8004666 <_malloc_r+0xea>
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	4639      	mov	r1, r7
 80045d2:	4630      	mov	r0, r6
 80045d4:	eb04 0903 	add.w	r9, r4, r3
 80045d8:	f000 ffca 	bl	8005570 <_sbrk_r>
 80045dc:	4581      	cmp	r9, r0
 80045de:	d142      	bne.n	8004666 <_malloc_r+0xea>
 80045e0:	6821      	ldr	r1, [r4, #0]
 80045e2:	1a6d      	subs	r5, r5, r1
 80045e4:	4629      	mov	r1, r5
 80045e6:	4630      	mov	r0, r6
 80045e8:	f7ff ffa6 	bl	8004538 <sbrk_aligned>
 80045ec:	3001      	adds	r0, #1
 80045ee:	d03a      	beq.n	8004666 <_malloc_r+0xea>
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	442b      	add	r3, r5
 80045f4:	6023      	str	r3, [r4, #0]
 80045f6:	f8d8 3000 	ldr.w	r3, [r8]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	bb62      	cbnz	r2, 8004658 <_malloc_r+0xdc>
 80045fe:	f8c8 7000 	str.w	r7, [r8]
 8004602:	e00f      	b.n	8004624 <_malloc_r+0xa8>
 8004604:	6822      	ldr	r2, [r4, #0]
 8004606:	1b52      	subs	r2, r2, r5
 8004608:	d420      	bmi.n	800464c <_malloc_r+0xd0>
 800460a:	2a0b      	cmp	r2, #11
 800460c:	d917      	bls.n	800463e <_malloc_r+0xc2>
 800460e:	1961      	adds	r1, r4, r5
 8004610:	42a3      	cmp	r3, r4
 8004612:	6025      	str	r5, [r4, #0]
 8004614:	bf18      	it	ne
 8004616:	6059      	strne	r1, [r3, #4]
 8004618:	6863      	ldr	r3, [r4, #4]
 800461a:	bf08      	it	eq
 800461c:	f8c8 1000 	streq.w	r1, [r8]
 8004620:	5162      	str	r2, [r4, r5]
 8004622:	604b      	str	r3, [r1, #4]
 8004624:	4630      	mov	r0, r6
 8004626:	f000 f82f 	bl	8004688 <__malloc_unlock>
 800462a:	f104 000b 	add.w	r0, r4, #11
 800462e:	1d23      	adds	r3, r4, #4
 8004630:	f020 0007 	bic.w	r0, r0, #7
 8004634:	1ac2      	subs	r2, r0, r3
 8004636:	bf1c      	itt	ne
 8004638:	1a1b      	subne	r3, r3, r0
 800463a:	50a3      	strne	r3, [r4, r2]
 800463c:	e7af      	b.n	800459e <_malloc_r+0x22>
 800463e:	6862      	ldr	r2, [r4, #4]
 8004640:	42a3      	cmp	r3, r4
 8004642:	bf0c      	ite	eq
 8004644:	f8c8 2000 	streq.w	r2, [r8]
 8004648:	605a      	strne	r2, [r3, #4]
 800464a:	e7eb      	b.n	8004624 <_malloc_r+0xa8>
 800464c:	4623      	mov	r3, r4
 800464e:	6864      	ldr	r4, [r4, #4]
 8004650:	e7ae      	b.n	80045b0 <_malloc_r+0x34>
 8004652:	463c      	mov	r4, r7
 8004654:	687f      	ldr	r7, [r7, #4]
 8004656:	e7b6      	b.n	80045c6 <_malloc_r+0x4a>
 8004658:	461a      	mov	r2, r3
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	42a3      	cmp	r3, r4
 800465e:	d1fb      	bne.n	8004658 <_malloc_r+0xdc>
 8004660:	2300      	movs	r3, #0
 8004662:	6053      	str	r3, [r2, #4]
 8004664:	e7de      	b.n	8004624 <_malloc_r+0xa8>
 8004666:	230c      	movs	r3, #12
 8004668:	6033      	str	r3, [r6, #0]
 800466a:	4630      	mov	r0, r6
 800466c:	f000 f80c 	bl	8004688 <__malloc_unlock>
 8004670:	e794      	b.n	800459c <_malloc_r+0x20>
 8004672:	6005      	str	r5, [r0, #0]
 8004674:	e7d6      	b.n	8004624 <_malloc_r+0xa8>
 8004676:	bf00      	nop
 8004678:	20000448 	.word	0x20000448

0800467c <__malloc_lock>:
 800467c:	4801      	ldr	r0, [pc, #4]	@ (8004684 <__malloc_lock+0x8>)
 800467e:	f7ff b920 	b.w	80038c2 <__retarget_lock_acquire_recursive>
 8004682:	bf00      	nop
 8004684:	20000440 	.word	0x20000440

08004688 <__malloc_unlock>:
 8004688:	4801      	ldr	r0, [pc, #4]	@ (8004690 <__malloc_unlock+0x8>)
 800468a:	f7ff b91b 	b.w	80038c4 <__retarget_lock_release_recursive>
 800468e:	bf00      	nop
 8004690:	20000440 	.word	0x20000440

08004694 <_Balloc>:
 8004694:	b570      	push	{r4, r5, r6, lr}
 8004696:	69c6      	ldr	r6, [r0, #28]
 8004698:	4604      	mov	r4, r0
 800469a:	460d      	mov	r5, r1
 800469c:	b976      	cbnz	r6, 80046bc <_Balloc+0x28>
 800469e:	2010      	movs	r0, #16
 80046a0:	f7ff ff42 	bl	8004528 <malloc>
 80046a4:	4602      	mov	r2, r0
 80046a6:	61e0      	str	r0, [r4, #28]
 80046a8:	b920      	cbnz	r0, 80046b4 <_Balloc+0x20>
 80046aa:	4b18      	ldr	r3, [pc, #96]	@ (800470c <_Balloc+0x78>)
 80046ac:	4818      	ldr	r0, [pc, #96]	@ (8004710 <_Balloc+0x7c>)
 80046ae:	216b      	movs	r1, #107	@ 0x6b
 80046b0:	f000 ff7c 	bl	80055ac <__assert_func>
 80046b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80046b8:	6006      	str	r6, [r0, #0]
 80046ba:	60c6      	str	r6, [r0, #12]
 80046bc:	69e6      	ldr	r6, [r4, #28]
 80046be:	68f3      	ldr	r3, [r6, #12]
 80046c0:	b183      	cbz	r3, 80046e4 <_Balloc+0x50>
 80046c2:	69e3      	ldr	r3, [r4, #28]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80046ca:	b9b8      	cbnz	r0, 80046fc <_Balloc+0x68>
 80046cc:	2101      	movs	r1, #1
 80046ce:	fa01 f605 	lsl.w	r6, r1, r5
 80046d2:	1d72      	adds	r2, r6, #5
 80046d4:	0092      	lsls	r2, r2, #2
 80046d6:	4620      	mov	r0, r4
 80046d8:	f000 ff86 	bl	80055e8 <_calloc_r>
 80046dc:	b160      	cbz	r0, 80046f8 <_Balloc+0x64>
 80046de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80046e2:	e00e      	b.n	8004702 <_Balloc+0x6e>
 80046e4:	2221      	movs	r2, #33	@ 0x21
 80046e6:	2104      	movs	r1, #4
 80046e8:	4620      	mov	r0, r4
 80046ea:	f000 ff7d 	bl	80055e8 <_calloc_r>
 80046ee:	69e3      	ldr	r3, [r4, #28]
 80046f0:	60f0      	str	r0, [r6, #12]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1e4      	bne.n	80046c2 <_Balloc+0x2e>
 80046f8:	2000      	movs	r0, #0
 80046fa:	bd70      	pop	{r4, r5, r6, pc}
 80046fc:	6802      	ldr	r2, [r0, #0]
 80046fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004702:	2300      	movs	r3, #0
 8004704:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004708:	e7f7      	b.n	80046fa <_Balloc+0x66>
 800470a:	bf00      	nop
 800470c:	08005985 	.word	0x08005985
 8004710:	08005a05 	.word	0x08005a05

08004714 <_Bfree>:
 8004714:	b570      	push	{r4, r5, r6, lr}
 8004716:	69c6      	ldr	r6, [r0, #28]
 8004718:	4605      	mov	r5, r0
 800471a:	460c      	mov	r4, r1
 800471c:	b976      	cbnz	r6, 800473c <_Bfree+0x28>
 800471e:	2010      	movs	r0, #16
 8004720:	f7ff ff02 	bl	8004528 <malloc>
 8004724:	4602      	mov	r2, r0
 8004726:	61e8      	str	r0, [r5, #28]
 8004728:	b920      	cbnz	r0, 8004734 <_Bfree+0x20>
 800472a:	4b09      	ldr	r3, [pc, #36]	@ (8004750 <_Bfree+0x3c>)
 800472c:	4809      	ldr	r0, [pc, #36]	@ (8004754 <_Bfree+0x40>)
 800472e:	218f      	movs	r1, #143	@ 0x8f
 8004730:	f000 ff3c 	bl	80055ac <__assert_func>
 8004734:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004738:	6006      	str	r6, [r0, #0]
 800473a:	60c6      	str	r6, [r0, #12]
 800473c:	b13c      	cbz	r4, 800474e <_Bfree+0x3a>
 800473e:	69eb      	ldr	r3, [r5, #28]
 8004740:	6862      	ldr	r2, [r4, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004748:	6021      	str	r1, [r4, #0]
 800474a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	08005985 	.word	0x08005985
 8004754:	08005a05 	.word	0x08005a05

08004758 <__multadd>:
 8004758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800475c:	690d      	ldr	r5, [r1, #16]
 800475e:	4607      	mov	r7, r0
 8004760:	460c      	mov	r4, r1
 8004762:	461e      	mov	r6, r3
 8004764:	f101 0c14 	add.w	ip, r1, #20
 8004768:	2000      	movs	r0, #0
 800476a:	f8dc 3000 	ldr.w	r3, [ip]
 800476e:	b299      	uxth	r1, r3
 8004770:	fb02 6101 	mla	r1, r2, r1, r6
 8004774:	0c1e      	lsrs	r6, r3, #16
 8004776:	0c0b      	lsrs	r3, r1, #16
 8004778:	fb02 3306 	mla	r3, r2, r6, r3
 800477c:	b289      	uxth	r1, r1
 800477e:	3001      	adds	r0, #1
 8004780:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004784:	4285      	cmp	r5, r0
 8004786:	f84c 1b04 	str.w	r1, [ip], #4
 800478a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800478e:	dcec      	bgt.n	800476a <__multadd+0x12>
 8004790:	b30e      	cbz	r6, 80047d6 <__multadd+0x7e>
 8004792:	68a3      	ldr	r3, [r4, #8]
 8004794:	42ab      	cmp	r3, r5
 8004796:	dc19      	bgt.n	80047cc <__multadd+0x74>
 8004798:	6861      	ldr	r1, [r4, #4]
 800479a:	4638      	mov	r0, r7
 800479c:	3101      	adds	r1, #1
 800479e:	f7ff ff79 	bl	8004694 <_Balloc>
 80047a2:	4680      	mov	r8, r0
 80047a4:	b928      	cbnz	r0, 80047b2 <__multadd+0x5a>
 80047a6:	4602      	mov	r2, r0
 80047a8:	4b0c      	ldr	r3, [pc, #48]	@ (80047dc <__multadd+0x84>)
 80047aa:	480d      	ldr	r0, [pc, #52]	@ (80047e0 <__multadd+0x88>)
 80047ac:	21ba      	movs	r1, #186	@ 0xba
 80047ae:	f000 fefd 	bl	80055ac <__assert_func>
 80047b2:	6922      	ldr	r2, [r4, #16]
 80047b4:	3202      	adds	r2, #2
 80047b6:	f104 010c 	add.w	r1, r4, #12
 80047ba:	0092      	lsls	r2, r2, #2
 80047bc:	300c      	adds	r0, #12
 80047be:	f000 fee7 	bl	8005590 <memcpy>
 80047c2:	4621      	mov	r1, r4
 80047c4:	4638      	mov	r0, r7
 80047c6:	f7ff ffa5 	bl	8004714 <_Bfree>
 80047ca:	4644      	mov	r4, r8
 80047cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80047d0:	3501      	adds	r5, #1
 80047d2:	615e      	str	r6, [r3, #20]
 80047d4:	6125      	str	r5, [r4, #16]
 80047d6:	4620      	mov	r0, r4
 80047d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047dc:	080059f4 	.word	0x080059f4
 80047e0:	08005a05 	.word	0x08005a05

080047e4 <__hi0bits>:
 80047e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80047e8:	4603      	mov	r3, r0
 80047ea:	bf36      	itet	cc
 80047ec:	0403      	lslcc	r3, r0, #16
 80047ee:	2000      	movcs	r0, #0
 80047f0:	2010      	movcc	r0, #16
 80047f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047f6:	bf3c      	itt	cc
 80047f8:	021b      	lslcc	r3, r3, #8
 80047fa:	3008      	addcc	r0, #8
 80047fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004800:	bf3c      	itt	cc
 8004802:	011b      	lslcc	r3, r3, #4
 8004804:	3004      	addcc	r0, #4
 8004806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800480a:	bf3c      	itt	cc
 800480c:	009b      	lslcc	r3, r3, #2
 800480e:	3002      	addcc	r0, #2
 8004810:	2b00      	cmp	r3, #0
 8004812:	db05      	blt.n	8004820 <__hi0bits+0x3c>
 8004814:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004818:	f100 0001 	add.w	r0, r0, #1
 800481c:	bf08      	it	eq
 800481e:	2020      	moveq	r0, #32
 8004820:	4770      	bx	lr

08004822 <__lo0bits>:
 8004822:	6803      	ldr	r3, [r0, #0]
 8004824:	4602      	mov	r2, r0
 8004826:	f013 0007 	ands.w	r0, r3, #7
 800482a:	d00b      	beq.n	8004844 <__lo0bits+0x22>
 800482c:	07d9      	lsls	r1, r3, #31
 800482e:	d421      	bmi.n	8004874 <__lo0bits+0x52>
 8004830:	0798      	lsls	r0, r3, #30
 8004832:	bf49      	itett	mi
 8004834:	085b      	lsrmi	r3, r3, #1
 8004836:	089b      	lsrpl	r3, r3, #2
 8004838:	2001      	movmi	r0, #1
 800483a:	6013      	strmi	r3, [r2, #0]
 800483c:	bf5c      	itt	pl
 800483e:	6013      	strpl	r3, [r2, #0]
 8004840:	2002      	movpl	r0, #2
 8004842:	4770      	bx	lr
 8004844:	b299      	uxth	r1, r3
 8004846:	b909      	cbnz	r1, 800484c <__lo0bits+0x2a>
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	2010      	movs	r0, #16
 800484c:	b2d9      	uxtb	r1, r3
 800484e:	b909      	cbnz	r1, 8004854 <__lo0bits+0x32>
 8004850:	3008      	adds	r0, #8
 8004852:	0a1b      	lsrs	r3, r3, #8
 8004854:	0719      	lsls	r1, r3, #28
 8004856:	bf04      	itt	eq
 8004858:	091b      	lsreq	r3, r3, #4
 800485a:	3004      	addeq	r0, #4
 800485c:	0799      	lsls	r1, r3, #30
 800485e:	bf04      	itt	eq
 8004860:	089b      	lsreq	r3, r3, #2
 8004862:	3002      	addeq	r0, #2
 8004864:	07d9      	lsls	r1, r3, #31
 8004866:	d403      	bmi.n	8004870 <__lo0bits+0x4e>
 8004868:	085b      	lsrs	r3, r3, #1
 800486a:	f100 0001 	add.w	r0, r0, #1
 800486e:	d003      	beq.n	8004878 <__lo0bits+0x56>
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	4770      	bx	lr
 8004874:	2000      	movs	r0, #0
 8004876:	4770      	bx	lr
 8004878:	2020      	movs	r0, #32
 800487a:	4770      	bx	lr

0800487c <__i2b>:
 800487c:	b510      	push	{r4, lr}
 800487e:	460c      	mov	r4, r1
 8004880:	2101      	movs	r1, #1
 8004882:	f7ff ff07 	bl	8004694 <_Balloc>
 8004886:	4602      	mov	r2, r0
 8004888:	b928      	cbnz	r0, 8004896 <__i2b+0x1a>
 800488a:	4b05      	ldr	r3, [pc, #20]	@ (80048a0 <__i2b+0x24>)
 800488c:	4805      	ldr	r0, [pc, #20]	@ (80048a4 <__i2b+0x28>)
 800488e:	f240 1145 	movw	r1, #325	@ 0x145
 8004892:	f000 fe8b 	bl	80055ac <__assert_func>
 8004896:	2301      	movs	r3, #1
 8004898:	6144      	str	r4, [r0, #20]
 800489a:	6103      	str	r3, [r0, #16]
 800489c:	bd10      	pop	{r4, pc}
 800489e:	bf00      	nop
 80048a0:	080059f4 	.word	0x080059f4
 80048a4:	08005a05 	.word	0x08005a05

080048a8 <__multiply>:
 80048a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ac:	4617      	mov	r7, r2
 80048ae:	690a      	ldr	r2, [r1, #16]
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	bfa8      	it	ge
 80048b6:	463b      	movge	r3, r7
 80048b8:	4689      	mov	r9, r1
 80048ba:	bfa4      	itt	ge
 80048bc:	460f      	movge	r7, r1
 80048be:	4699      	movge	r9, r3
 80048c0:	693d      	ldr	r5, [r7, #16]
 80048c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	6879      	ldr	r1, [r7, #4]
 80048ca:	eb05 060a 	add.w	r6, r5, sl
 80048ce:	42b3      	cmp	r3, r6
 80048d0:	b085      	sub	sp, #20
 80048d2:	bfb8      	it	lt
 80048d4:	3101      	addlt	r1, #1
 80048d6:	f7ff fedd 	bl	8004694 <_Balloc>
 80048da:	b930      	cbnz	r0, 80048ea <__multiply+0x42>
 80048dc:	4602      	mov	r2, r0
 80048de:	4b41      	ldr	r3, [pc, #260]	@ (80049e4 <__multiply+0x13c>)
 80048e0:	4841      	ldr	r0, [pc, #260]	@ (80049e8 <__multiply+0x140>)
 80048e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80048e6:	f000 fe61 	bl	80055ac <__assert_func>
 80048ea:	f100 0414 	add.w	r4, r0, #20
 80048ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80048f2:	4623      	mov	r3, r4
 80048f4:	2200      	movs	r2, #0
 80048f6:	4573      	cmp	r3, lr
 80048f8:	d320      	bcc.n	800493c <__multiply+0x94>
 80048fa:	f107 0814 	add.w	r8, r7, #20
 80048fe:	f109 0114 	add.w	r1, r9, #20
 8004902:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004906:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800490a:	9302      	str	r3, [sp, #8]
 800490c:	1beb      	subs	r3, r5, r7
 800490e:	3b15      	subs	r3, #21
 8004910:	f023 0303 	bic.w	r3, r3, #3
 8004914:	3304      	adds	r3, #4
 8004916:	3715      	adds	r7, #21
 8004918:	42bd      	cmp	r5, r7
 800491a:	bf38      	it	cc
 800491c:	2304      	movcc	r3, #4
 800491e:	9301      	str	r3, [sp, #4]
 8004920:	9b02      	ldr	r3, [sp, #8]
 8004922:	9103      	str	r1, [sp, #12]
 8004924:	428b      	cmp	r3, r1
 8004926:	d80c      	bhi.n	8004942 <__multiply+0x9a>
 8004928:	2e00      	cmp	r6, #0
 800492a:	dd03      	ble.n	8004934 <__multiply+0x8c>
 800492c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004930:	2b00      	cmp	r3, #0
 8004932:	d055      	beq.n	80049e0 <__multiply+0x138>
 8004934:	6106      	str	r6, [r0, #16]
 8004936:	b005      	add	sp, #20
 8004938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800493c:	f843 2b04 	str.w	r2, [r3], #4
 8004940:	e7d9      	b.n	80048f6 <__multiply+0x4e>
 8004942:	f8b1 a000 	ldrh.w	sl, [r1]
 8004946:	f1ba 0f00 	cmp.w	sl, #0
 800494a:	d01f      	beq.n	800498c <__multiply+0xe4>
 800494c:	46c4      	mov	ip, r8
 800494e:	46a1      	mov	r9, r4
 8004950:	2700      	movs	r7, #0
 8004952:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004956:	f8d9 3000 	ldr.w	r3, [r9]
 800495a:	fa1f fb82 	uxth.w	fp, r2
 800495e:	b29b      	uxth	r3, r3
 8004960:	fb0a 330b 	mla	r3, sl, fp, r3
 8004964:	443b      	add	r3, r7
 8004966:	f8d9 7000 	ldr.w	r7, [r9]
 800496a:	0c12      	lsrs	r2, r2, #16
 800496c:	0c3f      	lsrs	r7, r7, #16
 800496e:	fb0a 7202 	mla	r2, sl, r2, r7
 8004972:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004976:	b29b      	uxth	r3, r3
 8004978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800497c:	4565      	cmp	r5, ip
 800497e:	f849 3b04 	str.w	r3, [r9], #4
 8004982:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004986:	d8e4      	bhi.n	8004952 <__multiply+0xaa>
 8004988:	9b01      	ldr	r3, [sp, #4]
 800498a:	50e7      	str	r7, [r4, r3]
 800498c:	9b03      	ldr	r3, [sp, #12]
 800498e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004992:	3104      	adds	r1, #4
 8004994:	f1b9 0f00 	cmp.w	r9, #0
 8004998:	d020      	beq.n	80049dc <__multiply+0x134>
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	4647      	mov	r7, r8
 800499e:	46a4      	mov	ip, r4
 80049a0:	f04f 0a00 	mov.w	sl, #0
 80049a4:	f8b7 b000 	ldrh.w	fp, [r7]
 80049a8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80049ac:	fb09 220b 	mla	r2, r9, fp, r2
 80049b0:	4452      	add	r2, sl
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049b8:	f84c 3b04 	str.w	r3, [ip], #4
 80049bc:	f857 3b04 	ldr.w	r3, [r7], #4
 80049c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049c4:	f8bc 3000 	ldrh.w	r3, [ip]
 80049c8:	fb09 330a 	mla	r3, r9, sl, r3
 80049cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80049d0:	42bd      	cmp	r5, r7
 80049d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049d6:	d8e5      	bhi.n	80049a4 <__multiply+0xfc>
 80049d8:	9a01      	ldr	r2, [sp, #4]
 80049da:	50a3      	str	r3, [r4, r2]
 80049dc:	3404      	adds	r4, #4
 80049de:	e79f      	b.n	8004920 <__multiply+0x78>
 80049e0:	3e01      	subs	r6, #1
 80049e2:	e7a1      	b.n	8004928 <__multiply+0x80>
 80049e4:	080059f4 	.word	0x080059f4
 80049e8:	08005a05 	.word	0x08005a05

080049ec <__pow5mult>:
 80049ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049f0:	4615      	mov	r5, r2
 80049f2:	f012 0203 	ands.w	r2, r2, #3
 80049f6:	4607      	mov	r7, r0
 80049f8:	460e      	mov	r6, r1
 80049fa:	d007      	beq.n	8004a0c <__pow5mult+0x20>
 80049fc:	4c25      	ldr	r4, [pc, #148]	@ (8004a94 <__pow5mult+0xa8>)
 80049fe:	3a01      	subs	r2, #1
 8004a00:	2300      	movs	r3, #0
 8004a02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a06:	f7ff fea7 	bl	8004758 <__multadd>
 8004a0a:	4606      	mov	r6, r0
 8004a0c:	10ad      	asrs	r5, r5, #2
 8004a0e:	d03d      	beq.n	8004a8c <__pow5mult+0xa0>
 8004a10:	69fc      	ldr	r4, [r7, #28]
 8004a12:	b97c      	cbnz	r4, 8004a34 <__pow5mult+0x48>
 8004a14:	2010      	movs	r0, #16
 8004a16:	f7ff fd87 	bl	8004528 <malloc>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	61f8      	str	r0, [r7, #28]
 8004a1e:	b928      	cbnz	r0, 8004a2c <__pow5mult+0x40>
 8004a20:	4b1d      	ldr	r3, [pc, #116]	@ (8004a98 <__pow5mult+0xac>)
 8004a22:	481e      	ldr	r0, [pc, #120]	@ (8004a9c <__pow5mult+0xb0>)
 8004a24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004a28:	f000 fdc0 	bl	80055ac <__assert_func>
 8004a2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a30:	6004      	str	r4, [r0, #0]
 8004a32:	60c4      	str	r4, [r0, #12]
 8004a34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004a38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004a3c:	b94c      	cbnz	r4, 8004a52 <__pow5mult+0x66>
 8004a3e:	f240 2171 	movw	r1, #625	@ 0x271
 8004a42:	4638      	mov	r0, r7
 8004a44:	f7ff ff1a 	bl	800487c <__i2b>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8004a4e:	4604      	mov	r4, r0
 8004a50:	6003      	str	r3, [r0, #0]
 8004a52:	f04f 0900 	mov.w	r9, #0
 8004a56:	07eb      	lsls	r3, r5, #31
 8004a58:	d50a      	bpl.n	8004a70 <__pow5mult+0x84>
 8004a5a:	4631      	mov	r1, r6
 8004a5c:	4622      	mov	r2, r4
 8004a5e:	4638      	mov	r0, r7
 8004a60:	f7ff ff22 	bl	80048a8 <__multiply>
 8004a64:	4631      	mov	r1, r6
 8004a66:	4680      	mov	r8, r0
 8004a68:	4638      	mov	r0, r7
 8004a6a:	f7ff fe53 	bl	8004714 <_Bfree>
 8004a6e:	4646      	mov	r6, r8
 8004a70:	106d      	asrs	r5, r5, #1
 8004a72:	d00b      	beq.n	8004a8c <__pow5mult+0xa0>
 8004a74:	6820      	ldr	r0, [r4, #0]
 8004a76:	b938      	cbnz	r0, 8004a88 <__pow5mult+0x9c>
 8004a78:	4622      	mov	r2, r4
 8004a7a:	4621      	mov	r1, r4
 8004a7c:	4638      	mov	r0, r7
 8004a7e:	f7ff ff13 	bl	80048a8 <__multiply>
 8004a82:	6020      	str	r0, [r4, #0]
 8004a84:	f8c0 9000 	str.w	r9, [r0]
 8004a88:	4604      	mov	r4, r0
 8004a8a:	e7e4      	b.n	8004a56 <__pow5mult+0x6a>
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a92:	bf00      	nop
 8004a94:	08005ab8 	.word	0x08005ab8
 8004a98:	08005985 	.word	0x08005985
 8004a9c:	08005a05 	.word	0x08005a05

08004aa0 <__lshift>:
 8004aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004aa4:	460c      	mov	r4, r1
 8004aa6:	6849      	ldr	r1, [r1, #4]
 8004aa8:	6923      	ldr	r3, [r4, #16]
 8004aaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004aae:	68a3      	ldr	r3, [r4, #8]
 8004ab0:	4607      	mov	r7, r0
 8004ab2:	4691      	mov	r9, r2
 8004ab4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ab8:	f108 0601 	add.w	r6, r8, #1
 8004abc:	42b3      	cmp	r3, r6
 8004abe:	db0b      	blt.n	8004ad8 <__lshift+0x38>
 8004ac0:	4638      	mov	r0, r7
 8004ac2:	f7ff fde7 	bl	8004694 <_Balloc>
 8004ac6:	4605      	mov	r5, r0
 8004ac8:	b948      	cbnz	r0, 8004ade <__lshift+0x3e>
 8004aca:	4602      	mov	r2, r0
 8004acc:	4b28      	ldr	r3, [pc, #160]	@ (8004b70 <__lshift+0xd0>)
 8004ace:	4829      	ldr	r0, [pc, #164]	@ (8004b74 <__lshift+0xd4>)
 8004ad0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004ad4:	f000 fd6a 	bl	80055ac <__assert_func>
 8004ad8:	3101      	adds	r1, #1
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	e7ee      	b.n	8004abc <__lshift+0x1c>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	f100 0114 	add.w	r1, r0, #20
 8004ae4:	f100 0210 	add.w	r2, r0, #16
 8004ae8:	4618      	mov	r0, r3
 8004aea:	4553      	cmp	r3, sl
 8004aec:	db33      	blt.n	8004b56 <__lshift+0xb6>
 8004aee:	6920      	ldr	r0, [r4, #16]
 8004af0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004af4:	f104 0314 	add.w	r3, r4, #20
 8004af8:	f019 091f 	ands.w	r9, r9, #31
 8004afc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004b00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004b04:	d02b      	beq.n	8004b5e <__lshift+0xbe>
 8004b06:	f1c9 0e20 	rsb	lr, r9, #32
 8004b0a:	468a      	mov	sl, r1
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	6818      	ldr	r0, [r3, #0]
 8004b10:	fa00 f009 	lsl.w	r0, r0, r9
 8004b14:	4310      	orrs	r0, r2
 8004b16:	f84a 0b04 	str.w	r0, [sl], #4
 8004b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b1e:	459c      	cmp	ip, r3
 8004b20:	fa22 f20e 	lsr.w	r2, r2, lr
 8004b24:	d8f3      	bhi.n	8004b0e <__lshift+0x6e>
 8004b26:	ebac 0304 	sub.w	r3, ip, r4
 8004b2a:	3b15      	subs	r3, #21
 8004b2c:	f023 0303 	bic.w	r3, r3, #3
 8004b30:	3304      	adds	r3, #4
 8004b32:	f104 0015 	add.w	r0, r4, #21
 8004b36:	4560      	cmp	r0, ip
 8004b38:	bf88      	it	hi
 8004b3a:	2304      	movhi	r3, #4
 8004b3c:	50ca      	str	r2, [r1, r3]
 8004b3e:	b10a      	cbz	r2, 8004b44 <__lshift+0xa4>
 8004b40:	f108 0602 	add.w	r6, r8, #2
 8004b44:	3e01      	subs	r6, #1
 8004b46:	4638      	mov	r0, r7
 8004b48:	612e      	str	r6, [r5, #16]
 8004b4a:	4621      	mov	r1, r4
 8004b4c:	f7ff fde2 	bl	8004714 <_Bfree>
 8004b50:	4628      	mov	r0, r5
 8004b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b56:	f842 0f04 	str.w	r0, [r2, #4]!
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	e7c5      	b.n	8004aea <__lshift+0x4a>
 8004b5e:	3904      	subs	r1, #4
 8004b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b64:	f841 2f04 	str.w	r2, [r1, #4]!
 8004b68:	459c      	cmp	ip, r3
 8004b6a:	d8f9      	bhi.n	8004b60 <__lshift+0xc0>
 8004b6c:	e7ea      	b.n	8004b44 <__lshift+0xa4>
 8004b6e:	bf00      	nop
 8004b70:	080059f4 	.word	0x080059f4
 8004b74:	08005a05 	.word	0x08005a05

08004b78 <__mcmp>:
 8004b78:	690a      	ldr	r2, [r1, #16]
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	6900      	ldr	r0, [r0, #16]
 8004b7e:	1a80      	subs	r0, r0, r2
 8004b80:	b530      	push	{r4, r5, lr}
 8004b82:	d10e      	bne.n	8004ba2 <__mcmp+0x2a>
 8004b84:	3314      	adds	r3, #20
 8004b86:	3114      	adds	r1, #20
 8004b88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004b8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004b90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004b94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004b98:	4295      	cmp	r5, r2
 8004b9a:	d003      	beq.n	8004ba4 <__mcmp+0x2c>
 8004b9c:	d205      	bcs.n	8004baa <__mcmp+0x32>
 8004b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba2:	bd30      	pop	{r4, r5, pc}
 8004ba4:	42a3      	cmp	r3, r4
 8004ba6:	d3f3      	bcc.n	8004b90 <__mcmp+0x18>
 8004ba8:	e7fb      	b.n	8004ba2 <__mcmp+0x2a>
 8004baa:	2001      	movs	r0, #1
 8004bac:	e7f9      	b.n	8004ba2 <__mcmp+0x2a>
	...

08004bb0 <__mdiff>:
 8004bb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bb4:	4689      	mov	r9, r1
 8004bb6:	4606      	mov	r6, r0
 8004bb8:	4611      	mov	r1, r2
 8004bba:	4648      	mov	r0, r9
 8004bbc:	4614      	mov	r4, r2
 8004bbe:	f7ff ffdb 	bl	8004b78 <__mcmp>
 8004bc2:	1e05      	subs	r5, r0, #0
 8004bc4:	d112      	bne.n	8004bec <__mdiff+0x3c>
 8004bc6:	4629      	mov	r1, r5
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7ff fd63 	bl	8004694 <_Balloc>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	b928      	cbnz	r0, 8004bde <__mdiff+0x2e>
 8004bd2:	4b3f      	ldr	r3, [pc, #252]	@ (8004cd0 <__mdiff+0x120>)
 8004bd4:	f240 2137 	movw	r1, #567	@ 0x237
 8004bd8:	483e      	ldr	r0, [pc, #248]	@ (8004cd4 <__mdiff+0x124>)
 8004bda:	f000 fce7 	bl	80055ac <__assert_func>
 8004bde:	2301      	movs	r3, #1
 8004be0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004be4:	4610      	mov	r0, r2
 8004be6:	b003      	add	sp, #12
 8004be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bec:	bfbc      	itt	lt
 8004bee:	464b      	movlt	r3, r9
 8004bf0:	46a1      	movlt	r9, r4
 8004bf2:	4630      	mov	r0, r6
 8004bf4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004bf8:	bfba      	itte	lt
 8004bfa:	461c      	movlt	r4, r3
 8004bfc:	2501      	movlt	r5, #1
 8004bfe:	2500      	movge	r5, #0
 8004c00:	f7ff fd48 	bl	8004694 <_Balloc>
 8004c04:	4602      	mov	r2, r0
 8004c06:	b918      	cbnz	r0, 8004c10 <__mdiff+0x60>
 8004c08:	4b31      	ldr	r3, [pc, #196]	@ (8004cd0 <__mdiff+0x120>)
 8004c0a:	f240 2145 	movw	r1, #581	@ 0x245
 8004c0e:	e7e3      	b.n	8004bd8 <__mdiff+0x28>
 8004c10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004c14:	6926      	ldr	r6, [r4, #16]
 8004c16:	60c5      	str	r5, [r0, #12]
 8004c18:	f109 0310 	add.w	r3, r9, #16
 8004c1c:	f109 0514 	add.w	r5, r9, #20
 8004c20:	f104 0e14 	add.w	lr, r4, #20
 8004c24:	f100 0b14 	add.w	fp, r0, #20
 8004c28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004c2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004c30:	9301      	str	r3, [sp, #4]
 8004c32:	46d9      	mov	r9, fp
 8004c34:	f04f 0c00 	mov.w	ip, #0
 8004c38:	9b01      	ldr	r3, [sp, #4]
 8004c3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004c3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004c42:	9301      	str	r3, [sp, #4]
 8004c44:	fa1f f38a 	uxth.w	r3, sl
 8004c48:	4619      	mov	r1, r3
 8004c4a:	b283      	uxth	r3, r0
 8004c4c:	1acb      	subs	r3, r1, r3
 8004c4e:	0c00      	lsrs	r0, r0, #16
 8004c50:	4463      	add	r3, ip
 8004c52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004c56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004c60:	4576      	cmp	r6, lr
 8004c62:	f849 3b04 	str.w	r3, [r9], #4
 8004c66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004c6a:	d8e5      	bhi.n	8004c38 <__mdiff+0x88>
 8004c6c:	1b33      	subs	r3, r6, r4
 8004c6e:	3b15      	subs	r3, #21
 8004c70:	f023 0303 	bic.w	r3, r3, #3
 8004c74:	3415      	adds	r4, #21
 8004c76:	3304      	adds	r3, #4
 8004c78:	42a6      	cmp	r6, r4
 8004c7a:	bf38      	it	cc
 8004c7c:	2304      	movcc	r3, #4
 8004c7e:	441d      	add	r5, r3
 8004c80:	445b      	add	r3, fp
 8004c82:	461e      	mov	r6, r3
 8004c84:	462c      	mov	r4, r5
 8004c86:	4544      	cmp	r4, r8
 8004c88:	d30e      	bcc.n	8004ca8 <__mdiff+0xf8>
 8004c8a:	f108 0103 	add.w	r1, r8, #3
 8004c8e:	1b49      	subs	r1, r1, r5
 8004c90:	f021 0103 	bic.w	r1, r1, #3
 8004c94:	3d03      	subs	r5, #3
 8004c96:	45a8      	cmp	r8, r5
 8004c98:	bf38      	it	cc
 8004c9a:	2100      	movcc	r1, #0
 8004c9c:	440b      	add	r3, r1
 8004c9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004ca2:	b191      	cbz	r1, 8004cca <__mdiff+0x11a>
 8004ca4:	6117      	str	r7, [r2, #16]
 8004ca6:	e79d      	b.n	8004be4 <__mdiff+0x34>
 8004ca8:	f854 1b04 	ldr.w	r1, [r4], #4
 8004cac:	46e6      	mov	lr, ip
 8004cae:	0c08      	lsrs	r0, r1, #16
 8004cb0:	fa1c fc81 	uxtah	ip, ip, r1
 8004cb4:	4471      	add	r1, lr
 8004cb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004cba:	b289      	uxth	r1, r1
 8004cbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004cc0:	f846 1b04 	str.w	r1, [r6], #4
 8004cc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004cc8:	e7dd      	b.n	8004c86 <__mdiff+0xd6>
 8004cca:	3f01      	subs	r7, #1
 8004ccc:	e7e7      	b.n	8004c9e <__mdiff+0xee>
 8004cce:	bf00      	nop
 8004cd0:	080059f4 	.word	0x080059f4
 8004cd4:	08005a05 	.word	0x08005a05

08004cd8 <__d2b>:
 8004cd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004cdc:	460f      	mov	r7, r1
 8004cde:	2101      	movs	r1, #1
 8004ce0:	ec59 8b10 	vmov	r8, r9, d0
 8004ce4:	4616      	mov	r6, r2
 8004ce6:	f7ff fcd5 	bl	8004694 <_Balloc>
 8004cea:	4604      	mov	r4, r0
 8004cec:	b930      	cbnz	r0, 8004cfc <__d2b+0x24>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	4b23      	ldr	r3, [pc, #140]	@ (8004d80 <__d2b+0xa8>)
 8004cf2:	4824      	ldr	r0, [pc, #144]	@ (8004d84 <__d2b+0xac>)
 8004cf4:	f240 310f 	movw	r1, #783	@ 0x30f
 8004cf8:	f000 fc58 	bl	80055ac <__assert_func>
 8004cfc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004d00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d04:	b10d      	cbz	r5, 8004d0a <__d2b+0x32>
 8004d06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d0a:	9301      	str	r3, [sp, #4]
 8004d0c:	f1b8 0300 	subs.w	r3, r8, #0
 8004d10:	d023      	beq.n	8004d5a <__d2b+0x82>
 8004d12:	4668      	mov	r0, sp
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	f7ff fd84 	bl	8004822 <__lo0bits>
 8004d1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004d1e:	b1d0      	cbz	r0, 8004d56 <__d2b+0x7e>
 8004d20:	f1c0 0320 	rsb	r3, r0, #32
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	40c2      	lsrs	r2, r0
 8004d2c:	6163      	str	r3, [r4, #20]
 8004d2e:	9201      	str	r2, [sp, #4]
 8004d30:	9b01      	ldr	r3, [sp, #4]
 8004d32:	61a3      	str	r3, [r4, #24]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	bf0c      	ite	eq
 8004d38:	2201      	moveq	r2, #1
 8004d3a:	2202      	movne	r2, #2
 8004d3c:	6122      	str	r2, [r4, #16]
 8004d3e:	b1a5      	cbz	r5, 8004d6a <__d2b+0x92>
 8004d40:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004d44:	4405      	add	r5, r0
 8004d46:	603d      	str	r5, [r7, #0]
 8004d48:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004d4c:	6030      	str	r0, [r6, #0]
 8004d4e:	4620      	mov	r0, r4
 8004d50:	b003      	add	sp, #12
 8004d52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d56:	6161      	str	r1, [r4, #20]
 8004d58:	e7ea      	b.n	8004d30 <__d2b+0x58>
 8004d5a:	a801      	add	r0, sp, #4
 8004d5c:	f7ff fd61 	bl	8004822 <__lo0bits>
 8004d60:	9b01      	ldr	r3, [sp, #4]
 8004d62:	6163      	str	r3, [r4, #20]
 8004d64:	3020      	adds	r0, #32
 8004d66:	2201      	movs	r2, #1
 8004d68:	e7e8      	b.n	8004d3c <__d2b+0x64>
 8004d6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004d6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004d72:	6038      	str	r0, [r7, #0]
 8004d74:	6918      	ldr	r0, [r3, #16]
 8004d76:	f7ff fd35 	bl	80047e4 <__hi0bits>
 8004d7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004d7e:	e7e5      	b.n	8004d4c <__d2b+0x74>
 8004d80:	080059f4 	.word	0x080059f4
 8004d84:	08005a05 	.word	0x08005a05

08004d88 <__ssputs_r>:
 8004d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d8c:	688e      	ldr	r6, [r1, #8]
 8004d8e:	461f      	mov	r7, r3
 8004d90:	42be      	cmp	r6, r7
 8004d92:	680b      	ldr	r3, [r1, #0]
 8004d94:	4682      	mov	sl, r0
 8004d96:	460c      	mov	r4, r1
 8004d98:	4690      	mov	r8, r2
 8004d9a:	d82d      	bhi.n	8004df8 <__ssputs_r+0x70>
 8004d9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004da0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004da4:	d026      	beq.n	8004df4 <__ssputs_r+0x6c>
 8004da6:	6965      	ldr	r5, [r4, #20]
 8004da8:	6909      	ldr	r1, [r1, #16]
 8004daa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004dae:	eba3 0901 	sub.w	r9, r3, r1
 8004db2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004db6:	1c7b      	adds	r3, r7, #1
 8004db8:	444b      	add	r3, r9
 8004dba:	106d      	asrs	r5, r5, #1
 8004dbc:	429d      	cmp	r5, r3
 8004dbe:	bf38      	it	cc
 8004dc0:	461d      	movcc	r5, r3
 8004dc2:	0553      	lsls	r3, r2, #21
 8004dc4:	d527      	bpl.n	8004e16 <__ssputs_r+0x8e>
 8004dc6:	4629      	mov	r1, r5
 8004dc8:	f7ff fbd8 	bl	800457c <_malloc_r>
 8004dcc:	4606      	mov	r6, r0
 8004dce:	b360      	cbz	r0, 8004e2a <__ssputs_r+0xa2>
 8004dd0:	6921      	ldr	r1, [r4, #16]
 8004dd2:	464a      	mov	r2, r9
 8004dd4:	f000 fbdc 	bl	8005590 <memcpy>
 8004dd8:	89a3      	ldrh	r3, [r4, #12]
 8004dda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004de2:	81a3      	strh	r3, [r4, #12]
 8004de4:	6126      	str	r6, [r4, #16]
 8004de6:	6165      	str	r5, [r4, #20]
 8004de8:	444e      	add	r6, r9
 8004dea:	eba5 0509 	sub.w	r5, r5, r9
 8004dee:	6026      	str	r6, [r4, #0]
 8004df0:	60a5      	str	r5, [r4, #8]
 8004df2:	463e      	mov	r6, r7
 8004df4:	42be      	cmp	r6, r7
 8004df6:	d900      	bls.n	8004dfa <__ssputs_r+0x72>
 8004df8:	463e      	mov	r6, r7
 8004dfa:	6820      	ldr	r0, [r4, #0]
 8004dfc:	4632      	mov	r2, r6
 8004dfe:	4641      	mov	r1, r8
 8004e00:	f000 fb9c 	bl	800553c <memmove>
 8004e04:	68a3      	ldr	r3, [r4, #8]
 8004e06:	1b9b      	subs	r3, r3, r6
 8004e08:	60a3      	str	r3, [r4, #8]
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	4433      	add	r3, r6
 8004e0e:	6023      	str	r3, [r4, #0]
 8004e10:	2000      	movs	r0, #0
 8004e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e16:	462a      	mov	r2, r5
 8004e18:	f000 fc0c 	bl	8005634 <_realloc_r>
 8004e1c:	4606      	mov	r6, r0
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	d1e0      	bne.n	8004de4 <__ssputs_r+0x5c>
 8004e22:	6921      	ldr	r1, [r4, #16]
 8004e24:	4650      	mov	r0, sl
 8004e26:	f7ff fb35 	bl	8004494 <_free_r>
 8004e2a:	230c      	movs	r3, #12
 8004e2c:	f8ca 3000 	str.w	r3, [sl]
 8004e30:	89a3      	ldrh	r3, [r4, #12]
 8004e32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e36:	81a3      	strh	r3, [r4, #12]
 8004e38:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3c:	e7e9      	b.n	8004e12 <__ssputs_r+0x8a>
	...

08004e40 <_svfiprintf_r>:
 8004e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e44:	4698      	mov	r8, r3
 8004e46:	898b      	ldrh	r3, [r1, #12]
 8004e48:	061b      	lsls	r3, r3, #24
 8004e4a:	b09d      	sub	sp, #116	@ 0x74
 8004e4c:	4607      	mov	r7, r0
 8004e4e:	460d      	mov	r5, r1
 8004e50:	4614      	mov	r4, r2
 8004e52:	d510      	bpl.n	8004e76 <_svfiprintf_r+0x36>
 8004e54:	690b      	ldr	r3, [r1, #16]
 8004e56:	b973      	cbnz	r3, 8004e76 <_svfiprintf_r+0x36>
 8004e58:	2140      	movs	r1, #64	@ 0x40
 8004e5a:	f7ff fb8f 	bl	800457c <_malloc_r>
 8004e5e:	6028      	str	r0, [r5, #0]
 8004e60:	6128      	str	r0, [r5, #16]
 8004e62:	b930      	cbnz	r0, 8004e72 <_svfiprintf_r+0x32>
 8004e64:	230c      	movs	r3, #12
 8004e66:	603b      	str	r3, [r7, #0]
 8004e68:	f04f 30ff 	mov.w	r0, #4294967295
 8004e6c:	b01d      	add	sp, #116	@ 0x74
 8004e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e72:	2340      	movs	r3, #64	@ 0x40
 8004e74:	616b      	str	r3, [r5, #20]
 8004e76:	2300      	movs	r3, #0
 8004e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e7a:	2320      	movs	r3, #32
 8004e7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e80:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e84:	2330      	movs	r3, #48	@ 0x30
 8004e86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005024 <_svfiprintf_r+0x1e4>
 8004e8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e8e:	f04f 0901 	mov.w	r9, #1
 8004e92:	4623      	mov	r3, r4
 8004e94:	469a      	mov	sl, r3
 8004e96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e9a:	b10a      	cbz	r2, 8004ea0 <_svfiprintf_r+0x60>
 8004e9c:	2a25      	cmp	r2, #37	@ 0x25
 8004e9e:	d1f9      	bne.n	8004e94 <_svfiprintf_r+0x54>
 8004ea0:	ebba 0b04 	subs.w	fp, sl, r4
 8004ea4:	d00b      	beq.n	8004ebe <_svfiprintf_r+0x7e>
 8004ea6:	465b      	mov	r3, fp
 8004ea8:	4622      	mov	r2, r4
 8004eaa:	4629      	mov	r1, r5
 8004eac:	4638      	mov	r0, r7
 8004eae:	f7ff ff6b 	bl	8004d88 <__ssputs_r>
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	f000 80a7 	beq.w	8005006 <_svfiprintf_r+0x1c6>
 8004eb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004eba:	445a      	add	r2, fp
 8004ebc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ebe:	f89a 3000 	ldrb.w	r3, [sl]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f000 809f 	beq.w	8005006 <_svfiprintf_r+0x1c6>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f04f 32ff 	mov.w	r2, #4294967295
 8004ece:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ed2:	f10a 0a01 	add.w	sl, sl, #1
 8004ed6:	9304      	str	r3, [sp, #16]
 8004ed8:	9307      	str	r3, [sp, #28]
 8004eda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ede:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ee0:	4654      	mov	r4, sl
 8004ee2:	2205      	movs	r2, #5
 8004ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ee8:	484e      	ldr	r0, [pc, #312]	@ (8005024 <_svfiprintf_r+0x1e4>)
 8004eea:	f7fb f9a9 	bl	8000240 <memchr>
 8004eee:	9a04      	ldr	r2, [sp, #16]
 8004ef0:	b9d8      	cbnz	r0, 8004f2a <_svfiprintf_r+0xea>
 8004ef2:	06d0      	lsls	r0, r2, #27
 8004ef4:	bf44      	itt	mi
 8004ef6:	2320      	movmi	r3, #32
 8004ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004efc:	0711      	lsls	r1, r2, #28
 8004efe:	bf44      	itt	mi
 8004f00:	232b      	movmi	r3, #43	@ 0x2b
 8004f02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f06:	f89a 3000 	ldrb.w	r3, [sl]
 8004f0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f0c:	d015      	beq.n	8004f3a <_svfiprintf_r+0xfa>
 8004f0e:	9a07      	ldr	r2, [sp, #28]
 8004f10:	4654      	mov	r4, sl
 8004f12:	2000      	movs	r0, #0
 8004f14:	f04f 0c0a 	mov.w	ip, #10
 8004f18:	4621      	mov	r1, r4
 8004f1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f1e:	3b30      	subs	r3, #48	@ 0x30
 8004f20:	2b09      	cmp	r3, #9
 8004f22:	d94b      	bls.n	8004fbc <_svfiprintf_r+0x17c>
 8004f24:	b1b0      	cbz	r0, 8004f54 <_svfiprintf_r+0x114>
 8004f26:	9207      	str	r2, [sp, #28]
 8004f28:	e014      	b.n	8004f54 <_svfiprintf_r+0x114>
 8004f2a:	eba0 0308 	sub.w	r3, r0, r8
 8004f2e:	fa09 f303 	lsl.w	r3, r9, r3
 8004f32:	4313      	orrs	r3, r2
 8004f34:	9304      	str	r3, [sp, #16]
 8004f36:	46a2      	mov	sl, r4
 8004f38:	e7d2      	b.n	8004ee0 <_svfiprintf_r+0xa0>
 8004f3a:	9b03      	ldr	r3, [sp, #12]
 8004f3c:	1d19      	adds	r1, r3, #4
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	9103      	str	r1, [sp, #12]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	bfbb      	ittet	lt
 8004f46:	425b      	neglt	r3, r3
 8004f48:	f042 0202 	orrlt.w	r2, r2, #2
 8004f4c:	9307      	strge	r3, [sp, #28]
 8004f4e:	9307      	strlt	r3, [sp, #28]
 8004f50:	bfb8      	it	lt
 8004f52:	9204      	strlt	r2, [sp, #16]
 8004f54:	7823      	ldrb	r3, [r4, #0]
 8004f56:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f58:	d10a      	bne.n	8004f70 <_svfiprintf_r+0x130>
 8004f5a:	7863      	ldrb	r3, [r4, #1]
 8004f5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f5e:	d132      	bne.n	8004fc6 <_svfiprintf_r+0x186>
 8004f60:	9b03      	ldr	r3, [sp, #12]
 8004f62:	1d1a      	adds	r2, r3, #4
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	9203      	str	r2, [sp, #12]
 8004f68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f6c:	3402      	adds	r4, #2
 8004f6e:	9305      	str	r3, [sp, #20]
 8004f70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005034 <_svfiprintf_r+0x1f4>
 8004f74:	7821      	ldrb	r1, [r4, #0]
 8004f76:	2203      	movs	r2, #3
 8004f78:	4650      	mov	r0, sl
 8004f7a:	f7fb f961 	bl	8000240 <memchr>
 8004f7e:	b138      	cbz	r0, 8004f90 <_svfiprintf_r+0x150>
 8004f80:	9b04      	ldr	r3, [sp, #16]
 8004f82:	eba0 000a 	sub.w	r0, r0, sl
 8004f86:	2240      	movs	r2, #64	@ 0x40
 8004f88:	4082      	lsls	r2, r0
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	3401      	adds	r4, #1
 8004f8e:	9304      	str	r3, [sp, #16]
 8004f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f94:	4824      	ldr	r0, [pc, #144]	@ (8005028 <_svfiprintf_r+0x1e8>)
 8004f96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f9a:	2206      	movs	r2, #6
 8004f9c:	f7fb f950 	bl	8000240 <memchr>
 8004fa0:	2800      	cmp	r0, #0
 8004fa2:	d036      	beq.n	8005012 <_svfiprintf_r+0x1d2>
 8004fa4:	4b21      	ldr	r3, [pc, #132]	@ (800502c <_svfiprintf_r+0x1ec>)
 8004fa6:	bb1b      	cbnz	r3, 8004ff0 <_svfiprintf_r+0x1b0>
 8004fa8:	9b03      	ldr	r3, [sp, #12]
 8004faa:	3307      	adds	r3, #7
 8004fac:	f023 0307 	bic.w	r3, r3, #7
 8004fb0:	3308      	adds	r3, #8
 8004fb2:	9303      	str	r3, [sp, #12]
 8004fb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fb6:	4433      	add	r3, r6
 8004fb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fba:	e76a      	b.n	8004e92 <_svfiprintf_r+0x52>
 8004fbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8004fc0:	460c      	mov	r4, r1
 8004fc2:	2001      	movs	r0, #1
 8004fc4:	e7a8      	b.n	8004f18 <_svfiprintf_r+0xd8>
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	3401      	adds	r4, #1
 8004fca:	9305      	str	r3, [sp, #20]
 8004fcc:	4619      	mov	r1, r3
 8004fce:	f04f 0c0a 	mov.w	ip, #10
 8004fd2:	4620      	mov	r0, r4
 8004fd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fd8:	3a30      	subs	r2, #48	@ 0x30
 8004fda:	2a09      	cmp	r2, #9
 8004fdc:	d903      	bls.n	8004fe6 <_svfiprintf_r+0x1a6>
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d0c6      	beq.n	8004f70 <_svfiprintf_r+0x130>
 8004fe2:	9105      	str	r1, [sp, #20]
 8004fe4:	e7c4      	b.n	8004f70 <_svfiprintf_r+0x130>
 8004fe6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fea:	4604      	mov	r4, r0
 8004fec:	2301      	movs	r3, #1
 8004fee:	e7f0      	b.n	8004fd2 <_svfiprintf_r+0x192>
 8004ff0:	ab03      	add	r3, sp, #12
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	462a      	mov	r2, r5
 8004ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8005030 <_svfiprintf_r+0x1f0>)
 8004ff8:	a904      	add	r1, sp, #16
 8004ffa:	4638      	mov	r0, r7
 8004ffc:	f7fd ff04 	bl	8002e08 <_printf_float>
 8005000:	1c42      	adds	r2, r0, #1
 8005002:	4606      	mov	r6, r0
 8005004:	d1d6      	bne.n	8004fb4 <_svfiprintf_r+0x174>
 8005006:	89ab      	ldrh	r3, [r5, #12]
 8005008:	065b      	lsls	r3, r3, #25
 800500a:	f53f af2d 	bmi.w	8004e68 <_svfiprintf_r+0x28>
 800500e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005010:	e72c      	b.n	8004e6c <_svfiprintf_r+0x2c>
 8005012:	ab03      	add	r3, sp, #12
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	462a      	mov	r2, r5
 8005018:	4b05      	ldr	r3, [pc, #20]	@ (8005030 <_svfiprintf_r+0x1f0>)
 800501a:	a904      	add	r1, sp, #16
 800501c:	4638      	mov	r0, r7
 800501e:	f7fe f97b 	bl	8003318 <_printf_i>
 8005022:	e7ed      	b.n	8005000 <_svfiprintf_r+0x1c0>
 8005024:	08005a5e 	.word	0x08005a5e
 8005028:	08005a68 	.word	0x08005a68
 800502c:	08002e09 	.word	0x08002e09
 8005030:	08004d89 	.word	0x08004d89
 8005034:	08005a64 	.word	0x08005a64

08005038 <__sfputc_r>:
 8005038:	6893      	ldr	r3, [r2, #8]
 800503a:	3b01      	subs	r3, #1
 800503c:	2b00      	cmp	r3, #0
 800503e:	b410      	push	{r4}
 8005040:	6093      	str	r3, [r2, #8]
 8005042:	da08      	bge.n	8005056 <__sfputc_r+0x1e>
 8005044:	6994      	ldr	r4, [r2, #24]
 8005046:	42a3      	cmp	r3, r4
 8005048:	db01      	blt.n	800504e <__sfputc_r+0x16>
 800504a:	290a      	cmp	r1, #10
 800504c:	d103      	bne.n	8005056 <__sfputc_r+0x1e>
 800504e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005052:	f000 b9df 	b.w	8005414 <__swbuf_r>
 8005056:	6813      	ldr	r3, [r2, #0]
 8005058:	1c58      	adds	r0, r3, #1
 800505a:	6010      	str	r0, [r2, #0]
 800505c:	7019      	strb	r1, [r3, #0]
 800505e:	4608      	mov	r0, r1
 8005060:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005064:	4770      	bx	lr

08005066 <__sfputs_r>:
 8005066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005068:	4606      	mov	r6, r0
 800506a:	460f      	mov	r7, r1
 800506c:	4614      	mov	r4, r2
 800506e:	18d5      	adds	r5, r2, r3
 8005070:	42ac      	cmp	r4, r5
 8005072:	d101      	bne.n	8005078 <__sfputs_r+0x12>
 8005074:	2000      	movs	r0, #0
 8005076:	e007      	b.n	8005088 <__sfputs_r+0x22>
 8005078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800507c:	463a      	mov	r2, r7
 800507e:	4630      	mov	r0, r6
 8005080:	f7ff ffda 	bl	8005038 <__sfputc_r>
 8005084:	1c43      	adds	r3, r0, #1
 8005086:	d1f3      	bne.n	8005070 <__sfputs_r+0xa>
 8005088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800508c <_vfiprintf_r>:
 800508c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005090:	460d      	mov	r5, r1
 8005092:	b09d      	sub	sp, #116	@ 0x74
 8005094:	4614      	mov	r4, r2
 8005096:	4698      	mov	r8, r3
 8005098:	4606      	mov	r6, r0
 800509a:	b118      	cbz	r0, 80050a4 <_vfiprintf_r+0x18>
 800509c:	6a03      	ldr	r3, [r0, #32]
 800509e:	b90b      	cbnz	r3, 80050a4 <_vfiprintf_r+0x18>
 80050a0:	f7fe fae4 	bl	800366c <__sinit>
 80050a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050a6:	07d9      	lsls	r1, r3, #31
 80050a8:	d405      	bmi.n	80050b6 <_vfiprintf_r+0x2a>
 80050aa:	89ab      	ldrh	r3, [r5, #12]
 80050ac:	059a      	lsls	r2, r3, #22
 80050ae:	d402      	bmi.n	80050b6 <_vfiprintf_r+0x2a>
 80050b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050b2:	f7fe fc06 	bl	80038c2 <__retarget_lock_acquire_recursive>
 80050b6:	89ab      	ldrh	r3, [r5, #12]
 80050b8:	071b      	lsls	r3, r3, #28
 80050ba:	d501      	bpl.n	80050c0 <_vfiprintf_r+0x34>
 80050bc:	692b      	ldr	r3, [r5, #16]
 80050be:	b99b      	cbnz	r3, 80050e8 <_vfiprintf_r+0x5c>
 80050c0:	4629      	mov	r1, r5
 80050c2:	4630      	mov	r0, r6
 80050c4:	f000 f9e4 	bl	8005490 <__swsetup_r>
 80050c8:	b170      	cbz	r0, 80050e8 <_vfiprintf_r+0x5c>
 80050ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050cc:	07dc      	lsls	r4, r3, #31
 80050ce:	d504      	bpl.n	80050da <_vfiprintf_r+0x4e>
 80050d0:	f04f 30ff 	mov.w	r0, #4294967295
 80050d4:	b01d      	add	sp, #116	@ 0x74
 80050d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050da:	89ab      	ldrh	r3, [r5, #12]
 80050dc:	0598      	lsls	r0, r3, #22
 80050de:	d4f7      	bmi.n	80050d0 <_vfiprintf_r+0x44>
 80050e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050e2:	f7fe fbef 	bl	80038c4 <__retarget_lock_release_recursive>
 80050e6:	e7f3      	b.n	80050d0 <_vfiprintf_r+0x44>
 80050e8:	2300      	movs	r3, #0
 80050ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80050ec:	2320      	movs	r3, #32
 80050ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80050f6:	2330      	movs	r3, #48	@ 0x30
 80050f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80052a8 <_vfiprintf_r+0x21c>
 80050fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005100:	f04f 0901 	mov.w	r9, #1
 8005104:	4623      	mov	r3, r4
 8005106:	469a      	mov	sl, r3
 8005108:	f813 2b01 	ldrb.w	r2, [r3], #1
 800510c:	b10a      	cbz	r2, 8005112 <_vfiprintf_r+0x86>
 800510e:	2a25      	cmp	r2, #37	@ 0x25
 8005110:	d1f9      	bne.n	8005106 <_vfiprintf_r+0x7a>
 8005112:	ebba 0b04 	subs.w	fp, sl, r4
 8005116:	d00b      	beq.n	8005130 <_vfiprintf_r+0xa4>
 8005118:	465b      	mov	r3, fp
 800511a:	4622      	mov	r2, r4
 800511c:	4629      	mov	r1, r5
 800511e:	4630      	mov	r0, r6
 8005120:	f7ff ffa1 	bl	8005066 <__sfputs_r>
 8005124:	3001      	adds	r0, #1
 8005126:	f000 80a7 	beq.w	8005278 <_vfiprintf_r+0x1ec>
 800512a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800512c:	445a      	add	r2, fp
 800512e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005130:	f89a 3000 	ldrb.w	r3, [sl]
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 809f 	beq.w	8005278 <_vfiprintf_r+0x1ec>
 800513a:	2300      	movs	r3, #0
 800513c:	f04f 32ff 	mov.w	r2, #4294967295
 8005140:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005144:	f10a 0a01 	add.w	sl, sl, #1
 8005148:	9304      	str	r3, [sp, #16]
 800514a:	9307      	str	r3, [sp, #28]
 800514c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005150:	931a      	str	r3, [sp, #104]	@ 0x68
 8005152:	4654      	mov	r4, sl
 8005154:	2205      	movs	r2, #5
 8005156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800515a:	4853      	ldr	r0, [pc, #332]	@ (80052a8 <_vfiprintf_r+0x21c>)
 800515c:	f7fb f870 	bl	8000240 <memchr>
 8005160:	9a04      	ldr	r2, [sp, #16]
 8005162:	b9d8      	cbnz	r0, 800519c <_vfiprintf_r+0x110>
 8005164:	06d1      	lsls	r1, r2, #27
 8005166:	bf44      	itt	mi
 8005168:	2320      	movmi	r3, #32
 800516a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800516e:	0713      	lsls	r3, r2, #28
 8005170:	bf44      	itt	mi
 8005172:	232b      	movmi	r3, #43	@ 0x2b
 8005174:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005178:	f89a 3000 	ldrb.w	r3, [sl]
 800517c:	2b2a      	cmp	r3, #42	@ 0x2a
 800517e:	d015      	beq.n	80051ac <_vfiprintf_r+0x120>
 8005180:	9a07      	ldr	r2, [sp, #28]
 8005182:	4654      	mov	r4, sl
 8005184:	2000      	movs	r0, #0
 8005186:	f04f 0c0a 	mov.w	ip, #10
 800518a:	4621      	mov	r1, r4
 800518c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005190:	3b30      	subs	r3, #48	@ 0x30
 8005192:	2b09      	cmp	r3, #9
 8005194:	d94b      	bls.n	800522e <_vfiprintf_r+0x1a2>
 8005196:	b1b0      	cbz	r0, 80051c6 <_vfiprintf_r+0x13a>
 8005198:	9207      	str	r2, [sp, #28]
 800519a:	e014      	b.n	80051c6 <_vfiprintf_r+0x13a>
 800519c:	eba0 0308 	sub.w	r3, r0, r8
 80051a0:	fa09 f303 	lsl.w	r3, r9, r3
 80051a4:	4313      	orrs	r3, r2
 80051a6:	9304      	str	r3, [sp, #16]
 80051a8:	46a2      	mov	sl, r4
 80051aa:	e7d2      	b.n	8005152 <_vfiprintf_r+0xc6>
 80051ac:	9b03      	ldr	r3, [sp, #12]
 80051ae:	1d19      	adds	r1, r3, #4
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	9103      	str	r1, [sp, #12]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bfbb      	ittet	lt
 80051b8:	425b      	neglt	r3, r3
 80051ba:	f042 0202 	orrlt.w	r2, r2, #2
 80051be:	9307      	strge	r3, [sp, #28]
 80051c0:	9307      	strlt	r3, [sp, #28]
 80051c2:	bfb8      	it	lt
 80051c4:	9204      	strlt	r2, [sp, #16]
 80051c6:	7823      	ldrb	r3, [r4, #0]
 80051c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80051ca:	d10a      	bne.n	80051e2 <_vfiprintf_r+0x156>
 80051cc:	7863      	ldrb	r3, [r4, #1]
 80051ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80051d0:	d132      	bne.n	8005238 <_vfiprintf_r+0x1ac>
 80051d2:	9b03      	ldr	r3, [sp, #12]
 80051d4:	1d1a      	adds	r2, r3, #4
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	9203      	str	r2, [sp, #12]
 80051da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051de:	3402      	adds	r4, #2
 80051e0:	9305      	str	r3, [sp, #20]
 80051e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80052b8 <_vfiprintf_r+0x22c>
 80051e6:	7821      	ldrb	r1, [r4, #0]
 80051e8:	2203      	movs	r2, #3
 80051ea:	4650      	mov	r0, sl
 80051ec:	f7fb f828 	bl	8000240 <memchr>
 80051f0:	b138      	cbz	r0, 8005202 <_vfiprintf_r+0x176>
 80051f2:	9b04      	ldr	r3, [sp, #16]
 80051f4:	eba0 000a 	sub.w	r0, r0, sl
 80051f8:	2240      	movs	r2, #64	@ 0x40
 80051fa:	4082      	lsls	r2, r0
 80051fc:	4313      	orrs	r3, r2
 80051fe:	3401      	adds	r4, #1
 8005200:	9304      	str	r3, [sp, #16]
 8005202:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005206:	4829      	ldr	r0, [pc, #164]	@ (80052ac <_vfiprintf_r+0x220>)
 8005208:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800520c:	2206      	movs	r2, #6
 800520e:	f7fb f817 	bl	8000240 <memchr>
 8005212:	2800      	cmp	r0, #0
 8005214:	d03f      	beq.n	8005296 <_vfiprintf_r+0x20a>
 8005216:	4b26      	ldr	r3, [pc, #152]	@ (80052b0 <_vfiprintf_r+0x224>)
 8005218:	bb1b      	cbnz	r3, 8005262 <_vfiprintf_r+0x1d6>
 800521a:	9b03      	ldr	r3, [sp, #12]
 800521c:	3307      	adds	r3, #7
 800521e:	f023 0307 	bic.w	r3, r3, #7
 8005222:	3308      	adds	r3, #8
 8005224:	9303      	str	r3, [sp, #12]
 8005226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005228:	443b      	add	r3, r7
 800522a:	9309      	str	r3, [sp, #36]	@ 0x24
 800522c:	e76a      	b.n	8005104 <_vfiprintf_r+0x78>
 800522e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005232:	460c      	mov	r4, r1
 8005234:	2001      	movs	r0, #1
 8005236:	e7a8      	b.n	800518a <_vfiprintf_r+0xfe>
 8005238:	2300      	movs	r3, #0
 800523a:	3401      	adds	r4, #1
 800523c:	9305      	str	r3, [sp, #20]
 800523e:	4619      	mov	r1, r3
 8005240:	f04f 0c0a 	mov.w	ip, #10
 8005244:	4620      	mov	r0, r4
 8005246:	f810 2b01 	ldrb.w	r2, [r0], #1
 800524a:	3a30      	subs	r2, #48	@ 0x30
 800524c:	2a09      	cmp	r2, #9
 800524e:	d903      	bls.n	8005258 <_vfiprintf_r+0x1cc>
 8005250:	2b00      	cmp	r3, #0
 8005252:	d0c6      	beq.n	80051e2 <_vfiprintf_r+0x156>
 8005254:	9105      	str	r1, [sp, #20]
 8005256:	e7c4      	b.n	80051e2 <_vfiprintf_r+0x156>
 8005258:	fb0c 2101 	mla	r1, ip, r1, r2
 800525c:	4604      	mov	r4, r0
 800525e:	2301      	movs	r3, #1
 8005260:	e7f0      	b.n	8005244 <_vfiprintf_r+0x1b8>
 8005262:	ab03      	add	r3, sp, #12
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	462a      	mov	r2, r5
 8005268:	4b12      	ldr	r3, [pc, #72]	@ (80052b4 <_vfiprintf_r+0x228>)
 800526a:	a904      	add	r1, sp, #16
 800526c:	4630      	mov	r0, r6
 800526e:	f7fd fdcb 	bl	8002e08 <_printf_float>
 8005272:	4607      	mov	r7, r0
 8005274:	1c78      	adds	r0, r7, #1
 8005276:	d1d6      	bne.n	8005226 <_vfiprintf_r+0x19a>
 8005278:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800527a:	07d9      	lsls	r1, r3, #31
 800527c:	d405      	bmi.n	800528a <_vfiprintf_r+0x1fe>
 800527e:	89ab      	ldrh	r3, [r5, #12]
 8005280:	059a      	lsls	r2, r3, #22
 8005282:	d402      	bmi.n	800528a <_vfiprintf_r+0x1fe>
 8005284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005286:	f7fe fb1d 	bl	80038c4 <__retarget_lock_release_recursive>
 800528a:	89ab      	ldrh	r3, [r5, #12]
 800528c:	065b      	lsls	r3, r3, #25
 800528e:	f53f af1f 	bmi.w	80050d0 <_vfiprintf_r+0x44>
 8005292:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005294:	e71e      	b.n	80050d4 <_vfiprintf_r+0x48>
 8005296:	ab03      	add	r3, sp, #12
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	462a      	mov	r2, r5
 800529c:	4b05      	ldr	r3, [pc, #20]	@ (80052b4 <_vfiprintf_r+0x228>)
 800529e:	a904      	add	r1, sp, #16
 80052a0:	4630      	mov	r0, r6
 80052a2:	f7fe f839 	bl	8003318 <_printf_i>
 80052a6:	e7e4      	b.n	8005272 <_vfiprintf_r+0x1e6>
 80052a8:	08005a5e 	.word	0x08005a5e
 80052ac:	08005a68 	.word	0x08005a68
 80052b0:	08002e09 	.word	0x08002e09
 80052b4:	08005067 	.word	0x08005067
 80052b8:	08005a64 	.word	0x08005a64

080052bc <__sflush_r>:
 80052bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052c4:	0716      	lsls	r6, r2, #28
 80052c6:	4605      	mov	r5, r0
 80052c8:	460c      	mov	r4, r1
 80052ca:	d454      	bmi.n	8005376 <__sflush_r+0xba>
 80052cc:	684b      	ldr	r3, [r1, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	dc02      	bgt.n	80052d8 <__sflush_r+0x1c>
 80052d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	dd48      	ble.n	800536a <__sflush_r+0xae>
 80052d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052da:	2e00      	cmp	r6, #0
 80052dc:	d045      	beq.n	800536a <__sflush_r+0xae>
 80052de:	2300      	movs	r3, #0
 80052e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052e4:	682f      	ldr	r7, [r5, #0]
 80052e6:	6a21      	ldr	r1, [r4, #32]
 80052e8:	602b      	str	r3, [r5, #0]
 80052ea:	d030      	beq.n	800534e <__sflush_r+0x92>
 80052ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052ee:	89a3      	ldrh	r3, [r4, #12]
 80052f0:	0759      	lsls	r1, r3, #29
 80052f2:	d505      	bpl.n	8005300 <__sflush_r+0x44>
 80052f4:	6863      	ldr	r3, [r4, #4]
 80052f6:	1ad2      	subs	r2, r2, r3
 80052f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052fa:	b10b      	cbz	r3, 8005300 <__sflush_r+0x44>
 80052fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052fe:	1ad2      	subs	r2, r2, r3
 8005300:	2300      	movs	r3, #0
 8005302:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005304:	6a21      	ldr	r1, [r4, #32]
 8005306:	4628      	mov	r0, r5
 8005308:	47b0      	blx	r6
 800530a:	1c43      	adds	r3, r0, #1
 800530c:	89a3      	ldrh	r3, [r4, #12]
 800530e:	d106      	bne.n	800531e <__sflush_r+0x62>
 8005310:	6829      	ldr	r1, [r5, #0]
 8005312:	291d      	cmp	r1, #29
 8005314:	d82b      	bhi.n	800536e <__sflush_r+0xb2>
 8005316:	4a2a      	ldr	r2, [pc, #168]	@ (80053c0 <__sflush_r+0x104>)
 8005318:	40ca      	lsrs	r2, r1
 800531a:	07d6      	lsls	r6, r2, #31
 800531c:	d527      	bpl.n	800536e <__sflush_r+0xb2>
 800531e:	2200      	movs	r2, #0
 8005320:	6062      	str	r2, [r4, #4]
 8005322:	04d9      	lsls	r1, r3, #19
 8005324:	6922      	ldr	r2, [r4, #16]
 8005326:	6022      	str	r2, [r4, #0]
 8005328:	d504      	bpl.n	8005334 <__sflush_r+0x78>
 800532a:	1c42      	adds	r2, r0, #1
 800532c:	d101      	bne.n	8005332 <__sflush_r+0x76>
 800532e:	682b      	ldr	r3, [r5, #0]
 8005330:	b903      	cbnz	r3, 8005334 <__sflush_r+0x78>
 8005332:	6560      	str	r0, [r4, #84]	@ 0x54
 8005334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005336:	602f      	str	r7, [r5, #0]
 8005338:	b1b9      	cbz	r1, 800536a <__sflush_r+0xae>
 800533a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800533e:	4299      	cmp	r1, r3
 8005340:	d002      	beq.n	8005348 <__sflush_r+0x8c>
 8005342:	4628      	mov	r0, r5
 8005344:	f7ff f8a6 	bl	8004494 <_free_r>
 8005348:	2300      	movs	r3, #0
 800534a:	6363      	str	r3, [r4, #52]	@ 0x34
 800534c:	e00d      	b.n	800536a <__sflush_r+0xae>
 800534e:	2301      	movs	r3, #1
 8005350:	4628      	mov	r0, r5
 8005352:	47b0      	blx	r6
 8005354:	4602      	mov	r2, r0
 8005356:	1c50      	adds	r0, r2, #1
 8005358:	d1c9      	bne.n	80052ee <__sflush_r+0x32>
 800535a:	682b      	ldr	r3, [r5, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0c6      	beq.n	80052ee <__sflush_r+0x32>
 8005360:	2b1d      	cmp	r3, #29
 8005362:	d001      	beq.n	8005368 <__sflush_r+0xac>
 8005364:	2b16      	cmp	r3, #22
 8005366:	d11e      	bne.n	80053a6 <__sflush_r+0xea>
 8005368:	602f      	str	r7, [r5, #0]
 800536a:	2000      	movs	r0, #0
 800536c:	e022      	b.n	80053b4 <__sflush_r+0xf8>
 800536e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005372:	b21b      	sxth	r3, r3
 8005374:	e01b      	b.n	80053ae <__sflush_r+0xf2>
 8005376:	690f      	ldr	r7, [r1, #16]
 8005378:	2f00      	cmp	r7, #0
 800537a:	d0f6      	beq.n	800536a <__sflush_r+0xae>
 800537c:	0793      	lsls	r3, r2, #30
 800537e:	680e      	ldr	r6, [r1, #0]
 8005380:	bf08      	it	eq
 8005382:	694b      	ldreq	r3, [r1, #20]
 8005384:	600f      	str	r7, [r1, #0]
 8005386:	bf18      	it	ne
 8005388:	2300      	movne	r3, #0
 800538a:	eba6 0807 	sub.w	r8, r6, r7
 800538e:	608b      	str	r3, [r1, #8]
 8005390:	f1b8 0f00 	cmp.w	r8, #0
 8005394:	dde9      	ble.n	800536a <__sflush_r+0xae>
 8005396:	6a21      	ldr	r1, [r4, #32]
 8005398:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800539a:	4643      	mov	r3, r8
 800539c:	463a      	mov	r2, r7
 800539e:	4628      	mov	r0, r5
 80053a0:	47b0      	blx	r6
 80053a2:	2800      	cmp	r0, #0
 80053a4:	dc08      	bgt.n	80053b8 <__sflush_r+0xfc>
 80053a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053ae:	81a3      	strh	r3, [r4, #12]
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295
 80053b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b8:	4407      	add	r7, r0
 80053ba:	eba8 0800 	sub.w	r8, r8, r0
 80053be:	e7e7      	b.n	8005390 <__sflush_r+0xd4>
 80053c0:	20400001 	.word	0x20400001

080053c4 <_fflush_r>:
 80053c4:	b538      	push	{r3, r4, r5, lr}
 80053c6:	690b      	ldr	r3, [r1, #16]
 80053c8:	4605      	mov	r5, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	b913      	cbnz	r3, 80053d4 <_fflush_r+0x10>
 80053ce:	2500      	movs	r5, #0
 80053d0:	4628      	mov	r0, r5
 80053d2:	bd38      	pop	{r3, r4, r5, pc}
 80053d4:	b118      	cbz	r0, 80053de <_fflush_r+0x1a>
 80053d6:	6a03      	ldr	r3, [r0, #32]
 80053d8:	b90b      	cbnz	r3, 80053de <_fflush_r+0x1a>
 80053da:	f7fe f947 	bl	800366c <__sinit>
 80053de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0f3      	beq.n	80053ce <_fflush_r+0xa>
 80053e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053e8:	07d0      	lsls	r0, r2, #31
 80053ea:	d404      	bmi.n	80053f6 <_fflush_r+0x32>
 80053ec:	0599      	lsls	r1, r3, #22
 80053ee:	d402      	bmi.n	80053f6 <_fflush_r+0x32>
 80053f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053f2:	f7fe fa66 	bl	80038c2 <__retarget_lock_acquire_recursive>
 80053f6:	4628      	mov	r0, r5
 80053f8:	4621      	mov	r1, r4
 80053fa:	f7ff ff5f 	bl	80052bc <__sflush_r>
 80053fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005400:	07da      	lsls	r2, r3, #31
 8005402:	4605      	mov	r5, r0
 8005404:	d4e4      	bmi.n	80053d0 <_fflush_r+0xc>
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	059b      	lsls	r3, r3, #22
 800540a:	d4e1      	bmi.n	80053d0 <_fflush_r+0xc>
 800540c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800540e:	f7fe fa59 	bl	80038c4 <__retarget_lock_release_recursive>
 8005412:	e7dd      	b.n	80053d0 <_fflush_r+0xc>

08005414 <__swbuf_r>:
 8005414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005416:	460e      	mov	r6, r1
 8005418:	4614      	mov	r4, r2
 800541a:	4605      	mov	r5, r0
 800541c:	b118      	cbz	r0, 8005426 <__swbuf_r+0x12>
 800541e:	6a03      	ldr	r3, [r0, #32]
 8005420:	b90b      	cbnz	r3, 8005426 <__swbuf_r+0x12>
 8005422:	f7fe f923 	bl	800366c <__sinit>
 8005426:	69a3      	ldr	r3, [r4, #24]
 8005428:	60a3      	str	r3, [r4, #8]
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	071a      	lsls	r2, r3, #28
 800542e:	d501      	bpl.n	8005434 <__swbuf_r+0x20>
 8005430:	6923      	ldr	r3, [r4, #16]
 8005432:	b943      	cbnz	r3, 8005446 <__swbuf_r+0x32>
 8005434:	4621      	mov	r1, r4
 8005436:	4628      	mov	r0, r5
 8005438:	f000 f82a 	bl	8005490 <__swsetup_r>
 800543c:	b118      	cbz	r0, 8005446 <__swbuf_r+0x32>
 800543e:	f04f 37ff 	mov.w	r7, #4294967295
 8005442:	4638      	mov	r0, r7
 8005444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	6922      	ldr	r2, [r4, #16]
 800544a:	1a98      	subs	r0, r3, r2
 800544c:	6963      	ldr	r3, [r4, #20]
 800544e:	b2f6      	uxtb	r6, r6
 8005450:	4283      	cmp	r3, r0
 8005452:	4637      	mov	r7, r6
 8005454:	dc05      	bgt.n	8005462 <__swbuf_r+0x4e>
 8005456:	4621      	mov	r1, r4
 8005458:	4628      	mov	r0, r5
 800545a:	f7ff ffb3 	bl	80053c4 <_fflush_r>
 800545e:	2800      	cmp	r0, #0
 8005460:	d1ed      	bne.n	800543e <__swbuf_r+0x2a>
 8005462:	68a3      	ldr	r3, [r4, #8]
 8005464:	3b01      	subs	r3, #1
 8005466:	60a3      	str	r3, [r4, #8]
 8005468:	6823      	ldr	r3, [r4, #0]
 800546a:	1c5a      	adds	r2, r3, #1
 800546c:	6022      	str	r2, [r4, #0]
 800546e:	701e      	strb	r6, [r3, #0]
 8005470:	6962      	ldr	r2, [r4, #20]
 8005472:	1c43      	adds	r3, r0, #1
 8005474:	429a      	cmp	r2, r3
 8005476:	d004      	beq.n	8005482 <__swbuf_r+0x6e>
 8005478:	89a3      	ldrh	r3, [r4, #12]
 800547a:	07db      	lsls	r3, r3, #31
 800547c:	d5e1      	bpl.n	8005442 <__swbuf_r+0x2e>
 800547e:	2e0a      	cmp	r6, #10
 8005480:	d1df      	bne.n	8005442 <__swbuf_r+0x2e>
 8005482:	4621      	mov	r1, r4
 8005484:	4628      	mov	r0, r5
 8005486:	f7ff ff9d 	bl	80053c4 <_fflush_r>
 800548a:	2800      	cmp	r0, #0
 800548c:	d0d9      	beq.n	8005442 <__swbuf_r+0x2e>
 800548e:	e7d6      	b.n	800543e <__swbuf_r+0x2a>

08005490 <__swsetup_r>:
 8005490:	b538      	push	{r3, r4, r5, lr}
 8005492:	4b29      	ldr	r3, [pc, #164]	@ (8005538 <__swsetup_r+0xa8>)
 8005494:	4605      	mov	r5, r0
 8005496:	6818      	ldr	r0, [r3, #0]
 8005498:	460c      	mov	r4, r1
 800549a:	b118      	cbz	r0, 80054a4 <__swsetup_r+0x14>
 800549c:	6a03      	ldr	r3, [r0, #32]
 800549e:	b90b      	cbnz	r3, 80054a4 <__swsetup_r+0x14>
 80054a0:	f7fe f8e4 	bl	800366c <__sinit>
 80054a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054a8:	0719      	lsls	r1, r3, #28
 80054aa:	d422      	bmi.n	80054f2 <__swsetup_r+0x62>
 80054ac:	06da      	lsls	r2, r3, #27
 80054ae:	d407      	bmi.n	80054c0 <__swsetup_r+0x30>
 80054b0:	2209      	movs	r2, #9
 80054b2:	602a      	str	r2, [r5, #0]
 80054b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054b8:	81a3      	strh	r3, [r4, #12]
 80054ba:	f04f 30ff 	mov.w	r0, #4294967295
 80054be:	e033      	b.n	8005528 <__swsetup_r+0x98>
 80054c0:	0758      	lsls	r0, r3, #29
 80054c2:	d512      	bpl.n	80054ea <__swsetup_r+0x5a>
 80054c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80054c6:	b141      	cbz	r1, 80054da <__swsetup_r+0x4a>
 80054c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054cc:	4299      	cmp	r1, r3
 80054ce:	d002      	beq.n	80054d6 <__swsetup_r+0x46>
 80054d0:	4628      	mov	r0, r5
 80054d2:	f7fe ffdf 	bl	8004494 <_free_r>
 80054d6:	2300      	movs	r3, #0
 80054d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80054da:	89a3      	ldrh	r3, [r4, #12]
 80054dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80054e0:	81a3      	strh	r3, [r4, #12]
 80054e2:	2300      	movs	r3, #0
 80054e4:	6063      	str	r3, [r4, #4]
 80054e6:	6923      	ldr	r3, [r4, #16]
 80054e8:	6023      	str	r3, [r4, #0]
 80054ea:	89a3      	ldrh	r3, [r4, #12]
 80054ec:	f043 0308 	orr.w	r3, r3, #8
 80054f0:	81a3      	strh	r3, [r4, #12]
 80054f2:	6923      	ldr	r3, [r4, #16]
 80054f4:	b94b      	cbnz	r3, 800550a <__swsetup_r+0x7a>
 80054f6:	89a3      	ldrh	r3, [r4, #12]
 80054f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80054fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005500:	d003      	beq.n	800550a <__swsetup_r+0x7a>
 8005502:	4621      	mov	r1, r4
 8005504:	4628      	mov	r0, r5
 8005506:	f000 f909 	bl	800571c <__smakebuf_r>
 800550a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800550e:	f013 0201 	ands.w	r2, r3, #1
 8005512:	d00a      	beq.n	800552a <__swsetup_r+0x9a>
 8005514:	2200      	movs	r2, #0
 8005516:	60a2      	str	r2, [r4, #8]
 8005518:	6962      	ldr	r2, [r4, #20]
 800551a:	4252      	negs	r2, r2
 800551c:	61a2      	str	r2, [r4, #24]
 800551e:	6922      	ldr	r2, [r4, #16]
 8005520:	b942      	cbnz	r2, 8005534 <__swsetup_r+0xa4>
 8005522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005526:	d1c5      	bne.n	80054b4 <__swsetup_r+0x24>
 8005528:	bd38      	pop	{r3, r4, r5, pc}
 800552a:	0799      	lsls	r1, r3, #30
 800552c:	bf58      	it	pl
 800552e:	6962      	ldrpl	r2, [r4, #20]
 8005530:	60a2      	str	r2, [r4, #8]
 8005532:	e7f4      	b.n	800551e <__swsetup_r+0x8e>
 8005534:	2000      	movs	r0, #0
 8005536:	e7f7      	b.n	8005528 <__swsetup_r+0x98>
 8005538:	20000018 	.word	0x20000018

0800553c <memmove>:
 800553c:	4288      	cmp	r0, r1
 800553e:	b510      	push	{r4, lr}
 8005540:	eb01 0402 	add.w	r4, r1, r2
 8005544:	d902      	bls.n	800554c <memmove+0x10>
 8005546:	4284      	cmp	r4, r0
 8005548:	4623      	mov	r3, r4
 800554a:	d807      	bhi.n	800555c <memmove+0x20>
 800554c:	1e43      	subs	r3, r0, #1
 800554e:	42a1      	cmp	r1, r4
 8005550:	d008      	beq.n	8005564 <memmove+0x28>
 8005552:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005556:	f803 2f01 	strb.w	r2, [r3, #1]!
 800555a:	e7f8      	b.n	800554e <memmove+0x12>
 800555c:	4402      	add	r2, r0
 800555e:	4601      	mov	r1, r0
 8005560:	428a      	cmp	r2, r1
 8005562:	d100      	bne.n	8005566 <memmove+0x2a>
 8005564:	bd10      	pop	{r4, pc}
 8005566:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800556a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800556e:	e7f7      	b.n	8005560 <memmove+0x24>

08005570 <_sbrk_r>:
 8005570:	b538      	push	{r3, r4, r5, lr}
 8005572:	4d06      	ldr	r5, [pc, #24]	@ (800558c <_sbrk_r+0x1c>)
 8005574:	2300      	movs	r3, #0
 8005576:	4604      	mov	r4, r0
 8005578:	4608      	mov	r0, r1
 800557a:	602b      	str	r3, [r5, #0]
 800557c:	f7fb fb02 	bl	8000b84 <_sbrk>
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	d102      	bne.n	800558a <_sbrk_r+0x1a>
 8005584:	682b      	ldr	r3, [r5, #0]
 8005586:	b103      	cbz	r3, 800558a <_sbrk_r+0x1a>
 8005588:	6023      	str	r3, [r4, #0]
 800558a:	bd38      	pop	{r3, r4, r5, pc}
 800558c:	2000043c 	.word	0x2000043c

08005590 <memcpy>:
 8005590:	440a      	add	r2, r1
 8005592:	4291      	cmp	r1, r2
 8005594:	f100 33ff 	add.w	r3, r0, #4294967295
 8005598:	d100      	bne.n	800559c <memcpy+0xc>
 800559a:	4770      	bx	lr
 800559c:	b510      	push	{r4, lr}
 800559e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055a6:	4291      	cmp	r1, r2
 80055a8:	d1f9      	bne.n	800559e <memcpy+0xe>
 80055aa:	bd10      	pop	{r4, pc}

080055ac <__assert_func>:
 80055ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80055ae:	4614      	mov	r4, r2
 80055b0:	461a      	mov	r2, r3
 80055b2:	4b09      	ldr	r3, [pc, #36]	@ (80055d8 <__assert_func+0x2c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4605      	mov	r5, r0
 80055b8:	68d8      	ldr	r0, [r3, #12]
 80055ba:	b14c      	cbz	r4, 80055d0 <__assert_func+0x24>
 80055bc:	4b07      	ldr	r3, [pc, #28]	@ (80055dc <__assert_func+0x30>)
 80055be:	9100      	str	r1, [sp, #0]
 80055c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80055c4:	4906      	ldr	r1, [pc, #24]	@ (80055e0 <__assert_func+0x34>)
 80055c6:	462b      	mov	r3, r5
 80055c8:	f000 f870 	bl	80056ac <fiprintf>
 80055cc:	f000 f904 	bl	80057d8 <abort>
 80055d0:	4b04      	ldr	r3, [pc, #16]	@ (80055e4 <__assert_func+0x38>)
 80055d2:	461c      	mov	r4, r3
 80055d4:	e7f3      	b.n	80055be <__assert_func+0x12>
 80055d6:	bf00      	nop
 80055d8:	20000018 	.word	0x20000018
 80055dc:	08005a79 	.word	0x08005a79
 80055e0:	08005a86 	.word	0x08005a86
 80055e4:	08005ab4 	.word	0x08005ab4

080055e8 <_calloc_r>:
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	fba1 5402 	umull	r5, r4, r1, r2
 80055ee:	b934      	cbnz	r4, 80055fe <_calloc_r+0x16>
 80055f0:	4629      	mov	r1, r5
 80055f2:	f7fe ffc3 	bl	800457c <_malloc_r>
 80055f6:	4606      	mov	r6, r0
 80055f8:	b928      	cbnz	r0, 8005606 <_calloc_r+0x1e>
 80055fa:	4630      	mov	r0, r6
 80055fc:	bd70      	pop	{r4, r5, r6, pc}
 80055fe:	220c      	movs	r2, #12
 8005600:	6002      	str	r2, [r0, #0]
 8005602:	2600      	movs	r6, #0
 8005604:	e7f9      	b.n	80055fa <_calloc_r+0x12>
 8005606:	462a      	mov	r2, r5
 8005608:	4621      	mov	r1, r4
 800560a:	f7fe f8dc 	bl	80037c6 <memset>
 800560e:	e7f4      	b.n	80055fa <_calloc_r+0x12>

08005610 <__ascii_mbtowc>:
 8005610:	b082      	sub	sp, #8
 8005612:	b901      	cbnz	r1, 8005616 <__ascii_mbtowc+0x6>
 8005614:	a901      	add	r1, sp, #4
 8005616:	b142      	cbz	r2, 800562a <__ascii_mbtowc+0x1a>
 8005618:	b14b      	cbz	r3, 800562e <__ascii_mbtowc+0x1e>
 800561a:	7813      	ldrb	r3, [r2, #0]
 800561c:	600b      	str	r3, [r1, #0]
 800561e:	7812      	ldrb	r2, [r2, #0]
 8005620:	1e10      	subs	r0, r2, #0
 8005622:	bf18      	it	ne
 8005624:	2001      	movne	r0, #1
 8005626:	b002      	add	sp, #8
 8005628:	4770      	bx	lr
 800562a:	4610      	mov	r0, r2
 800562c:	e7fb      	b.n	8005626 <__ascii_mbtowc+0x16>
 800562e:	f06f 0001 	mvn.w	r0, #1
 8005632:	e7f8      	b.n	8005626 <__ascii_mbtowc+0x16>

08005634 <_realloc_r>:
 8005634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005638:	4607      	mov	r7, r0
 800563a:	4614      	mov	r4, r2
 800563c:	460d      	mov	r5, r1
 800563e:	b921      	cbnz	r1, 800564a <_realloc_r+0x16>
 8005640:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005644:	4611      	mov	r1, r2
 8005646:	f7fe bf99 	b.w	800457c <_malloc_r>
 800564a:	b92a      	cbnz	r2, 8005658 <_realloc_r+0x24>
 800564c:	f7fe ff22 	bl	8004494 <_free_r>
 8005650:	4625      	mov	r5, r4
 8005652:	4628      	mov	r0, r5
 8005654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005658:	f000 f8c5 	bl	80057e6 <_malloc_usable_size_r>
 800565c:	4284      	cmp	r4, r0
 800565e:	4606      	mov	r6, r0
 8005660:	d802      	bhi.n	8005668 <_realloc_r+0x34>
 8005662:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005666:	d8f4      	bhi.n	8005652 <_realloc_r+0x1e>
 8005668:	4621      	mov	r1, r4
 800566a:	4638      	mov	r0, r7
 800566c:	f7fe ff86 	bl	800457c <_malloc_r>
 8005670:	4680      	mov	r8, r0
 8005672:	b908      	cbnz	r0, 8005678 <_realloc_r+0x44>
 8005674:	4645      	mov	r5, r8
 8005676:	e7ec      	b.n	8005652 <_realloc_r+0x1e>
 8005678:	42b4      	cmp	r4, r6
 800567a:	4622      	mov	r2, r4
 800567c:	4629      	mov	r1, r5
 800567e:	bf28      	it	cs
 8005680:	4632      	movcs	r2, r6
 8005682:	f7ff ff85 	bl	8005590 <memcpy>
 8005686:	4629      	mov	r1, r5
 8005688:	4638      	mov	r0, r7
 800568a:	f7fe ff03 	bl	8004494 <_free_r>
 800568e:	e7f1      	b.n	8005674 <_realloc_r+0x40>

08005690 <__ascii_wctomb>:
 8005690:	4603      	mov	r3, r0
 8005692:	4608      	mov	r0, r1
 8005694:	b141      	cbz	r1, 80056a8 <__ascii_wctomb+0x18>
 8005696:	2aff      	cmp	r2, #255	@ 0xff
 8005698:	d904      	bls.n	80056a4 <__ascii_wctomb+0x14>
 800569a:	228a      	movs	r2, #138	@ 0x8a
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	f04f 30ff 	mov.w	r0, #4294967295
 80056a2:	4770      	bx	lr
 80056a4:	700a      	strb	r2, [r1, #0]
 80056a6:	2001      	movs	r0, #1
 80056a8:	4770      	bx	lr
	...

080056ac <fiprintf>:
 80056ac:	b40e      	push	{r1, r2, r3}
 80056ae:	b503      	push	{r0, r1, lr}
 80056b0:	4601      	mov	r1, r0
 80056b2:	ab03      	add	r3, sp, #12
 80056b4:	4805      	ldr	r0, [pc, #20]	@ (80056cc <fiprintf+0x20>)
 80056b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056ba:	6800      	ldr	r0, [r0, #0]
 80056bc:	9301      	str	r3, [sp, #4]
 80056be:	f7ff fce5 	bl	800508c <_vfiprintf_r>
 80056c2:	b002      	add	sp, #8
 80056c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056c8:	b003      	add	sp, #12
 80056ca:	4770      	bx	lr
 80056cc:	20000018 	.word	0x20000018

080056d0 <__swhatbuf_r>:
 80056d0:	b570      	push	{r4, r5, r6, lr}
 80056d2:	460c      	mov	r4, r1
 80056d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d8:	2900      	cmp	r1, #0
 80056da:	b096      	sub	sp, #88	@ 0x58
 80056dc:	4615      	mov	r5, r2
 80056de:	461e      	mov	r6, r3
 80056e0:	da0d      	bge.n	80056fe <__swhatbuf_r+0x2e>
 80056e2:	89a3      	ldrh	r3, [r4, #12]
 80056e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80056e8:	f04f 0100 	mov.w	r1, #0
 80056ec:	bf14      	ite	ne
 80056ee:	2340      	movne	r3, #64	@ 0x40
 80056f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80056f4:	2000      	movs	r0, #0
 80056f6:	6031      	str	r1, [r6, #0]
 80056f8:	602b      	str	r3, [r5, #0]
 80056fa:	b016      	add	sp, #88	@ 0x58
 80056fc:	bd70      	pop	{r4, r5, r6, pc}
 80056fe:	466a      	mov	r2, sp
 8005700:	f000 f848 	bl	8005794 <_fstat_r>
 8005704:	2800      	cmp	r0, #0
 8005706:	dbec      	blt.n	80056e2 <__swhatbuf_r+0x12>
 8005708:	9901      	ldr	r1, [sp, #4]
 800570a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800570e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005712:	4259      	negs	r1, r3
 8005714:	4159      	adcs	r1, r3
 8005716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800571a:	e7eb      	b.n	80056f4 <__swhatbuf_r+0x24>

0800571c <__smakebuf_r>:
 800571c:	898b      	ldrh	r3, [r1, #12]
 800571e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005720:	079d      	lsls	r5, r3, #30
 8005722:	4606      	mov	r6, r0
 8005724:	460c      	mov	r4, r1
 8005726:	d507      	bpl.n	8005738 <__smakebuf_r+0x1c>
 8005728:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800572c:	6023      	str	r3, [r4, #0]
 800572e:	6123      	str	r3, [r4, #16]
 8005730:	2301      	movs	r3, #1
 8005732:	6163      	str	r3, [r4, #20]
 8005734:	b003      	add	sp, #12
 8005736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005738:	ab01      	add	r3, sp, #4
 800573a:	466a      	mov	r2, sp
 800573c:	f7ff ffc8 	bl	80056d0 <__swhatbuf_r>
 8005740:	9f00      	ldr	r7, [sp, #0]
 8005742:	4605      	mov	r5, r0
 8005744:	4639      	mov	r1, r7
 8005746:	4630      	mov	r0, r6
 8005748:	f7fe ff18 	bl	800457c <_malloc_r>
 800574c:	b948      	cbnz	r0, 8005762 <__smakebuf_r+0x46>
 800574e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005752:	059a      	lsls	r2, r3, #22
 8005754:	d4ee      	bmi.n	8005734 <__smakebuf_r+0x18>
 8005756:	f023 0303 	bic.w	r3, r3, #3
 800575a:	f043 0302 	orr.w	r3, r3, #2
 800575e:	81a3      	strh	r3, [r4, #12]
 8005760:	e7e2      	b.n	8005728 <__smakebuf_r+0xc>
 8005762:	89a3      	ldrh	r3, [r4, #12]
 8005764:	6020      	str	r0, [r4, #0]
 8005766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800576a:	81a3      	strh	r3, [r4, #12]
 800576c:	9b01      	ldr	r3, [sp, #4]
 800576e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005772:	b15b      	cbz	r3, 800578c <__smakebuf_r+0x70>
 8005774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005778:	4630      	mov	r0, r6
 800577a:	f000 f81d 	bl	80057b8 <_isatty_r>
 800577e:	b128      	cbz	r0, 800578c <__smakebuf_r+0x70>
 8005780:	89a3      	ldrh	r3, [r4, #12]
 8005782:	f023 0303 	bic.w	r3, r3, #3
 8005786:	f043 0301 	orr.w	r3, r3, #1
 800578a:	81a3      	strh	r3, [r4, #12]
 800578c:	89a3      	ldrh	r3, [r4, #12]
 800578e:	431d      	orrs	r5, r3
 8005790:	81a5      	strh	r5, [r4, #12]
 8005792:	e7cf      	b.n	8005734 <__smakebuf_r+0x18>

08005794 <_fstat_r>:
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4d07      	ldr	r5, [pc, #28]	@ (80057b4 <_fstat_r+0x20>)
 8005798:	2300      	movs	r3, #0
 800579a:	4604      	mov	r4, r0
 800579c:	4608      	mov	r0, r1
 800579e:	4611      	mov	r1, r2
 80057a0:	602b      	str	r3, [r5, #0]
 80057a2:	f7fb f9e5 	bl	8000b70 <_fstat>
 80057a6:	1c43      	adds	r3, r0, #1
 80057a8:	d102      	bne.n	80057b0 <_fstat_r+0x1c>
 80057aa:	682b      	ldr	r3, [r5, #0]
 80057ac:	b103      	cbz	r3, 80057b0 <_fstat_r+0x1c>
 80057ae:	6023      	str	r3, [r4, #0]
 80057b0:	bd38      	pop	{r3, r4, r5, pc}
 80057b2:	bf00      	nop
 80057b4:	2000043c 	.word	0x2000043c

080057b8 <_isatty_r>:
 80057b8:	b538      	push	{r3, r4, r5, lr}
 80057ba:	4d06      	ldr	r5, [pc, #24]	@ (80057d4 <_isatty_r+0x1c>)
 80057bc:	2300      	movs	r3, #0
 80057be:	4604      	mov	r4, r0
 80057c0:	4608      	mov	r0, r1
 80057c2:	602b      	str	r3, [r5, #0]
 80057c4:	f7fb f9da 	bl	8000b7c <_isatty>
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d102      	bne.n	80057d2 <_isatty_r+0x1a>
 80057cc:	682b      	ldr	r3, [r5, #0]
 80057ce:	b103      	cbz	r3, 80057d2 <_isatty_r+0x1a>
 80057d0:	6023      	str	r3, [r4, #0]
 80057d2:	bd38      	pop	{r3, r4, r5, pc}
 80057d4:	2000043c 	.word	0x2000043c

080057d8 <abort>:
 80057d8:	b508      	push	{r3, lr}
 80057da:	2006      	movs	r0, #6
 80057dc:	f000 f834 	bl	8005848 <raise>
 80057e0:	2001      	movs	r0, #1
 80057e2:	f7fb f99f 	bl	8000b24 <_exit>

080057e6 <_malloc_usable_size_r>:
 80057e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ea:	1f18      	subs	r0, r3, #4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	bfbc      	itt	lt
 80057f0:	580b      	ldrlt	r3, [r1, r0]
 80057f2:	18c0      	addlt	r0, r0, r3
 80057f4:	4770      	bx	lr

080057f6 <_raise_r>:
 80057f6:	291f      	cmp	r1, #31
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	4605      	mov	r5, r0
 80057fc:	460c      	mov	r4, r1
 80057fe:	d904      	bls.n	800580a <_raise_r+0x14>
 8005800:	2316      	movs	r3, #22
 8005802:	6003      	str	r3, [r0, #0]
 8005804:	f04f 30ff 	mov.w	r0, #4294967295
 8005808:	bd38      	pop	{r3, r4, r5, pc}
 800580a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800580c:	b112      	cbz	r2, 8005814 <_raise_r+0x1e>
 800580e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005812:	b94b      	cbnz	r3, 8005828 <_raise_r+0x32>
 8005814:	4628      	mov	r0, r5
 8005816:	f000 f831 	bl	800587c <_getpid_r>
 800581a:	4622      	mov	r2, r4
 800581c:	4601      	mov	r1, r0
 800581e:	4628      	mov	r0, r5
 8005820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005824:	f000 b818 	b.w	8005858 <_kill_r>
 8005828:	2b01      	cmp	r3, #1
 800582a:	d00a      	beq.n	8005842 <_raise_r+0x4c>
 800582c:	1c59      	adds	r1, r3, #1
 800582e:	d103      	bne.n	8005838 <_raise_r+0x42>
 8005830:	2316      	movs	r3, #22
 8005832:	6003      	str	r3, [r0, #0]
 8005834:	2001      	movs	r0, #1
 8005836:	e7e7      	b.n	8005808 <_raise_r+0x12>
 8005838:	2100      	movs	r1, #0
 800583a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800583e:	4620      	mov	r0, r4
 8005840:	4798      	blx	r3
 8005842:	2000      	movs	r0, #0
 8005844:	e7e0      	b.n	8005808 <_raise_r+0x12>
	...

08005848 <raise>:
 8005848:	4b02      	ldr	r3, [pc, #8]	@ (8005854 <raise+0xc>)
 800584a:	4601      	mov	r1, r0
 800584c:	6818      	ldr	r0, [r3, #0]
 800584e:	f7ff bfd2 	b.w	80057f6 <_raise_r>
 8005852:	bf00      	nop
 8005854:	20000018 	.word	0x20000018

08005858 <_kill_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4d07      	ldr	r5, [pc, #28]	@ (8005878 <_kill_r+0x20>)
 800585c:	2300      	movs	r3, #0
 800585e:	4604      	mov	r4, r0
 8005860:	4608      	mov	r0, r1
 8005862:	4611      	mov	r1, r2
 8005864:	602b      	str	r3, [r5, #0]
 8005866:	f7fb f953 	bl	8000b10 <_kill>
 800586a:	1c43      	adds	r3, r0, #1
 800586c:	d102      	bne.n	8005874 <_kill_r+0x1c>
 800586e:	682b      	ldr	r3, [r5, #0]
 8005870:	b103      	cbz	r3, 8005874 <_kill_r+0x1c>
 8005872:	6023      	str	r3, [r4, #0]
 8005874:	bd38      	pop	{r3, r4, r5, pc}
 8005876:	bf00      	nop
 8005878:	2000043c 	.word	0x2000043c

0800587c <_getpid_r>:
 800587c:	f7fb b946 	b.w	8000b0c <_getpid>

08005880 <_init>:
 8005880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005882:	bf00      	nop
 8005884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005886:	bc08      	pop	{r3}
 8005888:	469e      	mov	lr, r3
 800588a:	4770      	bx	lr

0800588c <_fini>:
 800588c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800588e:	bf00      	nop
 8005890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005892:	bc08      	pop	{r3}
 8005894:	469e      	mov	lr, r3
 8005896:	4770      	bx	lr
