+------------------------------------------------------------------------+
|                    ICV_Compare LVS Comparison Report                   |
+------------------------------------------------------------------------+

ICV_Compare (R) Hierarchical Layout Vs. Schematic
	RHEL64 M-2017.06-1.3706802 2017/06/19
Copyright (C) Synopsys, Inc. All rights reserved.


--------------------------------------------------------------------------
LVS error file     = bit_Adder.LVS_ERRORS
Layout error file  = bit_Adder.LAYOUT_ERRORS
Schematic netlist  = bit_Adder.sch_out
Layout netlist     = /DCNFS/users/student/sliu2/coen153/lab2/Adder/synopsys_custom/pvjob_lab6.bit_Adder.icv.lvs/bit_Adder.net
Runset file        = /DCNFS/users/student/sliu2/coen153/lab2/synopsys_custom/pvjob_lab2.CMOS.icv.lvs/rules.lvs.9m_saed90_lvs.lvs.rs
Working directory  = /DCNFS/users/student/sliu2/coen153/lab2/Adder/synopsys_custom/pvjob_lab6.bit_Adder.icv.lvs
Compare directory  = run_details/compare
Compare start time = 2018-05-22 15:33:45



--------------------------------------------------------------------------
Final comparison result:PASS

			#####   ##   ##### #####
			#   #  #  #  #     #    
			##### ###### ##### #####
			#     #    #     #     #
			#     #    # ##### #####


TOP equivalence point:
		[bit_Adder, bit_Adder]

Comparison summary

    1 successful equivalencies
    0 failed equivalencies

Schematic and layout agree at all user-intended equivalent points involved
in compare.



End of LVS comparison report
