{"Source Block": ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@380:393@HdlStmAssign", "assign {mxfe0_syncout_1_n_t,\n        mxfe1_syncout_1_n_t,\n        mxfe2_syncout_1_n_t,\n        mxfe3_syncout_1_n_t} = {4{gpio_t[77]}};\n\nassign {mxfe0_syncout_1_p_t,\n        mxfe1_syncout_1_p_t,\n        mxfe2_syncout_1_p_t,\n        mxfe3_syncout_1_p_t} = {4{gpio_t[78]}};\n\n// Bidirectional buffer output values\nassign {mxfe0_gpio0_o,\n        mxfe1_gpio0_o,\n        mxfe2_gpio0_o,\n"], "Clone Blocks": [["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@375:388", "assign {mxfe0_syncin_1_p_t,\n        mxfe1_syncin_1_p_t,\n        mxfe2_syncin_1_p_t,\n        mxfe3_syncin_1_p_t} = {4{gpio_t[76]}};\n\nassign {mxfe0_syncout_1_n_t,\n        mxfe1_syncout_1_n_t,\n        mxfe2_syncout_1_n_t,\n        mxfe3_syncout_1_n_t} = {4{gpio_t[77]}};\n\nassign {mxfe0_syncout_1_p_t,\n        mxfe1_syncout_1_p_t,\n        mxfe2_syncout_1_p_t,\n        mxfe3_syncout_1_p_t} = {4{gpio_t[78]}};\n"]], "Diff Content": {"Delete": [[385, "assign {mxfe0_syncout_1_p_t,\n"], [386, "        mxfe1_syncout_1_p_t,\n"], [387, "        mxfe2_syncout_1_p_t,\n"], [388, "        mxfe3_syncout_1_p_t} = {4{gpio_t[78]}};\n"]], "Add": []}}