Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Feb 24 12:57:51 2023
| Host         : ECE-VLSI-LAB-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Seven_segment_LED_Display_Controller_control_sets_placed.rpt
| Design       : Seven_segment_LED_Display_Controller
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------+------------------+----------------+
|  clock_100Mhz_IBUF_BUFG | sel           | reset_IBUF       |                4 |             16 |
|  clock_100Mhz_IBUF_BUFG |               | reset_IBUF       |               12 |             47 |
+-------------------------+---------------+------------------+------------------+----------------+


