Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Oct 27 00:52:41 2025
| Host         : betonDESTKOP running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[0]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[10]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[11]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[1]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[2]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[3]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[4]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[5]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[6]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[7]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[8]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/hsync_reg[9]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[0]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[1]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[2]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[3]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[4]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[5]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[6]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[7]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[8]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: vga_sin/vsync_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 417 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.889        0.000                      0                   32        0.255        0.000                      0                   32        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.889        0.000                      0                   32        0.255        0.000                      0                   32        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 vga_sin/vsync_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.185ns (29.715%)  route 2.803ns (70.285%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.547     5.068    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  vga_sin/vsync_reg[8]/Q
                         net (fo=15, routed)          0.878     6.403    vga_sin/vsync_reg_n_0_[8]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.154     6.557 r  vga_sin/vsync[9]_i_8/O
                         net (fo=1, routed)           0.307     6.864    vga_sin/vsync[9]_i_8_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.327     7.191 r  vga_sin/vsync[9]_i_7/O
                         net (fo=1, routed)           0.280     7.470    vga_sin/vsync[9]_i_7_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.594 r  vga_sin/vsync[9]_i_4/O
                         net (fo=10, routed)          0.702     8.296    vga_sin/vsync[9]_i_4_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.420 r  vga_sin/vsync[9]_i_2/O
                         net (fo=1, routed)           0.636     9.056    vga_sin/vsync[9]_i_2_n_0
    SLICE_X36Y22         FDRE                                         r  vga_sin/vsync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.431    14.772    vga_sin/CLK
    SLICE_X36Y22         FDRE                                         r  vga_sin/vsync_reg[9]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)       -0.067    14.945    vga_sin/vsync_reg[9]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.766ns (21.429%)  route 2.809ns (78.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          1.017     8.649    vga_sin/vsync
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.771    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[1]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.719    vga_sin/vsync_reg[1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.766ns (21.429%)  route 2.809ns (78.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          1.017     8.649    vga_sin/vsync
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.771    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[6]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.719    vga_sin/vsync_reg[6]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.766ns (21.429%)  route 2.809ns (78.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          1.017     8.649    vga_sin/vsync
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.771    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[7]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.719    vga_sin/vsync_reg[7]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.766ns (21.429%)  route 2.809ns (78.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          1.017     8.649    vga_sin/vsync
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.771    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[8]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.719    vga_sin/vsync_reg[8]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.766ns (23.222%)  route 2.533ns (76.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          0.741     8.373    vga_sin/vsync
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433    14.774    vga_sin/CLK
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.722    vga_sin/vsync_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.766ns (23.222%)  route 2.533ns (76.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          0.741     8.373    vga_sin/vsync
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433    14.774    vga_sin/CLK
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.722    vga_sin/vsync_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.766ns (23.222%)  route 2.533ns (76.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          0.741     8.373    vga_sin/vsync
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433    14.774    vga_sin/CLK
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[4]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.722    vga_sin/vsync_reg[4]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.766ns (23.595%)  route 2.480ns (76.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          0.689     8.321    vga_sin/vsync
    SLICE_X36Y22         FDRE                                         r  vga_sin/vsync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.431    14.772    vga_sin/CLK
    SLICE_X36Y22         FDRE                                         r  vga_sin/vsync_reg[0]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.720    vga_sin/vsync_reg[0]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.766ns (23.595%)  route 2.480ns (76.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          1.512     7.105    vga_sin/hsync_reg_n_0_[4]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.229 r  vga_sin/vsync[9]_i_3/O
                         net (fo=1, routed)           0.279     7.508    vga_sin/vsync[9]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.632 r  vga_sin/vsync[9]_i_1/O
                         net (fo=10, routed)          0.689     8.321    vga_sin/vsync
    SLICE_X36Y22         FDRE                                         r  vga_sin/vsync_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.431    14.772    vga_sin/CLK
    SLICE_X36Y22         FDRE                                         r  vga_sin/vsync_reg[5]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.720    vga_sin/vsync_reg[5]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.603%)  route 0.181ns (46.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  vga_sin/hsync_reg[3]/Q
                         net (fo=21, routed)          0.181     1.783    vga_sin/hsync_reg_n_0_[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  vga_sin/hsync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_sin/hsync[0]
    SLICE_X30Y18         FDRE                                         r  vga_sin/hsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.950    vga_sin/CLK
    SLICE_X30Y18         FDRE                                         r  vga_sin/hsync_reg[0]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.120     1.573    vga_sin/hsync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    vga_sin/CLK
    SLICE_X29Y20         FDRE                                         r  vga_sin/hsync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  vga_sin/hsync_reg[5]/Q
                         net (fo=21, routed)          0.169     1.747    vga_sin/hsync_reg_n_0_[5]
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  vga_sin/hsync[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga_sin/hsync[9]
    SLICE_X29Y20         FDRE                                         r  vga_sin/hsync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    vga_sin/CLK
    SLICE_X29Y20         FDRE                                         r  vga_sin/hsync_reg[9]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.092     1.529    vga_sin/hsync_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.685%)  route 0.188ns (47.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          0.188     1.790    vga_sin/hsync_reg_n_0_[4]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  vga_sin/hsync[10]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga_sin/hsync[10]
    SLICE_X30Y20         FDRE                                         r  vga_sin/hsync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    vga_sin/CLK
    SLICE_X30Y20         FDRE                                         r  vga_sin/hsync_reg[10]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.120     1.571    vga_sin/hsync_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    vga_sin/CLK
    SLICE_X29Y20         FDRE                                         r  vga_sin/hsync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  vga_sin/hsync_reg[5]/Q
                         net (fo=21, routed)          0.180     1.759    vga_sin/hsync_reg_n_0_[5]
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  vga_sin/hsync[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga_sin/hsync[5]
    SLICE_X29Y20         FDRE                                         r  vga_sin/hsync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    vga_sin/CLK
    SLICE_X29Y20         FDRE                                         r  vga_sin/hsync_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.091     1.528    vga_sin/hsync_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.627%)  route 0.204ns (49.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          0.204     1.806    vga_sin/hsync_reg_n_0_[4]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  vga_sin/hsync[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_sin/hsync[8]
    SLICE_X30Y20         FDRE                                         r  vga_sin/hsync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    vga_sin/CLK
    SLICE_X30Y20         FDRE                                         r  vga_sin/hsync_reg[8]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.121     1.572    vga_sin/hsync_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.510%)  route 0.197ns (48.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          0.197     1.799    vga_sin/hsync_reg_n_0_[4]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  vga_sin/hsync[4]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_sin/hsync[4]
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     1.559    vga_sin/hsync_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_sin/vsync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.139%)  route 0.200ns (51.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    vga_sin/CLK
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga_sin/vsync_reg[2]/Q
                         net (fo=15, routed)          0.200     1.778    vga_sin/vsync_reg_n_0_[2]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  vga_sin/vsync[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga_sin/vsync[4]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    vga_sin/CLK
    SLICE_X36Y21         FDRE                                         r  vga_sin/vsync_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092     1.528    vga_sin/vsync_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga_sin/vsync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.737%)  route 0.172ns (43.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.434    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  vga_sin/vsync_reg[7]/Q
                         net (fo=15, routed)          0.172     1.734    vga_sin/vsync_reg_n_0_[7]
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.098     1.832 r  vga_sin/vsync[8]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_sin/vsync[8]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.817     1.944    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[8]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092     1.526    vga_sin/vsync_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_sin/hsync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/hsync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.520%)  route 0.222ns (51.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  vga_sin/hsync_reg[4]/Q
                         net (fo=21, routed)          0.222     1.824    vga_sin/hsync_reg_n_0_[4]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  vga_sin/hsync[3]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga_sin/hsync[3]
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    vga_sin/CLK
    SLICE_X30Y19         FDRE                                         r  vga_sin/hsync_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     1.559    vga_sin/hsync_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga_sin/vsync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sin/vsync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.429%)  route 0.223ns (54.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.434    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga_sin/vsync_reg[1]/Q
                         net (fo=16, routed)          0.223     1.799    vga_sin/vsync_reg_n_0_[1]
    SLICE_X36Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  vga_sin/vsync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_sin/vsync[1]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.817     1.944    vga_sin/CLK
    SLICE_X36Y23         FDRE                                         r  vga_sin/vsync_reg[1]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.091     1.525    vga_sin/vsync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y18   vga_sin/hsync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   vga_sin/hsync_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   vga_sin/hsync_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y19   vga_sin/hsync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y19   vga_sin/hsync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y19   vga_sin/hsync_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y19   vga_sin/hsync_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   vga_sin/hsync_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   vga_sin/hsync_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   vga_sin/vsync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   vga_sin/vsync_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   vga_sin/vsync_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y21   vga_sin/vsync_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y21   vga_sin/vsync_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y21   vga_sin/vsync_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   vga_sin/vsync_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   vga_sin/vsync_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   vga_sin/vsync_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   vga_sin/vsync_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   vga_sin/vsync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   vga_sin/vsync_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   vga_sin/vsync_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   vga_sin/hsync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   vga_sin/hsync_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   vga_sin/hsync_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   vga_sin/hsync_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   vga_sin/hsync_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   vga_sin/hsync_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   vga_sin/hsync_reg[1]/C



