BK = 2
CM = 2
NB = 128
NW = 256
center_decode = true
compiler_name = "gf22nsd41p11s1srl256sa04p1"
licensekey = "integrator"
memory_name = "SNPS_RF_SP_UHS_256x128"
viewselect = { "allpvt" "allpvthtml" "dssum" "fast_func_verilog" "plef" "spice" "std_cells.lib" "verilog" "verilog_netlist" "verilog_vhd_stim" "vhd_rtl" }
