
lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000215c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002340  08002340  00012340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023b4  080023b4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080023b4  080023b4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080023b4  080023b4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023b4  080023b4  000123b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023b8  080023b8  000123b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080023bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000070  0800242c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  0800242c  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000063ae  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001787  00000000  00000000  00026447  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000698  00000000  00000000  00027bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005b0  00000000  00000000  00028268  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018871  00000000  00000000  00028818  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006d49  00000000  00000000  00041089  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090a39  00000000  00000000  00047dd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d880b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b48  00000000  00000000  000d8888  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08002328 	.word	0x08002328

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08002328 	.word	0x08002328

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b088      	sub	sp, #32
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	f107 0310 	add.w	r3, r7, #16
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000248:	4b3c      	ldr	r3, [pc, #240]	; (800033c <MX_GPIO_Init+0x108>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a3b      	ldr	r2, [pc, #236]	; (800033c <MX_GPIO_Init+0x108>)
 800024e:	f043 0320 	orr.w	r3, r3, #32
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b39      	ldr	r3, [pc, #228]	; (800033c <MX_GPIO_Init+0x108>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0320 	and.w	r3, r3, #32
 800025c:	60fb      	str	r3, [r7, #12]
 800025e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000260:	4b36      	ldr	r3, [pc, #216]	; (800033c <MX_GPIO_Init+0x108>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a35      	ldr	r2, [pc, #212]	; (800033c <MX_GPIO_Init+0x108>)
 8000266:	f043 0304 	orr.w	r3, r3, #4
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b33      	ldr	r3, [pc, #204]	; (800033c <MX_GPIO_Init+0x108>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0304 	and.w	r3, r3, #4
 8000274:	60bb      	str	r3, [r7, #8]
 8000276:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000278:	4b30      	ldr	r3, [pc, #192]	; (800033c <MX_GPIO_Init+0x108>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4a2f      	ldr	r2, [pc, #188]	; (800033c <MX_GPIO_Init+0x108>)
 800027e:	f043 0310 	orr.w	r3, r3, #16
 8000282:	6193      	str	r3, [r2, #24]
 8000284:	4b2d      	ldr	r3, [pc, #180]	; (800033c <MX_GPIO_Init+0x108>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	f003 0310 	and.w	r3, r3, #16
 800028c:	607b      	str	r3, [r7, #4]
 800028e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000290:	2200      	movs	r2, #0
 8000292:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000296:	482a      	ldr	r0, [pc, #168]	; (8000340 <MX_GPIO_Init+0x10c>)
 8000298:	f000 fd9f 	bl	8000dda <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_WK_Pin;
 800029c:	2301      	movs	r3, #1
 800029e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002a0:	4b28      	ldr	r3, [pc, #160]	; (8000344 <MX_GPIO_Init+0x110>)
 80002a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80002a4:	2302      	movs	r3, #2
 80002a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY_WK_GPIO_Port, &GPIO_InitStruct);
 80002a8:	f107 0310 	add.w	r3, r7, #16
 80002ac:	4619      	mov	r1, r3
 80002ae:	4824      	ldr	r0, [pc, #144]	; (8000340 <MX_GPIO_Init+0x10c>)
 80002b0:	f000 fc12 	bl	8000ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 80002b4:	2320      	movs	r3, #32
 80002b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002b8:	4b22      	ldr	r3, [pc, #136]	; (8000344 <MX_GPIO_Init+0x110>)
 80002ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002bc:	2301      	movs	r3, #1
 80002be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 80002c0:	f107 0310 	add.w	r3, r7, #16
 80002c4:	4619      	mov	r1, r3
 80002c6:	4820      	ldr	r0, [pc, #128]	; (8000348 <MX_GPIO_Init+0x114>)
 80002c8:	f000 fc06 	bl	8000ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80002cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002d2:	2301      	movs	r3, #1
 80002d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d6:	2300      	movs	r3, #0
 80002d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002da:	2302      	movs	r3, #2
 80002dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80002de:	f107 0310 	add.w	r3, r7, #16
 80002e2:	4619      	mov	r1, r3
 80002e4:	4816      	ldr	r0, [pc, #88]	; (8000340 <MX_GPIO_Init+0x10c>)
 80002e6:	f000 fbf7 	bl	8000ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 80002ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002f0:	4b14      	ldr	r3, [pc, #80]	; (8000344 <MX_GPIO_Init+0x110>)
 80002f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002f4:	2301      	movs	r3, #1
 80002f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80002f8:	f107 0310 	add.w	r3, r7, #16
 80002fc:	4619      	mov	r1, r3
 80002fe:	4810      	ldr	r0, [pc, #64]	; (8000340 <MX_GPIO_Init+0x10c>)
 8000300:	f000 fbea 	bl	8000ad8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000304:	2200      	movs	r2, #0
 8000306:	2101      	movs	r1, #1
 8000308:	2006      	movs	r0, #6
 800030a:	f000 fbae 	bl	8000a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800030e:	2006      	movs	r0, #6
 8000310:	f000 fbc7 	bl	8000aa2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 1);
 8000314:	2201      	movs	r2, #1
 8000316:	2101      	movs	r1, #1
 8000318:	2017      	movs	r0, #23
 800031a:	f000 fba6 	bl	8000a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800031e:	2017      	movs	r0, #23
 8000320:	f000 fbbf 	bl	8000aa2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 2);
 8000324:	2202      	movs	r2, #2
 8000326:	2101      	movs	r1, #1
 8000328:	2028      	movs	r0, #40	; 0x28
 800032a:	f000 fb9e 	bl	8000a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800032e:	2028      	movs	r0, #40	; 0x28
 8000330:	f000 fbb7 	bl	8000aa2 <HAL_NVIC_EnableIRQ>

}
 8000334:	bf00      	nop
 8000336:	3720      	adds	r7, #32
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40021000 	.word	0x40021000
 8000340:	40010800 	.word	0x40010800
 8000344:	10110000 	.word	0x10110000
 8000348:	40011000 	.word	0x40011000

0800034c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000352:	f000 fa2f 	bl	80007b4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000356:	f000 f84f 	bl	80003f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800035a:	f7ff ff6b 	bl	8000234 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 800035e:	f000 f947 	bl	80005f0 <MX_USART1_UART_Init>
	MX_WWDG_Init();
 8000362:	f000 f9bb 	bl	80006dc <MX_WWDG_Init>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	int i = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	607b      	str	r3, [r7, #4]
	char msg[3];
	HAL_UART_Transmit(&huart1, "Restart\n", 8, HAL_MAX_DELAY);
 800036a:	f04f 33ff 	mov.w	r3, #4294967295
 800036e:	2208      	movs	r2, #8
 8000370:	490e      	ldr	r1, [pc, #56]	; (80003ac <main+0x60>)
 8000372:	480f      	ldr	r0, [pc, #60]	; (80003b0 <main+0x64>)
 8000374:	f001 f9cb 	bl	800170e <HAL_UART_Transmit>

	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		i++;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	3301      	adds	r3, #1
 800037c:	607b      	str	r3, [r7, #4]
		sprintf(msg, "%d\r\n", i);
 800037e:	463b      	mov	r3, r7
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	490c      	ldr	r1, [pc, #48]	; (80003b4 <main+0x68>)
 8000384:	4618      	mov	r0, r3
 8000386:	f001 fbbd 	bl	8001b04 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800038a:	463b      	mov	r3, r7
 800038c:	4618      	mov	r0, r3
 800038e:	f7ff ff49 	bl	8000224 <strlen>
 8000392:	4603      	mov	r3, r0
 8000394:	b29a      	uxth	r2, r3
 8000396:	4639      	mov	r1, r7
 8000398:	f04f 33ff 	mov.w	r3, #4294967295
 800039c:	4804      	ldr	r0, [pc, #16]	; (80003b0 <main+0x64>)
 800039e:	f001 f9b6 	bl	800170e <HAL_UART_Transmit>
		HAL_Delay(1000);
 80003a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003a6:	f000 fa67 	bl	8000878 <HAL_Delay>
	while (1) {
 80003aa:	e7e5      	b.n	8000378 <main+0x2c>
 80003ac:	08002340 	.word	0x08002340
 80003b0:	20000098 	.word	0x20000098
 80003b4:	0800234c 	.word	0x0800234c

080003b8 <HAL_GPIO_EXTI_Callback>:
	}
	/* USER CODE END 3 */
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	4603      	mov	r3, r0
 80003c0:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(100);
 80003c2:	2064      	movs	r0, #100	; 0x64
 80003c4:	f000 fa58 	bl	8000878 <HAL_Delay>
	switch (GPIO_Pin) {
 80003c8:	88fb      	ldrh	r3, [r7, #6]
 80003ca:	2b20      	cmp	r3, #32
 80003cc:	d000      	beq.n	80003d0 <HAL_GPIO_EXTI_Callback+0x18>
		if (HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_RESET) {
			HAL_WWDG_Refresh(&hwwdg);
		}
		break;
	default:
		break;
 80003ce:	e00a      	b.n	80003e6 <HAL_GPIO_EXTI_Callback+0x2e>
		if (HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_RESET) {
 80003d0:	2120      	movs	r1, #32
 80003d2:	4807      	ldr	r0, [pc, #28]	; (80003f0 <HAL_GPIO_EXTI_Callback+0x38>)
 80003d4:	f000 fcea 	bl	8000dac <HAL_GPIO_ReadPin>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d102      	bne.n	80003e4 <HAL_GPIO_EXTI_Callback+0x2c>
			HAL_WWDG_Refresh(&hwwdg);
 80003de:	4805      	ldr	r0, [pc, #20]	; (80003f4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80003e0:	f001 fb24 	bl	8001a2c <HAL_WWDG_Refresh>
		break;
 80003e4:	bf00      	nop
	}
}
 80003e6:	bf00      	nop
 80003e8:	3708      	adds	r7, #8
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40011000 	.word	0x40011000
 80003f4:	200000d8 	.word	0x200000d8

080003f8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b090      	sub	sp, #64	; 0x40
 80003fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80003fe:	f107 0318 	add.w	r3, r7, #24
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f001 fb74 	bl	8001af4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800041a:	2301      	movs	r3, #1
 800041c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800041e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000422:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000424:	2300      	movs	r3, #0
 8000426:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000428:	2301      	movs	r3, #1
 800042a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042c:	2302      	movs	r3, #2
 800042e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000434:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000436:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800043a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800043c:	f107 0318 	add.w	r3, r7, #24
 8000440:	4618      	mov	r0, r3
 8000442:	f000 fcfb 	bl	8000e3c <HAL_RCC_OscConfig>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <SystemClock_Config+0x58>
		Error_Handler();
 800044c:	f000 f819 	bl	8000482 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000450:	230f      	movs	r3, #15
 8000452:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000454:	2302      	movs	r3, #2
 8000456:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800045c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000460:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000462:	2300      	movs	r3, #0
 8000464:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	2102      	movs	r1, #2
 800046a:	4618      	mov	r0, r3
 800046c:	f000 ff66 	bl	800133c <HAL_RCC_ClockConfig>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x82>
		Error_Handler();
 8000476:	f000 f804 	bl	8000482 <Error_Handler>
	}
}
 800047a:	bf00      	nop
 800047c:	3740      	adds	r7, #64	; 0x40
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}

08000482 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000482:	b480      	push	{r7}
 8000484:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000486:	bf00      	nop
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr
	...

08000490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000496:	4b16      	ldr	r3, [pc, #88]	; (80004f0 <HAL_MspInit+0x60>)
 8000498:	699b      	ldr	r3, [r3, #24]
 800049a:	4a15      	ldr	r2, [pc, #84]	; (80004f0 <HAL_MspInit+0x60>)
 800049c:	f043 0301 	orr.w	r3, r3, #1
 80004a0:	6193      	str	r3, [r2, #24]
 80004a2:	4b13      	ldr	r3, [pc, #76]	; (80004f0 <HAL_MspInit+0x60>)
 80004a4:	699b      	ldr	r3, [r3, #24]
 80004a6:	f003 0301 	and.w	r3, r3, #1
 80004aa:	60bb      	str	r3, [r7, #8]
 80004ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ae:	4b10      	ldr	r3, [pc, #64]	; (80004f0 <HAL_MspInit+0x60>)
 80004b0:	69db      	ldr	r3, [r3, #28]
 80004b2:	4a0f      	ldr	r2, [pc, #60]	; (80004f0 <HAL_MspInit+0x60>)
 80004b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004b8:	61d3      	str	r3, [r2, #28]
 80004ba:	4b0d      	ldr	r3, [pc, #52]	; (80004f0 <HAL_MspInit+0x60>)
 80004bc:	69db      	ldr	r3, [r3, #28]
 80004be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004c2:	607b      	str	r3, [r7, #4]
 80004c4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80004c6:	2005      	movs	r0, #5
 80004c8:	f000 fac4 	bl	8000a54 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004cc:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <HAL_MspInit+0x64>)
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004e0:	60fb      	str	r3, [r7, #12]
 80004e2:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <HAL_MspInit+0x64>)
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e8:	bf00      	nop
 80004ea:	3710      	adds	r7, #16
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40010000 	.word	0x40010000

080004f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	bc80      	pop	{r7}
 8000502:	4770      	bx	lr

08000504 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000508:	e7fe      	b.n	8000508 <HardFault_Handler+0x4>

0800050a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800050a:	b480      	push	{r7}
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800050e:	e7fe      	b.n	800050e <MemManage_Handler+0x4>

08000510 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000514:	e7fe      	b.n	8000514 <BusFault_Handler+0x4>

08000516 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000516:	b480      	push	{r7}
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800051a:	e7fe      	b.n	800051a <UsageFault_Handler+0x4>

0800051c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr

08000528 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	bc80      	pop	{r7}
 8000532:	4770      	bx	lr

08000534 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000544:	f000 f97c 	bl	8000840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}

0800054c <WWDG_IRQHandler>:

/**
  * @brief This function handles Window watchdog interrupt.
  */
void WWDG_IRQHandler(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WWDG_IRQn 0 */

  /* USER CODE END WWDG_IRQn 0 */
  HAL_WWDG_IRQHandler(&hwwdg);
 8000550:	4802      	ldr	r0, [pc, #8]	; (800055c <WWDG_IRQHandler+0x10>)
 8000552:	f001 fa7a 	bl	8001a4a <HAL_WWDG_IRQHandler>
  /* USER CODE BEGIN WWDG_IRQn 1 */

  /* USER CODE END WWDG_IRQn 1 */
}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	200000d8 	.word	0x200000d8

08000560 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000564:	2001      	movs	r0, #1
 8000566:	f000 fc51 	bl	8000e0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}

0800056e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000572:	2020      	movs	r0, #32
 8000574:	f000 fc4a 	bl	8000e0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}

0800057c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8000580:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000584:	f000 fc42 	bl	8000e0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000588:	bf00      	nop
 800058a:	bd80      	pop	{r7, pc}

0800058c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000594:	4b11      	ldr	r3, [pc, #68]	; (80005dc <_sbrk+0x50>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d102      	bne.n	80005a2 <_sbrk+0x16>
		heap_end = &end;
 800059c:	4b0f      	ldr	r3, [pc, #60]	; (80005dc <_sbrk+0x50>)
 800059e:	4a10      	ldr	r2, [pc, #64]	; (80005e0 <_sbrk+0x54>)
 80005a0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80005a2:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <_sbrk+0x50>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80005a8:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <_sbrk+0x50>)
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4413      	add	r3, r2
 80005b0:	466a      	mov	r2, sp
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d907      	bls.n	80005c6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80005b6:	f001 fa73 	bl	8001aa0 <__errno>
 80005ba:	4602      	mov	r2, r0
 80005bc:	230c      	movs	r3, #12
 80005be:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80005c0:	f04f 33ff 	mov.w	r3, #4294967295
 80005c4:	e006      	b.n	80005d4 <_sbrk+0x48>
	}

	heap_end += incr;
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <_sbrk+0x50>)
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4413      	add	r3, r2
 80005ce:	4a03      	ldr	r2, [pc, #12]	; (80005dc <_sbrk+0x50>)
 80005d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80005d2:	68fb      	ldr	r3, [r7, #12]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3710      	adds	r7, #16
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	2000008c 	.word	0x2000008c
 80005e0:	200000f8 	.word	0x200000f8

080005e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_USART1_UART_Init+0x4c>)
 80005f6:	4a12      	ldr	r2, [pc, #72]	; (8000640 <MX_USART1_UART_Init+0x50>)
 80005f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005fa:	4b10      	ldr	r3, [pc, #64]	; (800063c <MX_USART1_UART_Init+0x4c>)
 80005fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000600:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <MX_USART1_UART_Init+0x4c>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_USART1_UART_Init+0x4c>)
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800060e:	4b0b      	ldr	r3, [pc, #44]	; (800063c <MX_USART1_UART_Init+0x4c>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_USART1_UART_Init+0x4c>)
 8000616:	220c      	movs	r2, #12
 8000618:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061a:	4b08      	ldr	r3, [pc, #32]	; (800063c <MX_USART1_UART_Init+0x4c>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_USART1_UART_Init+0x4c>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_USART1_UART_Init+0x4c>)
 8000628:	f001 f824 	bl	8001674 <HAL_UART_Init>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000632:	f7ff ff26 	bl	8000482 <Error_Handler>
  }

}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000098 	.word	0x20000098
 8000640:	40013800 	.word	0x40013800

08000644 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a1c      	ldr	r2, [pc, #112]	; (80006d0 <HAL_UART_MspInit+0x8c>)
 8000660:	4293      	cmp	r3, r2
 8000662:	d131      	bne.n	80006c8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000664:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <HAL_UART_MspInit+0x90>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	4a1a      	ldr	r2, [pc, #104]	; (80006d4 <HAL_UART_MspInit+0x90>)
 800066a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800066e:	6193      	str	r3, [r2, #24]
 8000670:	4b18      	ldr	r3, [pc, #96]	; (80006d4 <HAL_UART_MspInit+0x90>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000678:	60fb      	str	r3, [r7, #12]
 800067a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067c:	4b15      	ldr	r3, [pc, #84]	; (80006d4 <HAL_UART_MspInit+0x90>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <HAL_UART_MspInit+0x90>)
 8000682:	f043 0304 	orr.w	r3, r3, #4
 8000686:	6193      	str	r3, [r2, #24]
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_UART_MspInit+0x90>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	f003 0304 	and.w	r3, r3, #4
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000694:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000698:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069a:	2302      	movs	r3, #2
 800069c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069e:	2303      	movs	r3, #3
 80006a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a2:	f107 0310 	add.w	r3, r7, #16
 80006a6:	4619      	mov	r1, r3
 80006a8:	480b      	ldr	r0, [pc, #44]	; (80006d8 <HAL_UART_MspInit+0x94>)
 80006aa:	f000 fa15 	bl	8000ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006bc:	f107 0310 	add.w	r3, r7, #16
 80006c0:	4619      	mov	r1, r3
 80006c2:	4805      	ldr	r0, [pc, #20]	; (80006d8 <HAL_UART_MspInit+0x94>)
 80006c4:	f000 fa08 	bl	8000ad8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80006c8:	bf00      	nop
 80006ca:	3720      	adds	r7, #32
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40013800 	.word	0x40013800
 80006d4:	40021000 	.word	0x40021000
 80006d8:	40010800 	.word	0x40010800

080006dc <MX_WWDG_Init>:

WWDG_HandleTypeDef hwwdg;

/* WWDG init function */
void MX_WWDG_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

  hwwdg.Instance = WWDG;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_WWDG_Init+0x38>)
 80006e2:	4a0d      	ldr	r2, [pc, #52]	; (8000718 <MX_WWDG_Init+0x3c>)
 80006e4:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_1;
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <MX_WWDG_Init+0x38>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 95;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_WWDG_Init+0x38>)
 80006ee:	225f      	movs	r2, #95	; 0x5f
 80006f0:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 127;
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <MX_WWDG_Init+0x38>)
 80006f4:	227f      	movs	r2, #127	; 0x7f
 80006f6:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_ENABLE;
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_WWDG_Init+0x38>)
 80006fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006fe:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8000700:	4804      	ldr	r0, [pc, #16]	; (8000714 <MX_WWDG_Init+0x38>)
 8000702:	f001 f96f 	bl	80019e4 <HAL_WWDG_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_WWDG_Init+0x34>
  {
    Error_Handler();
 800070c:	f7ff feb9 	bl	8000482 <Error_Handler>
  }

}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200000d8 	.word	0x200000d8
 8000718:	40002c00 	.word	0x40002c00

0800071c <HAL_WWDG_MspInit>:

void HAL_WWDG_MspInit(WWDG_HandleTypeDef* wwdgHandle)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  if(wwdgHandle->Instance==WWDG)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a0d      	ldr	r2, [pc, #52]	; (8000760 <HAL_WWDG_MspInit+0x44>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d113      	bne.n	8000756 <HAL_WWDG_MspInit+0x3a>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* WWDG clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <HAL_WWDG_MspInit+0x48>)
 8000730:	69db      	ldr	r3, [r3, #28]
 8000732:	4a0c      	ldr	r2, [pc, #48]	; (8000764 <HAL_WWDG_MspInit+0x48>)
 8000734:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000738:	61d3      	str	r3, [r2, #28]
 800073a:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <HAL_WWDG_MspInit+0x48>)
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fb      	ldr	r3, [r7, #12]

    /* WWDG interrupt Init */
    HAL_NVIC_SetPriority(WWDG_IRQn, 0, 0);
 8000746:	2200      	movs	r2, #0
 8000748:	2100      	movs	r1, #0
 800074a:	2000      	movs	r0, #0
 800074c:	f000 f98d 	bl	8000a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WWDG_IRQn);
 8000750:	2000      	movs	r0, #0
 8000752:	f000 f9a6 	bl	8000aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }
}
 8000756:	bf00      	nop
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40002c00 	.word	0x40002c00
 8000764:	40021000 	.word	0x40021000

08000768 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000768:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800076a:	e003      	b.n	8000774 <LoopCopyDataInit>

0800076c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800076c:	4b0b      	ldr	r3, [pc, #44]	; (800079c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800076e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000770:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000772:	3104      	adds	r1, #4

08000774 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000774:	480a      	ldr	r0, [pc, #40]	; (80007a0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000778:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800077a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800077c:	d3f6      	bcc.n	800076c <CopyDataInit>
  ldr r2, =_sbss
 800077e:	4a0a      	ldr	r2, [pc, #40]	; (80007a8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000780:	e002      	b.n	8000788 <LoopFillZerobss>

08000782 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000782:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000784:	f842 3b04 	str.w	r3, [r2], #4

08000788 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000788:	4b08      	ldr	r3, [pc, #32]	; (80007ac <LoopFillZerobss+0x24>)
  cmp r2, r3
 800078a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800078c:	d3f9      	bcc.n	8000782 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800078e:	f7ff ff29 	bl	80005e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000792:	f001 f98b 	bl	8001aac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000796:	f7ff fdd9 	bl	800034c <main>
  bx lr
 800079a:	4770      	bx	lr
  ldr r3, =_sidata
 800079c:	080023bc 	.word	0x080023bc
  ldr r0, =_sdata
 80007a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007a4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80007a8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80007ac:	200000f4 	.word	0x200000f4

080007b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007b0:	e7fe      	b.n	80007b0 <ADC1_2_IRQHandler>
	...

080007b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007b8:	4b08      	ldr	r3, [pc, #32]	; (80007dc <HAL_Init+0x28>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a07      	ldr	r2, [pc, #28]	; (80007dc <HAL_Init+0x28>)
 80007be:	f043 0310 	orr.w	r3, r3, #16
 80007c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c4:	2003      	movs	r0, #3
 80007c6:	f000 f945 	bl	8000a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f000 f808 	bl	80007e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007d0:	f7ff fe5e 	bl	8000490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007d4:	2300      	movs	r3, #0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40022000 	.word	0x40022000

080007e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007e8:	4b12      	ldr	r3, [pc, #72]	; (8000834 <HAL_InitTick+0x54>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4b12      	ldr	r3, [pc, #72]	; (8000838 <HAL_InitTick+0x58>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4619      	mov	r1, r3
 80007f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 f95d 	bl	8000abe <HAL_SYSTICK_Config>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800080a:	2301      	movs	r3, #1
 800080c:	e00e      	b.n	800082c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2b0f      	cmp	r3, #15
 8000812:	d80a      	bhi.n	800082a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000814:	2200      	movs	r2, #0
 8000816:	6879      	ldr	r1, [r7, #4]
 8000818:	f04f 30ff 	mov.w	r0, #4294967295
 800081c:	f000 f925 	bl	8000a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000820:	4a06      	ldr	r2, [pc, #24]	; (800083c <HAL_InitTick+0x5c>)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000826:	2300      	movs	r3, #0
 8000828:	e000      	b.n	800082c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800082a:	2301      	movs	r3, #1
}
 800082c:	4618      	mov	r0, r3
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000000 	.word	0x20000000
 8000838:	20000008 	.word	0x20000008
 800083c:	20000004 	.word	0x20000004

08000840 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <HAL_IncTick+0x1c>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	461a      	mov	r2, r3
 800084a:	4b05      	ldr	r3, [pc, #20]	; (8000860 <HAL_IncTick+0x20>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4413      	add	r3, r2
 8000850:	4a03      	ldr	r2, [pc, #12]	; (8000860 <HAL_IncTick+0x20>)
 8000852:	6013      	str	r3, [r2, #0]
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	bc80      	pop	{r7}
 800085a:	4770      	bx	lr
 800085c:	20000008 	.word	0x20000008
 8000860:	200000ec 	.word	0x200000ec

08000864 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  return uwTick;
 8000868:	4b02      	ldr	r3, [pc, #8]	; (8000874 <HAL_GetTick+0x10>)
 800086a:	681b      	ldr	r3, [r3, #0]
}
 800086c:	4618      	mov	r0, r3
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr
 8000874:	200000ec 	.word	0x200000ec

08000878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000880:	f7ff fff0 	bl	8000864 <HAL_GetTick>
 8000884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000890:	d005      	beq.n	800089e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <HAL_Delay+0x40>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	461a      	mov	r2, r3
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	4413      	add	r3, r2
 800089c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800089e:	bf00      	nop
 80008a0:	f7ff ffe0 	bl	8000864 <HAL_GetTick>
 80008a4:	4602      	mov	r2, r0
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	68fa      	ldr	r2, [r7, #12]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d8f7      	bhi.n	80008a0 <HAL_Delay+0x28>
  {
  }
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000008 	.word	0x20000008

080008bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008cc:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008d8:	4013      	ands	r3, r2
 80008da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ee:	4a04      	ldr	r2, [pc, #16]	; (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	60d3      	str	r3, [r2, #12]
}
 80008f4:	bf00      	nop
 80008f6:	3714      	adds	r7, #20
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000908:	4b04      	ldr	r3, [pc, #16]	; (800091c <__NVIC_GetPriorityGrouping+0x18>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	f003 0307 	and.w	r3, r3, #7
}
 8000912:	4618      	mov	r0, r3
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0b      	blt.n	800094a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4906      	ldr	r1, [pc, #24]	; (8000954 <__NVIC_EnableIRQ+0x34>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	e000e100 	.word	0xe000e100

08000958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000968:	2b00      	cmp	r3, #0
 800096a:	db0a      	blt.n	8000982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	b2da      	uxtb	r2, r3
 8000970:	490c      	ldr	r1, [pc, #48]	; (80009a4 <__NVIC_SetPriority+0x4c>)
 8000972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000976:	0112      	lsls	r2, r2, #4
 8000978:	b2d2      	uxtb	r2, r2
 800097a:	440b      	add	r3, r1
 800097c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000980:	e00a      	b.n	8000998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	b2da      	uxtb	r2, r3
 8000986:	4908      	ldr	r1, [pc, #32]	; (80009a8 <__NVIC_SetPriority+0x50>)
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	f003 030f 	and.w	r3, r3, #15
 800098e:	3b04      	subs	r3, #4
 8000990:	0112      	lsls	r2, r2, #4
 8000992:	b2d2      	uxtb	r2, r2
 8000994:	440b      	add	r3, r1
 8000996:	761a      	strb	r2, [r3, #24]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	e000e100 	.word	0xe000e100
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b089      	sub	sp, #36	; 0x24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	f1c3 0307 	rsb	r3, r3, #7
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	bf28      	it	cs
 80009ca:	2304      	movcs	r3, #4
 80009cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3304      	adds	r3, #4
 80009d2:	2b06      	cmp	r3, #6
 80009d4:	d902      	bls.n	80009dc <NVIC_EncodePriority+0x30>
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	3b03      	subs	r3, #3
 80009da:	e000      	b.n	80009de <NVIC_EncodePriority+0x32>
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	f04f 32ff 	mov.w	r2, #4294967295
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	43da      	mvns	r2, r3
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	401a      	ands	r2, r3
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f4:	f04f 31ff 	mov.w	r1, #4294967295
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	fa01 f303 	lsl.w	r3, r1, r3
 80009fe:	43d9      	mvns	r1, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a04:	4313      	orrs	r3, r2
         );
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3724      	adds	r7, #36	; 0x24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a20:	d301      	bcc.n	8000a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00f      	b.n	8000a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a26:	4a0a      	ldr	r2, [pc, #40]	; (8000a50 <SysTick_Config+0x40>)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a2e:	210f      	movs	r1, #15
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	f7ff ff90 	bl	8000958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a38:	4b05      	ldr	r3, [pc, #20]	; (8000a50 <SysTick_Config+0x40>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a3e:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <SysTick_Config+0x40>)
 8000a40:	2207      	movs	r2, #7
 8000a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	e000e010 	.word	0xe000e010

08000a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff2d 	bl	80008bc <__NVIC_SetPriorityGrouping>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b086      	sub	sp, #24
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	4603      	mov	r3, r0
 8000a72:	60b9      	str	r1, [r7, #8]
 8000a74:	607a      	str	r2, [r7, #4]
 8000a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a7c:	f7ff ff42 	bl	8000904 <__NVIC_GetPriorityGrouping>
 8000a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	6978      	ldr	r0, [r7, #20]
 8000a88:	f7ff ff90 	bl	80009ac <NVIC_EncodePriority>
 8000a8c:	4602      	mov	r2, r0
 8000a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a92:	4611      	mov	r1, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ff5f 	bl	8000958 <__NVIC_SetPriority>
}
 8000a9a:	bf00      	nop
 8000a9c:	3718      	adds	r7, #24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff ff35 	bl	8000920 <__NVIC_EnableIRQ>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b082      	sub	sp, #8
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ac6:	6878      	ldr	r0, [r7, #4]
 8000ac8:	f7ff ffa2 	bl	8000a10 <SysTick_Config>
 8000acc:	4603      	mov	r3, r0
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b08b      	sub	sp, #44	; 0x2c
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aea:	e133      	b.n	8000d54 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000aec:	2201      	movs	r2, #1
 8000aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af0:	fa02 f303 	lsl.w	r3, r2, r3
 8000af4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	69fa      	ldr	r2, [r7, #28]
 8000afc:	4013      	ands	r3, r2
 8000afe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b00:	69ba      	ldr	r2, [r7, #24]
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	f040 8122 	bne.w	8000d4e <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	2b12      	cmp	r3, #18
 8000b10:	d034      	beq.n	8000b7c <HAL_GPIO_Init+0xa4>
 8000b12:	2b12      	cmp	r3, #18
 8000b14:	d80d      	bhi.n	8000b32 <HAL_GPIO_Init+0x5a>
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d02b      	beq.n	8000b72 <HAL_GPIO_Init+0x9a>
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d804      	bhi.n	8000b28 <HAL_GPIO_Init+0x50>
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d031      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d01c      	beq.n	8000b60 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b26:	e048      	b.n	8000bba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000b28:	2b03      	cmp	r3, #3
 8000b2a:	d043      	beq.n	8000bb4 <HAL_GPIO_Init+0xdc>
 8000b2c:	2b11      	cmp	r3, #17
 8000b2e:	d01b      	beq.n	8000b68 <HAL_GPIO_Init+0x90>
          break;
 8000b30:	e043      	b.n	8000bba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000b32:	4a8f      	ldr	r2, [pc, #572]	; (8000d70 <HAL_GPIO_Init+0x298>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d026      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
 8000b38:	4a8d      	ldr	r2, [pc, #564]	; (8000d70 <HAL_GPIO_Init+0x298>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d806      	bhi.n	8000b4c <HAL_GPIO_Init+0x74>
 8000b3e:	4a8d      	ldr	r2, [pc, #564]	; (8000d74 <HAL_GPIO_Init+0x29c>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d020      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
 8000b44:	4a8c      	ldr	r2, [pc, #560]	; (8000d78 <HAL_GPIO_Init+0x2a0>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d01d      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
          break;
 8000b4a:	e036      	b.n	8000bba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000b4c:	4a8b      	ldr	r2, [pc, #556]	; (8000d7c <HAL_GPIO_Init+0x2a4>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d019      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
 8000b52:	4a8b      	ldr	r2, [pc, #556]	; (8000d80 <HAL_GPIO_Init+0x2a8>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d016      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
 8000b58:	4a8a      	ldr	r2, [pc, #552]	; (8000d84 <HAL_GPIO_Init+0x2ac>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d013      	beq.n	8000b86 <HAL_GPIO_Init+0xae>
          break;
 8000b5e:	e02c      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	623b      	str	r3, [r7, #32]
          break;
 8000b66:	e028      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	623b      	str	r3, [r7, #32]
          break;
 8000b70:	e023      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	68db      	ldr	r3, [r3, #12]
 8000b76:	3308      	adds	r3, #8
 8000b78:	623b      	str	r3, [r7, #32]
          break;
 8000b7a:	e01e      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	330c      	adds	r3, #12
 8000b82:	623b      	str	r3, [r7, #32]
          break;
 8000b84:	e019      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d102      	bne.n	8000b94 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	623b      	str	r3, [r7, #32]
          break;
 8000b92:	e012      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d105      	bne.n	8000ba8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b9c:	2308      	movs	r3, #8
 8000b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	69fa      	ldr	r2, [r7, #28]
 8000ba4:	611a      	str	r2, [r3, #16]
          break;
 8000ba6:	e008      	b.n	8000bba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ba8:	2308      	movs	r3, #8
 8000baa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	69fa      	ldr	r2, [r7, #28]
 8000bb0:	615a      	str	r2, [r3, #20]
          break;
 8000bb2:	e002      	b.n	8000bba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	623b      	str	r3, [r7, #32]
          break;
 8000bb8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	2bff      	cmp	r3, #255	; 0xff
 8000bbe:	d801      	bhi.n	8000bc4 <HAL_GPIO_Init+0xec>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	e001      	b.n	8000bc8 <HAL_GPIO_Init+0xf0>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3304      	adds	r3, #4
 8000bc8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	2bff      	cmp	r3, #255	; 0xff
 8000bce:	d802      	bhi.n	8000bd6 <HAL_GPIO_Init+0xfe>
 8000bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	e002      	b.n	8000bdc <HAL_GPIO_Init+0x104>
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd8:	3b08      	subs	r3, #8
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	210f      	movs	r1, #15
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bea:	43db      	mvns	r3, r3
 8000bec:	401a      	ands	r2, r3
 8000bee:	6a39      	ldr	r1, [r7, #32]
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf6:	431a      	orrs	r2, r3
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	f000 80a2 	beq.w	8000d4e <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c0a:	4b5f      	ldr	r3, [pc, #380]	; (8000d88 <HAL_GPIO_Init+0x2b0>)
 8000c0c:	699b      	ldr	r3, [r3, #24]
 8000c0e:	4a5e      	ldr	r2, [pc, #376]	; (8000d88 <HAL_GPIO_Init+0x2b0>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6193      	str	r3, [r2, #24]
 8000c16:	4b5c      	ldr	r3, [pc, #368]	; (8000d88 <HAL_GPIO_Init+0x2b0>)
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c22:	4a5a      	ldr	r2, [pc, #360]	; (8000d8c <HAL_GPIO_Init+0x2b4>)
 8000c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c26:	089b      	lsrs	r3, r3, #2
 8000c28:	3302      	adds	r3, #2
 8000c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c32:	f003 0303 	and.w	r3, r3, #3
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	220f      	movs	r2, #15
 8000c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3e:	43db      	mvns	r3, r3
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	4013      	ands	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a51      	ldr	r2, [pc, #324]	; (8000d90 <HAL_GPIO_Init+0x2b8>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d01f      	beq.n	8000c8e <HAL_GPIO_Init+0x1b6>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4a50      	ldr	r2, [pc, #320]	; (8000d94 <HAL_GPIO_Init+0x2bc>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d019      	beq.n	8000c8a <HAL_GPIO_Init+0x1b2>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a4f      	ldr	r2, [pc, #316]	; (8000d98 <HAL_GPIO_Init+0x2c0>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d013      	beq.n	8000c86 <HAL_GPIO_Init+0x1ae>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a4e      	ldr	r2, [pc, #312]	; (8000d9c <HAL_GPIO_Init+0x2c4>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d00d      	beq.n	8000c82 <HAL_GPIO_Init+0x1aa>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a4d      	ldr	r2, [pc, #308]	; (8000da0 <HAL_GPIO_Init+0x2c8>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d007      	beq.n	8000c7e <HAL_GPIO_Init+0x1a6>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a4c      	ldr	r2, [pc, #304]	; (8000da4 <HAL_GPIO_Init+0x2cc>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d101      	bne.n	8000c7a <HAL_GPIO_Init+0x1a2>
 8000c76:	2305      	movs	r3, #5
 8000c78:	e00a      	b.n	8000c90 <HAL_GPIO_Init+0x1b8>
 8000c7a:	2306      	movs	r3, #6
 8000c7c:	e008      	b.n	8000c90 <HAL_GPIO_Init+0x1b8>
 8000c7e:	2304      	movs	r3, #4
 8000c80:	e006      	b.n	8000c90 <HAL_GPIO_Init+0x1b8>
 8000c82:	2303      	movs	r3, #3
 8000c84:	e004      	b.n	8000c90 <HAL_GPIO_Init+0x1b8>
 8000c86:	2302      	movs	r3, #2
 8000c88:	e002      	b.n	8000c90 <HAL_GPIO_Init+0x1b8>
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e000      	b.n	8000c90 <HAL_GPIO_Init+0x1b8>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c92:	f002 0203 	and.w	r2, r2, #3
 8000c96:	0092      	lsls	r2, r2, #2
 8000c98:	4093      	lsls	r3, r2
 8000c9a:	68fa      	ldr	r2, [r7, #12]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ca0:	493a      	ldr	r1, [pc, #232]	; (8000d8c <HAL_GPIO_Init+0x2b4>)
 8000ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca4:	089b      	lsrs	r3, r3, #2
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	68fa      	ldr	r2, [r7, #12]
 8000caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d006      	beq.n	8000cc8 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cba:	4b3b      	ldr	r3, [pc, #236]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	493a      	ldr	r1, [pc, #232]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	600b      	str	r3, [r1, #0]
 8000cc6:	e006      	b.n	8000cd6 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000cc8:	4b37      	ldr	r3, [pc, #220]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	4935      	ldr	r1, [pc, #212]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d006      	beq.n	8000cf0 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ce2:	4b31      	ldr	r3, [pc, #196]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000ce4:	685a      	ldr	r2, [r3, #4]
 8000ce6:	4930      	ldr	r1, [pc, #192]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	604b      	str	r3, [r1, #4]
 8000cee:	e006      	b.n	8000cfe <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cf0:	4b2d      	ldr	r3, [pc, #180]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000cf2:	685a      	ldr	r2, [r3, #4]
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	492b      	ldr	r1, [pc, #172]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d006      	beq.n	8000d18 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d0a:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d0c:	689a      	ldr	r2, [r3, #8]
 8000d0e:	4926      	ldr	r1, [pc, #152]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	608b      	str	r3, [r1, #8]
 8000d16:	e006      	b.n	8000d26 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d18:	4b23      	ldr	r3, [pc, #140]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d1a:	689a      	ldr	r2, [r3, #8]
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	4921      	ldr	r1, [pc, #132]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d22:	4013      	ands	r3, r2
 8000d24:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d006      	beq.n	8000d40 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d34:	68da      	ldr	r2, [r3, #12]
 8000d36:	491c      	ldr	r1, [pc, #112]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	60cb      	str	r3, [r1, #12]
 8000d3e:	e006      	b.n	8000d4e <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d40:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	43db      	mvns	r3, r3
 8000d48:	4917      	ldr	r1, [pc, #92]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	3301      	adds	r3, #1
 8000d52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f47f aec4 	bne.w	8000aec <HAL_GPIO_Init+0x14>
  }
}
 8000d64:	bf00      	nop
 8000d66:	372c      	adds	r7, #44	; 0x2c
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	10210000 	.word	0x10210000
 8000d74:	10110000 	.word	0x10110000
 8000d78:	10120000 	.word	0x10120000
 8000d7c:	10310000 	.word	0x10310000
 8000d80:	10320000 	.word	0x10320000
 8000d84:	10220000 	.word	0x10220000
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	40010000 	.word	0x40010000
 8000d90:	40010800 	.word	0x40010800
 8000d94:	40010c00 	.word	0x40010c00
 8000d98:	40011000 	.word	0x40011000
 8000d9c:	40011400 	.word	0x40011400
 8000da0:	40011800 	.word	0x40011800
 8000da4:	40011c00 	.word	0x40011c00
 8000da8:	40010400 	.word	0x40010400

08000dac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	887b      	ldrh	r3, [r7, #2]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d002      	beq.n	8000dca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e001      	b.n	8000dce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr

08000dda <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	b083      	sub	sp, #12
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
 8000de2:	460b      	mov	r3, r1
 8000de4:	807b      	strh	r3, [r7, #2]
 8000de6:	4613      	mov	r3, r2
 8000de8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dea:	787b      	ldrb	r3, [r7, #1]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d003      	beq.n	8000df8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000df0:	887a      	ldrh	r2, [r7, #2]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000df6:	e003      	b.n	8000e00 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000df8:	887b      	ldrh	r3, [r7, #2]
 8000dfa:	041a      	lsls	r2, r3, #16
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	611a      	str	r2, [r3, #16]
}
 8000e00:	bf00      	nop
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
	...

08000e0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e16:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e18:	695a      	ldr	r2, [r3, #20]
 8000e1a:	88fb      	ldrh	r3, [r7, #6]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d006      	beq.n	8000e30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e22:	4a05      	ldr	r2, [pc, #20]	; (8000e38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e24:	88fb      	ldrh	r3, [r7, #6]
 8000e26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e28:	88fb      	ldrh	r3, [r7, #6]
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff fac4 	bl	80003b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e30:	bf00      	nop
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40010400 	.word	0x40010400

08000e3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d101      	bne.n	8000e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e26c      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	f000 8087 	beq.w	8000f6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e5c:	4b92      	ldr	r3, [pc, #584]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f003 030c 	and.w	r3, r3, #12
 8000e64:	2b04      	cmp	r3, #4
 8000e66:	d00c      	beq.n	8000e82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e68:	4b8f      	ldr	r3, [pc, #572]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 030c 	and.w	r3, r3, #12
 8000e70:	2b08      	cmp	r3, #8
 8000e72:	d112      	bne.n	8000e9a <HAL_RCC_OscConfig+0x5e>
 8000e74:	4b8c      	ldr	r3, [pc, #560]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e80:	d10b      	bne.n	8000e9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e82:	4b89      	ldr	r3, [pc, #548]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d06c      	beq.n	8000f68 <HAL_RCC_OscConfig+0x12c>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d168      	bne.n	8000f68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e246      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea2:	d106      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x76>
 8000ea4:	4b80      	ldr	r3, [pc, #512]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a7f      	ldr	r2, [pc, #508]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000eaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eae:	6013      	str	r3, [r2, #0]
 8000eb0:	e02e      	b.n	8000f10 <HAL_RCC_OscConfig+0xd4>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d10c      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x98>
 8000eba:	4b7b      	ldr	r3, [pc, #492]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a7a      	ldr	r2, [pc, #488]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	4b78      	ldr	r3, [pc, #480]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a77      	ldr	r2, [pc, #476]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	e01d      	b.n	8000f10 <HAL_RCC_OscConfig+0xd4>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000edc:	d10c      	bne.n	8000ef8 <HAL_RCC_OscConfig+0xbc>
 8000ede:	4b72      	ldr	r3, [pc, #456]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a71      	ldr	r2, [pc, #452]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ee4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee8:	6013      	str	r3, [r2, #0]
 8000eea:	4b6f      	ldr	r3, [pc, #444]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a6e      	ldr	r2, [pc, #440]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	e00b      	b.n	8000f10 <HAL_RCC_OscConfig+0xd4>
 8000ef8:	4b6b      	ldr	r3, [pc, #428]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a6a      	ldr	r2, [pc, #424]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f02:	6013      	str	r3, [r2, #0]
 8000f04:	4b68      	ldr	r3, [pc, #416]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a67      	ldr	r2, [pc, #412]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d013      	beq.n	8000f40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f18:	f7ff fca4 	bl	8000864 <HAL_GetTick>
 8000f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f1e:	e008      	b.n	8000f32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f20:	f7ff fca0 	bl	8000864 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b64      	cmp	r3, #100	; 0x64
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e1fa      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f32:	4b5d      	ldr	r3, [pc, #372]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d0f0      	beq.n	8000f20 <HAL_RCC_OscConfig+0xe4>
 8000f3e:	e014      	b.n	8000f6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f40:	f7ff fc90 	bl	8000864 <HAL_GetTick>
 8000f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f46:	e008      	b.n	8000f5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f48:	f7ff fc8c 	bl	8000864 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b64      	cmp	r3, #100	; 0x64
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e1e6      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f5a:	4b53      	ldr	r3, [pc, #332]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f0      	bne.n	8000f48 <HAL_RCC_OscConfig+0x10c>
 8000f66:	e000      	b.n	8000f6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d063      	beq.n	800103e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f76:	4b4c      	ldr	r3, [pc, #304]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f003 030c 	and.w	r3, r3, #12
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d00b      	beq.n	8000f9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f82:	4b49      	ldr	r3, [pc, #292]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 030c 	and.w	r3, r3, #12
 8000f8a:	2b08      	cmp	r3, #8
 8000f8c:	d11c      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x18c>
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d116      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f9a:	4b43      	ldr	r3, [pc, #268]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d005      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x176>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d001      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e1ba      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb2:	4b3d      	ldr	r3, [pc, #244]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	4939      	ldr	r1, [pc, #228]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc6:	e03a      	b.n	800103e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	691b      	ldr	r3, [r3, #16]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d020      	beq.n	8001012 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fd0:	4b36      	ldr	r3, [pc, #216]	; (80010ac <HAL_RCC_OscConfig+0x270>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fc45 	bl	8000864 <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fde:	f7ff fc41 	bl	8000864 <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e19b      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 0302 	and.w	r3, r3, #2
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f0      	beq.n	8000fde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ffc:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	4927      	ldr	r1, [pc, #156]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 800100c:	4313      	orrs	r3, r2
 800100e:	600b      	str	r3, [r1, #0]
 8001010:	e015      	b.n	800103e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001012:	4b26      	ldr	r3, [pc, #152]	; (80010ac <HAL_RCC_OscConfig+0x270>)
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001018:	f7ff fc24 	bl	8000864 <HAL_GetTick>
 800101c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001020:	f7ff fc20 	bl	8000864 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e17a      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001032:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1f0      	bne.n	8001020 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d03a      	beq.n	80010c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	699b      	ldr	r3, [r3, #24]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d019      	beq.n	8001086 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_RCC_OscConfig+0x274>)
 8001054:	2201      	movs	r2, #1
 8001056:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001058:	f7ff fc04 	bl	8000864 <HAL_GetTick>
 800105c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800105e:	e008      	b.n	8001072 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001060:	f7ff fc00 	bl	8000864 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b02      	cmp	r3, #2
 800106c:	d901      	bls.n	8001072 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e15a      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <HAL_RCC_OscConfig+0x26c>)
 8001074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	2b00      	cmp	r3, #0
 800107c:	d0f0      	beq.n	8001060 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800107e:	2001      	movs	r0, #1
 8001080:	f000 fada 	bl	8001638 <RCC_Delay>
 8001084:	e01c      	b.n	80010c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001086:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <HAL_RCC_OscConfig+0x274>)
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108c:	f7ff fbea 	bl	8000864 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001092:	e00f      	b.n	80010b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001094:	f7ff fbe6 	bl	8000864 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d908      	bls.n	80010b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e140      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
 80010a6:	bf00      	nop
 80010a8:	40021000 	.word	0x40021000
 80010ac:	42420000 	.word	0x42420000
 80010b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b4:	4b9e      	ldr	r3, [pc, #632]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1e9      	bne.n	8001094 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 0304 	and.w	r3, r3, #4
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	f000 80a6 	beq.w	800121a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010ce:	2300      	movs	r3, #0
 80010d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010d2:	4b97      	ldr	r3, [pc, #604]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10d      	bne.n	80010fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010de:	4b94      	ldr	r3, [pc, #592]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	4a93      	ldr	r2, [pc, #588]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80010e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e8:	61d3      	str	r3, [r2, #28]
 80010ea:	4b91      	ldr	r3, [pc, #580]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f2:	60bb      	str	r3, [r7, #8]
 80010f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010f6:	2301      	movs	r3, #1
 80010f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010fa:	4b8e      	ldr	r3, [pc, #568]	; (8001334 <HAL_RCC_OscConfig+0x4f8>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001102:	2b00      	cmp	r3, #0
 8001104:	d118      	bne.n	8001138 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001106:	4b8b      	ldr	r3, [pc, #556]	; (8001334 <HAL_RCC_OscConfig+0x4f8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a8a      	ldr	r2, [pc, #552]	; (8001334 <HAL_RCC_OscConfig+0x4f8>)
 800110c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001110:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001112:	f7ff fba7 	bl	8000864 <HAL_GetTick>
 8001116:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001118:	e008      	b.n	800112c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800111a:	f7ff fba3 	bl	8000864 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	2b64      	cmp	r3, #100	; 0x64
 8001126:	d901      	bls.n	800112c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001128:	2303      	movs	r3, #3
 800112a:	e0fd      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800112c:	4b81      	ldr	r3, [pc, #516]	; (8001334 <HAL_RCC_OscConfig+0x4f8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f0      	beq.n	800111a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d106      	bne.n	800114e <HAL_RCC_OscConfig+0x312>
 8001140:	4b7b      	ldr	r3, [pc, #492]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	4a7a      	ldr	r2, [pc, #488]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001146:	f043 0301 	orr.w	r3, r3, #1
 800114a:	6213      	str	r3, [r2, #32]
 800114c:	e02d      	b.n	80011aa <HAL_RCC_OscConfig+0x36e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d10c      	bne.n	8001170 <HAL_RCC_OscConfig+0x334>
 8001156:	4b76      	ldr	r3, [pc, #472]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001158:	6a1b      	ldr	r3, [r3, #32]
 800115a:	4a75      	ldr	r2, [pc, #468]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 800115c:	f023 0301 	bic.w	r3, r3, #1
 8001160:	6213      	str	r3, [r2, #32]
 8001162:	4b73      	ldr	r3, [pc, #460]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	4a72      	ldr	r2, [pc, #456]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001168:	f023 0304 	bic.w	r3, r3, #4
 800116c:	6213      	str	r3, [r2, #32]
 800116e:	e01c      	b.n	80011aa <HAL_RCC_OscConfig+0x36e>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	2b05      	cmp	r3, #5
 8001176:	d10c      	bne.n	8001192 <HAL_RCC_OscConfig+0x356>
 8001178:	4b6d      	ldr	r3, [pc, #436]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 800117a:	6a1b      	ldr	r3, [r3, #32]
 800117c:	4a6c      	ldr	r2, [pc, #432]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 800117e:	f043 0304 	orr.w	r3, r3, #4
 8001182:	6213      	str	r3, [r2, #32]
 8001184:	4b6a      	ldr	r3, [pc, #424]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	4a69      	ldr	r2, [pc, #420]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	6213      	str	r3, [r2, #32]
 8001190:	e00b      	b.n	80011aa <HAL_RCC_OscConfig+0x36e>
 8001192:	4b67      	ldr	r3, [pc, #412]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001194:	6a1b      	ldr	r3, [r3, #32]
 8001196:	4a66      	ldr	r2, [pc, #408]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001198:	f023 0301 	bic.w	r3, r3, #1
 800119c:	6213      	str	r3, [r2, #32]
 800119e:	4b64      	ldr	r3, [pc, #400]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	4a63      	ldr	r2, [pc, #396]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80011a4:	f023 0304 	bic.w	r3, r3, #4
 80011a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d015      	beq.n	80011de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b2:	f7ff fb57 	bl	8000864 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011b8:	e00a      	b.n	80011d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ba:	f7ff fb53 	bl	8000864 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e0ab      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011d0:	4b57      	ldr	r3, [pc, #348]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d0ee      	beq.n	80011ba <HAL_RCC_OscConfig+0x37e>
 80011dc:	e014      	b.n	8001208 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011de:	f7ff fb41 	bl	8000864 <HAL_GetTick>
 80011e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011e4:	e00a      	b.n	80011fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e6:	f7ff fb3d 	bl	8000864 <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e095      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011fc:	4b4c      	ldr	r3, [pc, #304]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1ee      	bne.n	80011e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001208:	7dfb      	ldrb	r3, [r7, #23]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d105      	bne.n	800121a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800120e:	4b48      	ldr	r3, [pc, #288]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	4a47      	ldr	r2, [pc, #284]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001218:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	2b00      	cmp	r3, #0
 8001220:	f000 8081 	beq.w	8001326 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001224:	4b42      	ldr	r3, [pc, #264]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f003 030c 	and.w	r3, r3, #12
 800122c:	2b08      	cmp	r3, #8
 800122e:	d061      	beq.n	80012f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d146      	bne.n	80012c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001238:	4b3f      	ldr	r3, [pc, #252]	; (8001338 <HAL_RCC_OscConfig+0x4fc>)
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123e:	f7ff fb11 	bl	8000864 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001244:	e008      	b.n	8001258 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001246:	f7ff fb0d 	bl	8000864 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d901      	bls.n	8001258 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e067      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f0      	bne.n	8001246 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800126c:	d108      	bne.n	8001280 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800126e:	4b30      	ldr	r3, [pc, #192]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	492d      	ldr	r1, [pc, #180]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 800127c:	4313      	orrs	r3, r2
 800127e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001280:	4b2b      	ldr	r3, [pc, #172]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a19      	ldr	r1, [r3, #32]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001290:	430b      	orrs	r3, r1
 8001292:	4927      	ldr	r1, [pc, #156]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001294:	4313      	orrs	r3, r2
 8001296:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001298:	4b27      	ldr	r3, [pc, #156]	; (8001338 <HAL_RCC_OscConfig+0x4fc>)
 800129a:	2201      	movs	r2, #1
 800129c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129e:	f7ff fae1 	bl	8000864 <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012a6:	f7ff fadd 	bl	8000864 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e037      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d0f0      	beq.n	80012a6 <HAL_RCC_OscConfig+0x46a>
 80012c4:	e02f      	b.n	8001326 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012c6:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <HAL_RCC_OscConfig+0x4fc>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012cc:	f7ff faca 	bl	8000864 <HAL_GetTick>
 80012d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d2:	e008      	b.n	80012e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012d4:	f7ff fac6 	bl	8000864 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e020      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d1f0      	bne.n	80012d4 <HAL_RCC_OscConfig+0x498>
 80012f2:	e018      	b.n	8001326 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	69db      	ldr	r3, [r3, #28]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d101      	bne.n	8001300 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e013      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001300:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <HAL_RCC_OscConfig+0x4f4>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a1b      	ldr	r3, [r3, #32]
 8001310:	429a      	cmp	r2, r3
 8001312:	d106      	bne.n	8001322 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800131e:	429a      	cmp	r2, r3
 8001320:	d001      	beq.n	8001326 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e000      	b.n	8001328 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001326:	2300      	movs	r3, #0
}
 8001328:	4618      	mov	r0, r3
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40021000 	.word	0x40021000
 8001334:	40007000 	.word	0x40007000
 8001338:	42420060 	.word	0x42420060

0800133c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e0d0      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001350:	4b6a      	ldr	r3, [pc, #424]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0307 	and.w	r3, r3, #7
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	429a      	cmp	r2, r3
 800135c:	d910      	bls.n	8001380 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135e:	4b67      	ldr	r3, [pc, #412]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 0207 	bic.w	r2, r3, #7
 8001366:	4965      	ldr	r1, [pc, #404]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	4313      	orrs	r3, r2
 800136c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800136e:	4b63      	ldr	r3, [pc, #396]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d001      	beq.n	8001380 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e0b8      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	2b00      	cmp	r3, #0
 800138a:	d020      	beq.n	80013ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0304 	and.w	r3, r3, #4
 8001394:	2b00      	cmp	r3, #0
 8001396:	d005      	beq.n	80013a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001398:	4b59      	ldr	r3, [pc, #356]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	4a58      	ldr	r2, [pc, #352]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 800139e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0308 	and.w	r3, r3, #8
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013b0:	4b53      	ldr	r3, [pc, #332]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	4a52      	ldr	r2, [pc, #328]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80013b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013bc:	4b50      	ldr	r3, [pc, #320]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	494d      	ldr	r1, [pc, #308]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d040      	beq.n	800145c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d107      	bne.n	80013f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e2:	4b47      	ldr	r3, [pc, #284]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d115      	bne.n	800141a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e07f      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d107      	bne.n	800140a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013fa:	4b41      	ldr	r3, [pc, #260]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d109      	bne.n	800141a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e073      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140a:	4b3d      	ldr	r3, [pc, #244]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e06b      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800141a:	4b39      	ldr	r3, [pc, #228]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f023 0203 	bic.w	r2, r3, #3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	4936      	ldr	r1, [pc, #216]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 8001428:	4313      	orrs	r3, r2
 800142a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800142c:	f7ff fa1a 	bl	8000864 <HAL_GetTick>
 8001430:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001432:	e00a      	b.n	800144a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001434:	f7ff fa16 	bl	8000864 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001442:	4293      	cmp	r3, r2
 8001444:	d901      	bls.n	800144a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e053      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800144a:	4b2d      	ldr	r3, [pc, #180]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f003 020c 	and.w	r2, r3, #12
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	429a      	cmp	r2, r3
 800145a:	d1eb      	bne.n	8001434 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800145c:	4b27      	ldr	r3, [pc, #156]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0307 	and.w	r3, r3, #7
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	429a      	cmp	r2, r3
 8001468:	d210      	bcs.n	800148c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800146a:	4b24      	ldr	r3, [pc, #144]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 0207 	bic.w	r2, r3, #7
 8001472:	4922      	ldr	r1, [pc, #136]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	4313      	orrs	r3, r2
 8001478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800147a:	4b20      	ldr	r3, [pc, #128]	; (80014fc <HAL_RCC_ClockConfig+0x1c0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	d001      	beq.n	800148c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e032      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b00      	cmp	r3, #0
 8001496:	d008      	beq.n	80014aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	4916      	ldr	r1, [pc, #88]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d009      	beq.n	80014ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014b6:	4b12      	ldr	r3, [pc, #72]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	490e      	ldr	r1, [pc, #56]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014ca:	f000 f821 	bl	8001510 <HAL_RCC_GetSysClockFreq>
 80014ce:	4601      	mov	r1, r0
 80014d0:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	091b      	lsrs	r3, r3, #4
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	4a0a      	ldr	r2, [pc, #40]	; (8001504 <HAL_RCC_ClockConfig+0x1c8>)
 80014dc:	5cd3      	ldrb	r3, [r2, r3]
 80014de:	fa21 f303 	lsr.w	r3, r1, r3
 80014e2:	4a09      	ldr	r2, [pc, #36]	; (8001508 <HAL_RCC_ClockConfig+0x1cc>)
 80014e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <HAL_RCC_ClockConfig+0x1d0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f978 	bl	80007e0 <HAL_InitTick>

  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40022000 	.word	0x40022000
 8001500:	40021000 	.word	0x40021000
 8001504:	08002368 	.word	0x08002368
 8001508:	20000000 	.word	0x20000000
 800150c:	20000004 	.word	0x20000004

08001510 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001510:	b490      	push	{r4, r7}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001516:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001518:	1d3c      	adds	r4, r7, #4
 800151a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800151c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001520:	4b28      	ldr	r3, [pc, #160]	; (80015c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
 800152e:	2300      	movs	r3, #0
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800153a:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f003 030c 	and.w	r3, r3, #12
 8001546:	2b04      	cmp	r3, #4
 8001548:	d002      	beq.n	8001550 <HAL_RCC_GetSysClockFreq+0x40>
 800154a:	2b08      	cmp	r3, #8
 800154c:	d003      	beq.n	8001556 <HAL_RCC_GetSysClockFreq+0x46>
 800154e:	e02d      	b.n	80015ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001550:	4b1e      	ldr	r3, [pc, #120]	; (80015cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001552:	623b      	str	r3, [r7, #32]
      break;
 8001554:	e02d      	b.n	80015b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	0c9b      	lsrs	r3, r3, #18
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001562:	4413      	add	r3, r2
 8001564:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001568:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d013      	beq.n	800159c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001574:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	0c5b      	lsrs	r3, r3, #17
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001582:	4413      	add	r3, r2
 8001584:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001588:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800158e:	fb02 f203 	mul.w	r2, r2, r3
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	fbb2 f3f3 	udiv	r3, r2, r3
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
 800159a:	e004      	b.n	80015a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	4a0c      	ldr	r2, [pc, #48]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015a0:	fb02 f303 	mul.w	r3, r2, r3
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a8:	623b      	str	r3, [r7, #32]
      break;
 80015aa:	e002      	b.n	80015b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015ac:	4b07      	ldr	r3, [pc, #28]	; (80015cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80015ae:	623b      	str	r3, [r7, #32]
      break;
 80015b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015b2:	6a3b      	ldr	r3, [r7, #32]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3728      	adds	r7, #40	; 0x28
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc90      	pop	{r4, r7}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	08002354 	.word	0x08002354
 80015c4:	08002364 	.word	0x08002364
 80015c8:	40021000 	.word	0x40021000
 80015cc:	007a1200 	.word	0x007a1200
 80015d0:	003d0900 	.word	0x003d0900

080015d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015d8:	4b02      	ldr	r3, [pc, #8]	; (80015e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80015da:	681b      	ldr	r3, [r3, #0]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr
 80015e4:	20000000 	.word	0x20000000

080015e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015ec:	f7ff fff2 	bl	80015d4 <HAL_RCC_GetHCLKFreq>
 80015f0:	4601      	mov	r1, r0
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	0a1b      	lsrs	r3, r3, #8
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	4a03      	ldr	r2, [pc, #12]	; (800160c <HAL_RCC_GetPCLK1Freq+0x24>)
 80015fe:	5cd3      	ldrb	r3, [r2, r3]
 8001600:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001604:	4618      	mov	r0, r3
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	08002378 	.word	0x08002378

08001610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001614:	f7ff ffde 	bl	80015d4 <HAL_RCC_GetHCLKFreq>
 8001618:	4601      	mov	r1, r0
 800161a:	4b05      	ldr	r3, [pc, #20]	; (8001630 <HAL_RCC_GetPCLK2Freq+0x20>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	0adb      	lsrs	r3, r3, #11
 8001620:	f003 0307 	and.w	r3, r3, #7
 8001624:	4a03      	ldr	r2, [pc, #12]	; (8001634 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001626:	5cd3      	ldrb	r3, [r2, r3]
 8001628:	fa21 f303 	lsr.w	r3, r1, r3
}
 800162c:	4618      	mov	r0, r3
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40021000 	.word	0x40021000
 8001634:	08002378 	.word	0x08002378

08001638 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <RCC_Delay+0x34>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a0a      	ldr	r2, [pc, #40]	; (8001670 <RCC_Delay+0x38>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	0a5b      	lsrs	r3, r3, #9
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	fb02 f303 	mul.w	r3, r2, r3
 8001652:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001654:	bf00      	nop
  }
  while (Delay --);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	1e5a      	subs	r2, r3, #1
 800165a:	60fa      	str	r2, [r7, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f9      	bne.n	8001654 <RCC_Delay+0x1c>
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000000 	.word	0x20000000
 8001670:	10624dd3 	.word	0x10624dd3

08001674 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e03f      	b.n	8001706 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	d106      	bne.n	80016a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7fe ffd2 	bl	8000644 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2224      	movs	r2, #36	; 0x24
 80016a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f905 	bl	80018c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	691a      	ldr	r2, [r3, #16]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	695a      	ldr	r2, [r3, #20]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2220      	movs	r2, #32
 80016f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2220      	movs	r2, #32
 8001700:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b08a      	sub	sp, #40	; 0x28
 8001712:	af02      	add	r7, sp, #8
 8001714:	60f8      	str	r0, [r7, #12]
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	603b      	str	r3, [r7, #0]
 800171a:	4613      	mov	r3, r2
 800171c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b20      	cmp	r3, #32
 800172c:	d17c      	bne.n	8001828 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d002      	beq.n	800173a <HAL_UART_Transmit+0x2c>
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e075      	b.n	800182a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001744:	2b01      	cmp	r3, #1
 8001746:	d101      	bne.n	800174c <HAL_UART_Transmit+0x3e>
 8001748:	2302      	movs	r3, #2
 800174a:	e06e      	b.n	800182a <HAL_UART_Transmit+0x11c>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2200      	movs	r2, #0
 8001758:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2221      	movs	r2, #33	; 0x21
 800175e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001762:	f7ff f87f 	bl	8000864 <HAL_GetTick>
 8001766:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	88fa      	ldrh	r2, [r7, #6]
 800176c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	88fa      	ldrh	r2, [r7, #6]
 8001772:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800177c:	d108      	bne.n	8001790 <HAL_UART_Transmit+0x82>
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	691b      	ldr	r3, [r3, #16]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d104      	bne.n	8001790 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	61bb      	str	r3, [r7, #24]
 800178e:	e003      	b.n	8001798 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2200      	movs	r2, #0
 800179c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80017a0:	e02a      	b.n	80017f8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2200      	movs	r2, #0
 80017aa:	2180      	movs	r1, #128	; 0x80
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f000 f840 	bl	8001832 <UART_WaitOnFlagUntilTimeout>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e036      	b.n	800182a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d10b      	bne.n	80017da <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	461a      	mov	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80017d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	3302      	adds	r3, #2
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	e007      	b.n	80017ea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	781a      	ldrb	r2, [r3, #0]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	3301      	adds	r3, #1
 80017e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	3b01      	subs	r3, #1
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1cf      	bne.n	80017a2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	2200      	movs	r2, #0
 800180a:	2140      	movs	r1, #64	; 0x40
 800180c:	68f8      	ldr	r0, [r7, #12]
 800180e:	f000 f810 	bl	8001832 <UART_WaitOnFlagUntilTimeout>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e006      	b.n	800182a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2220      	movs	r2, #32
 8001820:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001824:	2300      	movs	r3, #0
 8001826:	e000      	b.n	800182a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001828:	2302      	movs	r3, #2
  }
}
 800182a:	4618      	mov	r0, r3
 800182c:	3720      	adds	r7, #32
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b084      	sub	sp, #16
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	4613      	mov	r3, r2
 8001840:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001842:	e02c      	b.n	800189e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184a:	d028      	beq.n	800189e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d007      	beq.n	8001862 <UART_WaitOnFlagUntilTimeout+0x30>
 8001852:	f7ff f807 	bl	8000864 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	429a      	cmp	r2, r3
 8001860:	d21d      	bcs.n	800189e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68da      	ldr	r2, [r3, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001870:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	695a      	ldr	r2, [r3, #20]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f022 0201 	bic.w	r2, r2, #1
 8001880:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2220      	movs	r2, #32
 8001886:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2220      	movs	r2, #32
 800188e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e00f      	b.n	80018be <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	4013      	ands	r3, r2
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	bf0c      	ite	eq
 80018ae:	2301      	moveq	r3, #1
 80018b0:	2300      	movne	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	461a      	mov	r2, r3
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d0c3      	beq.n	8001844 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	430a      	orrs	r2, r1
 80018e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001902:	f023 030c 	bic.w	r3, r3, #12
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	6812      	ldr	r2, [r2, #0]
 800190a:	68b9      	ldr	r1, [r7, #8]
 800190c:	430b      	orrs	r3, r1
 800190e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	699a      	ldr	r2, [r3, #24]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	430a      	orrs	r2, r1
 8001924:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a2c      	ldr	r2, [pc, #176]	; (80019dc <UART_SetConfig+0x114>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d103      	bne.n	8001938 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001930:	f7ff fe6e 	bl	8001610 <HAL_RCC_GetPCLK2Freq>
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	e002      	b.n	800193e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001938:	f7ff fe56 	bl	80015e8 <HAL_RCC_GetPCLK1Freq>
 800193c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	4613      	mov	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	4413      	add	r3, r2
 8001946:	009a      	lsls	r2, r3, #2
 8001948:	441a      	add	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	fbb2 f3f3 	udiv	r3, r2, r3
 8001954:	4a22      	ldr	r2, [pc, #136]	; (80019e0 <UART_SetConfig+0x118>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	0119      	lsls	r1, r3, #4
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	009a      	lsls	r2, r3, #2
 8001968:	441a      	add	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	fbb2 f2f3 	udiv	r2, r2, r3
 8001974:	4b1a      	ldr	r3, [pc, #104]	; (80019e0 <UART_SetConfig+0x118>)
 8001976:	fba3 0302 	umull	r0, r3, r3, r2
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	2064      	movs	r0, #100	; 0x64
 800197e:	fb00 f303 	mul.w	r3, r0, r3
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	3332      	adds	r3, #50	; 0x32
 8001988:	4a15      	ldr	r2, [pc, #84]	; (80019e0 <UART_SetConfig+0x118>)
 800198a:	fba2 2303 	umull	r2, r3, r2, r3
 800198e:	095b      	lsrs	r3, r3, #5
 8001990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001994:	4419      	add	r1, r3
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	4613      	mov	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	009a      	lsls	r2, r3, #2
 80019a0:	441a      	add	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80019ac:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <UART_SetConfig+0x118>)
 80019ae:	fba3 0302 	umull	r0, r3, r3, r2
 80019b2:	095b      	lsrs	r3, r3, #5
 80019b4:	2064      	movs	r0, #100	; 0x64
 80019b6:	fb00 f303 	mul.w	r3, r0, r3
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	3332      	adds	r3, #50	; 0x32
 80019c0:	4a07      	ldr	r2, [pc, #28]	; (80019e0 <UART_SetConfig+0x118>)
 80019c2:	fba2 2303 	umull	r2, r3, r2, r3
 80019c6:	095b      	lsrs	r3, r3, #5
 80019c8:	f003 020f 	and.w	r2, r3, #15
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	440a      	add	r2, r1
 80019d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80019d4:	bf00      	nop
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40013800 	.word	0x40013800
 80019e0:	51eb851f 	.word	0x51eb851f

080019e4 <HAL_WWDG_Init>:
 *         parameters in the WWDG_InitTypeDef of  associated handle.
 * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
 *                the configuration information for the specified WWDG module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
	/* Check the WWDG handle allocation */
	if (hwwdg == NULL) {
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_WWDG_Init+0x12>
		return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e016      	b.n	8001a24 <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
	/* Init the low level hardware */
	HAL_WWDG_MspInit(hwwdg);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7fe fe90 	bl	800071c <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

	/* Set WWDG Counter */
	WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a08:	601a      	str	r2, [r3, #0]

	/* Set WWDG Prescaler and Window */
	WRITE_REG(hwwdg->Instance->CFR,
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	691a      	ldr	r2, [r3, #16]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	ea42 0103 	orr.w	r1, r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689a      	ldr	r2, [r3, #8]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	605a      	str	r2, [r3, #4]
			(hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));

	/* Return function status */
	return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_WWDG_Refresh>:
 * @brief  Refresh the WWDG.
 * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
 *                the configuration information for the specified WWDG module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg) {
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	/* Write to WWDG CR the WWDG Counter value to refresh with */
	WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68d2      	ldr	r2, [r2, #12]
 8001a3c:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr

08001a4a <HAL_WWDG_IRQHandler>:
 *         logging), before resetting the device.
 * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
 *                the configuration information for the specified WWDG module.
 * @retval None
 */
void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg) {
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
	/* Check if Early Wakeup Interrupt is enable */
	if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET) {
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a60:	d10e      	bne.n	8001a80 <HAL_WWDG_IRQHandler+0x36>
		/* Check if WWDG Early Wakeup Interrupt occurred */
		if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET) {
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d107      	bne.n	8001a80 <HAL_WWDG_IRQHandler+0x36>
			/* Clear the WWDG Early Wakeup flag */
			__HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f06f 0201 	mvn.w	r2, #1
 8001a78:	609a      	str	r2, [r3, #8]
#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
      /* Early Wakeup registered callback */
      hwwdg->EwiCallback(hwwdg);
#else
			/* Early Wakeup callback */
			HAL_WWDG_EarlyWakeupCallback(hwwdg);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f804 	bl	8001a88 <HAL_WWDG_EarlyWakeupCallback>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
		}
	}
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <HAL_WWDG_EarlyWakeupCallback>:
 * @brief  WWDG Early Wakeup callback.
 * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
 *                the configuration information for the specified WWDG module.
 * @retval None
 */
void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	HAL_WWDG_Refresh(hwwdg);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ffcb 	bl	8001a2c <HAL_WWDG_Refresh>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <__errno>:
 8001aa0:	4b01      	ldr	r3, [pc, #4]	; (8001aa8 <__errno+0x8>)
 8001aa2:	6818      	ldr	r0, [r3, #0]
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	2000000c 	.word	0x2000000c

08001aac <__libc_init_array>:
 8001aac:	b570      	push	{r4, r5, r6, lr}
 8001aae:	2500      	movs	r5, #0
 8001ab0:	4e0c      	ldr	r6, [pc, #48]	; (8001ae4 <__libc_init_array+0x38>)
 8001ab2:	4c0d      	ldr	r4, [pc, #52]	; (8001ae8 <__libc_init_array+0x3c>)
 8001ab4:	1ba4      	subs	r4, r4, r6
 8001ab6:	10a4      	asrs	r4, r4, #2
 8001ab8:	42a5      	cmp	r5, r4
 8001aba:	d109      	bne.n	8001ad0 <__libc_init_array+0x24>
 8001abc:	f000 fc34 	bl	8002328 <_init>
 8001ac0:	2500      	movs	r5, #0
 8001ac2:	4e0a      	ldr	r6, [pc, #40]	; (8001aec <__libc_init_array+0x40>)
 8001ac4:	4c0a      	ldr	r4, [pc, #40]	; (8001af0 <__libc_init_array+0x44>)
 8001ac6:	1ba4      	subs	r4, r4, r6
 8001ac8:	10a4      	asrs	r4, r4, #2
 8001aca:	42a5      	cmp	r5, r4
 8001acc:	d105      	bne.n	8001ada <__libc_init_array+0x2e>
 8001ace:	bd70      	pop	{r4, r5, r6, pc}
 8001ad0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ad4:	4798      	blx	r3
 8001ad6:	3501      	adds	r5, #1
 8001ad8:	e7ee      	b.n	8001ab8 <__libc_init_array+0xc>
 8001ada:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ade:	4798      	blx	r3
 8001ae0:	3501      	adds	r5, #1
 8001ae2:	e7f2      	b.n	8001aca <__libc_init_array+0x1e>
 8001ae4:	080023b4 	.word	0x080023b4
 8001ae8:	080023b4 	.word	0x080023b4
 8001aec:	080023b4 	.word	0x080023b4
 8001af0:	080023b8 	.word	0x080023b8

08001af4 <memset>:
 8001af4:	4603      	mov	r3, r0
 8001af6:	4402      	add	r2, r0
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d100      	bne.n	8001afe <memset+0xa>
 8001afc:	4770      	bx	lr
 8001afe:	f803 1b01 	strb.w	r1, [r3], #1
 8001b02:	e7f9      	b.n	8001af8 <memset+0x4>

08001b04 <siprintf>:
 8001b04:	b40e      	push	{r1, r2, r3}
 8001b06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001b0a:	b500      	push	{lr}
 8001b0c:	b09c      	sub	sp, #112	; 0x70
 8001b0e:	ab1d      	add	r3, sp, #116	; 0x74
 8001b10:	9002      	str	r0, [sp, #8]
 8001b12:	9006      	str	r0, [sp, #24]
 8001b14:	9107      	str	r1, [sp, #28]
 8001b16:	9104      	str	r1, [sp, #16]
 8001b18:	4808      	ldr	r0, [pc, #32]	; (8001b3c <siprintf+0x38>)
 8001b1a:	4909      	ldr	r1, [pc, #36]	; (8001b40 <siprintf+0x3c>)
 8001b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001b20:	9105      	str	r1, [sp, #20]
 8001b22:	6800      	ldr	r0, [r0, #0]
 8001b24:	a902      	add	r1, sp, #8
 8001b26:	9301      	str	r3, [sp, #4]
 8001b28:	f000 f866 	bl	8001bf8 <_svfiprintf_r>
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	9b02      	ldr	r3, [sp, #8]
 8001b30:	701a      	strb	r2, [r3, #0]
 8001b32:	b01c      	add	sp, #112	; 0x70
 8001b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b38:	b003      	add	sp, #12
 8001b3a:	4770      	bx	lr
 8001b3c:	2000000c 	.word	0x2000000c
 8001b40:	ffff0208 	.word	0xffff0208

08001b44 <__ssputs_r>:
 8001b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b48:	688e      	ldr	r6, [r1, #8]
 8001b4a:	4682      	mov	sl, r0
 8001b4c:	429e      	cmp	r6, r3
 8001b4e:	460c      	mov	r4, r1
 8001b50:	4690      	mov	r8, r2
 8001b52:	4699      	mov	r9, r3
 8001b54:	d837      	bhi.n	8001bc6 <__ssputs_r+0x82>
 8001b56:	898a      	ldrh	r2, [r1, #12]
 8001b58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001b5c:	d031      	beq.n	8001bc2 <__ssputs_r+0x7e>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	6825      	ldr	r5, [r4, #0]
 8001b62:	6909      	ldr	r1, [r1, #16]
 8001b64:	1a6f      	subs	r7, r5, r1
 8001b66:	6965      	ldr	r5, [r4, #20]
 8001b68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001b6c:	fb95 f5f3 	sdiv	r5, r5, r3
 8001b70:	f109 0301 	add.w	r3, r9, #1
 8001b74:	443b      	add	r3, r7
 8001b76:	429d      	cmp	r5, r3
 8001b78:	bf38      	it	cc
 8001b7a:	461d      	movcc	r5, r3
 8001b7c:	0553      	lsls	r3, r2, #21
 8001b7e:	d530      	bpl.n	8001be2 <__ssputs_r+0x9e>
 8001b80:	4629      	mov	r1, r5
 8001b82:	f000 fb37 	bl	80021f4 <_malloc_r>
 8001b86:	4606      	mov	r6, r0
 8001b88:	b950      	cbnz	r0, 8001ba0 <__ssputs_r+0x5c>
 8001b8a:	230c      	movs	r3, #12
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b90:	f8ca 3000 	str.w	r3, [sl]
 8001b94:	89a3      	ldrh	r3, [r4, #12]
 8001b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b9a:	81a3      	strh	r3, [r4, #12]
 8001b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ba0:	463a      	mov	r2, r7
 8001ba2:	6921      	ldr	r1, [r4, #16]
 8001ba4:	f000 fab6 	bl	8002114 <memcpy>
 8001ba8:	89a3      	ldrh	r3, [r4, #12]
 8001baa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001bae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bb2:	81a3      	strh	r3, [r4, #12]
 8001bb4:	6126      	str	r6, [r4, #16]
 8001bb6:	443e      	add	r6, r7
 8001bb8:	6026      	str	r6, [r4, #0]
 8001bba:	464e      	mov	r6, r9
 8001bbc:	6165      	str	r5, [r4, #20]
 8001bbe:	1bed      	subs	r5, r5, r7
 8001bc0:	60a5      	str	r5, [r4, #8]
 8001bc2:	454e      	cmp	r6, r9
 8001bc4:	d900      	bls.n	8001bc8 <__ssputs_r+0x84>
 8001bc6:	464e      	mov	r6, r9
 8001bc8:	4632      	mov	r2, r6
 8001bca:	4641      	mov	r1, r8
 8001bcc:	6820      	ldr	r0, [r4, #0]
 8001bce:	f000 faac 	bl	800212a <memmove>
 8001bd2:	68a3      	ldr	r3, [r4, #8]
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	1b9b      	subs	r3, r3, r6
 8001bd8:	60a3      	str	r3, [r4, #8]
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	441e      	add	r6, r3
 8001bde:	6026      	str	r6, [r4, #0]
 8001be0:	e7dc      	b.n	8001b9c <__ssputs_r+0x58>
 8001be2:	462a      	mov	r2, r5
 8001be4:	f000 fb60 	bl	80022a8 <_realloc_r>
 8001be8:	4606      	mov	r6, r0
 8001bea:	2800      	cmp	r0, #0
 8001bec:	d1e2      	bne.n	8001bb4 <__ssputs_r+0x70>
 8001bee:	6921      	ldr	r1, [r4, #16]
 8001bf0:	4650      	mov	r0, sl
 8001bf2:	f000 fab3 	bl	800215c <_free_r>
 8001bf6:	e7c8      	b.n	8001b8a <__ssputs_r+0x46>

08001bf8 <_svfiprintf_r>:
 8001bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bfc:	461d      	mov	r5, r3
 8001bfe:	898b      	ldrh	r3, [r1, #12]
 8001c00:	b09d      	sub	sp, #116	; 0x74
 8001c02:	061f      	lsls	r7, r3, #24
 8001c04:	4680      	mov	r8, r0
 8001c06:	460c      	mov	r4, r1
 8001c08:	4616      	mov	r6, r2
 8001c0a:	d50f      	bpl.n	8001c2c <_svfiprintf_r+0x34>
 8001c0c:	690b      	ldr	r3, [r1, #16]
 8001c0e:	b96b      	cbnz	r3, 8001c2c <_svfiprintf_r+0x34>
 8001c10:	2140      	movs	r1, #64	; 0x40
 8001c12:	f000 faef 	bl	80021f4 <_malloc_r>
 8001c16:	6020      	str	r0, [r4, #0]
 8001c18:	6120      	str	r0, [r4, #16]
 8001c1a:	b928      	cbnz	r0, 8001c28 <_svfiprintf_r+0x30>
 8001c1c:	230c      	movs	r3, #12
 8001c1e:	f8c8 3000 	str.w	r3, [r8]
 8001c22:	f04f 30ff 	mov.w	r0, #4294967295
 8001c26:	e0c8      	b.n	8001dba <_svfiprintf_r+0x1c2>
 8001c28:	2340      	movs	r3, #64	; 0x40
 8001c2a:	6163      	str	r3, [r4, #20]
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8001c30:	2320      	movs	r3, #32
 8001c32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c36:	2330      	movs	r3, #48	; 0x30
 8001c38:	f04f 0b01 	mov.w	fp, #1
 8001c3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c40:	9503      	str	r5, [sp, #12]
 8001c42:	4637      	mov	r7, r6
 8001c44:	463d      	mov	r5, r7
 8001c46:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001c4a:	b10b      	cbz	r3, 8001c50 <_svfiprintf_r+0x58>
 8001c4c:	2b25      	cmp	r3, #37	; 0x25
 8001c4e:	d13e      	bne.n	8001cce <_svfiprintf_r+0xd6>
 8001c50:	ebb7 0a06 	subs.w	sl, r7, r6
 8001c54:	d00b      	beq.n	8001c6e <_svfiprintf_r+0x76>
 8001c56:	4653      	mov	r3, sl
 8001c58:	4632      	mov	r2, r6
 8001c5a:	4621      	mov	r1, r4
 8001c5c:	4640      	mov	r0, r8
 8001c5e:	f7ff ff71 	bl	8001b44 <__ssputs_r>
 8001c62:	3001      	adds	r0, #1
 8001c64:	f000 80a4 	beq.w	8001db0 <_svfiprintf_r+0x1b8>
 8001c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c6a:	4453      	add	r3, sl
 8001c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8001c6e:	783b      	ldrb	r3, [r7, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f000 809d 	beq.w	8001db0 <_svfiprintf_r+0x1b8>
 8001c76:	2300      	movs	r3, #0
 8001c78:	f04f 32ff 	mov.w	r2, #4294967295
 8001c7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c80:	9304      	str	r3, [sp, #16]
 8001c82:	9307      	str	r3, [sp, #28]
 8001c84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001c88:	931a      	str	r3, [sp, #104]	; 0x68
 8001c8a:	462f      	mov	r7, r5
 8001c8c:	2205      	movs	r2, #5
 8001c8e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001c92:	4850      	ldr	r0, [pc, #320]	; (8001dd4 <_svfiprintf_r+0x1dc>)
 8001c94:	f000 fa30 	bl	80020f8 <memchr>
 8001c98:	9b04      	ldr	r3, [sp, #16]
 8001c9a:	b9d0      	cbnz	r0, 8001cd2 <_svfiprintf_r+0xda>
 8001c9c:	06d9      	lsls	r1, r3, #27
 8001c9e:	bf44      	itt	mi
 8001ca0:	2220      	movmi	r2, #32
 8001ca2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ca6:	071a      	lsls	r2, r3, #28
 8001ca8:	bf44      	itt	mi
 8001caa:	222b      	movmi	r2, #43	; 0x2b
 8001cac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cb0:	782a      	ldrb	r2, [r5, #0]
 8001cb2:	2a2a      	cmp	r2, #42	; 0x2a
 8001cb4:	d015      	beq.n	8001ce2 <_svfiprintf_r+0xea>
 8001cb6:	462f      	mov	r7, r5
 8001cb8:	2000      	movs	r0, #0
 8001cba:	250a      	movs	r5, #10
 8001cbc:	9a07      	ldr	r2, [sp, #28]
 8001cbe:	4639      	mov	r1, r7
 8001cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001cc4:	3b30      	subs	r3, #48	; 0x30
 8001cc6:	2b09      	cmp	r3, #9
 8001cc8:	d94d      	bls.n	8001d66 <_svfiprintf_r+0x16e>
 8001cca:	b1b8      	cbz	r0, 8001cfc <_svfiprintf_r+0x104>
 8001ccc:	e00f      	b.n	8001cee <_svfiprintf_r+0xf6>
 8001cce:	462f      	mov	r7, r5
 8001cd0:	e7b8      	b.n	8001c44 <_svfiprintf_r+0x4c>
 8001cd2:	4a40      	ldr	r2, [pc, #256]	; (8001dd4 <_svfiprintf_r+0x1dc>)
 8001cd4:	463d      	mov	r5, r7
 8001cd6:	1a80      	subs	r0, r0, r2
 8001cd8:	fa0b f000 	lsl.w	r0, fp, r0
 8001cdc:	4318      	orrs	r0, r3
 8001cde:	9004      	str	r0, [sp, #16]
 8001ce0:	e7d3      	b.n	8001c8a <_svfiprintf_r+0x92>
 8001ce2:	9a03      	ldr	r2, [sp, #12]
 8001ce4:	1d11      	adds	r1, r2, #4
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	9103      	str	r1, [sp, #12]
 8001cea:	2a00      	cmp	r2, #0
 8001cec:	db01      	blt.n	8001cf2 <_svfiprintf_r+0xfa>
 8001cee:	9207      	str	r2, [sp, #28]
 8001cf0:	e004      	b.n	8001cfc <_svfiprintf_r+0x104>
 8001cf2:	4252      	negs	r2, r2
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	9207      	str	r2, [sp, #28]
 8001cfa:	9304      	str	r3, [sp, #16]
 8001cfc:	783b      	ldrb	r3, [r7, #0]
 8001cfe:	2b2e      	cmp	r3, #46	; 0x2e
 8001d00:	d10c      	bne.n	8001d1c <_svfiprintf_r+0x124>
 8001d02:	787b      	ldrb	r3, [r7, #1]
 8001d04:	2b2a      	cmp	r3, #42	; 0x2a
 8001d06:	d133      	bne.n	8001d70 <_svfiprintf_r+0x178>
 8001d08:	9b03      	ldr	r3, [sp, #12]
 8001d0a:	3702      	adds	r7, #2
 8001d0c:	1d1a      	adds	r2, r3, #4
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	9203      	str	r2, [sp, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	bfb8      	it	lt
 8001d16:	f04f 33ff 	movlt.w	r3, #4294967295
 8001d1a:	9305      	str	r3, [sp, #20]
 8001d1c:	4d2e      	ldr	r5, [pc, #184]	; (8001dd8 <_svfiprintf_r+0x1e0>)
 8001d1e:	2203      	movs	r2, #3
 8001d20:	7839      	ldrb	r1, [r7, #0]
 8001d22:	4628      	mov	r0, r5
 8001d24:	f000 f9e8 	bl	80020f8 <memchr>
 8001d28:	b138      	cbz	r0, 8001d3a <_svfiprintf_r+0x142>
 8001d2a:	2340      	movs	r3, #64	; 0x40
 8001d2c:	1b40      	subs	r0, r0, r5
 8001d2e:	fa03 f000 	lsl.w	r0, r3, r0
 8001d32:	9b04      	ldr	r3, [sp, #16]
 8001d34:	3701      	adds	r7, #1
 8001d36:	4303      	orrs	r3, r0
 8001d38:	9304      	str	r3, [sp, #16]
 8001d3a:	7839      	ldrb	r1, [r7, #0]
 8001d3c:	2206      	movs	r2, #6
 8001d3e:	4827      	ldr	r0, [pc, #156]	; (8001ddc <_svfiprintf_r+0x1e4>)
 8001d40:	1c7e      	adds	r6, r7, #1
 8001d42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d46:	f000 f9d7 	bl	80020f8 <memchr>
 8001d4a:	2800      	cmp	r0, #0
 8001d4c:	d038      	beq.n	8001dc0 <_svfiprintf_r+0x1c8>
 8001d4e:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <_svfiprintf_r+0x1e8>)
 8001d50:	bb13      	cbnz	r3, 8001d98 <_svfiprintf_r+0x1a0>
 8001d52:	9b03      	ldr	r3, [sp, #12]
 8001d54:	3307      	adds	r3, #7
 8001d56:	f023 0307 	bic.w	r3, r3, #7
 8001d5a:	3308      	adds	r3, #8
 8001d5c:	9303      	str	r3, [sp, #12]
 8001d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d60:	444b      	add	r3, r9
 8001d62:	9309      	str	r3, [sp, #36]	; 0x24
 8001d64:	e76d      	b.n	8001c42 <_svfiprintf_r+0x4a>
 8001d66:	fb05 3202 	mla	r2, r5, r2, r3
 8001d6a:	2001      	movs	r0, #1
 8001d6c:	460f      	mov	r7, r1
 8001d6e:	e7a6      	b.n	8001cbe <_svfiprintf_r+0xc6>
 8001d70:	2300      	movs	r3, #0
 8001d72:	250a      	movs	r5, #10
 8001d74:	4619      	mov	r1, r3
 8001d76:	3701      	adds	r7, #1
 8001d78:	9305      	str	r3, [sp, #20]
 8001d7a:	4638      	mov	r0, r7
 8001d7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d80:	3a30      	subs	r2, #48	; 0x30
 8001d82:	2a09      	cmp	r2, #9
 8001d84:	d903      	bls.n	8001d8e <_svfiprintf_r+0x196>
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0c8      	beq.n	8001d1c <_svfiprintf_r+0x124>
 8001d8a:	9105      	str	r1, [sp, #20]
 8001d8c:	e7c6      	b.n	8001d1c <_svfiprintf_r+0x124>
 8001d8e:	fb05 2101 	mla	r1, r5, r1, r2
 8001d92:	2301      	movs	r3, #1
 8001d94:	4607      	mov	r7, r0
 8001d96:	e7f0      	b.n	8001d7a <_svfiprintf_r+0x182>
 8001d98:	ab03      	add	r3, sp, #12
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4622      	mov	r2, r4
 8001d9e:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <_svfiprintf_r+0x1ec>)
 8001da0:	a904      	add	r1, sp, #16
 8001da2:	4640      	mov	r0, r8
 8001da4:	f3af 8000 	nop.w
 8001da8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001dac:	4681      	mov	r9, r0
 8001dae:	d1d6      	bne.n	8001d5e <_svfiprintf_r+0x166>
 8001db0:	89a3      	ldrh	r3, [r4, #12]
 8001db2:	065b      	lsls	r3, r3, #25
 8001db4:	f53f af35 	bmi.w	8001c22 <_svfiprintf_r+0x2a>
 8001db8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001dba:	b01d      	add	sp, #116	; 0x74
 8001dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001dc0:	ab03      	add	r3, sp, #12
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	4622      	mov	r2, r4
 8001dc6:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <_svfiprintf_r+0x1ec>)
 8001dc8:	a904      	add	r1, sp, #16
 8001dca:	4640      	mov	r0, r8
 8001dcc:	f000 f882 	bl	8001ed4 <_printf_i>
 8001dd0:	e7ea      	b.n	8001da8 <_svfiprintf_r+0x1b0>
 8001dd2:	bf00      	nop
 8001dd4:	08002380 	.word	0x08002380
 8001dd8:	08002386 	.word	0x08002386
 8001ddc:	0800238a 	.word	0x0800238a
 8001de0:	00000000 	.word	0x00000000
 8001de4:	08001b45 	.word	0x08001b45

08001de8 <_printf_common>:
 8001de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001dec:	4691      	mov	r9, r2
 8001dee:	461f      	mov	r7, r3
 8001df0:	688a      	ldr	r2, [r1, #8]
 8001df2:	690b      	ldr	r3, [r1, #16]
 8001df4:	4606      	mov	r6, r0
 8001df6:	4293      	cmp	r3, r2
 8001df8:	bfb8      	it	lt
 8001dfa:	4613      	movlt	r3, r2
 8001dfc:	f8c9 3000 	str.w	r3, [r9]
 8001e00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e04:	460c      	mov	r4, r1
 8001e06:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e0a:	b112      	cbz	r2, 8001e12 <_printf_common+0x2a>
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	f8c9 3000 	str.w	r3, [r9]
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	0699      	lsls	r1, r3, #26
 8001e16:	bf42      	ittt	mi
 8001e18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001e1c:	3302      	addmi	r3, #2
 8001e1e:	f8c9 3000 	strmi.w	r3, [r9]
 8001e22:	6825      	ldr	r5, [r4, #0]
 8001e24:	f015 0506 	ands.w	r5, r5, #6
 8001e28:	d107      	bne.n	8001e3a <_printf_common+0x52>
 8001e2a:	f104 0a19 	add.w	sl, r4, #25
 8001e2e:	68e3      	ldr	r3, [r4, #12]
 8001e30:	f8d9 2000 	ldr.w	r2, [r9]
 8001e34:	1a9b      	subs	r3, r3, r2
 8001e36:	42ab      	cmp	r3, r5
 8001e38:	dc29      	bgt.n	8001e8e <_printf_common+0xa6>
 8001e3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001e3e:	6822      	ldr	r2, [r4, #0]
 8001e40:	3300      	adds	r3, #0
 8001e42:	bf18      	it	ne
 8001e44:	2301      	movne	r3, #1
 8001e46:	0692      	lsls	r2, r2, #26
 8001e48:	d42e      	bmi.n	8001ea8 <_printf_common+0xc0>
 8001e4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001e4e:	4639      	mov	r1, r7
 8001e50:	4630      	mov	r0, r6
 8001e52:	47c0      	blx	r8
 8001e54:	3001      	adds	r0, #1
 8001e56:	d021      	beq.n	8001e9c <_printf_common+0xb4>
 8001e58:	6823      	ldr	r3, [r4, #0]
 8001e5a:	68e5      	ldr	r5, [r4, #12]
 8001e5c:	f003 0306 	and.w	r3, r3, #6
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	bf18      	it	ne
 8001e64:	2500      	movne	r5, #0
 8001e66:	f8d9 2000 	ldr.w	r2, [r9]
 8001e6a:	f04f 0900 	mov.w	r9, #0
 8001e6e:	bf08      	it	eq
 8001e70:	1aad      	subeq	r5, r5, r2
 8001e72:	68a3      	ldr	r3, [r4, #8]
 8001e74:	6922      	ldr	r2, [r4, #16]
 8001e76:	bf08      	it	eq
 8001e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	bfc4      	itt	gt
 8001e80:	1a9b      	subgt	r3, r3, r2
 8001e82:	18ed      	addgt	r5, r5, r3
 8001e84:	341a      	adds	r4, #26
 8001e86:	454d      	cmp	r5, r9
 8001e88:	d11a      	bne.n	8001ec0 <_printf_common+0xd8>
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	e008      	b.n	8001ea0 <_printf_common+0xb8>
 8001e8e:	2301      	movs	r3, #1
 8001e90:	4652      	mov	r2, sl
 8001e92:	4639      	mov	r1, r7
 8001e94:	4630      	mov	r0, r6
 8001e96:	47c0      	blx	r8
 8001e98:	3001      	adds	r0, #1
 8001e9a:	d103      	bne.n	8001ea4 <_printf_common+0xbc>
 8001e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ea4:	3501      	adds	r5, #1
 8001ea6:	e7c2      	b.n	8001e2e <_printf_common+0x46>
 8001ea8:	2030      	movs	r0, #48	; 0x30
 8001eaa:	18e1      	adds	r1, r4, r3
 8001eac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001eb6:	4422      	add	r2, r4
 8001eb8:	3302      	adds	r3, #2
 8001eba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ebe:	e7c4      	b.n	8001e4a <_printf_common+0x62>
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	4622      	mov	r2, r4
 8001ec4:	4639      	mov	r1, r7
 8001ec6:	4630      	mov	r0, r6
 8001ec8:	47c0      	blx	r8
 8001eca:	3001      	adds	r0, #1
 8001ecc:	d0e6      	beq.n	8001e9c <_printf_common+0xb4>
 8001ece:	f109 0901 	add.w	r9, r9, #1
 8001ed2:	e7d8      	b.n	8001e86 <_printf_common+0x9e>

08001ed4 <_printf_i>:
 8001ed4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ed8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001edc:	460c      	mov	r4, r1
 8001ede:	7e09      	ldrb	r1, [r1, #24]
 8001ee0:	b085      	sub	sp, #20
 8001ee2:	296e      	cmp	r1, #110	; 0x6e
 8001ee4:	4617      	mov	r7, r2
 8001ee6:	4606      	mov	r6, r0
 8001ee8:	4698      	mov	r8, r3
 8001eea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001eec:	f000 80b3 	beq.w	8002056 <_printf_i+0x182>
 8001ef0:	d822      	bhi.n	8001f38 <_printf_i+0x64>
 8001ef2:	2963      	cmp	r1, #99	; 0x63
 8001ef4:	d036      	beq.n	8001f64 <_printf_i+0x90>
 8001ef6:	d80a      	bhi.n	8001f0e <_printf_i+0x3a>
 8001ef8:	2900      	cmp	r1, #0
 8001efa:	f000 80b9 	beq.w	8002070 <_printf_i+0x19c>
 8001efe:	2958      	cmp	r1, #88	; 0x58
 8001f00:	f000 8083 	beq.w	800200a <_printf_i+0x136>
 8001f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001f0c:	e032      	b.n	8001f74 <_printf_i+0xa0>
 8001f0e:	2964      	cmp	r1, #100	; 0x64
 8001f10:	d001      	beq.n	8001f16 <_printf_i+0x42>
 8001f12:	2969      	cmp	r1, #105	; 0x69
 8001f14:	d1f6      	bne.n	8001f04 <_printf_i+0x30>
 8001f16:	6820      	ldr	r0, [r4, #0]
 8001f18:	6813      	ldr	r3, [r2, #0]
 8001f1a:	0605      	lsls	r5, r0, #24
 8001f1c:	f103 0104 	add.w	r1, r3, #4
 8001f20:	d52a      	bpl.n	8001f78 <_printf_i+0xa4>
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6011      	str	r1, [r2, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	da03      	bge.n	8001f32 <_printf_i+0x5e>
 8001f2a:	222d      	movs	r2, #45	; 0x2d
 8001f2c:	425b      	negs	r3, r3
 8001f2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001f32:	486f      	ldr	r0, [pc, #444]	; (80020f0 <_printf_i+0x21c>)
 8001f34:	220a      	movs	r2, #10
 8001f36:	e039      	b.n	8001fac <_printf_i+0xd8>
 8001f38:	2973      	cmp	r1, #115	; 0x73
 8001f3a:	f000 809d 	beq.w	8002078 <_printf_i+0x1a4>
 8001f3e:	d808      	bhi.n	8001f52 <_printf_i+0x7e>
 8001f40:	296f      	cmp	r1, #111	; 0x6f
 8001f42:	d020      	beq.n	8001f86 <_printf_i+0xb2>
 8001f44:	2970      	cmp	r1, #112	; 0x70
 8001f46:	d1dd      	bne.n	8001f04 <_printf_i+0x30>
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	f043 0320 	orr.w	r3, r3, #32
 8001f4e:	6023      	str	r3, [r4, #0]
 8001f50:	e003      	b.n	8001f5a <_printf_i+0x86>
 8001f52:	2975      	cmp	r1, #117	; 0x75
 8001f54:	d017      	beq.n	8001f86 <_printf_i+0xb2>
 8001f56:	2978      	cmp	r1, #120	; 0x78
 8001f58:	d1d4      	bne.n	8001f04 <_printf_i+0x30>
 8001f5a:	2378      	movs	r3, #120	; 0x78
 8001f5c:	4865      	ldr	r0, [pc, #404]	; (80020f4 <_printf_i+0x220>)
 8001f5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001f62:	e055      	b.n	8002010 <_printf_i+0x13c>
 8001f64:	6813      	ldr	r3, [r2, #0]
 8001f66:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f6a:	1d19      	adds	r1, r3, #4
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6011      	str	r1, [r2, #0]
 8001f70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001f74:	2301      	movs	r3, #1
 8001f76:	e08c      	b.n	8002092 <_printf_i+0x1be>
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001f7e:	6011      	str	r1, [r2, #0]
 8001f80:	bf18      	it	ne
 8001f82:	b21b      	sxthne	r3, r3
 8001f84:	e7cf      	b.n	8001f26 <_printf_i+0x52>
 8001f86:	6813      	ldr	r3, [r2, #0]
 8001f88:	6825      	ldr	r5, [r4, #0]
 8001f8a:	1d18      	adds	r0, r3, #4
 8001f8c:	6010      	str	r0, [r2, #0]
 8001f8e:	0628      	lsls	r0, r5, #24
 8001f90:	d501      	bpl.n	8001f96 <_printf_i+0xc2>
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	e002      	b.n	8001f9c <_printf_i+0xc8>
 8001f96:	0668      	lsls	r0, r5, #25
 8001f98:	d5fb      	bpl.n	8001f92 <_printf_i+0xbe>
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	296f      	cmp	r1, #111	; 0x6f
 8001f9e:	bf14      	ite	ne
 8001fa0:	220a      	movne	r2, #10
 8001fa2:	2208      	moveq	r2, #8
 8001fa4:	4852      	ldr	r0, [pc, #328]	; (80020f0 <_printf_i+0x21c>)
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001fac:	6865      	ldr	r5, [r4, #4]
 8001fae:	2d00      	cmp	r5, #0
 8001fb0:	60a5      	str	r5, [r4, #8]
 8001fb2:	f2c0 8095 	blt.w	80020e0 <_printf_i+0x20c>
 8001fb6:	6821      	ldr	r1, [r4, #0]
 8001fb8:	f021 0104 	bic.w	r1, r1, #4
 8001fbc:	6021      	str	r1, [r4, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d13d      	bne.n	800203e <_printf_i+0x16a>
 8001fc2:	2d00      	cmp	r5, #0
 8001fc4:	f040 808e 	bne.w	80020e4 <_printf_i+0x210>
 8001fc8:	4665      	mov	r5, ip
 8001fca:	2a08      	cmp	r2, #8
 8001fcc:	d10b      	bne.n	8001fe6 <_printf_i+0x112>
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	07db      	lsls	r3, r3, #31
 8001fd2:	d508      	bpl.n	8001fe6 <_printf_i+0x112>
 8001fd4:	6923      	ldr	r3, [r4, #16]
 8001fd6:	6862      	ldr	r2, [r4, #4]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	bfde      	ittt	le
 8001fdc:	2330      	movle	r3, #48	; 0x30
 8001fde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001fe2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001fe6:	ebac 0305 	sub.w	r3, ip, r5
 8001fea:	6123      	str	r3, [r4, #16]
 8001fec:	f8cd 8000 	str.w	r8, [sp]
 8001ff0:	463b      	mov	r3, r7
 8001ff2:	aa03      	add	r2, sp, #12
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	4630      	mov	r0, r6
 8001ff8:	f7ff fef6 	bl	8001de8 <_printf_common>
 8001ffc:	3001      	adds	r0, #1
 8001ffe:	d14d      	bne.n	800209c <_printf_i+0x1c8>
 8002000:	f04f 30ff 	mov.w	r0, #4294967295
 8002004:	b005      	add	sp, #20
 8002006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800200a:	4839      	ldr	r0, [pc, #228]	; (80020f0 <_printf_i+0x21c>)
 800200c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002010:	6813      	ldr	r3, [r2, #0]
 8002012:	6821      	ldr	r1, [r4, #0]
 8002014:	1d1d      	adds	r5, r3, #4
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6015      	str	r5, [r2, #0]
 800201a:	060a      	lsls	r2, r1, #24
 800201c:	d50b      	bpl.n	8002036 <_printf_i+0x162>
 800201e:	07ca      	lsls	r2, r1, #31
 8002020:	bf44      	itt	mi
 8002022:	f041 0120 	orrmi.w	r1, r1, #32
 8002026:	6021      	strmi	r1, [r4, #0]
 8002028:	b91b      	cbnz	r3, 8002032 <_printf_i+0x15e>
 800202a:	6822      	ldr	r2, [r4, #0]
 800202c:	f022 0220 	bic.w	r2, r2, #32
 8002030:	6022      	str	r2, [r4, #0]
 8002032:	2210      	movs	r2, #16
 8002034:	e7b7      	b.n	8001fa6 <_printf_i+0xd2>
 8002036:	064d      	lsls	r5, r1, #25
 8002038:	bf48      	it	mi
 800203a:	b29b      	uxthmi	r3, r3
 800203c:	e7ef      	b.n	800201e <_printf_i+0x14a>
 800203e:	4665      	mov	r5, ip
 8002040:	fbb3 f1f2 	udiv	r1, r3, r2
 8002044:	fb02 3311 	mls	r3, r2, r1, r3
 8002048:	5cc3      	ldrb	r3, [r0, r3]
 800204a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800204e:	460b      	mov	r3, r1
 8002050:	2900      	cmp	r1, #0
 8002052:	d1f5      	bne.n	8002040 <_printf_i+0x16c>
 8002054:	e7b9      	b.n	8001fca <_printf_i+0xf6>
 8002056:	6813      	ldr	r3, [r2, #0]
 8002058:	6825      	ldr	r5, [r4, #0]
 800205a:	1d18      	adds	r0, r3, #4
 800205c:	6961      	ldr	r1, [r4, #20]
 800205e:	6010      	str	r0, [r2, #0]
 8002060:	0628      	lsls	r0, r5, #24
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	d501      	bpl.n	800206a <_printf_i+0x196>
 8002066:	6019      	str	r1, [r3, #0]
 8002068:	e002      	b.n	8002070 <_printf_i+0x19c>
 800206a:	066a      	lsls	r2, r5, #25
 800206c:	d5fb      	bpl.n	8002066 <_printf_i+0x192>
 800206e:	8019      	strh	r1, [r3, #0]
 8002070:	2300      	movs	r3, #0
 8002072:	4665      	mov	r5, ip
 8002074:	6123      	str	r3, [r4, #16]
 8002076:	e7b9      	b.n	8001fec <_printf_i+0x118>
 8002078:	6813      	ldr	r3, [r2, #0]
 800207a:	1d19      	adds	r1, r3, #4
 800207c:	6011      	str	r1, [r2, #0]
 800207e:	681d      	ldr	r5, [r3, #0]
 8002080:	6862      	ldr	r2, [r4, #4]
 8002082:	2100      	movs	r1, #0
 8002084:	4628      	mov	r0, r5
 8002086:	f000 f837 	bl	80020f8 <memchr>
 800208a:	b108      	cbz	r0, 8002090 <_printf_i+0x1bc>
 800208c:	1b40      	subs	r0, r0, r5
 800208e:	6060      	str	r0, [r4, #4]
 8002090:	6863      	ldr	r3, [r4, #4]
 8002092:	6123      	str	r3, [r4, #16]
 8002094:	2300      	movs	r3, #0
 8002096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800209a:	e7a7      	b.n	8001fec <_printf_i+0x118>
 800209c:	6923      	ldr	r3, [r4, #16]
 800209e:	462a      	mov	r2, r5
 80020a0:	4639      	mov	r1, r7
 80020a2:	4630      	mov	r0, r6
 80020a4:	47c0      	blx	r8
 80020a6:	3001      	adds	r0, #1
 80020a8:	d0aa      	beq.n	8002000 <_printf_i+0x12c>
 80020aa:	6823      	ldr	r3, [r4, #0]
 80020ac:	079b      	lsls	r3, r3, #30
 80020ae:	d413      	bmi.n	80020d8 <_printf_i+0x204>
 80020b0:	68e0      	ldr	r0, [r4, #12]
 80020b2:	9b03      	ldr	r3, [sp, #12]
 80020b4:	4298      	cmp	r0, r3
 80020b6:	bfb8      	it	lt
 80020b8:	4618      	movlt	r0, r3
 80020ba:	e7a3      	b.n	8002004 <_printf_i+0x130>
 80020bc:	2301      	movs	r3, #1
 80020be:	464a      	mov	r2, r9
 80020c0:	4639      	mov	r1, r7
 80020c2:	4630      	mov	r0, r6
 80020c4:	47c0      	blx	r8
 80020c6:	3001      	adds	r0, #1
 80020c8:	d09a      	beq.n	8002000 <_printf_i+0x12c>
 80020ca:	3501      	adds	r5, #1
 80020cc:	68e3      	ldr	r3, [r4, #12]
 80020ce:	9a03      	ldr	r2, [sp, #12]
 80020d0:	1a9b      	subs	r3, r3, r2
 80020d2:	42ab      	cmp	r3, r5
 80020d4:	dcf2      	bgt.n	80020bc <_printf_i+0x1e8>
 80020d6:	e7eb      	b.n	80020b0 <_printf_i+0x1dc>
 80020d8:	2500      	movs	r5, #0
 80020da:	f104 0919 	add.w	r9, r4, #25
 80020de:	e7f5      	b.n	80020cc <_printf_i+0x1f8>
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1ac      	bne.n	800203e <_printf_i+0x16a>
 80020e4:	7803      	ldrb	r3, [r0, #0]
 80020e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80020ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80020ee:	e76c      	b.n	8001fca <_printf_i+0xf6>
 80020f0:	08002391 	.word	0x08002391
 80020f4:	080023a2 	.word	0x080023a2

080020f8 <memchr>:
 80020f8:	b510      	push	{r4, lr}
 80020fa:	b2c9      	uxtb	r1, r1
 80020fc:	4402      	add	r2, r0
 80020fe:	4290      	cmp	r0, r2
 8002100:	4603      	mov	r3, r0
 8002102:	d101      	bne.n	8002108 <memchr+0x10>
 8002104:	2300      	movs	r3, #0
 8002106:	e003      	b.n	8002110 <memchr+0x18>
 8002108:	781c      	ldrb	r4, [r3, #0]
 800210a:	3001      	adds	r0, #1
 800210c:	428c      	cmp	r4, r1
 800210e:	d1f6      	bne.n	80020fe <memchr+0x6>
 8002110:	4618      	mov	r0, r3
 8002112:	bd10      	pop	{r4, pc}

08002114 <memcpy>:
 8002114:	b510      	push	{r4, lr}
 8002116:	1e43      	subs	r3, r0, #1
 8002118:	440a      	add	r2, r1
 800211a:	4291      	cmp	r1, r2
 800211c:	d100      	bne.n	8002120 <memcpy+0xc>
 800211e:	bd10      	pop	{r4, pc}
 8002120:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002124:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002128:	e7f7      	b.n	800211a <memcpy+0x6>

0800212a <memmove>:
 800212a:	4288      	cmp	r0, r1
 800212c:	b510      	push	{r4, lr}
 800212e:	eb01 0302 	add.w	r3, r1, r2
 8002132:	d807      	bhi.n	8002144 <memmove+0x1a>
 8002134:	1e42      	subs	r2, r0, #1
 8002136:	4299      	cmp	r1, r3
 8002138:	d00a      	beq.n	8002150 <memmove+0x26>
 800213a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800213e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002142:	e7f8      	b.n	8002136 <memmove+0xc>
 8002144:	4283      	cmp	r3, r0
 8002146:	d9f5      	bls.n	8002134 <memmove+0xa>
 8002148:	1881      	adds	r1, r0, r2
 800214a:	1ad2      	subs	r2, r2, r3
 800214c:	42d3      	cmn	r3, r2
 800214e:	d100      	bne.n	8002152 <memmove+0x28>
 8002150:	bd10      	pop	{r4, pc}
 8002152:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002156:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800215a:	e7f7      	b.n	800214c <memmove+0x22>

0800215c <_free_r>:
 800215c:	b538      	push	{r3, r4, r5, lr}
 800215e:	4605      	mov	r5, r0
 8002160:	2900      	cmp	r1, #0
 8002162:	d043      	beq.n	80021ec <_free_r+0x90>
 8002164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002168:	1f0c      	subs	r4, r1, #4
 800216a:	2b00      	cmp	r3, #0
 800216c:	bfb8      	it	lt
 800216e:	18e4      	addlt	r4, r4, r3
 8002170:	f000 f8d0 	bl	8002314 <__malloc_lock>
 8002174:	4a1e      	ldr	r2, [pc, #120]	; (80021f0 <_free_r+0x94>)
 8002176:	6813      	ldr	r3, [r2, #0]
 8002178:	4610      	mov	r0, r2
 800217a:	b933      	cbnz	r3, 800218a <_free_r+0x2e>
 800217c:	6063      	str	r3, [r4, #4]
 800217e:	6014      	str	r4, [r2, #0]
 8002180:	4628      	mov	r0, r5
 8002182:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002186:	f000 b8c6 	b.w	8002316 <__malloc_unlock>
 800218a:	42a3      	cmp	r3, r4
 800218c:	d90b      	bls.n	80021a6 <_free_r+0x4a>
 800218e:	6821      	ldr	r1, [r4, #0]
 8002190:	1862      	adds	r2, r4, r1
 8002192:	4293      	cmp	r3, r2
 8002194:	bf01      	itttt	eq
 8002196:	681a      	ldreq	r2, [r3, #0]
 8002198:	685b      	ldreq	r3, [r3, #4]
 800219a:	1852      	addeq	r2, r2, r1
 800219c:	6022      	streq	r2, [r4, #0]
 800219e:	6063      	str	r3, [r4, #4]
 80021a0:	6004      	str	r4, [r0, #0]
 80021a2:	e7ed      	b.n	8002180 <_free_r+0x24>
 80021a4:	4613      	mov	r3, r2
 80021a6:	685a      	ldr	r2, [r3, #4]
 80021a8:	b10a      	cbz	r2, 80021ae <_free_r+0x52>
 80021aa:	42a2      	cmp	r2, r4
 80021ac:	d9fa      	bls.n	80021a4 <_free_r+0x48>
 80021ae:	6819      	ldr	r1, [r3, #0]
 80021b0:	1858      	adds	r0, r3, r1
 80021b2:	42a0      	cmp	r0, r4
 80021b4:	d10b      	bne.n	80021ce <_free_r+0x72>
 80021b6:	6820      	ldr	r0, [r4, #0]
 80021b8:	4401      	add	r1, r0
 80021ba:	1858      	adds	r0, r3, r1
 80021bc:	4282      	cmp	r2, r0
 80021be:	6019      	str	r1, [r3, #0]
 80021c0:	d1de      	bne.n	8002180 <_free_r+0x24>
 80021c2:	6810      	ldr	r0, [r2, #0]
 80021c4:	6852      	ldr	r2, [r2, #4]
 80021c6:	4401      	add	r1, r0
 80021c8:	6019      	str	r1, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	e7d8      	b.n	8002180 <_free_r+0x24>
 80021ce:	d902      	bls.n	80021d6 <_free_r+0x7a>
 80021d0:	230c      	movs	r3, #12
 80021d2:	602b      	str	r3, [r5, #0]
 80021d4:	e7d4      	b.n	8002180 <_free_r+0x24>
 80021d6:	6820      	ldr	r0, [r4, #0]
 80021d8:	1821      	adds	r1, r4, r0
 80021da:	428a      	cmp	r2, r1
 80021dc:	bf01      	itttt	eq
 80021de:	6811      	ldreq	r1, [r2, #0]
 80021e0:	6852      	ldreq	r2, [r2, #4]
 80021e2:	1809      	addeq	r1, r1, r0
 80021e4:	6021      	streq	r1, [r4, #0]
 80021e6:	6062      	str	r2, [r4, #4]
 80021e8:	605c      	str	r4, [r3, #4]
 80021ea:	e7c9      	b.n	8002180 <_free_r+0x24>
 80021ec:	bd38      	pop	{r3, r4, r5, pc}
 80021ee:	bf00      	nop
 80021f0:	20000090 	.word	0x20000090

080021f4 <_malloc_r>:
 80021f4:	b570      	push	{r4, r5, r6, lr}
 80021f6:	1ccd      	adds	r5, r1, #3
 80021f8:	f025 0503 	bic.w	r5, r5, #3
 80021fc:	3508      	adds	r5, #8
 80021fe:	2d0c      	cmp	r5, #12
 8002200:	bf38      	it	cc
 8002202:	250c      	movcc	r5, #12
 8002204:	2d00      	cmp	r5, #0
 8002206:	4606      	mov	r6, r0
 8002208:	db01      	blt.n	800220e <_malloc_r+0x1a>
 800220a:	42a9      	cmp	r1, r5
 800220c:	d903      	bls.n	8002216 <_malloc_r+0x22>
 800220e:	230c      	movs	r3, #12
 8002210:	6033      	str	r3, [r6, #0]
 8002212:	2000      	movs	r0, #0
 8002214:	bd70      	pop	{r4, r5, r6, pc}
 8002216:	f000 f87d 	bl	8002314 <__malloc_lock>
 800221a:	4a21      	ldr	r2, [pc, #132]	; (80022a0 <_malloc_r+0xac>)
 800221c:	6814      	ldr	r4, [r2, #0]
 800221e:	4621      	mov	r1, r4
 8002220:	b991      	cbnz	r1, 8002248 <_malloc_r+0x54>
 8002222:	4c20      	ldr	r4, [pc, #128]	; (80022a4 <_malloc_r+0xb0>)
 8002224:	6823      	ldr	r3, [r4, #0]
 8002226:	b91b      	cbnz	r3, 8002230 <_malloc_r+0x3c>
 8002228:	4630      	mov	r0, r6
 800222a:	f000 f863 	bl	80022f4 <_sbrk_r>
 800222e:	6020      	str	r0, [r4, #0]
 8002230:	4629      	mov	r1, r5
 8002232:	4630      	mov	r0, r6
 8002234:	f000 f85e 	bl	80022f4 <_sbrk_r>
 8002238:	1c43      	adds	r3, r0, #1
 800223a:	d124      	bne.n	8002286 <_malloc_r+0x92>
 800223c:	230c      	movs	r3, #12
 800223e:	4630      	mov	r0, r6
 8002240:	6033      	str	r3, [r6, #0]
 8002242:	f000 f868 	bl	8002316 <__malloc_unlock>
 8002246:	e7e4      	b.n	8002212 <_malloc_r+0x1e>
 8002248:	680b      	ldr	r3, [r1, #0]
 800224a:	1b5b      	subs	r3, r3, r5
 800224c:	d418      	bmi.n	8002280 <_malloc_r+0x8c>
 800224e:	2b0b      	cmp	r3, #11
 8002250:	d90f      	bls.n	8002272 <_malloc_r+0x7e>
 8002252:	600b      	str	r3, [r1, #0]
 8002254:	18cc      	adds	r4, r1, r3
 8002256:	50cd      	str	r5, [r1, r3]
 8002258:	4630      	mov	r0, r6
 800225a:	f000 f85c 	bl	8002316 <__malloc_unlock>
 800225e:	f104 000b 	add.w	r0, r4, #11
 8002262:	1d23      	adds	r3, r4, #4
 8002264:	f020 0007 	bic.w	r0, r0, #7
 8002268:	1ac3      	subs	r3, r0, r3
 800226a:	d0d3      	beq.n	8002214 <_malloc_r+0x20>
 800226c:	425a      	negs	r2, r3
 800226e:	50e2      	str	r2, [r4, r3]
 8002270:	e7d0      	b.n	8002214 <_malloc_r+0x20>
 8002272:	684b      	ldr	r3, [r1, #4]
 8002274:	428c      	cmp	r4, r1
 8002276:	bf16      	itet	ne
 8002278:	6063      	strne	r3, [r4, #4]
 800227a:	6013      	streq	r3, [r2, #0]
 800227c:	460c      	movne	r4, r1
 800227e:	e7eb      	b.n	8002258 <_malloc_r+0x64>
 8002280:	460c      	mov	r4, r1
 8002282:	6849      	ldr	r1, [r1, #4]
 8002284:	e7cc      	b.n	8002220 <_malloc_r+0x2c>
 8002286:	1cc4      	adds	r4, r0, #3
 8002288:	f024 0403 	bic.w	r4, r4, #3
 800228c:	42a0      	cmp	r0, r4
 800228e:	d005      	beq.n	800229c <_malloc_r+0xa8>
 8002290:	1a21      	subs	r1, r4, r0
 8002292:	4630      	mov	r0, r6
 8002294:	f000 f82e 	bl	80022f4 <_sbrk_r>
 8002298:	3001      	adds	r0, #1
 800229a:	d0cf      	beq.n	800223c <_malloc_r+0x48>
 800229c:	6025      	str	r5, [r4, #0]
 800229e:	e7db      	b.n	8002258 <_malloc_r+0x64>
 80022a0:	20000090 	.word	0x20000090
 80022a4:	20000094 	.word	0x20000094

080022a8 <_realloc_r>:
 80022a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022aa:	4607      	mov	r7, r0
 80022ac:	4614      	mov	r4, r2
 80022ae:	460e      	mov	r6, r1
 80022b0:	b921      	cbnz	r1, 80022bc <_realloc_r+0x14>
 80022b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80022b6:	4611      	mov	r1, r2
 80022b8:	f7ff bf9c 	b.w	80021f4 <_malloc_r>
 80022bc:	b922      	cbnz	r2, 80022c8 <_realloc_r+0x20>
 80022be:	f7ff ff4d 	bl	800215c <_free_r>
 80022c2:	4625      	mov	r5, r4
 80022c4:	4628      	mov	r0, r5
 80022c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022c8:	f000 f826 	bl	8002318 <_malloc_usable_size_r>
 80022cc:	42a0      	cmp	r0, r4
 80022ce:	d20f      	bcs.n	80022f0 <_realloc_r+0x48>
 80022d0:	4621      	mov	r1, r4
 80022d2:	4638      	mov	r0, r7
 80022d4:	f7ff ff8e 	bl	80021f4 <_malloc_r>
 80022d8:	4605      	mov	r5, r0
 80022da:	2800      	cmp	r0, #0
 80022dc:	d0f2      	beq.n	80022c4 <_realloc_r+0x1c>
 80022de:	4631      	mov	r1, r6
 80022e0:	4622      	mov	r2, r4
 80022e2:	f7ff ff17 	bl	8002114 <memcpy>
 80022e6:	4631      	mov	r1, r6
 80022e8:	4638      	mov	r0, r7
 80022ea:	f7ff ff37 	bl	800215c <_free_r>
 80022ee:	e7e9      	b.n	80022c4 <_realloc_r+0x1c>
 80022f0:	4635      	mov	r5, r6
 80022f2:	e7e7      	b.n	80022c4 <_realloc_r+0x1c>

080022f4 <_sbrk_r>:
 80022f4:	b538      	push	{r3, r4, r5, lr}
 80022f6:	2300      	movs	r3, #0
 80022f8:	4c05      	ldr	r4, [pc, #20]	; (8002310 <_sbrk_r+0x1c>)
 80022fa:	4605      	mov	r5, r0
 80022fc:	4608      	mov	r0, r1
 80022fe:	6023      	str	r3, [r4, #0]
 8002300:	f7fe f944 	bl	800058c <_sbrk>
 8002304:	1c43      	adds	r3, r0, #1
 8002306:	d102      	bne.n	800230e <_sbrk_r+0x1a>
 8002308:	6823      	ldr	r3, [r4, #0]
 800230a:	b103      	cbz	r3, 800230e <_sbrk_r+0x1a>
 800230c:	602b      	str	r3, [r5, #0]
 800230e:	bd38      	pop	{r3, r4, r5, pc}
 8002310:	200000f0 	.word	0x200000f0

08002314 <__malloc_lock>:
 8002314:	4770      	bx	lr

08002316 <__malloc_unlock>:
 8002316:	4770      	bx	lr

08002318 <_malloc_usable_size_r>:
 8002318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800231c:	1f18      	subs	r0, r3, #4
 800231e:	2b00      	cmp	r3, #0
 8002320:	bfbc      	itt	lt
 8002322:	580b      	ldrlt	r3, [r1, r0]
 8002324:	18c0      	addlt	r0, r0, r3
 8002326:	4770      	bx	lr

08002328 <_init>:
 8002328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232a:	bf00      	nop
 800232c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800232e:	bc08      	pop	{r3}
 8002330:	469e      	mov	lr, r3
 8002332:	4770      	bx	lr

08002334 <_fini>:
 8002334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002336:	bf00      	nop
 8002338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800233a:	bc08      	pop	{r3}
 800233c:	469e      	mov	lr, r3
 800233e:	4770      	bx	lr
