# compile vhdl design source files
vhdl xil_defaultlib  "../../../DblBufSwitch.srcs/sources_1/new/dblbufswitch.vhd"
vhdl xil_defaultlib  "../../../DblBufSwitch.srcs/sim_1/new/tb.vhd"

# Do not sort compile order
nosort
