

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Wed Mar  6 19:03:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1     |  860|  860|       172|          -|          -|     5|    no    |
        | + LOOP_2    |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      84|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      84|    244|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_214_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln14_2_fu_243_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_186_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln15_1_fu_258_p2  |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_204_p2    |     +    |      0|  0|  15|           9|           5|
    |c_fu_198_p2           |     +    |      0|  0|  12|           3|           1|
    |f_fu_233_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_164_p2           |     +    |      0|  0|  15|           9|           7|
    |r_fu_158_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_227_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_152_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_192_p2    |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 157|          71|          50|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |c_0_reg_119  |   9|          2|    3|          6|
    |f_0_reg_141  |   9|          2|    5|         10|
    |i_0_reg_96   |   9|          2|    9|         18|
    |i_1_reg_108  |   9|          2|    9|         18|
    |i_2_reg_130  |   9|          2|    9|         18|
    |r_0_reg_85   |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         18|   39|         82|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln14_reg_277    |  6|   0|    6|          0|
    |add_ln15_reg_290    |  9|   0|    9|          0|
    |ap_CS_fsm           |  5|   0|    5|          0|
    |c_0_reg_119         |  3|   0|    3|          0|
    |c_reg_285           |  3|   0|    3|          0|
    |f_0_reg_141         |  5|   0|    5|          0|
    |f_reg_303           |  5|   0|    5|          0|
    |i_0_reg_96          |  9|   0|    9|          0|
    |i_1_reg_108         |  9|   0|    9|          0|
    |i_2_reg_130         |  9|   0|    9|          0|
    |i_reg_272           |  9|   0|    9|          0|
    |r_0_reg_85          |  3|   0|    3|          0|
    |r_reg_267           |  3|   0|    3|          0|
    |tmp_4_cast_reg_295  |  6|   0|   10|          4|
    +--------------------+---+----+-----+-----------+
    |Total               | 84|   0|   88|          4|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

