[submodule "submodules/axi-mem"]
	path = submodules/axi-mem
	url = git@github.com:jjts/verilog-axi.git
[submodule "submodules/interconnect"]
	path = submodules/interconnect
	url = git@github.com:jjts/iob-interconnect.git
