.stabs "E:\\app\\腾讯文件缓存\\WeChat Files\\wxid_5j3sdvdm1i6922\\FileStorage\\File\\2024-07\\CSU18M88_C_DEMO1.0\\CSU18M88_C_Dome1.0\\",0x64,0,0,0
.stabs "E:\\app\\腾讯文件缓存\\WeChat Files\\wxid_5j3sdvdm1i6922\\FileStorage\\File\\2024-07\\CSU18M88_C_DEMO1.0\\CSU18M88_C_Dome1.0\\SysRegDefine.c",0x64,0,0,0
.stabs "int:t1=r1;-32768;32767;",0x80,0,0,0
.stabs "unsigned int:t2=r2;0;65535;",0x80,0,0,0
.stabs "long int:t3=r3;-2147483648;2147483647;",0x80,0,0,0
.stabs "unsigned long int:t4=r4;0;4294967295;",0x80,0,0,0
.stabs "long long unsigned int:t6=r6;0;4294967295;",0x80,0,0,0
.stabs "short int:t7=r7;-32768;32767;",0x80,0,0,0
.stabs "short unsigned int:t8=r8;0;65535;",0x80,0,0,0
.stabs "char:t9=r9;-128;127;",0x80,0,0,0
.stabs "unsigned char:t10=r10;0;255;",0x80,0,0,0
.stabs "_Bool:t11=r11;0;1;",0x80,0,0,0
.stabs "sbit:t12=r12;0;1;",0x80,0,0,0
.stabs "float:t13=r13;4;0;",0x80,0,0,0
.stabs "double:t14=r14;4;0;",0x80,0,0,0
.stabs "long double:t15=r15;4;0;",0x80,0,0,0
.stabs "void:t16=r10;0;255;",0x80,0,0,0
.stabs "IND0:G10;",0x20,0,0,_IND0
.stabs "IND1:G10;",0x20,0,0,_IND1
.stabs "FSR0:G10;",0x20,0,0,_FSR0
.stabs "FSR1:G10;",0x20,0,0,_FSR1
.stabs "STATUS:G10;",0x20,0,0,_STATUS
.stabs "WORK:G10;",0x20,0,0,_WORK
.stabs "INTF:G10;",0x20,0,0,_INTF
.stabs "INTE:G10;",0x20,0,0,_INTE
.stabs "BSR:G10;",0x20,0,0,_BSR
.stabs "MCK:G10;",0x20,0,0,_MCK
.stabs "EADRH:G10;",0x20,0,0,_EADRH
.stabs "EADRL:G10;",0x20,0,0,_EADRL
.stabs "EDAT:G10;",0x20,0,0,_EDAT
.stabs "EOPEN:G10;",0x20,0,0,_EOPEN
.stabs "WDTCON:G10;",0x20,0,0,_WDTCON
.stabs "WDTIN:G10;",0x20,0,0,_WDTIN
.stabs "ADOH:G10;",0x20,0,0,_ADOH
.stabs "ADOL:G10;",0x20,0,0,_ADOL
.stabs "PCLOADL:G10;",0x20,0,0,_PCLOADL
.stabs "PCLOADH:G10;",0x20,0,0,_PCLOADH
.stabs "ROOT:G10;",0x20,0,0,_ROOT
.stabs "PCK:G10;",0x20,0,0,_PCK
.stabs "ADCFG:G10;",0x20,0,0,_ADCFG
.stabs "ANACFG:G10;",0x20,0,0,_ANACFG
.stabs "TEMPC:G10;",0x20,0,0,_TEMPC
.stabs "AD2OH:G10;",0x20,0,0,_AD2OH
.stabs "AD2OL:G10;",0x20,0,0,_AD2OL
.stabs "LVDCON:G10;",0x20,0,0,_LVDCON
.stabs "ADOLL:G10;",0x20,0,0,_ADOLL
.stabs "PT1:G10;",0x20,0,0,_PT1
.stabs "PT1EN:G10;",0x20,0,0,_PT1EN
.stabs "PT1PU:G10;",0x20,0,0,_PT1PU
.stabs "AIENB:G10;",0x20,0,0,_AIENB
.stabs "PT2:G10;",0x20,0,0,_PT2
.stabs "PT2EN:G10;",0x20,0,0,_PT2EN
.stabs "PT2PU:G10;",0x20,0,0,_PT2PU
.stabs "PT3:G10;",0x20,0,0,_PT3
.stabs "PT3EN:G10;",0x20,0,0,_PT3EN
.stabs "PT3PU:G10;",0x20,0,0,_PT3PU
.stabs "PT4:G10;",0x20,0,0,_PT4
.stabs "PT4EN:G10;",0x20,0,0,_PT4EN
.stabs "PT4PU:G10;",0x20,0,0,_PT4PU
.stabs "PT5:G10;",0x20,0,0,_PT5
.stabs "PT5EN:G10;",0x20,0,0,_PT5EN
.stabs "PT5PU:G10;",0x20,0,0,_PT5PU
.stabs "PTCON:G10;",0x20,0,0,_PTCON
.stabs "PTINT0:G10;",0x20,0,0,_PTINT0
.stabs "PTINT1:G10;",0x20,0,0,_PTINT1
.stabs "SEGCON0:G10;",0x20,0,0,_SEGCON0
.stabs "SEGCON1:G10;",0x20,0,0,_SEGCON1
.stabs "INTF2:G10;",0x20,0,0,_INTF2
.stabs "INTE2:G10;",0x20,0,0,_INTE2
.stabs "TM0CON:G10;",0x20,0,0,_TM0CON
.stabs "TM0IN:G10;",0x20,0,0,_TM0IN
.stabs "TM0CNT:G10;",0x20,0,0,_TM0CNT
.stabs "TM1CON:G10;",0x20,0,0,_TM1CON
.stabs "TM1IN:G10;",0x20,0,0,_TM1IN
.stabs "TM1CNT:G10;",0x20,0,0,_TM1CNT
.stabs "TM1R:G10;",0x20,0,0,_TM1R
.stabs "TM2CON:G10;",0x20,0,0,_TM2CON
.stabs "TM2IN:G10;",0x20,0,0,_TM2IN
.stabs "TM2CNT:G10;",0x20,0,0,_TM2CNT
.stabs "TM2R:G10;",0x20,0,0,_TM2R
.stabs "TM3CON:G10;",0x20,0,0,_TM3CON
.stabs "TM3IN:G10;",0x20,0,0,_TM3IN
.stabs "TM3CNT:G10;",0x20,0,0,_TM3CNT
.stabs "TM3R:G10;",0x20,0,0,_TM3R
.stabs "LCD1:G10;",0x20,0,0,_LCD1
.stabs "LCD2:G10;",0x20,0,0,_LCD2
.stabs "LCD3:G10;",0x20,0,0,_LCD3
.stabs "LCD4:G10;",0x20,0,0,_LCD4
.stabs "LCD5:G10;",0x20,0,0,_LCD5
.stabs "LCD6:G10;",0x20,0,0,_LCD6
.stabs "LCD7:G10;",0x20,0,0,_LCD7
.stabs "LCD8:G10;",0x20,0,0,_LCD8
.stabs "LCD9:G10;",0x20,0,0,_LCD9
.stabs "LCD10:G10;",0x20,0,0,_LCD10
.stabs "LCD11:G10;",0x20,0,0,_LCD11
.stabs "LCD12:G10;",0x20,0,0,_LCD12
.stabs "LCD13:G10;",0x20,0,0,_LCD13
.stabs "LCD14:G10;",0x20,0,0,_LCD14
.stabs "LCD15:G10;",0x20,0,0,_LCD15
.stabs "LCD16:G10;",0x20,0,0,_LCD16
.stabs "LCD17:G10;",0x20,0,0,_LCD17
.stabs "LCD18:G10;",0x20,0,0,_LCD18
.stabs "LCD19:G10;",0x20,0,0,_LCD19
.stabs "LCD20:G10;",0x20,0,0,_LCD20
.stabs "LCDCN1:G10;",0x20,0,0,_LCDCN1
.stabs "LCDCN2:G10;",0x20,0,0,_LCDCN2
.stabs "LCDENR:G10;",0x20,0,0,_LCDENR
.stabs "INTF3:G10;",0x20,0,0,_INTF3
.stabs "INTE3:G10;",0x20,0,0,_INTE3
.stabs "SPICFG:G10;",0x20,0,0,_SPICFG
.stabs "SPICN:G10;",0x20,0,0,_SPICN
.stabs "SPICKR:G10;",0x20,0,0,_SPICKR
.stabs "SPIDAT:G10;",0x20,0,0,_SPIDAT
.stabs "RTCCON:G10;",0x20,0,0,_RTCCON
.stabs "RTCAER:G10;",0x20,0,0,_RTCAER
.stabs "RTCYEAR:G10;",0x20,0,0,_RTCYEAR
.stabs "RTCMON:G10;",0x20,0,0,_RTCMON
.stabs "RTCDAY:G10;",0x20,0,0,_RTCDAY
.stabs "RTCHOUR:G10;",0x20,0,0,_RTCHOUR
.stabs "RTCMIN:G10;",0x20,0,0,_RTCMIN
.stabs "RTCSEC:G10;",0x20,0,0,_RTCSEC
.stabs "I2CCON:G10;",0x20,0,0,_I2CCON
.stabs "I2CDAT:G10;",0x20,0,0,_I2CDAT
.stabs "FRACTION:G10;",0x20,0,0,_FRACTION
.stabs "ADCON:G10;",0x20,0,0,_ADCON
.stabs "TEST:G10;",0x20,0,0,_TEST
.stabs "WDT_TRIM:G10;",0x20,0,0,_WDT_TRIM
.stabs "ICK_TRIM:G10;",0x20,0,0,_ICK_TRIM
.stabs "VS_TRIM:G10;",0x20,0,0,_VS_TRIM
.stabs "UR0_CR1:G10;",0x20,0,0,_UR0_CR1
.stabs "UR0_BRR0:G10;",0x20,0,0,_UR0_BRR0
.stabs "UR0_BRR1:G10;",0x20,0,0,_UR0_BRR1
.stabs "UR0_TX_REG:G10;",0x20,0,0,_UR0_TX_REG
.stabs "UR0_RX_REG:G10;",0x20,0,0,_UR0_RX_REG
.stabs "UR0_CR2:G10;",0x20,0,0,_UR0_CR2
.stabs "UR0_ST:G10;",0x20,0,0,_UR0_ST
.stabs "UR1_CR1:G10;",0x20,0,0,_UR1_CR1
.stabs "UR1_BRR0:G10;",0x20,0,0,_UR1_BRR0
.stabs "UR1_BRR1:G10;",0x20,0,0,_UR1_BRR1
.stabs "UR1_TX_REG:G10;",0x20,0,0,_UR1_TX_REG
.stabs "UR1_RX_REG:G10;",0x20,0,0,_UR1_RX_REG
.stabs "UR1_CR2:G10;",0x20,0,0,_UR1_CR2
.stabs "UR1_ST:G10;",0x20,0,0,_UR1_ST
.stabs "RTCDWR:G10;",0x20,0,0,_RTCDWR
.stabs "I2CADR:G10;",0x20,0,0,_I2CADR
.stabs "PD:G12;",0x20,0,0,_PD
.stabs "TO:G12;",0x20,0,0,_TO
.stabs "DC:G12;",0x20,0,0,_DC
.stabs "C:G12;",0x20,0,0,_C
.stabs "Z:G12;",0x20,0,0,_Z
.stabs "TM2IF:G12;",0x20,0,0,_TM2IF
.stabs "TM1IF:G12;",0x20,0,0,_TM1IF
.stabs "TM0IF:G12;",0x20,0,0,_TM0IF
.stabs "AD2IF:G12;",0x20,0,0,_AD2IF
.stabs "ADIF:G12;",0x20,0,0,_ADIF
.stabs "E1IF:G12;",0x20,0,0,_E1IF
.stabs "E0IF:G12;",0x20,0,0,_E0IF
.stabs "GIE:G12;",0x20,0,0,_GIE
.stabs "TM2IE:G12;",0x20,0,0,_TM2IE
.stabs "TM1IE:G12;",0x20,0,0,_TM1IE
.stabs "TM0IE:G12;",0x20,0,0,_TM0IE
.stabs "AD2IE:G12;",0x20,0,0,_AD2IE
.stabs "ADIE:G12;",0x20,0,0,_ADIE
.stabs "E1IE:G12;",0x20,0,0,_E1IE
.stabs "E0IE:G12;",0x20,0,0,_E0IE
.stabs "IRP0:G12;",0x20,0,0,_IRP0
.stabs "IRP1:G12;",0x20,0,0,_IRP1
.stabs "PAGE1:G12;",0x20,0,0,_PAGE1
.stabs "PAGE0:G12;",0x20,0,0,_PAGE0
.stabs "ick_ldo_by:G12;",0x20,0,0,_ick_ldo_by
.stabs "M3_CK:G12;",0x20,0,0,_M3_CK
.stabs "M2_CK:G12;",0x20,0,0,_M2_CK
.stabs "M1_CK:G12;",0x20,0,0,_M1_CK
.stabs "ECK_EN:G12;",0x20,0,0,_ECK_EN
.stabs "WDT_CLK_EN:G12;",0x20,0,0,_WDT_CLK_EN
.stabs "ICK_EN:G12;",0x20,0,0,_ICK_EN
.stabs "CLK_SEL:G12;",0x20,0,0,_CLK_SEL
.stabs "PROG_BUSY:G12;",0x20,0,0,_PROG_BUSY
.stabs "READ_CHECK:G12;",0x20,0,0,_READ_CHECK
.stabs "WDTEN:G12;",0x20,0,0,_WDTEN
.stabs "ROOT_EN:G12;",0x20,0,0,_ROOT_EN
.stabs "AIENB3:G12;",0x20,0,0,_AIENB3
.stabs "I2C_DIV_1:G12;",0x20,0,0,_I2C_DIV_1
.stabs "I2C_DIV_0:G12;",0x20,0,0,_I2C_DIV_0
.stabs "WDTS_2:G12;",0x20,0,0,_WDTS_2
.stabs "WDTS_1:G12;",0x20,0,0,_WDTS_1
.stabs "WDTS_0:G12;",0x20,0,0,_WDTS_0
.stabs "UART1DIV_2:G12;",0x20,0,0,_UART1DIV_2
.stabs "UART1DIV_1:G12;",0x20,0,0,_UART1DIV_1
.stabs "UART1DIV_0:G12;",0x20,0,0,_UART1DIV_0
.stabs "UART0DIV_2:G12;",0x20,0,0,_UART0DIV_2
.stabs "UART0DIV_1:G12;",0x20,0,0,_UART0DIV_1
.stabs "UART0DIV_0:G12;",0x20,0,0,_UART0DIV_0
.stabs "S_BEEP_1:G12;",0x20,0,0,_S_BEEP_1
.stabs "S_BEEP_0:G12;",0x20,0,0,_S_BEEP_0
.stabs "ADSC:G12;",0x20,0,0,_ADSC
.stabs "F_GAIN_1:G12;",0x20,0,0,_F_GAIN_1
.stabs "F_GAIN_0:G12;",0x20,0,0,_F_GAIN_0
.stabs "S_GAIN_1:G12;",0x20,0,0,_S_GAIN_1
.stabs "S_GAIN_0:G12;",0x20,0,0,_S_GAIN_0
.stabs "R_GAIN:G12;",0x20,0,0,_R_GAIN
.stabs "CHOPM_1:G12;",0x20,0,0,_CHOPM_1
.stabs "CHOPM_0:G12;",0x20,0,0,_CHOPM_0
.stabs "LDOEN:G12;",0x20,0,0,_LDOEN
.stabs "LDOS_1:G12;",0x20,0,0,_LDOS_1
.stabs "LDOS_0:G12;",0x20,0,0,_LDOS_0
.stabs "BGR_ENB:G12;",0x20,0,0,_BGR_ENB
.stabs "BGID:G12;",0x20,0,0,_BGID
.stabs "SINL_1:G12;",0x20,0,0,_SINL_1
.stabs "SINL_0:G12;",0x20,0,0,_SINL_0
.stabs "ADEN:G12;",0x20,0,0,_ADEN
.stabs "AD2EN:G12;",0x20,0,0,_AD2EN
.stabs "AD2START:G12;",0x20,0,0,_AD2START
.stabs "AD3_SL_3:G12;",0x20,0,0,_AD3_SL_3
.stabs "AD3_SL_2:G12;",0x20,0,0,_AD3_SL_2
.stabs "AD3_SL_1:G12;",0x20,0,0,_AD3_SL_1
.stabs "AD3_SL_0:G12;",0x20,0,0,_AD3_SL_0
.stabs "AD2O_9:G12;",0x20,0,0,_AD2O_9
.stabs "AD2O_8:G12;",0x20,0,0,_AD2O_8
.stabs "LVDEN:G12;",0x20,0,0,_LVDEN
.stabs "AD2_REF:G12;",0x20,0,0,_AD2_REF
.stabs "AIENB1:G12;",0x20,0,0,_AIENB1
.stabs "SILB_2:G12;",0x20,0,0,_SILB_2
.stabs "SILB_1:G12;",0x20,0,0,_SILB_1
.stabs "SILB_0:G12;",0x20,0,0,_SILB_0
.stabs "LBOUT:G12;",0x20,0,0,_LBOUT
.stabs "LB_RST_CON:G12;",0x20,0,0,_LB_RST_CON
.stabs "SMT5_EN:G12;",0x20,0,0,_SMT5_EN
.stabs "SMT2_EN:G12;",0x20,0,0,_SMT2_EN
.stabs "SMT1_EN:G12;",0x20,0,0,_SMT1_EN
.stabs "PT15_VDD:G12;",0x20,0,0,_PT15_VDD
.stabs "PT14_VDD:G12;",0x20,0,0,_PT14_VDD
.stabs "I2C_VDD:G12;",0x20,0,0,_I2C_VDD
.stabs "BZEN:G12;",0x20,0,0,_BZEN
.stabs "PWM3_SEL:G12;",0x20,0,0,_PWM3_SEL
.stabs "PWM2_SEL:G12;",0x20,0,0,_PWM2_SEL
.stabs "PWM1_SEL:G12;",0x20,0,0,_PWM1_SEL
.stabs "E1M_1:G12;",0x20,0,0,_E1M_1
.stabs "E1M_0:G12;",0x20,0,0,_E1M_0
.stabs "E0M_1:G12;",0x20,0,0,_E0M_1
.stabs "E0M_0:G12;",0x20,0,0,_E0M_0
.stabs "UR1_RHIF:G12;",0x20,0,0,_UR1_RHIF
.stabs "UR1_RNIF:G12;",0x20,0,0,_UR1_RNIF
.stabs "UR1_THIF:G12;",0x20,0,0,_UR1_THIF
.stabs "UR1_TEIF:G12;",0x20,0,0,_UR1_TEIF
.stabs "UR0_RHIF:G12;",0x20,0,0,_UR0_RHIF
.stabs "UR0_RNIF:G12;",0x20,0,0,_UR0_RNIF
.stabs "UR0_THIF:G12;",0x20,0,0,_UR0_THIF
.stabs "UR0_TEIF:G12;",0x20,0,0,_UR0_TEIF
.stabs "UR1_RHIE:G12;",0x20,0,0,_UR1_RHIE
.stabs "UR1_RNIE:G12;",0x20,0,0,_UR1_RNIE
.stabs "UR1_THIE:G12;",0x20,0,0,_UR1_THIE
.stabs "UR1_TEIE:G12;",0x20,0,0,_UR1_TEIE
.stabs "UR0_RHIE:G12;",0x20,0,0,_UR0_RHIE
.stabs "UR0_RNIE:G12;",0x20,0,0,_UR0_RNIE
.stabs "UR0_THIE:G12;",0x20,0,0,_UR0_THIE
.stabs "UR0_TEIE:G12;",0x20,0,0,_UR0_TEIE
.stabs "T0EN:G12;",0x20,0,0,_T0EN
.stabs "T0RATE_2:G12;",0x20,0,0,_T0RATE_2
.stabs "T0RATE_1:G12;",0x20,0,0,_T0RATE_1
.stabs "T0RATE_0:G12;",0x20,0,0,_T0RATE_0
.stabs "T0RSTB:G12;",0x20,0,0,_T0RSTB
.stabs "T0SEL_1:G12;",0x20,0,0,_T0SEL_1
.stabs "T0SEL_0:G12;",0x20,0,0,_T0SEL_0
.stabs "T1EN:G12;",0x20,0,0,_T1EN
.stabs "T1RATE_2:G12;",0x20,0,0,_T1RATE_2
.stabs "T1RATE_1:G12;",0x20,0,0,_T1RATE_1
.stabs "T1RATE_0:G12;",0x20,0,0,_T1RATE_0
.stabs "T1CKS:G12;",0x20,0,0,_T1CKS
.stabs "T1RSTB:G12;",0x20,0,0,_T1RSTB
.stabs "T1OUT:G12;",0x20,0,0,_T1OUT
.stabs "PWM1OUT:G12;",0x20,0,0,_PWM1OUT
.stabs "T2EN:G12;",0x20,0,0,_T2EN
.stabs "T2RATE_2:G12;",0x20,0,0,_T2RATE_2
.stabs "T2RATE_1:G12;",0x20,0,0,_T2RATE_1
.stabs "T2RATE_0:G12;",0x20,0,0,_T2RATE_0
.stabs "T2CKS:G12;",0x20,0,0,_T2CKS
.stabs "T2RSTB:G12;",0x20,0,0,_T2RSTB
.stabs "T2OUT:G12;",0x20,0,0,_T2OUT
.stabs "PWM2OUT:G12;",0x20,0,0,_PWM2OUT
.stabs "T3EN:G12;",0x20,0,0,_T3EN
.stabs "T3RATE_2:G12;",0x20,0,0,_T3RATE_2
.stabs "T3RATE_1:G12;",0x20,0,0,_T3RATE_1
.stabs "T3RATE_0:G12;",0x20,0,0,_T3RATE_0
.stabs "T3SEL:G12;",0x20,0,0,_T3SEL
.stabs "T3RSTB:G12;",0x20,0,0,_T3RSTB
.stabs "T3OUT:G12;",0x20,0,0,_T3OUT
.stabs "PWM3OUT:G12;",0x20,0,0,_PWM3OUT
.stabs "LCDFC_1:G12;",0x20,0,0,_LCDFC_1
.stabs "LCDFC_0:G12;",0x20,0,0,_LCDFC_0
.stabs "WDT_LCD:G12;",0x20,0,0,_WDT_LCD
.stabs "CSE_LCD:G12;",0x20,0,0,_CSE_LCD
.stabs "VLCDX_1:G12;",0x20,0,0,_VLCDX_1
.stabs "VLCDX_0:G12;",0x20,0,0,_VLCDX_0
.stabs "LCDSCKS_3:G12;",0x20,0,0,_LCDSCKS_3
.stabs "LCDSCKS_2:G12;",0x20,0,0,_LCDSCKS_2
.stabs "LCDSCKS_1:G12;",0x20,0,0,_LCDSCKS_1
.stabs "LCDSCKS_0:G12;",0x20,0,0,_LCDSCKS_0
.stabs "LCDFR:G12;",0x20,0,0,_LCDFR
.stabs "LCDREF_2:G12;",0x20,0,0,_LCDREF_2
.stabs "LCDREF_1:G12;",0x20,0,0,_LCDREF_1
.stabs "LCDREF_0:G12;",0x20,0,0,_LCDREF_0
.stabs "LCDCKS_1:G12;",0x20,0,0,_LCDCKS_1
.stabs "LCDCKS_0:G12;",0x20,0,0,_LCDCKS_0
.stabs "LCDEN:G12;",0x20,0,0,_LCDEN
.stabs "LCDWS:G12;",0x20,0,0,_LCDWS
.stabs "LEVEL:G12;",0x20,0,0,_LEVEL
.stabs "LCD_DUTY_1:G12;",0x20,0,0,_LCD_DUTY_1
.stabs "LCD_DUTY_0:G12;",0x20,0,0,_LCD_DUTY_0
.stabs "ENPMPL:G12;",0x20,0,0,_ENPMPL
.stabs "I2C_TIF:G12;",0x20,0,0,_I2C_TIF
.stabs "I2C_RIF:G12;",0x20,0,0,_I2C_RIF
.stabs "UR1ERR_IE:G12;",0x20,0,0,_UR1ERR_IE
.stabs "UR1WK_IF:G12;",0x20,0,0,_UR1WK_IF
.stabs "UR0WK_IF:G12;",0x20,0,0,_UR0WK_IF
.stabs "TM3IF:G12;",0x20,0,0,_TM3IF
.stabs "RTCIF:G12;",0x20,0,0,_RTCIF
.stabs "SPIIF:G12;",0x20,0,0,_SPIIF
.stabs "I2C_TIE:G12;",0x20,0,0,_I2C_TIE
.stabs "I2C_RIE:G12;",0x20,0,0,_I2C_RIE
.stabs "UR0ERR_IE:G12;",0x20,0,0,_UR0ERR_IE
.stabs "UR1WK_IE:G12;",0x20,0,0,_UR1WK_IE
.stabs "UR0WK_IE:G12;",0x20,0,0,_UR0WK_IE
.stabs "TM3IE:G12;",0x20,0,0,_TM3IE
.stabs "RTCIE:G12;",0x20,0,0,_RTCIE
.stabs "SPIIE:G12;",0x20,0,0,_SPIIE
.stabs "SPIEN:G12;",0x20,0,0,_SPIEN
.stabs "MSTEN:G12;",0x20,0,0,_MSTEN
.stabs "CKPHA:G12;",0x20,0,0,_CKPHA
.stabs "CKPOL:G12;",0x20,0,0,_CKPOL
.stabs "MULMST:G12;",0x20,0,0,_MULMST
.stabs "WIREMOD:G12;",0x20,0,0,_WIREMOD
.stabs "SPIBSY:G12;",0x20,0,0,_SPIBSY
.stabs "SPIRST:G12;",0x20,0,0,_SPIRST
.stabs "SLVSEL:G12;",0x20,0,0,_SLVSEL
.stabs "WCOL:G12;",0x20,0,0,_WCOL
.stabs "MODCOL:G12;",0x20,0,0,_MODCOL
.stabs "LIR:G12;",0x20,0,0,_LIR
.stabs "RFU:G12;",0x20,0,0,_RFU
.stabs "HR_24_12:G12;",0x20,0,0,_HR_24_12
.stabs "RTCEN:G12;",0x20,0,0,_RTCEN
.stabs "INTEGER_3:G12;",0x20,0,0,_INTEGER_3
.stabs "INTEGER_2:G12;",0x20,0,0,_INTEGER_2
.stabs "INTEGER_1:G12;",0x20,0,0,_INTEGER_1
.stabs "INTEGER_0:G12;",0x20,0,0,_INTEGER_0
.stabs "TEN_YEAR_3:G12;",0x20,0,0,_TEN_YEAR_3
.stabs "TEN_YEAR_2:G12;",0x20,0,0,_TEN_YEAR_2
.stabs "TEN_YEAR_1:G12;",0x20,0,0,_TEN_YEAR_1
.stabs "TEN_YEAR_0:G12;",0x20,0,0,_TEN_YEAR_0
.stabs "ONE_YEAR_3:G12;",0x20,0,0,_ONE_YEAR_3
.stabs "ONE_YEAR_2:G12;",0x20,0,0,_ONE_YEAR_2
.stabs "ONE_YEAR_1:G12;",0x20,0,0,_ONE_YEAR_1
.stabs "ONE_YEAR_0:G12;",0x20,0,0,_ONE_YEAR_0
.stabs "TEN_MON:G12;",0x20,0,0,_TEN_MON
.stabs "ONE_MON_3:G12;",0x20,0,0,_ONE_MON_3
.stabs "ONE_MON_2:G12;",0x20,0,0,_ONE_MON_2
.stabs "ONE_MON_1:G12;",0x20,0,0,_ONE_MON_1
.stabs "ONE_MON_0:G12;",0x20,0,0,_ONE_MON_0
.stabs "TEN_DAY_1:G12;",0x20,0,0,_TEN_DAY_1
.stabs "TEN_DAY_0:G12;",0x20,0,0,_TEN_DAY_0
.stabs "ONE_DAY_3:G12;",0x20,0,0,_ONE_DAY_3
.stabs "ONE_DAY_2:G12;",0x20,0,0,_ONE_DAY_2
.stabs "ONE_DAY_1:G12;",0x20,0,0,_ONE_DAY_1
.stabs "ONE_DAY_0:G12;",0x20,0,0,_ONE_DAY_0
.stabs "AM_PM:G12;",0x20,0,0,_AM_PM
.stabs "TEN_HOUR_1:G12;",0x20,0,0,_TEN_HOUR_1
.stabs "TEN_HOUR_0:G12;",0x20,0,0,_TEN_HOUR_0
.stabs "ONE_HOUR_3:G12;",0x20,0,0,_ONE_HOUR_3
.stabs "ONE_HOUR_2:G12;",0x20,0,0,_ONE_HOUR_2
.stabs "ONE_HOUR_1:G12;",0x20,0,0,_ONE_HOUR_1
.stabs "ONE_HOUR_0:G12;",0x20,0,0,_ONE_HOUR_0
.stabs "TEN_MIN_2:G12;",0x20,0,0,_TEN_MIN_2
.stabs "TEN_MIN_1:G12;",0x20,0,0,_TEN_MIN_1
.stabs "TEN_MIN_0:G12;",0x20,0,0,_TEN_MIN_0
.stabs "ONE_MIN_3:G12;",0x20,0,0,_ONE_MIN_3
.stabs "ONE_MIN_2:G12;",0x20,0,0,_ONE_MIN_2
.stabs "ONE_MIN_1:G12;",0x20,0,0,_ONE_MIN_1
.stabs "ONE_MIN_0:G12;",0x20,0,0,_ONE_MIN_0
.stabs "TEN_SEC_2:G12;",0x20,0,0,_TEN_SEC_2
.stabs "TEN_SEC_1:G12;",0x20,0,0,_TEN_SEC_1
.stabs "TEN_SEC_0:G12;",0x20,0,0,_TEN_SEC_0
.stabs "ONE_SEC_3:G12;",0x20,0,0,_ONE_SEC_3
.stabs "ONE_SEC_2:G12;",0x20,0,0,_ONE_SEC_2
.stabs "ONE_SEC_1:G12;",0x20,0,0,_ONE_SEC_1
.stabs "ONE_SEC_0:G12;",0x20,0,0,_ONE_SEC_0
.stabs "I2C_EN:G12;",0x20,0,0,_I2C_EN
.stabs "AWK_EN:G12;",0x20,0,0,_AWK_EN
.stabs "CST_EN:G12;",0x20,0,0,_CST_EN
.stabs "ACK_EN:G12;",0x20,0,0,_ACK_EN
.stabs "I2CSTUS_3:G12;",0x20,0,0,_I2CSTUS_3
.stabs "I2CSTUS_2:G12;",0x20,0,0,_I2CSTUS_2
.stabs "I2CSTUS_1:G12;",0x20,0,0,_I2CSTUS_1
.stabs "I2CSTUS_0:G12;",0x20,0,0,_I2CSTUS_0
.stabs "TMOD_1:G12;",0x20,0,0,_TMOD_1
.stabs "TMOD_0:G12;",0x20,0,0,_TMOD_0
.stabs "ICK_SEL_1:G12;",0x20,0,0,_ICK_SEL_1
.stabs "ICK_SEL_0:G12;",0x20,0,0,_ICK_SEL_0
.stabs "WDT_TRIM_3:G12;",0x20,0,0,_WDT_TRIM_3
.stabs "WDT_TRIM_2:G12;",0x20,0,0,_WDT_TRIM_2
.stabs "WDT_TRIM_1:G12;",0x20,0,0,_WDT_TRIM_1
.stabs "WDT_TRIM_0:G12;",0x20,0,0,_WDT_TRIM_0
.stabs "sim_rst:G12;",0x20,0,0,_sim_rst
.stabs "LVD_TRIM_2:G12;",0x20,0,0,_LVD_TRIM_2
.stabs "LVD_TRIM_1:G12;",0x20,0,0,_LVD_TRIM_1
.stabs "LVD_TRIM_0:G12;",0x20,0,0,_LVD_TRIM_0
.stabs "VS_TRIM_3:G12;",0x20,0,0,_VS_TRIM_3
.stabs "VS_TRIM_2:G12;",0x20,0,0,_VS_TRIM_2
.stabs "VS_TRIM_1:G12;",0x20,0,0,_VS_TRIM_1
.stabs "VS_TRIM_0:G12;",0x20,0,0,_VS_TRIM_0
.stabs "UR0_CR1_TX9D:G12;",0x20,0,0,_UR0_CR1_TX9D
.stabs "UR0_CR1_RX9D:G12;",0x20,0,0,_UR0_CR1_RX9D
.stabs "UR0_CR1_TX9_EN:G12;",0x20,0,0,_UR0_CR1_TX9_EN
.stabs "UR0_CR1_RX9_EN:G12;",0x20,0,0,_UR0_CR1_RX9_EN
.stabs "UR0_CR1_RX_EN:G12;",0x20,0,0,_UR0_CR1_RX_EN
.stabs "UR0_CR1_TX_EN:G12;",0x20,0,0,_UR0_CR1_TX_EN
.stabs "UR0_CR1_UART_SEL:G12;",0x20,0,0,_UR0_CR1_UART_SEL
.stabs "UR0_CR1_UART_EN:G12;",0x20,0,0,_UR0_CR1_UART_EN
.stabs "UR0_BRR1_AUTO_BR:G12;",0x20,0,0,_UR0_BRR1_AUTO_BR
.stabs "UR0_CR2_RXF_WATER_LEVEL_2:G12;",0x20,0,0,_UR0_CR2_RXF_WATER_LEVEL_2
.stabs "UR0_CR2_RXF_WATER_LEVEL_1:G12;",0x20,0,0,_UR0_CR2_RXF_WATER_LEVEL_1
.stabs "UR0_CR2_RXF_WATER_LEVEL_0:G12;",0x20,0,0,_UR0_CR2_RXF_WATER_LEVEL_0
.stabs "UR0_CR2_TXF_WATER_LEVEL_2:G12;",0x20,0,0,_UR0_CR2_TXF_WATER_LEVEL_2
.stabs "UR0_CR2_TXF_WATER_LEVEL_1:G12;",0x20,0,0,_UR0_CR2_TXF_WATER_LEVEL_1
.stabs "UR0_CR2_TXF_WATER_LEVEL_0:G12;",0x20,0,0,_UR0_CR2_TXF_WATER_LEVEL_0
.stabs "UR0_ST_RX_BUSY:G12;",0x20,0,0,_UR0_ST_RX_BUSY
.stabs "UR0_ST_TX_BUSY:G12;",0x20,0,0,_UR0_ST_TX_BUSY
.stabs "UR0_ST_RXOV_ERR:G12;",0x20,0,0,_UR0_ST_RXOV_ERR
.stabs "UR0_ST_STOP_ERR:G12;",0x20,0,0,_UR0_ST_STOP_ERR
.stabs "UR1_CR1_TX9D:G12;",0x20,0,0,_UR1_CR1_TX9D
.stabs "UR1_CR1_RX9D:G12;",0x20,0,0,_UR1_CR1_RX9D
.stabs "UR1_CR1_TX9_EN:G12;",0x20,0,0,_UR1_CR1_TX9_EN
.stabs "UR1_CR1_RX9_EN:G12;",0x20,0,0,_UR1_CR1_RX9_EN
.stabs "UR1_CR1_RX_EN:G12;",0x20,0,0,_UR1_CR1_RX_EN
.stabs "UR1_CR1_TX_EN:G12;",0x20,0,0,_UR1_CR1_TX_EN
.stabs "UR1_CR1_UART_SEL:G12;",0x20,0,0,_UR1_CR1_UART_SEL
.stabs "UR1_CR1_UART_EN:G12;",0x20,0,0,_UR1_CR1_UART_EN
.stabs "UR1_BRR1_AUTO_BR:G12;",0x20,0,0,_UR1_BRR1_AUTO_BR
.stabs "UR1_CR2_RXF_WATER_LEVEL_2:G12;",0x20,0,0,_UR1_CR2_RXF_WATER_LEVEL_2
.stabs "UR1_CR2_RXF_WATER_LEVEL_1:G12;",0x20,0,0,_UR1_CR2_RXF_WATER_LEVEL_1
.stabs "UR1_CR2_RXF_WATER_LEVEL_0:G12;",0x20,0,0,_UR1_CR2_RXF_WATER_LEVEL_0
.stabs "UR1_CR2_TXF_WATER_LEVEL_2:G12;",0x20,0,0,_UR1_CR2_TXF_WATER_LEVEL_2
.stabs "UR1_CR2_TXF_WATER_LEVEL_1:G12;",0x20,0,0,_UR1_CR2_TXF_WATER_LEVEL_1
.stabs "UR1_CR2_TXF_WATER_LEVEL_0:G12;",0x20,0,0,_UR1_CR2_TXF_WATER_LEVEL_0
.stabs "UR1_ST_RX_BUSY:G12;",0x20,0,0,_UR1_ST_RX_BUSY
.stabs "UR1_ST_TX_BUSY:G12;",0x20,0,0,_UR1_ST_TX_BUSY
.stabs "UR1_ST_RXOV_ERR:G12;",0x20,0,0,_UR1_ST_RXOV_ERR
.stabs "UR1_ST_STOP_ERR:G12;",0x20,0,0,_UR1_ST_STOP_ERR
.stabs "DWR_2:G12;",0x20,0,0,_DWR_2
.stabs "DWR_1:G12;",0x20,0,0,_DWR_1
.stabs "DWR_0:G12;",0x20,0,0,_DWR_0
.stabs "GC_EN:G12;",0x20,0,0,_GC_EN
.include "csccCond.inc"
.include "csccCmp.inc"
.include "csccShift.inc"
	_IND0_SysRegDefine.c .section bank0,addr=0
	_IND0 .ds 1
	.ends
	_IND1_SysRegDefine.c .section bank0,addr=1
	_IND1 .ds 1
	.ends
	_FSR0_SysRegDefine.c .section bank0,addr=2
	_FSR0 .ds 1
	.ends
	_FSR1_SysRegDefine.c .section bank0,addr=3
	_FSR1 .ds 1
	.ends
	_STATUS_SysRegDefine.c .section bank0,addr=4
	_STATUS .ds 1
	.ends
	_WORK_SysRegDefine.c .section bank0,addr=5
	_WORK .ds 1
	.ends
	_INTF_SysRegDefine.c .section bank0,addr=6
	_INTF .ds 1
	.ends
	_INTE_SysRegDefine.c .section bank0,addr=7
	_INTE .ds 1
	.ends
	_BSR_SysRegDefine.c .section bank0,addr=8
	_BSR .ds 1
	.ends
	_MCK_SysRegDefine.c .section bank0,addr=9
	_MCK .ds 1
	.ends
	_EADRH_SysRegDefine.c .section bank0,addr=10
	_EADRH .ds 1
	.ends
	_EADRL_SysRegDefine.c .section bank0,addr=11
	_EADRL .ds 1
	.ends
	_EDAT_SysRegDefine.c .section bank0,addr=12
	_EDAT .ds 1
	.ends
	_EOPEN_SysRegDefine.c .section bank0,addr=13
	_EOPEN .ds 1
	.ends
	_WDTCON_SysRegDefine.c .section bank0,addr=14
	_WDTCON .ds 1
	.ends
	_WDTIN_SysRegDefine.c .section bank0,addr=15
	_WDTIN .ds 1
	.ends
	_ADOH_SysRegDefine.c .section bank0,addr=16
	_ADOH .ds 1
	.ends
	_ADOL_SysRegDefine.c .section bank0,addr=17
	_ADOL .ds 1
	.ends
	_PCLOADL_SysRegDefine.c .section bank0,addr=18
	_PCLOADL .ds 1
	.ends
	_PCLOADH_SysRegDefine.c .section bank0,addr=19
	_PCLOADH .ds 1
	.ends
	_ROOT_SysRegDefine.c .section bank0,addr=20
	_ROOT .ds 1
	.ends
	_PCK_SysRegDefine.c .section bank0,addr=21
	_PCK .ds 1
	.ends
	_ADCFG_SysRegDefine.c .section bank0,addr=22
	_ADCFG .ds 1
	.ends
	_ANACFG_SysRegDefine.c .section bank0,addr=23
	_ANACFG .ds 1
	.ends
	_TEMPC_SysRegDefine.c .section bank0,addr=24
	_TEMPC .ds 1
	.ends
	_AD2OH_SysRegDefine.c .section bank0,addr=25
	_AD2OH .ds 1
	.ends
	_AD2OL_SysRegDefine.c .section bank0,addr=26
	_AD2OL .ds 1
	.ends
	_LVDCON_SysRegDefine.c .section bank0,addr=27
	_LVDCON .ds 1
	.ends
	_ADOLL_SysRegDefine.c .section bank0,addr=28
	_ADOLL .ds 1
	.ends
	_PT1_SysRegDefine.c .section bank0,addr=29
	_PT1 .ds 1
	.ends
	_PT1EN_SysRegDefine.c .section bank0,addr=30
	_PT1EN .ds 1
	.ends
	_PT1PU_SysRegDefine.c .section bank0,addr=31
	_PT1PU .ds 1
	.ends
	_AIENB_SysRegDefine.c .section bank0,addr=32
	_AIENB .ds 1
	.ends
	_PT2_SysRegDefine.c .section bank0,addr=33
	_PT2 .ds 1
	.ends
	_PT2EN_SysRegDefine.c .section bank0,addr=34
	_PT2EN .ds 1
	.ends
	_PT2PU_SysRegDefine.c .section bank0,addr=35
	_PT2PU .ds 1
	.ends
	_PT3_SysRegDefine.c .section bank0,addr=36
	_PT3 .ds 1
	.ends
	_PT3EN_SysRegDefine.c .section bank0,addr=37
	_PT3EN .ds 1
	.ends
	_PT3PU_SysRegDefine.c .section bank0,addr=38
	_PT3PU .ds 1
	.ends
	_PT4_SysRegDefine.c .section bank0,addr=39
	_PT4 .ds 1
	.ends
	_PT4EN_SysRegDefine.c .section bank0,addr=40
	_PT4EN .ds 1
	.ends
	_PT4PU_SysRegDefine.c .section bank0,addr=41
	_PT4PU .ds 1
	.ends
	_PT5_SysRegDefine.c .section bank0,addr=42
	_PT5 .ds 1
	.ends
	_PT5EN_SysRegDefine.c .section bank0,addr=43
	_PT5EN .ds 1
	.ends
	_PT5PU_SysRegDefine.c .section bank0,addr=44
	_PT5PU .ds 1
	.ends
	_PTCON_SysRegDefine.c .section bank0,addr=45
	_PTCON .ds 1
	.ends
	_PTINT0_SysRegDefine.c .section bank0,addr=46
	_PTINT0 .ds 1
	.ends
	_PTINT1_SysRegDefine.c .section bank0,addr=47
	_PTINT1 .ds 1
	.ends
	_SEGCON0_SysRegDefine.c .section bank0,addr=48
	_SEGCON0 .ds 1
	.ends
	_SEGCON1_SysRegDefine.c .section bank0,addr=49
	_SEGCON1 .ds 1
	.ends
	_INTF2_SysRegDefine.c .section bank0,addr=50
	_INTF2 .ds 1
	.ends
	_INTE2_SysRegDefine.c .section bank0,addr=51
	_INTE2 .ds 1
	.ends
	_TM0CON_SysRegDefine.c .section bank0,addr=52
	_TM0CON .ds 1
	.ends
	_TM0IN_SysRegDefine.c .section bank0,addr=53
	_TM0IN .ds 1
	.ends
	_TM0CNT_SysRegDefine.c .section bank0,addr=54
	_TM0CNT .ds 1
	.ends
	_TM1CON_SysRegDefine.c .section bank0,addr=55
	_TM1CON .ds 1
	.ends
	_TM1IN_SysRegDefine.c .section bank0,addr=56
	_TM1IN .ds 1
	.ends
	_TM1CNT_SysRegDefine.c .section bank0,addr=57
	_TM1CNT .ds 1
	.ends
	_TM1R_SysRegDefine.c .section bank0,addr=58
	_TM1R .ds 1
	.ends
	_TM2CON_SysRegDefine.c .section bank0,addr=59
	_TM2CON .ds 1
	.ends
	_TM2IN_SysRegDefine.c .section bank0,addr=60
	_TM2IN .ds 1
	.ends
	_TM2CNT_SysRegDefine.c .section bank0,addr=61
	_TM2CNT .ds 1
	.ends
	_TM2R_SysRegDefine.c .section bank0,addr=62
	_TM2R .ds 1
	.ends
	_TM3CON_SysRegDefine.c .section bank0,addr=63
	_TM3CON .ds 1
	.ends
	_TM3IN_SysRegDefine.c .section bank0,addr=64
	_TM3IN .ds 1
	.ends
	_TM3CNT_SysRegDefine.c .section bank0,addr=65
	_TM3CNT .ds 1
	.ends
	_TM3R_SysRegDefine.c .section bank0,addr=66
	_TM3R .ds 1
	.ends
	_LCD1_SysRegDefine.c .section bank0,addr=67
	_LCD1 .ds 1
	.ends
	_LCD2_SysRegDefine.c .section bank0,addr=68
	_LCD2 .ds 1
	.ends
	_LCD3_SysRegDefine.c .section bank0,addr=69
	_LCD3 .ds 1
	.ends
	_LCD4_SysRegDefine.c .section bank0,addr=70
	_LCD4 .ds 1
	.ends
	_LCD5_SysRegDefine.c .section bank0,addr=71
	_LCD5 .ds 1
	.ends
	_LCD6_SysRegDefine.c .section bank0,addr=72
	_LCD6 .ds 1
	.ends
	_LCD7_SysRegDefine.c .section bank0,addr=73
	_LCD7 .ds 1
	.ends
	_LCD8_SysRegDefine.c .section bank0,addr=74
	_LCD8 .ds 1
	.ends
	_LCD9_SysRegDefine.c .section bank0,addr=75
	_LCD9 .ds 1
	.ends
	_LCD10_SysRegDefine.c .section bank0,addr=76
	_LCD10 .ds 1
	.ends
	_LCD11_SysRegDefine.c .section bank0,addr=77
	_LCD11 .ds 1
	.ends
	_LCD12_SysRegDefine.c .section bank0,addr=78
	_LCD12 .ds 1
	.ends
	_LCD13_SysRegDefine.c .section bank0,addr=79
	_LCD13 .ds 1
	.ends
	_LCD14_SysRegDefine.c .section bank0,addr=80
	_LCD14 .ds 1
	.ends
	_LCD15_SysRegDefine.c .section bank0,addr=81
	_LCD15 .ds 1
	.ends
	_LCD16_SysRegDefine.c .section bank0,addr=82
	_LCD16 .ds 1
	.ends
	_LCD17_SysRegDefine.c .section bank0,addr=83
	_LCD17 .ds 1
	.ends
	_LCD18_SysRegDefine.c .section bank0,addr=84
	_LCD18 .ds 1
	.ends
	_LCD19_SysRegDefine.c .section bank0,addr=85
	_LCD19 .ds 1
	.ends
	_LCD20_SysRegDefine.c .section bank0,addr=86
	_LCD20 .ds 1
	.ends
	_LCDCN1_SysRegDefine.c .section bank0,addr=87
	_LCDCN1 .ds 1
	.ends
	_LCDCN2_SysRegDefine.c .section bank0,addr=88
	_LCDCN2 .ds 1
	.ends
	_LCDENR_SysRegDefine.c .section bank0,addr=89
	_LCDENR .ds 1
	.ends
	_INTF3_SysRegDefine.c .section bank0,addr=90
	_INTF3 .ds 1
	.ends
	_INTE3_SysRegDefine.c .section bank0,addr=91
	_INTE3 .ds 1
	.ends
	_SPICFG_SysRegDefine.c .section bank0,addr=92
	_SPICFG .ds 1
	.ends
	_SPICN_SysRegDefine.c .section bank0,addr=93
	_SPICN .ds 1
	.ends
	_SPICKR_SysRegDefine.c .section bank0,addr=94
	_SPICKR .ds 1
	.ends
	_SPIDAT_SysRegDefine.c .section bank0,addr=95
	_SPIDAT .ds 1
	.ends
	_RTCCON_SysRegDefine.c .section bank0,addr=96
	_RTCCON .ds 1
	.ends
	_RTCAER_SysRegDefine.c .section bank0,addr=97
	_RTCAER .ds 1
	.ends
	_RTCYEAR_SysRegDefine.c .section bank0,addr=98
	_RTCYEAR .ds 1
	.ends
	_RTCMON_SysRegDefine.c .section bank0,addr=99
	_RTCMON .ds 1
	.ends
	_RTCDAY_SysRegDefine.c .section bank0,addr=100
	_RTCDAY .ds 1
	.ends
	_RTCHOUR_SysRegDefine.c .section bank0,addr=101
	_RTCHOUR .ds 1
	.ends
	_RTCMIN_SysRegDefine.c .section bank0,addr=102
	_RTCMIN .ds 1
	.ends
	_RTCSEC_SysRegDefine.c .section bank0,addr=103
	_RTCSEC .ds 1
	.ends
	_I2CCON_SysRegDefine.c .section bank0,addr=104
	_I2CCON .ds 1
	.ends
	_I2CDAT_SysRegDefine.c .section bank0,addr=105
	_I2CDAT .ds 1
	.ends
	_FRACTION_SysRegDefine.c .section bank0,addr=106
	_FRACTION .ds 1
	.ends
	_ADCON_SysRegDefine.c .section bank0,addr=107
	_ADCON .ds 1
	.ends
	_TEST_SysRegDefine.c .section bank0,addr=108
	_TEST .ds 1
	.ends
	_WDT_TRIM_SysRegDefine.c .section bank0,addr=109
	_WDT_TRIM .ds 1
	.ends
	_ICK_TRIM_SysRegDefine.c .section bank0,addr=110
	_ICK_TRIM .ds 1
	.ends
	_VS_TRIM_SysRegDefine.c .section bank0,addr=111
	_VS_TRIM .ds 1
	.ends
	_UR0_CR1_SysRegDefine.c .section bank0,addr=112
	_UR0_CR1 .ds 1
	.ends
	_UR0_BRR0_SysRegDefine.c .section bank0,addr=113
	_UR0_BRR0 .ds 1
	.ends
	_UR0_BRR1_SysRegDefine.c .section bank0,addr=114
	_UR0_BRR1 .ds 1
	.ends
	_UR0_TX_REG_SysRegDefine.c .section bank0,addr=115
	_UR0_TX_REG .ds 1
	.ends
	_UR0_RX_REG_SysRegDefine.c .section bank0,addr=116
	_UR0_RX_REG .ds 1
	.ends
	_UR0_CR2_SysRegDefine.c .section bank0,addr=117
	_UR0_CR2 .ds 1
	.ends
	_UR0_ST_SysRegDefine.c .section bank0,addr=118
	_UR0_ST .ds 1
	.ends
	_UR1_CR1_SysRegDefine.c .section bank0,addr=119
	_UR1_CR1 .ds 1
	.ends
	_UR1_BRR0_SysRegDefine.c .section bank0,addr=120
	_UR1_BRR0 .ds 1
	.ends
	_UR1_BRR1_SysRegDefine.c .section bank0,addr=121
	_UR1_BRR1 .ds 1
	.ends
	_UR1_TX_REG_SysRegDefine.c .section bank0,addr=122
	_UR1_TX_REG .ds 1
	.ends
	_UR1_RX_REG_SysRegDefine.c .section bank0,addr=123
	_UR1_RX_REG .ds 1
	.ends
	_UR1_CR2_SysRegDefine.c .section bank0,addr=124
	_UR1_CR2 .ds 1
	.ends
	_UR1_ST_SysRegDefine.c .section bank0,addr=125
	_UR1_ST .ds 1
	.ends
	_RTCDWR_SysRegDefine.c .section bank0,addr=126
	_RTCDWR .ds 1
	.ends
	_I2CADR_SysRegDefine.c .section bank0,addr=127
	_I2CADR .ds 1
	.ends
	_PD_SysRegDefine.c .section bank0,addr=4,bitfield=4,uninit
	_PD .ds 1
	.ends
	_TO_SysRegDefine.c .section bank0,addr=4,bitfield=3,uninit
	_TO .ds 1
	.ends
	_DC_SysRegDefine.c .section bank0,addr=4,bitfield=2,uninit
	_DC .ds 1
	.ends
	_C_SysRegDefine.c .section bank0,addr=4,bitfield=1,uninit
	_C .ds 1
	.ends
	_Z_SysRegDefine.c .section bank0,addr=4,bitfield=0,uninit
	_Z .ds 1
	.ends
	_TM2IF_SysRegDefine.c .section bank0,addr=6,bitfield=6,uninit
	_TM2IF .ds 1
	.ends
	_TM1IF_SysRegDefine.c .section bank0,addr=6,bitfield=5,uninit
	_TM1IF .ds 1
	.ends
	_TM0IF_SysRegDefine.c .section bank0,addr=6,bitfield=4,uninit
	_TM0IF .ds 1
	.ends
	_AD2IF_SysRegDefine.c .section bank0,addr=6,bitfield=3,uninit
	_AD2IF .ds 1
	.ends
	_ADIF_SysRegDefine.c .section bank0,addr=6,bitfield=2,uninit
	_ADIF .ds 1
	.ends
	_E1IF_SysRegDefine.c .section bank0,addr=6,bitfield=1,uninit
	_E1IF .ds 1
	.ends
	_E0IF_SysRegDefine.c .section bank0,addr=6,bitfield=0,uninit
	_E0IF .ds 1
	.ends
	_GIE_SysRegDefine.c .section bank0,addr=7,bitfield=7,uninit
	_GIE .ds 1
	.ends
	_TM2IE_SysRegDefine.c .section bank0,addr=7,bitfield=6,uninit
	_TM2IE .ds 1
	.ends
	_TM1IE_SysRegDefine.c .section bank0,addr=7,bitfield=5,uninit
	_TM1IE .ds 1
	.ends
	_TM0IE_SysRegDefine.c .section bank0,addr=7,bitfield=4,uninit
	_TM0IE .ds 1
	.ends
	_AD2IE_SysRegDefine.c .section bank0,addr=7,bitfield=3,uninit
	_AD2IE .ds 1
	.ends
	_ADIE_SysRegDefine.c .section bank0,addr=7,bitfield=2,uninit
	_ADIE .ds 1
	.ends
	_E1IE_SysRegDefine.c .section bank0,addr=7,bitfield=1,uninit
	_E1IE .ds 1
	.ends
	_E0IE_SysRegDefine.c .section bank0,addr=7,bitfield=0,uninit
	_E0IE .ds 1
	.ends
	_IRP0_SysRegDefine.c .section bank0,addr=8,bitfield=7,uninit
	_IRP0 .ds 1
	.ends
	_IRP1_SysRegDefine.c .section bank0,addr=8,bitfield=6,uninit
	_IRP1 .ds 1
	.ends
	_PAGE1_SysRegDefine.c .section bank0,addr=8,bitfield=1,uninit
	_PAGE1 .ds 1
	.ends
	_PAGE0_SysRegDefine.c .section bank0,addr=8,bitfield=0,uninit
	_PAGE0 .ds 1
	.ends
	_ick_ldo_by_SysRegDefine.c .section bank0,addr=9,bitfield=7,uninit
	_ick_ldo_by .ds 1
	.ends
	_M3_CK_SysRegDefine.c .section bank0,addr=9,bitfield=6,uninit
	_M3_CK .ds 1
	.ends
	_M2_CK_SysRegDefine.c .section bank0,addr=9,bitfield=5,uninit
	_M2_CK .ds 1
	.ends
	_M1_CK_SysRegDefine.c .section bank0,addr=9,bitfield=4,uninit
	_M1_CK .ds 1
	.ends
	_ECK_EN_SysRegDefine.c .section bank0,addr=9,bitfield=3,uninit
	_ECK_EN .ds 1
	.ends
	_WDT_CLK_EN_SysRegDefine.c .section bank0,addr=9,bitfield=2,uninit
	_WDT_CLK_EN .ds 1
	.ends
	_ICK_EN_SysRegDefine.c .section bank0,addr=9,bitfield=1,uninit
	_ICK_EN .ds 1
	.ends
	_CLK_SEL_SysRegDefine.c .section bank0,addr=9,bitfield=0,uninit
	_CLK_SEL .ds 1
	.ends
	_PROG_BUSY_SysRegDefine.c .section bank0,addr=10,bitfield=0,uninit
	_PROG_BUSY .ds 1
	.ends
	_READ_CHECK_SysRegDefine.c .section bank0,addr=10,bitfield=1,uninit
	_READ_CHECK .ds 1
	.ends
	_WDTEN_SysRegDefine.c .section bank0,addr=14,bitfield=7,uninit
	_WDTEN .ds 1
	.ends
	_ROOT_EN_SysRegDefine.c .section bank0,addr=14,bitfield=6,uninit
	_ROOT_EN .ds 1
	.ends
	_AIENB3_SysRegDefine.c .section bank0,addr=14,bitfield=5,uninit
	_AIENB3 .ds 1
	.ends
	_I2C_DIV_1_SysRegDefine.c .section bank0,addr=14,bitfield=4,uninit
	_I2C_DIV_1 .ds 1
	.ends
	_I2C_DIV_0_SysRegDefine.c .section bank0,addr=14,bitfield=3,uninit
	_I2C_DIV_0 .ds 1
	.ends
	_WDTS_2_SysRegDefine.c .section bank0,addr=14,bitfield=2,uninit
	_WDTS_2 .ds 1
	.ends
	_WDTS_1_SysRegDefine.c .section bank0,addr=14,bitfield=1,uninit
	_WDTS_1 .ds 1
	.ends
	_WDTS_0_SysRegDefine.c .section bank0,addr=14,bitfield=0,uninit
	_WDTS_0 .ds 1
	.ends
	_UART1DIV_2_SysRegDefine.c .section bank0,addr=21,bitfield=7,uninit
	_UART1DIV_2 .ds 1
	.ends
	_UART1DIV_1_SysRegDefine.c .section bank0,addr=21,bitfield=6,uninit
	_UART1DIV_1 .ds 1
	.ends
	_UART1DIV_0_SysRegDefine.c .section bank0,addr=21,bitfield=5,uninit
	_UART1DIV_0 .ds 1
	.ends
	_UART0DIV_2_SysRegDefine.c .section bank0,addr=21,bitfield=4,uninit
	_UART0DIV_2 .ds 1
	.ends
	_UART0DIV_1_SysRegDefine.c .section bank0,addr=21,bitfield=3,uninit
	_UART0DIV_1 .ds 1
	.ends
	_UART0DIV_0_SysRegDefine.c .section bank0,addr=21,bitfield=2,uninit
	_UART0DIV_0 .ds 1
	.ends
	_S_BEEP_1_SysRegDefine.c .section bank0,addr=21,bitfield=1,uninit
	_S_BEEP_1 .ds 1
	.ends
	_S_BEEP_0_SysRegDefine.c .section bank0,addr=21,bitfield=0,uninit
	_S_BEEP_0 .ds 1
	.ends
	_ADSC_SysRegDefine.c .section bank0,addr=22,bitfield=7,uninit
	_ADSC .ds 1
	.ends
	_F_GAIN_1_SysRegDefine.c .section bank0,addr=22,bitfield=6,uninit
	_F_GAIN_1 .ds 1
	.ends
	_F_GAIN_0_SysRegDefine.c .section bank0,addr=22,bitfield=5,uninit
	_F_GAIN_0 .ds 1
	.ends
	_S_GAIN_1_SysRegDefine.c .section bank0,addr=22,bitfield=4,uninit
	_S_GAIN_1 .ds 1
	.ends
	_S_GAIN_0_SysRegDefine.c .section bank0,addr=22,bitfield=3,uninit
	_S_GAIN_0 .ds 1
	.ends
	_R_GAIN_SysRegDefine.c .section bank0,addr=22,bitfield=2,uninit
	_R_GAIN .ds 1
	.ends
	_CHOPM_1_SysRegDefine.c .section bank0,addr=22,bitfield=1,uninit
	_CHOPM_1 .ds 1
	.ends
	_CHOPM_0_SysRegDefine.c .section bank0,addr=22,bitfield=0,uninit
	_CHOPM_0 .ds 1
	.ends
	_LDOEN_SysRegDefine.c .section bank0,addr=23,bitfield=7,uninit
	_LDOEN .ds 1
	.ends
	_LDOS_1_SysRegDefine.c .section bank0,addr=23,bitfield=6,uninit
	_LDOS_1 .ds 1
	.ends
	_LDOS_0_SysRegDefine.c .section bank0,addr=23,bitfield=5,uninit
	_LDOS_0 .ds 1
	.ends
	_BGR_ENB_SysRegDefine.c .section bank0,addr=23,bitfield=4,uninit
	_BGR_ENB .ds 1
	.ends
	_BGID_SysRegDefine.c .section bank0,addr=23,bitfield=3,uninit
	_BGID .ds 1
	.ends
	_SINL_1_SysRegDefine.c .section bank0,addr=23,bitfield=2,uninit
	_SINL_1 .ds 1
	.ends
	_SINL_0_SysRegDefine.c .section bank0,addr=23,bitfield=1,uninit
	_SINL_0 .ds 1
	.ends
	_ADEN_SysRegDefine.c .section bank0,addr=23,bitfield=0,uninit
	_ADEN .ds 1
	.ends
	_AD2EN_SysRegDefine.c .section bank0,addr=25,bitfield=7,uninit
	_AD2EN .ds 1
	.ends
	_AD2START_SysRegDefine.c .section bank0,addr=25,bitfield=6,uninit
	_AD2START .ds 1
	.ends
	_AD3_SL_3_SysRegDefine.c .section bank0,addr=25,bitfield=5,uninit
	_AD3_SL_3 .ds 1
	.ends
	_AD3_SL_2_SysRegDefine.c .section bank0,addr=25,bitfield=4,uninit
	_AD3_SL_2 .ds 1
	.ends
	_AD3_SL_1_SysRegDefine.c .section bank0,addr=25,bitfield=3,uninit
	_AD3_SL_1 .ds 1
	.ends
	_AD3_SL_0_SysRegDefine.c .section bank0,addr=25,bitfield=2,uninit
	_AD3_SL_0 .ds 1
	.ends
	_AD2O_9_SysRegDefine.c .section bank0,addr=25,bitfield=1,uninit
	_AD2O_9 .ds 1
	.ends
	_AD2O_8_SysRegDefine.c .section bank0,addr=25,bitfield=0,uninit
	_AD2O_8 .ds 1
	.ends
	_LVDEN_SysRegDefine.c .section bank0,addr=27,bitfield=7,uninit
	_LVDEN .ds 1
	.ends
	_AD2_REF_SysRegDefine.c .section bank0,addr=27,bitfield=6,uninit
	_AD2_REF .ds 1
	.ends
	_AIENB1_SysRegDefine.c .section bank0,addr=27,bitfield=5,uninit
	_AIENB1 .ds 1
	.ends
	_SILB_2_SysRegDefine.c .section bank0,addr=27,bitfield=4,uninit
	_SILB_2 .ds 1
	.ends
	_SILB_1_SysRegDefine.c .section bank0,addr=27,bitfield=3,uninit
	_SILB_1 .ds 1
	.ends
	_SILB_0_SysRegDefine.c .section bank0,addr=27,bitfield=2,uninit
	_SILB_0 .ds 1
	.ends
	_LBOUT_SysRegDefine.c .section bank0,addr=27,bitfield=1,uninit
	_LBOUT .ds 1
	.ends
	_LB_RST_CON_SysRegDefine.c .section bank0,addr=27,bitfield=0,uninit
	_LB_RST_CON .ds 1
	.ends
	_SMT5_EN_SysRegDefine.c .section bank0,addr=43,bitfield=7,uninit
	_SMT5_EN .ds 1
	.ends
	_SMT2_EN_SysRegDefine.c .section bank0,addr=43,bitfield=6,uninit
	_SMT2_EN .ds 1
	.ends
	_SMT1_EN_SysRegDefine.c .section bank0,addr=43,bitfield=5,uninit
	_SMT1_EN .ds 1
	.ends
	_PT15_VDD_SysRegDefine.c .section bank0,addr=44,bitfield=7,uninit
	_PT15_VDD .ds 1
	.ends
	_PT14_VDD_SysRegDefine.c .section bank0,addr=44,bitfield=6,uninit
	_PT14_VDD .ds 1
	.ends
	_I2C_VDD_SysRegDefine.c .section bank0,addr=44,bitfield=5,uninit
	_I2C_VDD .ds 1
	.ends
	_BZEN_SysRegDefine.c .section bank0,addr=45,bitfield=7,uninit
	_BZEN .ds 1
	.ends
	_PWM3_SEL_SysRegDefine.c .section bank0,addr=45,bitfield=6,uninit
	_PWM3_SEL .ds 1
	.ends
	_PWM2_SEL_SysRegDefine.c .section bank0,addr=45,bitfield=5,uninit
	_PWM2_SEL .ds 1
	.ends
	_PWM1_SEL_SysRegDefine.c .section bank0,addr=45,bitfield=4,uninit
	_PWM1_SEL .ds 1
	.ends
	_E1M_1_SysRegDefine.c .section bank0,addr=45,bitfield=3,uninit
	_E1M_1 .ds 1
	.ends
	_E1M_0_SysRegDefine.c .section bank0,addr=45,bitfield=2,uninit
	_E1M_0 .ds 1
	.ends
	_E0M_1_SysRegDefine.c .section bank0,addr=45,bitfield=1,uninit
	_E0M_1 .ds 1
	.ends
	_E0M_0_SysRegDefine.c .section bank0,addr=45,bitfield=0,uninit
	_E0M_0 .ds 1
	.ends
	_UR1_RHIF_SysRegDefine.c .section bank0,addr=50,bitfield=7,uninit
	_UR1_RHIF .ds 1
	.ends
	_UR1_RNIF_SysRegDefine.c .section bank0,addr=50,bitfield=6,uninit
	_UR1_RNIF .ds 1
	.ends
	_UR1_THIF_SysRegDefine.c .section bank0,addr=50,bitfield=5,uninit
	_UR1_THIF .ds 1
	.ends
	_UR1_TEIF_SysRegDefine.c .section bank0,addr=50,bitfield=4,uninit
	_UR1_TEIF .ds 1
	.ends
	_UR0_RHIF_SysRegDefine.c .section bank0,addr=50,bitfield=3,uninit
	_UR0_RHIF .ds 1
	.ends
	_UR0_RNIF_SysRegDefine.c .section bank0,addr=50,bitfield=2,uninit
	_UR0_RNIF .ds 1
	.ends
	_UR0_THIF_SysRegDefine.c .section bank0,addr=50,bitfield=1,uninit
	_UR0_THIF .ds 1
	.ends
	_UR0_TEIF_SysRegDefine.c .section bank0,addr=50,bitfield=0,uninit
	_UR0_TEIF .ds 1
	.ends
	_UR1_RHIE_SysRegDefine.c .section bank0,addr=51,bitfield=7,uninit
	_UR1_RHIE .ds 1
	.ends
	_UR1_RNIE_SysRegDefine.c .section bank0,addr=51,bitfield=6,uninit
	_UR1_RNIE .ds 1
	.ends
	_UR1_THIE_SysRegDefine.c .section bank0,addr=51,bitfield=5,uninit
	_UR1_THIE .ds 1
	.ends
	_UR1_TEIE_SysRegDefine.c .section bank0,addr=51,bitfield=4,uninit
	_UR1_TEIE .ds 1
	.ends
	_UR0_RHIE_SysRegDefine.c .section bank0,addr=51,bitfield=3,uninit
	_UR0_RHIE .ds 1
	.ends
	_UR0_RNIE_SysRegDefine.c .section bank0,addr=51,bitfield=2,uninit
	_UR0_RNIE .ds 1
	.ends
	_UR0_THIE_SysRegDefine.c .section bank0,addr=51,bitfield=1,uninit
	_UR0_THIE .ds 1
	.ends
	_UR0_TEIE_SysRegDefine.c .section bank0,addr=51,bitfield=0,uninit
	_UR0_TEIE .ds 1
	.ends
	_T0EN_SysRegDefine.c .section bank0,addr=52,bitfield=7,uninit
	_T0EN .ds 1
	.ends
	_T0RATE_2_SysRegDefine.c .section bank0,addr=52,bitfield=6,uninit
	_T0RATE_2 .ds 1
	.ends
	_T0RATE_1_SysRegDefine.c .section bank0,addr=52,bitfield=5,uninit
	_T0RATE_1 .ds 1
	.ends
	_T0RATE_0_SysRegDefine.c .section bank0,addr=52,bitfield=4,uninit
	_T0RATE_0 .ds 1
	.ends
	_T0RSTB_SysRegDefine.c .section bank0,addr=52,bitfield=2,uninit
	_T0RSTB .ds 1
	.ends
	_T0SEL_1_SysRegDefine.c .section bank0,addr=52,bitfield=1,uninit
	_T0SEL_1 .ds 1
	.ends
	_T0SEL_0_SysRegDefine.c .section bank0,addr=52,bitfield=0,uninit
	_T0SEL_0 .ds 1
	.ends
	_T1EN_SysRegDefine.c .section bank0,addr=55,bitfield=7,uninit
	_T1EN .ds 1
	.ends
	_T1RATE_2_SysRegDefine.c .section bank0,addr=55,bitfield=6,uninit
	_T1RATE_2 .ds 1
	.ends
	_T1RATE_1_SysRegDefine.c .section bank0,addr=55,bitfield=5,uninit
	_T1RATE_1 .ds 1
	.ends
	_T1RATE_0_SysRegDefine.c .section bank0,addr=55,bitfield=4,uninit
	_T1RATE_0 .ds 1
	.ends
	_T1CKS_SysRegDefine.c .section bank0,addr=55,bitfield=3,uninit
	_T1CKS .ds 1
	.ends
	_T1RSTB_SysRegDefine.c .section bank0,addr=55,bitfield=2,uninit
	_T1RSTB .ds 1
	.ends
	_T1OUT_SysRegDefine.c .section bank0,addr=55,bitfield=1,uninit
	_T1OUT .ds 1
	.ends
	_PWM1OUT_SysRegDefine.c .section bank0,addr=55,bitfield=0,uninit
	_PWM1OUT .ds 1
	.ends
	_T2EN_SysRegDefine.c .section bank0,addr=59,bitfield=7,uninit
	_T2EN .ds 1
	.ends
	_T2RATE_2_SysRegDefine.c .section bank0,addr=59,bitfield=6,uninit
	_T2RATE_2 .ds 1
	.ends
	_T2RATE_1_SysRegDefine.c .section bank0,addr=59,bitfield=5,uninit
	_T2RATE_1 .ds 1
	.ends
	_T2RATE_0_SysRegDefine.c .section bank0,addr=59,bitfield=4,uninit
	_T2RATE_0 .ds 1
	.ends
	_T2CKS_SysRegDefine.c .section bank0,addr=59,bitfield=3,uninit
	_T2CKS .ds 1
	.ends
	_T2RSTB_SysRegDefine.c .section bank0,addr=59,bitfield=2,uninit
	_T2RSTB .ds 1
	.ends
	_T2OUT_SysRegDefine.c .section bank0,addr=59,bitfield=1,uninit
	_T2OUT .ds 1
	.ends
	_PWM2OUT_SysRegDefine.c .section bank0,addr=59,bitfield=0,uninit
	_PWM2OUT .ds 1
	.ends
	_T3EN_SysRegDefine.c .section bank0,addr=63,bitfield=7,uninit
	_T3EN .ds 1
	.ends
	_T3RATE_2_SysRegDefine.c .section bank0,addr=63,bitfield=6,uninit
	_T3RATE_2 .ds 1
	.ends
	_T3RATE_1_SysRegDefine.c .section bank0,addr=63,bitfield=5,uninit
	_T3RATE_1 .ds 1
	.ends
	_T3RATE_0_SysRegDefine.c .section bank0,addr=63,bitfield=4,uninit
	_T3RATE_0 .ds 1
	.ends
	_T3SEL_SysRegDefine.c .section bank0,addr=63,bitfield=3,uninit
	_T3SEL .ds 1
	.ends
	_T3RSTB_SysRegDefine.c .section bank0,addr=63,bitfield=2,uninit
	_T3RSTB .ds 1
	.ends
	_T3OUT_SysRegDefine.c .section bank0,addr=63,bitfield=1,uninit
	_T3OUT .ds 1
	.ends
	_PWM3OUT_SysRegDefine.c .section bank0,addr=63,bitfield=0,uninit
	_PWM3OUT .ds 1
	.ends
	_LCDFC_1_SysRegDefine.c .section bank0,addr=87,bitfield=6,uninit
	_LCDFC_1 .ds 1
	.ends
	_LCDFC_0_SysRegDefine.c .section bank0,addr=87,bitfield=5,uninit
	_LCDFC_0 .ds 1
	.ends
	_WDT_LCD_SysRegDefine.c .section bank0,addr=87,bitfield=4,uninit
	_WDT_LCD .ds 1
	.ends
	_CSE_LCD_SysRegDefine.c .section bank0,addr=87,bitfield=3,uninit
	_CSE_LCD .ds 1
	.ends
	_VLCDX_1_SysRegDefine.c .section bank0,addr=87,bitfield=1,uninit
	_VLCDX_1 .ds 1
	.ends
	_VLCDX_0_SysRegDefine.c .section bank0,addr=87,bitfield=0,uninit
	_VLCDX_0 .ds 1
	.ends
	_LCDSCKS_3_SysRegDefine.c .section bank0,addr=88,bitfield=7,uninit
	_LCDSCKS_3 .ds 1
	.ends
	_LCDSCKS_2_SysRegDefine.c .section bank0,addr=88,bitfield=6,uninit
	_LCDSCKS_2 .ds 1
	.ends
	_LCDSCKS_1_SysRegDefine.c .section bank0,addr=88,bitfield=5,uninit
	_LCDSCKS_1 .ds 1
	.ends
	_LCDSCKS_0_SysRegDefine.c .section bank0,addr=88,bitfield=4,uninit
	_LCDSCKS_0 .ds 1
	.ends
	_LCDFR_SysRegDefine.c .section bank0,addr=88,bitfield=3,uninit
	_LCDFR .ds 1
	.ends
	_LCDREF_2_SysRegDefine.c .section bank0,addr=88,bitfield=2,uninit
	_LCDREF_2 .ds 1
	.ends
	_LCDREF_1_SysRegDefine.c .section bank0,addr=88,bitfield=1,uninit
	_LCDREF_1 .ds 1
	.ends
	_LCDREF_0_SysRegDefine.c .section bank0,addr=88,bitfield=0,uninit
	_LCDREF_0 .ds 1
	.ends
	_LCDCKS_1_SysRegDefine.c .section bank0,addr=89,bitfield=7,uninit
	_LCDCKS_1 .ds 1
	.ends
	_LCDCKS_0_SysRegDefine.c .section bank0,addr=89,bitfield=6,uninit
	_LCDCKS_0 .ds 1
	.ends
	_LCDEN_SysRegDefine.c .section bank0,addr=89,bitfield=5,uninit
	_LCDEN .ds 1
	.ends
	_LCDWS_SysRegDefine.c .section bank0,addr=89,bitfield=4,uninit
	_LCDWS .ds 1
	.ends
	_LEVEL_SysRegDefine.c .section bank0,addr=89,bitfield=3,uninit
	_LEVEL .ds 1
	.ends
	_LCD_DUTY_1_SysRegDefine.c .section bank0,addr=89,bitfield=2,uninit
	_LCD_DUTY_1 .ds 1
	.ends
	_LCD_DUTY_0_SysRegDefine.c .section bank0,addr=89,bitfield=1,uninit
	_LCD_DUTY_0 .ds 1
	.ends
	_ENPMPL_SysRegDefine.c .section bank0,addr=89,bitfield=0,uninit
	_ENPMPL .ds 1
	.ends
	_I2C_TIF_SysRegDefine.c .section bank0,addr=90,bitfield=7,uninit
	_I2C_TIF .ds 1
	.ends
	_I2C_RIF_SysRegDefine.c .section bank0,addr=90,bitfield=6,uninit
	_I2C_RIF .ds 1
	.ends
	_UR1ERR_IE_SysRegDefine.c .section bank0,addr=90,bitfield=5,uninit
	_UR1ERR_IE .ds 1
	.ends
	_UR1WK_IF_SysRegDefine.c .section bank0,addr=90,bitfield=4,uninit
	_UR1WK_IF .ds 1
	.ends
	_UR0WK_IF_SysRegDefine.c .section bank0,addr=90,bitfield=3,uninit
	_UR0WK_IF .ds 1
	.ends
	_TM3IF_SysRegDefine.c .section bank0,addr=90,bitfield=2,uninit
	_TM3IF .ds 1
	.ends
	_RTCIF_SysRegDefine.c .section bank0,addr=90,bitfield=1,uninit
	_RTCIF .ds 1
	.ends
	_SPIIF_SysRegDefine.c .section bank0,addr=90,bitfield=0,uninit
	_SPIIF .ds 1
	.ends
	_I2C_TIE_SysRegDefine.c .section bank0,addr=91,bitfield=7,uninit
	_I2C_TIE .ds 1
	.ends
	_I2C_RIE_SysRegDefine.c .section bank0,addr=91,bitfield=6,uninit
	_I2C_RIE .ds 1
	.ends
	_UR0ERR_IE_SysRegDefine.c .section bank0,addr=91,bitfield=5,uninit
	_UR0ERR_IE .ds 1
	.ends
	_UR1WK_IE_SysRegDefine.c .section bank0,addr=91,bitfield=4,uninit
	_UR1WK_IE .ds 1
	.ends
	_UR0WK_IE_SysRegDefine.c .section bank0,addr=91,bitfield=3,uninit
	_UR0WK_IE .ds 1
	.ends
	_TM3IE_SysRegDefine.c .section bank0,addr=91,bitfield=2,uninit
	_TM3IE .ds 1
	.ends
	_RTCIE_SysRegDefine.c .section bank0,addr=91,bitfield=1,uninit
	_RTCIE .ds 1
	.ends
	_SPIIE_SysRegDefine.c .section bank0,addr=91,bitfield=0,uninit
	_SPIIE .ds 1
	.ends
	_SPIEN_SysRegDefine.c .section bank0,addr=92,bitfield=7,uninit
	_SPIEN .ds 1
	.ends
	_MSTEN_SysRegDefine.c .section bank0,addr=92,bitfield=6,uninit
	_MSTEN .ds 1
	.ends
	_CKPHA_SysRegDefine.c .section bank0,addr=92,bitfield=5,uninit
	_CKPHA .ds 1
	.ends
	_CKPOL_SysRegDefine.c .section bank0,addr=92,bitfield=4,uninit
	_CKPOL .ds 1
	.ends
	_MULMST_SysRegDefine.c .section bank0,addr=92,bitfield=3,uninit
	_MULMST .ds 1
	.ends
	_WIREMOD_SysRegDefine.c .section bank0,addr=92,bitfield=2,uninit
	_WIREMOD .ds 1
	.ends
	_SPIBSY_SysRegDefine.c .section bank0,addr=92,bitfield=1,uninit
	_SPIBSY .ds 1
	.ends
	_SPIRST_SysRegDefine.c .section bank0,addr=92,bitfield=0,uninit
	_SPIRST .ds 1
	.ends
	_SLVSEL_SysRegDefine.c .section bank0,addr=93,bitfield=3,uninit
	_SLVSEL .ds 1
	.ends
	_WCOL_SysRegDefine.c .section bank0,addr=93,bitfield=6,uninit
	_WCOL .ds 1
	.ends
	_MODCOL_SysRegDefine.c .section bank0,addr=93,bitfield=7,uninit
	_MODCOL .ds 1
	.ends
	_LIR_SysRegDefine.c .section bank0,addr=96,bitfield=7,uninit
	_LIR .ds 1
	.ends
	_RFU_SysRegDefine.c .section bank0,addr=96,bitfield=6,uninit
	_RFU .ds 1
	.ends
	_HR_24_12_SysRegDefine.c .section bank0,addr=96,bitfield=5,uninit
	_HR_24_12 .ds 1
	.ends
	_RTCEN_SysRegDefine.c .section bank0,addr=96,bitfield=4,uninit
	_RTCEN .ds 1
	.ends
	_INTEGER_3_SysRegDefine.c .section bank0,addr=96,bitfield=3,uninit
	_INTEGER_3 .ds 1
	.ends
	_INTEGER_2_SysRegDefine.c .section bank0,addr=96,bitfield=2,uninit
	_INTEGER_2 .ds 1
	.ends
	_INTEGER_1_SysRegDefine.c .section bank0,addr=96,bitfield=1,uninit
	_INTEGER_1 .ds 1
	.ends
	_INTEGER_0_SysRegDefine.c .section bank0,addr=96,bitfield=0,uninit
	_INTEGER_0 .ds 1
	.ends
	_TEN_YEAR_3_SysRegDefine.c .section bank0,addr=98,bitfield=7,uninit
	_TEN_YEAR_3 .ds 1
	.ends
	_TEN_YEAR_2_SysRegDefine.c .section bank0,addr=98,bitfield=6,uninit
	_TEN_YEAR_2 .ds 1
	.ends
	_TEN_YEAR_1_SysRegDefine.c .section bank0,addr=98,bitfield=5,uninit
	_TEN_YEAR_1 .ds 1
	.ends
	_TEN_YEAR_0_SysRegDefine.c .section bank0,addr=98,bitfield=4,uninit
	_TEN_YEAR_0 .ds 1
	.ends
	_ONE_YEAR_3_SysRegDefine.c .section bank0,addr=98,bitfield=3,uninit
	_ONE_YEAR_3 .ds 1
	.ends
	_ONE_YEAR_2_SysRegDefine.c .section bank0,addr=98,bitfield=2,uninit
	_ONE_YEAR_2 .ds 1
	.ends
	_ONE_YEAR_1_SysRegDefine.c .section bank0,addr=98,bitfield=1,uninit
	_ONE_YEAR_1 .ds 1
	.ends
	_ONE_YEAR_0_SysRegDefine.c .section bank0,addr=98,bitfield=0,uninit
	_ONE_YEAR_0 .ds 1
	.ends
	_TEN_MON_SysRegDefine.c .section bank0,addr=99,bitfield=4,uninit
	_TEN_MON .ds 1
	.ends
	_ONE_MON_3_SysRegDefine.c .section bank0,addr=99,bitfield=3,uninit
	_ONE_MON_3 .ds 1
	.ends
	_ONE_MON_2_SysRegDefine.c .section bank0,addr=99,bitfield=2,uninit
	_ONE_MON_2 .ds 1
	.ends
	_ONE_MON_1_SysRegDefine.c .section bank0,addr=99,bitfield=1,uninit
	_ONE_MON_1 .ds 1
	.ends
	_ONE_MON_0_SysRegDefine.c .section bank0,addr=99,bitfield=0,uninit
	_ONE_MON_0 .ds 1
	.ends
	_TEN_DAY_1_SysRegDefine.c .section bank0,addr=100,bitfield=5,uninit
	_TEN_DAY_1 .ds 1
	.ends
	_TEN_DAY_0_SysRegDefine.c .section bank0,addr=100,bitfield=4,uninit
	_TEN_DAY_0 .ds 1
	.ends
	_ONE_DAY_3_SysRegDefine.c .section bank0,addr=100,bitfield=3,uninit
	_ONE_DAY_3 .ds 1
	.ends
	_ONE_DAY_2_SysRegDefine.c .section bank0,addr=100,bitfield=2,uninit
	_ONE_DAY_2 .ds 1
	.ends
	_ONE_DAY_1_SysRegDefine.c .section bank0,addr=100,bitfield=1,uninit
	_ONE_DAY_1 .ds 1
	.ends
	_ONE_DAY_0_SysRegDefine.c .section bank0,addr=100,bitfield=0,uninit
	_ONE_DAY_0 .ds 1
	.ends
	_AM_PM_SysRegDefine.c .section bank0,addr=101,bitfield=6,uninit
	_AM_PM .ds 1
	.ends
	_TEN_HOUR_1_SysRegDefine.c .section bank0,addr=101,bitfield=5,uninit
	_TEN_HOUR_1 .ds 1
	.ends
	_TEN_HOUR_0_SysRegDefine.c .section bank0,addr=101,bitfield=4,uninit
	_TEN_HOUR_0 .ds 1
	.ends
	_ONE_HOUR_3_SysRegDefine.c .section bank0,addr=101,bitfield=3,uninit
	_ONE_HOUR_3 .ds 1
	.ends
	_ONE_HOUR_2_SysRegDefine.c .section bank0,addr=101,bitfield=2,uninit
	_ONE_HOUR_2 .ds 1
	.ends
	_ONE_HOUR_1_SysRegDefine.c .section bank0,addr=101,bitfield=1,uninit
	_ONE_HOUR_1 .ds 1
	.ends
	_ONE_HOUR_0_SysRegDefine.c .section bank0,addr=101,bitfield=0,uninit
	_ONE_HOUR_0 .ds 1
	.ends
	_TEN_MIN_2_SysRegDefine.c .section bank0,addr=102,bitfield=6,uninit
	_TEN_MIN_2 .ds 1
	.ends
	_TEN_MIN_1_SysRegDefine.c .section bank0,addr=102,bitfield=5,uninit
	_TEN_MIN_1 .ds 1
	.ends
	_TEN_MIN_0_SysRegDefine.c .section bank0,addr=102,bitfield=4,uninit
	_TEN_MIN_0 .ds 1
	.ends
	_ONE_MIN_3_SysRegDefine.c .section bank0,addr=102,bitfield=3,uninit
	_ONE_MIN_3 .ds 1
	.ends
	_ONE_MIN_2_SysRegDefine.c .section bank0,addr=102,bitfield=2,uninit
	_ONE_MIN_2 .ds 1
	.ends
	_ONE_MIN_1_SysRegDefine.c .section bank0,addr=102,bitfield=1,uninit
	_ONE_MIN_1 .ds 1
	.ends
	_ONE_MIN_0_SysRegDefine.c .section bank0,addr=102,bitfield=0,uninit
	_ONE_MIN_0 .ds 1
	.ends
	_TEN_SEC_2_SysRegDefine.c .section bank0,addr=103,bitfield=6,uninit
	_TEN_SEC_2 .ds 1
	.ends
	_TEN_SEC_1_SysRegDefine.c .section bank0,addr=103,bitfield=5,uninit
	_TEN_SEC_1 .ds 1
	.ends
	_TEN_SEC_0_SysRegDefine.c .section bank0,addr=103,bitfield=4,uninit
	_TEN_SEC_0 .ds 1
	.ends
	_ONE_SEC_3_SysRegDefine.c .section bank0,addr=103,bitfield=3,uninit
	_ONE_SEC_3 .ds 1
	.ends
	_ONE_SEC_2_SysRegDefine.c .section bank0,addr=103,bitfield=2,uninit
	_ONE_SEC_2 .ds 1
	.ends
	_ONE_SEC_1_SysRegDefine.c .section bank0,addr=103,bitfield=1,uninit
	_ONE_SEC_1 .ds 1
	.ends
	_ONE_SEC_0_SysRegDefine.c .section bank0,addr=103,bitfield=0,uninit
	_ONE_SEC_0 .ds 1
	.ends
	_I2C_EN_SysRegDefine.c .section bank0,addr=104,bitfield=7,uninit
	_I2C_EN .ds 1
	.ends
	_AWK_EN_SysRegDefine.c .section bank0,addr=104,bitfield=6,uninit
	_AWK_EN .ds 1
	.ends
	_CST_EN_SysRegDefine.c .section bank0,addr=104,bitfield=5,uninit
	_CST_EN .ds 1
	.ends
	_ACK_EN_SysRegDefine.c .section bank0,addr=104,bitfield=4,uninit
	_ACK_EN .ds 1
	.ends
	_I2CSTUS_3_SysRegDefine.c .section bank0,addr=104,bitfield=3,uninit
	_I2CSTUS_3 .ds 1
	.ends
	_I2CSTUS_2_SysRegDefine.c .section bank0,addr=104,bitfield=2,uninit
	_I2CSTUS_2 .ds 1
	.ends
	_I2CSTUS_1_SysRegDefine.c .section bank0,addr=104,bitfield=1,uninit
	_I2CSTUS_1 .ds 1
	.ends
	_I2CSTUS_0_SysRegDefine.c .section bank0,addr=104,bitfield=0,uninit
	_I2CSTUS_0 .ds 1
	.ends
	_TMOD_1_SysRegDefine.c .section bank0,addr=109,bitfield=7,uninit
	_TMOD_1 .ds 1
	.ends
	_TMOD_0_SysRegDefine.c .section bank0,addr=109,bitfield=6,uninit
	_TMOD_0 .ds 1
	.ends
	_ICK_SEL_1_SysRegDefine.c .section bank0,addr=109,bitfield=5,uninit
	_ICK_SEL_1 .ds 1
	.ends
	_ICK_SEL_0_SysRegDefine.c .section bank0,addr=109,bitfield=4,uninit
	_ICK_SEL_0 .ds 1
	.ends
	_WDT_TRIM_3_SysRegDefine.c .section bank0,addr=109,bitfield=3,uninit
	_WDT_TRIM_3 .ds 1
	.ends
	_WDT_TRIM_2_SysRegDefine.c .section bank0,addr=109,bitfield=2,uninit
	_WDT_TRIM_2 .ds 1
	.ends
	_WDT_TRIM_1_SysRegDefine.c .section bank0,addr=109,bitfield=1,uninit
	_WDT_TRIM_1 .ds 1
	.ends
	_WDT_TRIM_0_SysRegDefine.c .section bank0,addr=109,bitfield=0,uninit
	_WDT_TRIM_0 .ds 1
	.ends
	_sim_rst_SysRegDefine.c .section bank0,addr=111,bitfield=7,uninit
	_sim_rst .ds 1
	.ends
	_LVD_TRIM_2_SysRegDefine.c .section bank0,addr=111,bitfield=6,uninit
	_LVD_TRIM_2 .ds 1
	.ends
	_LVD_TRIM_1_SysRegDefine.c .section bank0,addr=111,bitfield=5,uninit
	_LVD_TRIM_1 .ds 1
	.ends
	_LVD_TRIM_0_SysRegDefine.c .section bank0,addr=111,bitfield=4,uninit
	_LVD_TRIM_0 .ds 1
	.ends
	_VS_TRIM_3_SysRegDefine.c .section bank0,addr=111,bitfield=3,uninit
	_VS_TRIM_3 .ds 1
	.ends
	_VS_TRIM_2_SysRegDefine.c .section bank0,addr=111,bitfield=2,uninit
	_VS_TRIM_2 .ds 1
	.ends
	_VS_TRIM_1_SysRegDefine.c .section bank0,addr=111,bitfield=1,uninit
	_VS_TRIM_1 .ds 1
	.ends
	_VS_TRIM_0_SysRegDefine.c .section bank0,addr=111,bitfield=0,uninit
	_VS_TRIM_0 .ds 1
	.ends
	_UR0_CR1_TX9D_SysRegDefine.c .section bank0,addr=112,bitfield=7,uninit
	_UR0_CR1_TX9D .ds 1
	.ends
	_UR0_CR1_RX9D_SysRegDefine.c .section bank0,addr=112,bitfield=6,uninit
	_UR0_CR1_RX9D .ds 1
	.ends
	_UR0_CR1_TX9_EN_SysRegDefine.c .section bank0,addr=112,bitfield=5,uninit
	_UR0_CR1_TX9_EN .ds 1
	.ends
	_UR0_CR1_RX9_EN_SysRegDefine.c .section bank0,addr=112,bitfield=4,uninit
	_UR0_CR1_RX9_EN .ds 1
	.ends
	_UR0_CR1_RX_EN_SysRegDefine.c .section bank0,addr=112,bitfield=3,uninit
	_UR0_CR1_RX_EN .ds 1
	.ends
	_UR0_CR1_TX_EN_SysRegDefine.c .section bank0,addr=112,bitfield=2,uninit
	_UR0_CR1_TX_EN .ds 1
	.ends
	_UR0_CR1_UART_SEL_SysRegDefine.c .section bank0,addr=112,bitfield=1,uninit
	_UR0_CR1_UART_SEL .ds 1
	.ends
	_UR0_CR1_UART_EN_SysRegDefine.c .section bank0,addr=112,bitfield=0,uninit
	_UR0_CR1_UART_EN .ds 1
	.ends
	_UR0_BRR1_AUTO_BR_SysRegDefine.c .section bank0,addr=114,bitfield=7,uninit
	_UR0_BRR1_AUTO_BR .ds 1
	.ends
	_UR0_CR2_RXF_WATER_LEVEL_2_SysRegDefine.c .section bank0,addr=117,bitfield=6,uninit
	_UR0_CR2_RXF_WATER_LEVEL_2 .ds 1
	.ends
	_UR0_CR2_RXF_WATER_LEVEL_1_SysRegDefine.c .section bank0,addr=117,bitfield=5,uninit
	_UR0_CR2_RXF_WATER_LEVEL_1 .ds 1
	.ends
	_UR0_CR2_RXF_WATER_LEVEL_0_SysRegDefine.c .section bank0,addr=117,bitfield=4,uninit
	_UR0_CR2_RXF_WATER_LEVEL_0 .ds 1
	.ends
	_UR0_CR2_TXF_WATER_LEVEL_2_SysRegDefine.c .section bank0,addr=117,bitfield=2,uninit
	_UR0_CR2_TXF_WATER_LEVEL_2 .ds 1
	.ends
	_UR0_CR2_TXF_WATER_LEVEL_1_SysRegDefine.c .section bank0,addr=117,bitfield=1,uninit
	_UR0_CR2_TXF_WATER_LEVEL_1 .ds 1
	.ends
	_UR0_CR2_TXF_WATER_LEVEL_0_SysRegDefine.c .section bank0,addr=117,bitfield=0,uninit
	_UR0_CR2_TXF_WATER_LEVEL_0 .ds 1
	.ends
	_UR0_ST_RX_BUSY_SysRegDefine.c .section bank0,addr=118,bitfield=3,uninit
	_UR0_ST_RX_BUSY .ds 1
	.ends
	_UR0_ST_TX_BUSY_SysRegDefine.c .section bank0,addr=118,bitfield=2,uninit
	_UR0_ST_TX_BUSY .ds 1
	.ends
	_UR0_ST_RXOV_ERR_SysRegDefine.c .section bank0,addr=118,bitfield=1,uninit
	_UR0_ST_RXOV_ERR .ds 1
	.ends
	_UR0_ST_STOP_ERR_SysRegDefine.c .section bank0,addr=118,bitfield=0,uninit
	_UR0_ST_STOP_ERR .ds 1
	.ends
	_UR1_CR1_TX9D_SysRegDefine.c .section bank0,addr=119,bitfield=7,uninit
	_UR1_CR1_TX9D .ds 1
	.ends
	_UR1_CR1_RX9D_SysRegDefine.c .section bank0,addr=119,bitfield=6,uninit
	_UR1_CR1_RX9D .ds 1
	.ends
	_UR1_CR1_TX9_EN_SysRegDefine.c .section bank0,addr=119,bitfield=5,uninit
	_UR1_CR1_TX9_EN .ds 1
	.ends
	_UR1_CR1_RX9_EN_SysRegDefine.c .section bank0,addr=119,bitfield=4,uninit
	_UR1_CR1_RX9_EN .ds 1
	.ends
	_UR1_CR1_RX_EN_SysRegDefine.c .section bank0,addr=119,bitfield=3,uninit
	_UR1_CR1_RX_EN .ds 1
	.ends
	_UR1_CR1_TX_EN_SysRegDefine.c .section bank0,addr=119,bitfield=2,uninit
	_UR1_CR1_TX_EN .ds 1
	.ends
	_UR1_CR1_UART_SEL_SysRegDefine.c .section bank0,addr=119,bitfield=1,uninit
	_UR1_CR1_UART_SEL .ds 1
	.ends
	_UR1_CR1_UART_EN_SysRegDefine.c .section bank0,addr=119,bitfield=0,uninit
	_UR1_CR1_UART_EN .ds 1
	.ends
	_UR1_BRR1_AUTO_BR_SysRegDefine.c .section bank0,addr=121,bitfield=7,uninit
	_UR1_BRR1_AUTO_BR .ds 1
	.ends
	_UR1_CR2_RXF_WATER_LEVEL_2_SysRegDefine.c .section bank0,addr=124,bitfield=6,uninit
	_UR1_CR2_RXF_WATER_LEVEL_2 .ds 1
	.ends
	_UR1_CR2_RXF_WATER_LEVEL_1_SysRegDefine.c .section bank0,addr=124,bitfield=5,uninit
	_UR1_CR2_RXF_WATER_LEVEL_1 .ds 1
	.ends
	_UR1_CR2_RXF_WATER_LEVEL_0_SysRegDefine.c .section bank0,addr=124,bitfield=4,uninit
	_UR1_CR2_RXF_WATER_LEVEL_0 .ds 1
	.ends
	_UR1_CR2_TXF_WATER_LEVEL_2_SysRegDefine.c .section bank0,addr=124,bitfield=2,uninit
	_UR1_CR2_TXF_WATER_LEVEL_2 .ds 1
	.ends
	_UR1_CR2_TXF_WATER_LEVEL_1_SysRegDefine.c .section bank0,addr=124,bitfield=1,uninit
	_UR1_CR2_TXF_WATER_LEVEL_1 .ds 1
	.ends
	_UR1_CR2_TXF_WATER_LEVEL_0_SysRegDefine.c .section bank0,addr=124,bitfield=0,uninit
	_UR1_CR2_TXF_WATER_LEVEL_0 .ds 1
	.ends
	_UR1_ST_RX_BUSY_SysRegDefine.c .section bank0,addr=125,bitfield=3,uninit
	_UR1_ST_RX_BUSY .ds 1
	.ends
	_UR1_ST_TX_BUSY_SysRegDefine.c .section bank0,addr=125,bitfield=2,uninit
	_UR1_ST_TX_BUSY .ds 1
	.ends
	_UR1_ST_RXOV_ERR_SysRegDefine.c .section bank0,addr=125,bitfield=1,uninit
	_UR1_ST_RXOV_ERR .ds 1
	.ends
	_UR1_ST_STOP_ERR_SysRegDefine.c .section bank0,addr=125,bitfield=0,uninit
	_UR1_ST_STOP_ERR .ds 1
	.ends
	_DWR_2_SysRegDefine.c .section bank0,addr=126,bitfield=2,uninit
	_DWR_2 .ds 1
	.ends
	_DWR_1_SysRegDefine.c .section bank0,addr=126,bitfield=1,uninit
	_DWR_1 .ds 1
	.ends
	_DWR_0_SysRegDefine.c .section bank0,addr=126,bitfield=0,uninit
	_DWR_0 .ds 1
	.ends
	_GC_EN_SysRegDefine.c .section bank0,addr=127,bitfield=0,uninit
	_GC_EN .ds 1
	.ends
	.global	_IND0
	.global	_IND1
	.global	_FSR0
	.global	_FSR1
	.global	_STATUS
	.global	_WORK
	.global	_INTF
	.global	_INTE
	.global	_BSR
	.global	_MCK
	.global	_EADRH
	.global	_EADRL
	.global	_EDAT
	.global	_EOPEN
	.global	_WDTCON
	.global	_WDTIN
	.global	_ADOH
	.global	_ADOL
	.global	_PCLOADL
	.global	_PCLOADH
	.global	_ROOT
	.global	_PCK
	.global	_ADCFG
	.global	_ANACFG
	.global	_TEMPC
	.global	_AD2OH
	.global	_AD2OL
	.global	_LVDCON
	.global	_ADOLL
	.global	_PT1
	.global	_PT1EN
	.global	_PT1PU
	.global	_AIENB
	.global	_PT2
	.global	_PT2EN
	.global	_PT2PU
	.global	_PT3
	.global	_PT3EN
	.global	_PT3PU
	.global	_PT4
	.global	_PT4EN
	.global	_PT4PU
	.global	_PT5
	.global	_PT5EN
	.global	_PT5PU
	.global	_PTCON
	.global	_PTINT0
	.global	_PTINT1
	.global	_SEGCON0
	.global	_SEGCON1
	.global	_INTF2
	.global	_INTE2
	.global	_TM0CON
	.global	_TM0IN
	.global	_TM0CNT
	.global	_TM1CON
	.global	_TM1IN
	.global	_TM1CNT
	.global	_TM1R
	.global	_TM2CON
	.global	_TM2IN
	.global	_TM2CNT
	.global	_TM2R
	.global	_TM3CON
	.global	_TM3IN
	.global	_TM3CNT
	.global	_TM3R
	.global	_LCD1
	.global	_LCD2
	.global	_LCD3
	.global	_LCD4
	.global	_LCD5
	.global	_LCD6
	.global	_LCD7
	.global	_LCD8
	.global	_LCD9
	.global	_LCD10
	.global	_LCD11
	.global	_LCD12
	.global	_LCD13
	.global	_LCD14
	.global	_LCD15
	.global	_LCD16
	.global	_LCD17
	.global	_LCD18
	.global	_LCD19
	.global	_LCD20
	.global	_LCDCN1
	.global	_LCDCN2
	.global	_LCDENR
	.global	_INTF3
	.global	_INTE3
	.global	_SPICFG
	.global	_SPICN
	.global	_SPICKR
	.global	_SPIDAT
	.global	_RTCCON
	.global	_RTCAER
	.global	_RTCYEAR
	.global	_RTCMON
	.global	_RTCDAY
	.global	_RTCHOUR
	.global	_RTCMIN
	.global	_RTCSEC
	.global	_I2CCON
	.global	_I2CDAT
	.global	_FRACTION
	.global	_ADCON
	.global	_TEST
	.global	_WDT_TRIM
	.global	_ICK_TRIM
	.global	_VS_TRIM
	.global	_UR0_CR1
	.global	_UR0_BRR0
	.global	_UR0_BRR1
	.global	_UR0_TX_REG
	.global	_UR0_RX_REG
	.global	_UR0_CR2
	.global	_UR0_ST
	.global	_UR1_CR1
	.global	_UR1_BRR0
	.global	_UR1_BRR1
	.global	_UR1_TX_REG
	.global	_UR1_RX_REG
	.global	_UR1_CR2
	.global	_UR1_ST
	.global	_RTCDWR
	.global	_I2CADR
	.global	_PD
	.global	_TO
	.global	_DC
	.global	_C
	.global	_Z
	.global	_TM2IF
	.global	_TM1IF
	.global	_TM0IF
	.global	_AD2IF
	.global	_ADIF
	.global	_E1IF
	.global	_E0IF
	.global	_GIE
	.global	_TM2IE
	.global	_TM1IE
	.global	_TM0IE
	.global	_AD2IE
	.global	_ADIE
	.global	_E1IE
	.global	_E0IE
	.global	_IRP0
	.global	_IRP1
	.global	_PAGE1
	.global	_PAGE0
	.global	_ick_ldo_by
	.global	_M3_CK
	.global	_M2_CK
	.global	_M1_CK
	.global	_ECK_EN
	.global	_WDT_CLK_EN
	.global	_ICK_EN
	.global	_CLK_SEL
	.global	_PROG_BUSY
	.global	_READ_CHECK
	.global	_WDTEN
	.global	_ROOT_EN
	.global	_AIENB3
	.global	_I2C_DIV_1
	.global	_I2C_DIV_0
	.global	_WDTS_2
	.global	_WDTS_1
	.global	_WDTS_0
	.global	_UART1DIV_2
	.global	_UART1DIV_1
	.global	_UART1DIV_0
	.global	_UART0DIV_2
	.global	_UART0DIV_1
	.global	_UART0DIV_0
	.global	_S_BEEP_1
	.global	_S_BEEP_0
	.global	_ADSC
	.global	_F_GAIN_1
	.global	_F_GAIN_0
	.global	_S_GAIN_1
	.global	_S_GAIN_0
	.global	_R_GAIN
	.global	_CHOPM_1
	.global	_CHOPM_0
	.global	_LDOEN
	.global	_LDOS_1
	.global	_LDOS_0
	.global	_BGR_ENB
	.global	_BGID
	.global	_SINL_1
	.global	_SINL_0
	.global	_ADEN
	.global	_AD2EN
	.global	_AD2START
	.global	_AD3_SL_3
	.global	_AD3_SL_2
	.global	_AD3_SL_1
	.global	_AD3_SL_0
	.global	_AD2O_9
	.global	_AD2O_8
	.global	_LVDEN
	.global	_AD2_REF
	.global	_AIENB1
	.global	_SILB_2
	.global	_SILB_1
	.global	_SILB_0
	.global	_LBOUT
	.global	_LB_RST_CON
	.global	_SMT5_EN
	.global	_SMT2_EN
	.global	_SMT1_EN
	.global	_PT15_VDD
	.global	_PT14_VDD
	.global	_I2C_VDD
	.global	_BZEN
	.global	_PWM3_SEL
	.global	_PWM2_SEL
	.global	_PWM1_SEL
	.global	_E1M_1
	.global	_E1M_0
	.global	_E0M_1
	.global	_E0M_0
	.global	_UR1_RHIF
	.global	_UR1_RNIF
	.global	_UR1_THIF
	.global	_UR1_TEIF
	.global	_UR0_RHIF
	.global	_UR0_RNIF
	.global	_UR0_THIF
	.global	_UR0_TEIF
	.global	_UR1_RHIE
	.global	_UR1_RNIE
	.global	_UR1_THIE
	.global	_UR1_TEIE
	.global	_UR0_RHIE
	.global	_UR0_RNIE
	.global	_UR0_THIE
	.global	_UR0_TEIE
	.global	_T0EN
	.global	_T0RATE_2
	.global	_T0RATE_1
	.global	_T0RATE_0
	.global	_T0RSTB
	.global	_T0SEL_1
	.global	_T0SEL_0
	.global	_T1EN
	.global	_T1RATE_2
	.global	_T1RATE_1
	.global	_T1RATE_0
	.global	_T1CKS
	.global	_T1RSTB
	.global	_T1OUT
	.global	_PWM1OUT
	.global	_T2EN
	.global	_T2RATE_2
	.global	_T2RATE_1
	.global	_T2RATE_0
	.global	_T2CKS
	.global	_T2RSTB
	.global	_T2OUT
	.global	_PWM2OUT
	.global	_T3EN
	.global	_T3RATE_2
	.global	_T3RATE_1
	.global	_T3RATE_0
	.global	_T3SEL
	.global	_T3RSTB
	.global	_T3OUT
	.global	_PWM3OUT
	.global	_LCDFC_1
	.global	_LCDFC_0
	.global	_WDT_LCD
	.global	_CSE_LCD
	.global	_VLCDX_1
	.global	_VLCDX_0
	.global	_LCDSCKS_3
	.global	_LCDSCKS_2
	.global	_LCDSCKS_1
	.global	_LCDSCKS_0
	.global	_LCDFR
	.global	_LCDREF_2
	.global	_LCDREF_1
	.global	_LCDREF_0
	.global	_LCDCKS_1
	.global	_LCDCKS_0
	.global	_LCDEN
	.global	_LCDWS
	.global	_LEVEL
	.global	_LCD_DUTY_1
	.global	_LCD_DUTY_0
	.global	_ENPMPL
	.global	_I2C_TIF
	.global	_I2C_RIF
	.global	_UR1ERR_IE
	.global	_UR1WK_IF
	.global	_UR0WK_IF
	.global	_TM3IF
	.global	_RTCIF
	.global	_SPIIF
	.global	_I2C_TIE
	.global	_I2C_RIE
	.global	_UR0ERR_IE
	.global	_UR1WK_IE
	.global	_UR0WK_IE
	.global	_TM3IE
	.global	_RTCIE
	.global	_SPIIE
	.global	_SPIEN
	.global	_MSTEN
	.global	_CKPHA
	.global	_CKPOL
	.global	_MULMST
	.global	_WIREMOD
	.global	_SPIBSY
	.global	_SPIRST
	.global	_SLVSEL
	.global	_WCOL
	.global	_MODCOL
	.global	_LIR
	.global	_RFU
	.global	_HR_24_12
	.global	_RTCEN
	.global	_INTEGER_3
	.global	_INTEGER_2
	.global	_INTEGER_1
	.global	_INTEGER_0
	.global	_TEN_YEAR_3
	.global	_TEN_YEAR_2
	.global	_TEN_YEAR_1
	.global	_TEN_YEAR_0
	.global	_ONE_YEAR_3
	.global	_ONE_YEAR_2
	.global	_ONE_YEAR_1
	.global	_ONE_YEAR_0
	.global	_TEN_MON
	.global	_ONE_MON_3
	.global	_ONE_MON_2
	.global	_ONE_MON_1
	.global	_ONE_MON_0
	.global	_TEN_DAY_1
	.global	_TEN_DAY_0
	.global	_ONE_DAY_3
	.global	_ONE_DAY_2
	.global	_ONE_DAY_1
	.global	_ONE_DAY_0
	.global	_AM_PM
	.global	_TEN_HOUR_1
	.global	_TEN_HOUR_0
	.global	_ONE_HOUR_3
	.global	_ONE_HOUR_2
	.global	_ONE_HOUR_1
	.global	_ONE_HOUR_0
	.global	_TEN_MIN_2
	.global	_TEN_MIN_1
	.global	_TEN_MIN_0
	.global	_ONE_MIN_3
	.global	_ONE_MIN_2
	.global	_ONE_MIN_1
	.global	_ONE_MIN_0
	.global	_TEN_SEC_2
	.global	_TEN_SEC_1
	.global	_TEN_SEC_0
	.global	_ONE_SEC_3
	.global	_ONE_SEC_2
	.global	_ONE_SEC_1
	.global	_ONE_SEC_0
	.global	_I2C_EN
	.global	_AWK_EN
	.global	_CST_EN
	.global	_ACK_EN
	.global	_I2CSTUS_3
	.global	_I2CSTUS_2
	.global	_I2CSTUS_1
	.global	_I2CSTUS_0
	.global	_TMOD_1
	.global	_TMOD_0
	.global	_ICK_SEL_1
	.global	_ICK_SEL_0
	.global	_WDT_TRIM_3
	.global	_WDT_TRIM_2
	.global	_WDT_TRIM_1
	.global	_WDT_TRIM_0
	.global	_sim_rst
	.global	_LVD_TRIM_2
	.global	_LVD_TRIM_1
	.global	_LVD_TRIM_0
	.global	_VS_TRIM_3
	.global	_VS_TRIM_2
	.global	_VS_TRIM_1
	.global	_VS_TRIM_0
	.global	_UR0_CR1_TX9D
	.global	_UR0_CR1_RX9D
	.global	_UR0_CR1_TX9_EN
	.global	_UR0_CR1_RX9_EN
	.global	_UR0_CR1_RX_EN
	.global	_UR0_CR1_TX_EN
	.global	_UR0_CR1_UART_SEL
	.global	_UR0_CR1_UART_EN
	.global	_UR0_BRR1_AUTO_BR
	.global	_UR0_CR2_RXF_WATER_LEVEL_2
	.global	_UR0_CR2_RXF_WATER_LEVEL_1
	.global	_UR0_CR2_RXF_WATER_LEVEL_0
	.global	_UR0_CR2_TXF_WATER_LEVEL_2
	.global	_UR0_CR2_TXF_WATER_LEVEL_1
	.global	_UR0_CR2_TXF_WATER_LEVEL_0
	.global	_UR0_ST_RX_BUSY
	.global	_UR0_ST_TX_BUSY
	.global	_UR0_ST_RXOV_ERR
	.global	_UR0_ST_STOP_ERR
	.global	_UR1_CR1_TX9D
	.global	_UR1_CR1_RX9D
	.global	_UR1_CR1_TX9_EN
	.global	_UR1_CR1_RX9_EN
	.global	_UR1_CR1_RX_EN
	.global	_UR1_CR1_TX_EN
	.global	_UR1_CR1_UART_SEL
	.global	_UR1_CR1_UART_EN
	.global	_UR1_BRR1_AUTO_BR
	.global	_UR1_CR2_RXF_WATER_LEVEL_2
	.global	_UR1_CR2_RXF_WATER_LEVEL_1
	.global	_UR1_CR2_RXF_WATER_LEVEL_0
	.global	_UR1_CR2_TXF_WATER_LEVEL_2
	.global	_UR1_CR2_TXF_WATER_LEVEL_1
	.global	_UR1_CR2_TXF_WATER_LEVEL_0
	.global	_UR1_ST_RX_BUSY
	.global	_UR1_ST_TX_BUSY
	.global	_UR1_ST_RXOV_ERR
	.global	_UR1_ST_STOP_ERR
	.global	_DWR_2
	.global	_DWR_1
	.global	_DWR_0
	.global	_GC_EN
