<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html dir="ltr" lang="en-us">
<head>
<link href="../../SM_Website_Style/SM_css.css" rel="stylesheet" type="text/css">

 <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
 <title>Website of Prof. Saraju P. Mohanty</title>
</head>


  <!--
  <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"><title>Website of Prof. Saraju Mohanty</title>




  <meta name="GENERATOR" content="OpenOffice.org 3.4  (Win32)">


  <meta name="CREATED" content="0;0">


  <meta name="CHANGED" content="20120901;16430329">


  <style type="text/css">
	<!--
		P { color: #000000 }
		TD P { color: #000000 }
		A:link {
	color: blue
}
		A:visited {
	color: green
}
a:hover {
	color: blue;
}
a:active {
	color: blue;
}

	</style>

  <meta content="Prof. Saraju Mohanty" name="author"></head><body link="blue" vlink="green" alink="blue" style="color: rgb(0, 0, 0); background-color: rgb(255, 255, 255);">
<p style="font-family: Helvetica,Arial,sans-serif;">
</p>

<marquee bgcolor="#008000" scrollamount="6" style="font-family: Helvetica,Arial,sans-serif; font-size: 36pt;" align="center">Welcome to the Website of Prof. Saraju Mohanty</marquee>

<br style="font-family: Helvetica,Arial,sans-serif;">

<br style="font-family: Helvetica,Arial,sans-serif;">

<table style="text-align: left; width: 100%; margin-left: auto; margin-right: auto; font-family: Helvetica,Arial,sans-serif;" border="1" cellspacing="0">

  <tbody>
    <tr>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../index.html">Home</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Contact_Information.html">Contact Information</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Mohanty_Curriculum_Vitae.pdf">Curriculum Vitae</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Projects.html">Projects</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Patents.html">Patents</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Books.html">Books</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Publications.html">Publications</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Presentations.html">Presentations</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Research.html">Research</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Teaching.html">Teaching</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../News.html">News</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Journal_Conference_Links.html">Journal/Conference Links</a></td>
    </tr>
  </tbody>
</table>
-->


<body>
<div class="container">
<div align="center"><br style="font-family: Helvetica,Arial,sans-serif;"> </div>
  <header>
    <div class="primary_header_home">
      <h1 class="title"> Welcome to Website of Prof. Saraju P. Mohanty </h1>
    </div>

    <nav class="secondary_header_home" id="menu">
      <ul>
        <li><a href="../../index.html">Home</a></li>
        <li><a href="../../Contact_Information.html">Contact</a></li>
        <li><a href="../../CV_Resume.html">CV/Resume</a></li>
        <li><a href="../../Projects.html">Projects</a></li>
        <li><a href="../../Patents.html">Patents</a></li>
        <li><a href="../../Books.html">Books</a></li>
        <li><a href="../../Publications.html">Publications</a></li>
        <li><a href="../../Presentations.html">Presentations</a></li>
        <li><a href="../../Awards_and_Honors.html">Awards/Honors</a></li>
        <li><a href="../../Professional_Leadership.html">Leadership</a></li>
        <li><a href="../../Research.html">Research</a></li>
        <li><a href="../../Teaching.html">Teaching</a></li>
        <li><a href="../../Mentoring.html">Mentoring</a></li>
        <li><a href="../../Philanthrophic_and_Outreach.html">Outreach</a></li>
 		<li><a href="../../News.html">News</a></li>
      </ul>
    </nav>
  </header>


<br style="font-family: Helvetica,Arial,sans-serif;">

<div style="text-align: justify; font-family: Helvetica,Arial,sans-serif;">
<div style="text-align: center;">
<table border="0" cellpadding="20" cellspacing="0" width="100%">
  <tbody>
    <tr valign="top">
      <td>
      <p style="text-align: center; font-weight: bold; color: rgb(0, 0, 153);"><big><big><big>NSF
Award CCF-0702361: A Comprehensive Methodology for Early
Power-Performance Estimation of Nano-CMOS Digital Systems<br>
      </big></big></big></p>
      <big><big><big> </big></big></big>
      <p align="justify"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></p>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top;"><a href="http://www.nsf.gov/"><img style="border: 0px solid ; width: 166px; height: 167px;" alt="NSF Logo" src="NSF_Logo.jpg"></a></td>
          </tr>
        </tbody>
      </table>
      <p align="justify"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><br>
      </span></big></p>
      <big><big><span style="color: rgb(0, 102, 0); font-weight: bold;">
      </span></big></big>
      <p align="justify"><big><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Scope</span></big></big><br>
      </p>
      <p style="text-align: justify;"><big><span style="line-height: 115%;">Today's
large and complex digital system designs involve tradeoffs among its
functionality, power consumption, and circuit complexity. At the system
level, power and performance are two important metrics used in
evaluating the design quality and making the necessary tradeoffs. In
order to simplify the design process and reduce design cycle time
considerably, the digital design engineer must have the ability to
choose a technology and explore power-performance aspects of a design
at the system level. The primary goal of this project is to facilitate
the estimation of power and performance profiles of systems when they
are constructed using nano-CMOS processes. The following research
activities are proposed spanning from transistor level to system level
abstractions to meet the above objectives:<br>
      </span></big></p>
      <ul style="text-align: justify;">
        <li><big><span style="line-height: 115%;">Study the impact of
all possible input states on switching current, gate tunneling current,
and subthreshold current as well as delay effects for standard logic
gates.</span></big></li>
        <li><big><span style="line-height: 115%;">Develop statistically
models for capacitance switching current, gate oxide tunneling current,
subthreshold current, and propagation delay in terms of functions of
process and design parameters at each level of digital nano-CMOS design
abstraction.</span></big></li>
        <li><big><span style="line-height: 115%;">Account both
intra-die and inter-die (mismatch) process and design variations in the
modeling.</span></big></li>
        <li><big><span style="line-height: 115%;">Characterize
architectural-level
modules such as adders, subtractors, multipliers, memories, etc. for
statistical power and performance as functions of process and design
parameters using high-level structural event-driven (VHDL or Verilog)
probabilistic simulations.</span></big></li>
        <li><big><span style="line-height: 115%;">Formulate power and
performance metrics in terms of device feature size so that the same
base models can be utilized across different technologies using
existing technology-dependent data. As new technology nodes are being
characterized, new data will be incorporated dynamically with the
proposed methodology flow.</span></big></li>
      </ul>
      <span style="font-weight: bold;"><br>
      </span>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Personnel</span></big></font></big><font style="color: black;" color="#ffffff"><br>
      </font></p>
      <p align="justify"><font style="color: black;" color="#ffffff">&nbsp;&nbsp;&nbsp;
      <big style="font-weight: bold; color: rgb(0, 0, 153);">Faculty</big>:</font></p>
      <ul>
        <li><big><font style="color: black;" color="#ffffff">Saraju
P. Mohanty (Principal Investigator) -- Contributions to the Project
include: Co-ordinating the overall project, generating new ideas and
themes for publication, writing the research outcomes as papers, and
making conference presentations.<br>
          </font></big></li>
        <li><big><font style="color: black;" color="#ffffff">Elias
Kougianos (Co-Principal Investigator) -- </font></big><font color="#ffffff"><big><font style="color: black;" color="#ffffff">Contributions
to the Project include: </font></big></font><big><font style="color: black;" color="#ffffff">Generating new ideas and
themes for publication</font></big><big><font style="color: black;" color="#ffffff">, training students on tools, and writing the research
outcomes as
papers.<br>
          </font></big></li>
      </ul>
      <p align="justify"><font style="color: black;" color="#ffffff">&nbsp;&nbsp;&nbsp;
      <big style="font-weight: bold; color: rgb(0, 0, 153);">Students</big>:
      <big>The
contributions include -- Implementing the ideas, generating the
results, compiling results for publication, and making conference
presentations.</big></font><br>
      </p>
      <p align="justify"> </p>
      <p align="justify"><font color="#ffffff"> </font></p>
      <ul>
        <li style="text-align: justify;"><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">Dhruva </span></span></big></font><font color="#ffffff"><font style="color: black;" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="font-weight: normal;">Ghai</span></small></strong></big></big></font></font><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">: Ph. D. (Computer Science and Engineering), </span></span></big></font><font color="#ffffff"><font color="#ffffff"><big><span style="color: black;">Dissertation:
"</span></big></font></font><font color="#ffffff"><font style="color: black;" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="font-weight: normal;">Variability
Aware Low-Power Techniques for Nanoscale Mixed-Signal
Circuits</span></small></strong></big></big></font></font><font color="#ffffff"><font color="#ffffff"><big><span style="color: black;">",
Department of Computer Science and
Engineering,
University of North Texas, Spring 2009, major professor - Mohanty,
co-major - Kougianos.</span>&nbsp;</big></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">(<span style="font-weight: bold; color: rgb(153, 0, 0);">First UNT Computer
Science and Engineering Ph.D. with VLSI specialization.</span>) </span></small></strong></big></big></font></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">(First Employment: </span></small></strong></big></big></font></font></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">nanoDragon LLC, Texas</span></small></strong></big></big></font></font><font color="#ffffff"><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">)</span></small></strong></big></big></font></font></font><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"></span><span style="color: rgb(0, 102, 0); font-weight: bold;"><span style="color: black;"> </span></span></big></font></li>
      </ul>
      <font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;"></span></span></big></font><br>
      <big style="color: rgb(0, 0, 153); font-weight: bold;"> </big>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Publications</span></big></font></big></p>
      <div style="margin-left: 40px;">
      <div style="text-align: justify;"> </div>
      <div style="text-align: justify; color: black;"> </div>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"> </font>
      <ol style="text-align: justify;">
        <li style="text-align: justify;"><big><span style="font-size: 11pt;"></span></big><small><small><span style="font-size: 12pt;">D.
Ghai,<span style="font-weight: bold;"> </span>S. P. Mohanty,
and E. Kougianos, "<a href="../../Publications_Journals/2009/MohantyTVLSI2009Sep.pdf">Design
of Parasitic and Process Variation Aware RF Circuits: A Nano-CMOS VCO
Case Study</a>", <span style="font-style: italic;">IEEE
Transactions on Very Large Scale Integration Systems (TVLSI)</span>,
Vol. 17, No. 9, September 2009, pp. 1339-1342.</span></small></small></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">E.
Kougianos
and S.
P. Mohanty, "<a href="../../Publications_Journals/2009/MohantyMEJ2009Jan.pdf">Impact
of
Gate-Oxide Tunneling on Mixed-Signal Design and
Simulation of a Nano-CMOS VCO</a>", <i>Elsevier
Microelectronics Journal (MEJ)</i>, Volume 40, Issue 1, January
2009, pp. 95-103.</span></li>
        <li style="text-align: justify;"><span style="font-size: 12pt;"><span style="font-size: 12pt;">S. P. Mohanty, E. Kougianos, and D. K.
Pradhan, <a href="../../Publications_Journals/2008/MohantyCDT2008Mar.pdf">
"Simultaneous Scheduling and Binding for Low Gate Leakage
Nano-Complementary Metal-Oxide-Semiconductor Datapath Circuit
Behavioural Synthesis",</a> <i>IET Computers &amp; Digital Techniques
(CDT)</i>, March 2008, Volume 2, Issue 2, pp. 118-131.</span></span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">D.
Ghai,<b style=""> </b>S. P. Mohanty, and
E. Kougianos, "<a href="../../Publications_Journals/2010/MohantyIJE2010Apr.pdf">A
Variability Tolerant System-on-Chip Ready Nano-CMOS Analog-to-Digital
Converter
(ADC)</a><span style="color: rgb(43, 43, 43);">",<b> </b></span><i style="">Taylor &amp; Francis International Journal
of Electronics (IJE)</i>, </span><span style="font-size: 11pt;">Vol.
97, No. 4, April 2010, pp. 421--440.</span></li>
        <li style="text-align: justify;"><span style="font-size: 12pt;">E.
Kougianos and S. P. Mohanty, <a href="../../Publications_Journals/2008/MohantyIJE2008May.pdf"> "Design
Metrics for Gate Oxide Tunneling Leakage Characterization in Nano-CMOS
Transistors",</a> <i>Taylor &amp; Francis International Journal of
Electronics (IJE)</i>, Vol. 95, No. 5, May 2008, pp. 411-423.</span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">J.
Singh, D. K.
Pradhan, S. Hollis, S. P. Mohanty,
and J. Mathew, "<a href="../../Publications_Conferences/2009/MohantyDATE2009.pdf">Single
Ended 6T SRAM with Isolated Read-Port for Low-Power
Embedded Systems</a>", in <i>Proceedings of the 12th IEEE
International Conference
on Design Automation and Test in Europe (DATE)</i>, pp. 917-922, 2009 (<b>blind
review</b>, 226 papers accepted out of 965 submissions, acceptance rate
- 23.4%).</span></li>
        <li style="text-align: justify;"><big>D.
Ghai, S. P. Mohanty,
and E. Kougianos, "<a href="../../Publications_Conferences/2009/MohantyISQED2009APS.pdf">Variability-Aware
Optimization
of Nano-CMOS Active Pixel Sensors using Design and Analysis of Monte
Carlo Experiments</a>", in <span style="font-style: italic;">Proceedings
of the 10th IEEE International
Symposium on Quality Electronic Design (ISQED)</span>,&nbsp;pp.
172-178, 2009 (<span style="font-weight: bold;">blind
review</span>, 87 regular papers and 50 poster papers accepted
out of 300 submissions, acceptance rate " 45.7%)<span style="font-size: 11pt;">.</span></big></li>
        <li><span class="" style="font-size: 12pt;"><span style="font-size: 11pt;">D.
Ghai, S. P. Mohanty,
E. Kougianos, and P. Patra, "<a href="../../Publications_Conferences/2009/MohantyISQED2009Library.pdf">A
PVT
Aware Accurate
Statistical Logic Library for High-K Metal-Gate Nano-CMOS</a>",
in <span style="font-style: italic;">Proceedings of the
10th IEEE International Symposium on Quality
Electronic Design (ISQED)</span>, </span></span><span style="font-size: 11pt;">pp. 47-54, 2009 (<span style="font-weight: bold;">blind review</span>, 87
regular papers accepted out of 300 submissions, acceptance rate - 29%)</span><span style="font-size: 11pt;"></span><span class="" style="font-size: 12pt;"><span style="font-size: 11pt;"></span><span style="font-size: 12pt;"><span style="font-size: 12pt;"><span style="font-size: 11pt;"></span></span><span style="font-size: 11pt;"></span></span><span style="font-size: 11pt;">.</span></span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">S.
P. Mohanty, "<a href="../../Publications_Others/MohantyVLSID2009InvitedTalk.pdf">Unified
Challenges in Nano-CMOS High-Level Synthesis</a>", Abstract, Invited
Talk, in <span style="font-style: italic;">Proceedings of the 22nd
IEEE International Conference on VLSI Design (VLSID)</span>, pp.
531-531, 2009.<br>
          </span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">J.
Singh, J.
Mathew, S. P. Mohanty, and D. K. Pradhan, "<a href="../../Publications_Conferences/2009/MohantyVLSID2009.pdf">Single
Ended
Static Random
Access Memory for Low-<i style="">V<sub>dd</sub></i>,
High-Speed Embedded Systems</a>", in <i style="">Proceedings
of the 22nd IEEE International Conference on VLSI Design (VLSID)</i>,
pp. 307-312, 2009 (<b style="">blind
review</b>,<b style="">&nbsp;</b>57
regular papers and 22 short papers accepted out of 320 submissions,
acceptance rate - 24.6%).</span></li>
      </ol>
      <big><font style="color: black;" color="#ffffff"><big><span style="font-weight: bold;"></span></big></font></big></div>
      <big><font style="color: black;" color="#ffffff"><big><span style="font-weight: bold;"><br>
      </span></big></font></big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Deliverables<br>
      <br>
      </span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font><big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">Register-Transfer Level (RTL)
component library:</small></span></big></font></big></font></big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
      </small></span></big></font></big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><font style="font-family: Helvetica,Arial,sans-serif;"><big><br>
Datapath Component Library for Various Gate-Oxide Thicknesses for
45nm CMOS.</big></font></td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><img style="width: 1200px; height: 271px;" alt="Datapath_Component_Library_45nm_Table" src="Datapath_Component_Library_45nm_Table.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><big><font style="font-family: Helvetica,Arial,sans-serif;"><br>
Gate-oxide leakage current and propagation delay with respect to gate
oxide thickness for 45nm CMOS.</font></big></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 1200px; height: 415px;" alt="Datapath_Component_Library_45nm_Versus_Tox_Plot" src="Datapath_Component_Library_45nm_Versus_Tox_Plot.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><big><font style="font-family: Helvetica,Arial,sans-serif;"><br>
RTL Library for High-K Nano-CMOS at 45nm Node.</font></big></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 800px; height: 308px;" alt="Datapath_Component_Library_45nm_High-K_Table" src="Datapath_Component_Library_45nm_High-K_Table.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><big><font style="font-family: Helvetica,Arial,sans-serif;"><br>
RTL library Nominal results showing individual components of power
consumption for different output corners.</font></big></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img src="Datapath_Component_Library_Design_Corner_Chart.jpg" alt="Datapath_Component_Library_Design_Corner_Chart" style="width: 1000px; height: 389px;"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
      <big>Logic-Level cell library</big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>:</big><br>
      </small></span></big></font></big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            <big>PVT aware statistical distribution for a
High-K/Metal-Gate (HKMG) NAND logic gate.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 900px; height: 759px;" alt="HKMG_NAND_Gate_PVT_Aware_PDF_3-D_Plot" src="HKMG_NAND_Gate_PVT_Aware_PDF_3-D_Plot.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            <big>PVT aware statistical data for a High-K/Metal-Gate
(HKMG) NAND logic gate.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 1100px; height: 157px;" alt="HKMG_NAND_Gate_Statistical_Library_Table" src="HKMG_NAND_Gate_Statistical_Library_Table.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            <big>Statistical distribution of leakage for a
High-K/Metal-Gate (HKMG) NAND logic gate.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 1000px; height: 516px;" alt="HKMG_NAND_Gate_State_Dependent_PDF" src="HKMG_NAND_Gate_State_Dependent_PDF.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            <big>NAND gate gate leakage and propagation delay for
different high-K and load factor.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 900px; height: 341px;" alt="NAND_Gate_Different_High-K_Load_Factor_Plot" src="NAND_Gate_Different_High-K_Load_Factor_Plot.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            <big>NAND gate gate leakage and propagation delay for
different high-K, T<sub>gate</sub>, and V<sub>DD</sub>.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 1138px; height: 411px;" alt="NAND_Gate_Different_High-K_Table" src="NAND_Gate_Different_High-K_Table.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><big><br>
NAND gate for selected High-K gate dielectrics (SiO2, SiON, Si3N4,
Al2O3, ZrSiO4, HfSiO4, and HfO2) for different T<sub>gate</sub> and V<sub>DD</sub>.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 820px; height: 623px;" alt="NAND_Gate_Different_High-K_Plot" src="NAND_Gate_Different_High-K_Plot.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            <big>Effects of statistical process variation on gate
leakage, subthreshold leakage, dynamic power and propagation delay in a
2-input NAND gate.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 850px; height: 485px;" alt="NAND_Gate_State_Independent_PDF" src="NAND_Gate_State_Independent_PDF.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
      </small></span></big></font></big></font></font><big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">Optimal Design
Flows:</small></span></big></font></big></font></big><br>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top; text-align: center;"><big><br>
RTL Statistical Optimization Flow.</big><br>
            </td>
            <td style="vertical-align: top; text-align: center; color: black;"><font style="font-family: Helvetica,Arial,sans-serif;"><big><br>
A methodology for PVT aware statistical logic library creation.</big></font>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><br>
            <br>
            <br>
            <br>
            <br>
            <img style="width: 550px; height: 539px;" alt="RTL_Statistical_Optimization_Flow" src="RTL_Statistical_Optimization_Flow.jpg"><br>
            </font></td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 350px; height: 772px;" alt="HKMG_NAND_Gate_Statistical_Library_Flow" src="HKMG_NAND_Gate_Statistical_Library_Flow.jpg"></td>
          </tr>
          <tr align="center">
            <td colspan="2" rowspan="1" style="vertical-align: top; color: black;"><font style="font-family: Helvetica,Arial,sans-serif;"><big><br>
            </big></font><big>Simulation methodology accounting for
statistical process variation.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td colspan="2" rowspan="1" style="vertical-align: top;"><img style="width: 1000px; height: 255px;" alt="Monte_Carlo_Simulation_Methodology" src="Monte_Carlo_Simulation_Methodology.jpg"></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <big>Optimization flow for a nano-CMOS APS.</big><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><br>
            <big>Fast Optimization flow for a nano-CMOS VCO.</big><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <br>
            <br>
            <img style="width: 550px; height: 252px;" alt="Circuit_Optimization_Flow_APS" src="Circuit_Optimization_Flow_APS.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 500px; height: 438px;" alt="Circuit_Optimization_Flow_VCO" src="Circuit_Optimization_Flow_VCO.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><br>
            </td>
          </tr>
        </tbody>
      </table>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
      <big>Sample Circuits and Systems:</big><br>
      </small></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font><br>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top; text-align: center;"><big><br>
A 65nm SRAM Array Layout.</big><br>
            </td>
            <td style="vertical-align: top; color: black; text-align: center;"><font style="font-family: Helvetica,Arial,sans-serif;"><big><br>
            </big></font><big>A 90nm CMOS Baseline VCO Layout</big><font style="font-family: Helvetica,Arial,sans-serif;"><big>.</big></font> </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><br>
            <br>
            <br>
            <br>
            <img style="width: 800px; height: 241px;" alt="SRAM_Array_Layout_65nm" src="SRAM_Array_Layout_65nm.jpg"><br>
            </font></td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 600px; height: 393px;" alt="VCO_Baseline_90nm_Layout" src="VCO_Baseline_90nm_Layout.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <big>A 90nm Baseline ADC Layout</big><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><br>
            <big>A 90nm CMOS Baseline ULC Layout.</big><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <br>
            <br>
            <br>
            <img style="width: 800px; height: 185px;" alt="ADC_Physical_Design_ADC_90nm" src="ADC_Physical_Design_ADC_90nm.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 500px; height: 409px;" alt="ULC_Baseline_90nm_Layout" src="ULC_Baseline_90nm_Layout.jpg"></td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font>

      <table border="0" cellpadding="10" cellspacing="0" width="100%">
<!-- <TR vAlign=center width="100%"> -->
      </table>
      </td>
    </tr>
  </tbody>
</table>
<font color="#ffffff"><br>
</font></div>
</div>

<hr style="width: 100%; height: 2px; font-family: Helvetica,Arial,sans-serif;">
<table style="text-align: left; width: 100%; margin-left: auto; margin-right: auto; font-family: Helvetica,Arial,sans-serif;" border="0" cellspacing="0">

  <tbody>
    <tr>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><br>
      <a href="http://www.cse.unt.edu/%7Esmohanty/">Home</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://nsdl.cse.unt.edu/"><img style="border: 0px solid ; width: 174px; height: 80px;" alt="NSDL_Logo.jpg" src="../../Images/NSDL_Logo.jpg"></a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://www.cse.unt.edu/"><img style="border: 0px solid ; width: 190px; height: 80px;" alt="cse-logo" src="../../Images/cse-logo_garland4.jpg"></a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://www.unt.edu/"><img style="border: 0px solid ; width: 217px; height: 80px;" alt="UNT_Logo" src="../../Images/UNT_Logo.jpg"></a><br>
      </td>
    </tr>
  </tbody>
</table>

<p style="margin-bottom: 0in; text-align: center; font-family: Helvetica,Arial,sans-serif;">
</p>

<hr style="font-family: Helvetica,Arial,sans-serif;" size="2">

<p style="font-family: Helvetica,Arial,sans-serif;"><font color="#000099">Last
updated on 01 Jan 2013 (Tuesday).</font> <br>
<font color="#000099">©
Saraju P. Mohanty</font> </p>

</body></html>
