<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='79' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers5isALUERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='146' c='_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='178' u='r' c='_ZL17isPhysicalRegCopyPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='228' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='300' c='_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='216' u='r' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE'/>
