
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.848548                       # Number of seconds simulated
sim_ticks                                1848548124500                       # Number of ticks simulated
final_tick                               1848548124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31863                       # Simulator instruction rate (inst/s)
host_op_rate                                    55844                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117800829                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826272                       # Number of bytes of host memory used
host_seconds                                 15692.15                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       431362496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          431405952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76764480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76764480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6740039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6740718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1199445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1199445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              23508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          233352051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233375559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         23508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            23508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41526904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41526904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41526904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             23508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         233352051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            274902463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6740718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1199445                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6740718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1199445                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              428350656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3055296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76600000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               431405952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76764480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  47739                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2549                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5524232                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            410613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            454536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            412134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            406882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            404021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            407312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            407200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           409859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           414127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           425148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           428444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           424431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            111934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73146                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1848542664500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6740718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1199445                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6692979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5973498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.531809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.220554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.164168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5419074     90.72%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       406764      6.81%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35219      0.59%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16116      0.27%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10765      0.18%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10548      0.18%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12536      0.21%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9424      0.16%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53052      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5973498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.531858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.320354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.742122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         62704     89.50%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6840      9.76%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          307      0.44%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           94      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           47      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           30      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70060                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.083571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.054450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31759     45.33%     45.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              861      1.23%     46.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            37266     53.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70060                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 152572917000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            278066273250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33464895000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22795.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41545.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       231.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1344966                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  571389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     232809.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22726569600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12400410000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             26163805200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4068843840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         120737738160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         945342743940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         279876966000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1411317076740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            763.475944                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 459875593250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   61726860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1326940150750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22433075280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12240269250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             26041423200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3686906160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         120737738160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         920892901455                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         301324196250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1407356509755                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            761.333408                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 495352517250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   61726860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1291462281500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3697096249                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3697096249                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          27758057                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999927                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           266025644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27758089                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.583716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          13644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         615325555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        615325555                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    196613240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       196613240                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69412404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69412404                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     266025644                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        266025644                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    266025644                       # number of overall hits
system.cpu.dcache.overall_hits::total       266025644                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     24685885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      24685885                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3072204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3072204                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     27758089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27758089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     27758089                       # number of overall misses
system.cpu.dcache.overall_misses::total      27758089                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 849285232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 849285232500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  55878527000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55878527000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 905163759500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 905163759500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 905163759500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 905163759500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.111550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111550                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.042384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042384                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.094485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.094485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094485                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34403.677749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34403.677749                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18188.416850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18188.416850                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32609.008477                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32609.008477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32609.008477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32609.008477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     13572394                       # number of writebacks
system.cpu.dcache.writebacks::total          13572394                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     24685885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     24685885                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      3072204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3072204                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     27758089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27758089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     27758089                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27758089                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 824599347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 824599347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  52806323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52806323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 877405670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 877405670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 877405670500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 877405670500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.111550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.111550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.042384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.094485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.094485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094485                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33403.677749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33403.677749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17188.416850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17188.416850                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31609.008477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31609.008477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31609.008477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31609.008477                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           619.574909                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   619.574909                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54611000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54611000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54611000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54611000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54611000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54611000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80310.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80310.294118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80310.294118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80310.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80310.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80310.294118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53931000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53931000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79310.294118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79310.294118                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79310.294118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79310.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79310.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79310.294118                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6737803                       # number of replacements
system.l2.tags.tagsinuse                 16318.127069                       # Cycle average of tags in use
system.l2.tags.total_refs                    45670903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6754184                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.761868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              383236229500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3225.207985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.659017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13091.260066                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.196851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.799027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3455                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999817                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  65343237                       # Number of tag accesses
system.l2.tags.data_accesses                 65343237                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     13572394                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13572394                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            2837654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2837654                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       18180396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18180396                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              21018050                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21018051                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data             21018050                       # number of overall hits
system.l2.overall_hits::total                21018051                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           234550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              234550                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6505489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6505489                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6740039                       # number of demand (read+write) misses
system.l2.demand_misses::total                6740718                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6740039                       # number of overall misses
system.l2.overall_misses::total               6740718                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  18402649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18402649500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52893500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52893500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 596676361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 596676361000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  615079010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     615131904000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52893500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 615079010500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    615131904000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     13572394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13572394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        3072204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3072204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     24685885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      24685885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          27758089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27758769                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         27758089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27758769                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.076346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.076346                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.263531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.263531                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.242814                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.242832                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.242814                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.242832                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78459.388190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78459.388190                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77899.116348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77899.116348                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91718.910139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91718.910139                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77899.116348                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91257.485380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91256.139776                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77899.116348                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91257.485380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91256.139776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1199445                       # number of writebacks
system.l2.writebacks::total                   1199445                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        19547                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19547                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       234550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         234550                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6505489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6505489                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6740039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6740718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6740039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6740718                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16057149500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16057149500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46103500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46103500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 531621471000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 531621471000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 547678620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 547724724000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 547678620500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 547724724000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.076346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.076346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.263531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.263531                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.242814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.242814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242832                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68459.388190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68459.388190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67899.116348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67899.116348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81718.910139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81718.910139                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67899.116348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81257.485380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81256.139776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67899.116348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81257.485380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81256.139776                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6506168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1199445                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5524232                       # Transaction distribution
system.membus.trans_dist::ReadExReq            234550                       # Transaction distribution
system.membus.trans_dist::ReadExResp           234550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6506168                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20205113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20205113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20205113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    508170432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    508170432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               508170432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13464395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13464395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13464395                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18269262500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37573984750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     55516849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     27758080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          33673                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        33673                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          24686565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14771839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19724021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3072204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3072204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     24685885                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     83274235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83275618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2645150912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2645195904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6737803                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34496572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031228                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34462899     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33673      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34496572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        41330841500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41637133500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
