// Seed: 2668434926
module module_0;
  wand id_1;
  always begin
    `define pp_2 0
  end
  assign id_1 = 1'h0;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wand id_13,
    output tri0 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output wor id_17,
    output tri id_18,
    input tri1 id_19,
    output supply1 id_20,
    output wand id_21,
    input tri1 id_22,
    input supply0 id_23,
    output wire id_24,
    input tri0 id_25,
    input tri1 id_26,
    input tri0 id_27,
    input wor id_28
);
  wire id_30;
  nand (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_19,
      id_22,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_30,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
