// Seed: 3388660197
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_3 = 32'd53,
    parameter id_6 = 32'd26
) (
    _id_1
);
  inout wire _id_1;
  logic id_2;
  ;
  wire _id_3;
  wire [id_1 : 1] id_4, id_5;
  logic _id_6;
  ;
  logic [7:0][id_3 : 1] id_7;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
  wire id_11;
  ;
  logic id_12[(  -1 'b0 ) : id_6];
endmodule
module module_2 #(
    parameter id_2 = 32'd65
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout wire id_1;
  logic \id_3 ;
  ;
  union packed {
    logic id_4[id_2 : id_2];
    logic id_5 = 1;
    logic id_6;
    logic id_7;
    logic id_8;
  } id_9;
  module_0 modCall_1 ();
  assign \id_3 = 1;
  assign id_9.id_4 = 1;
endmodule
