ncvlog: 15.20-s010: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
	reg real ch_in, ch_out;
	       |
ncvlog: *E,FNDKWD (tb_top.sv,26|8): A Verilog keyword was found where an identifier was expected.
