Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Desktop/Lab4/zad2/sch2_sch2_sch_tb_isim_beh.exe -prj C:/Users/lab/Desktop/Lab4/zad2/sch2_sch2_sch_tb_beh.prj work.sch2_sch2_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Desktop/Lab4/zad2/sch2.vhf" into library work
Parsing VHDL file "C:/Users/lab/Desktop/Lab4/zad2/test2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture and5_v of entity AND5 [and5_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or5_v of entity OR5 [or5_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture behavioral of entity ADD4_MXILINX_sch2 [add4_mxilinx_sch2_default]
Compiling architecture behavioral of entity sch2 [sch2_default]
Compiling architecture behavioral of entity sch2_sch2_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 33 VHDL Units
Built simulation executable C:/Users/lab/Desktop/Lab4/zad2/sch2_sch2_sch_tb_isim_beh.exe
Fuse Memory Usage: 51360 KB
Fuse CPU Usage: 561 ms
