<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `readModRM2_T` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>readModRM2_T - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">readModRM2_T</a></h1>
    <pre>theorem readModRM2_T (rex rm rm2 mod l: nat):
  $ rm2 e. ns (Bits 3) /\ readModRM2 rex rm rm2 mod l ->
    rm e. RM /\ l e. List (ns (u8)) $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td><a href="#1">1</a></td>
          <td><a href="anld.html">anld</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> rm = RM_reg (rex_reg (REX_B rex) rm2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td><a href="#2">2</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> (rm e. RM <-> RM_reg (rex_reg (REX_B rex) rm2) e. RM)</pre></td>
        </tr>        <tr class="st">
          <td><a name="4"/>4</td>
          <td></td>
          <td><a href="RM_regT.html">RM_regT</a></td>
          <td><pre>RM_reg (rex_reg (REX_B rex) rm2) e. RM <-> rex_reg (REX_B rex) rm2 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td></td>
          <td><a href="rex_regT.html">rex_regT</a></td>
          <td><pre>bool (REX_B rex) /\ rm2 e. ns (Bits 3) -> rex_reg (REX_B rex) rm2 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td></td>
          <td><a href="REX_B_T.html">REX_B_T</a></td>
          <td><pre>bool (REX_B rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td><a href="#6">6</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> bool (REX_B rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td></td>
          <td><a href="anl.html">anl</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> rm2 e. ns (Bits 3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td><a href="#5">5</a>, <a href="#7">7</a>, <a href="#8">8</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> rex_reg (REX_B rex) rm2 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td><a href="#4">4</a>, <a href="#9">9</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> RM_reg (rex_reg (REX_B rex) rm2) e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#3">3</a>, <a href="#10">10</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td></td>
          <td><a href="elList0.html">elList0</a></td>
          <td><pre>0 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td><a href="#1">1</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> l = 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td><a href="#13">13</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> (l e. List (ns (u8)) <-> 0 e. List (ns (u8)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td><a href="#12">12</a>, <a href="#14">14</a></td>
          <td><a href="mpbiri.html">mpbiri</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="16"/>16</td>
          <td><a href="#11">11</a>, <a href="#15">15</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0)) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td><a href="#16">16</a></td>
          <td><a href="exp.html">exp</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>~mod = 3 /\
    ifp
      (rm2 = 5 /\ mod = 0)
      (E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1))
      (ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2))) ->
  ifp
    (rm2 = 5 /\ mod = 0)
    (E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1))
    (ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>rm2 = 5 /\ mod = 0 /\ E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1)</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> rm = RM_mem 0 (base_RIP) (sExtq 32 x1)</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td><a href="#20">20</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> (rm e. RM <-> RM_mem 0 (base_RIP) (sExtq 32 x1) e. RM)</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td></td>
          <td><a href="RM_memT.html">RM_memT</a></td>
          <td><pre>RM_mem 0 (base_RIP) (sExtq 32 x1) e. RM <-> 0 e. Option (ScaleIndex) /\ base_RIP e. Base /\ sExtq 32 x1 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td></td>
          <td><a href="ian.html">ian</a></td>
          <td><pre>0 e. Option (ScaleIndex) -> base_RIP e. Base -> 0 e. Option (ScaleIndex) /\ base_RIP e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td></td>
          <td><a href="opt0.html">opt0</a></td>
          <td><pre>0 e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td><a href="#23">23</a>, <a href="#24">24</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>base_RIP e. Base -> 0 e. Option (ScaleIndex) /\ base_RIP e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td></td>
          <td><a href="base_RIP_T.html">base_RIP_T</a></td>
          <td><pre>base_RIP e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td><a href="#25">25</a>, <a href="#26">26</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>0 e. Option (ScaleIndex) /\ base_RIP e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td><a href="#27">27</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> 0 e. Option (ScaleIndex) /\ base_RIP e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td></td>
          <td><a href="sExtqT.html">sExtqT</a></td>
          <td><pre>32 <= 64 /\ x1 e. ns (Bits 32) -> sExtq 32 x1 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td></td>
          <td><a href="d32le64.html">d32le64</a></td>
          <td><pre>32 <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="31"/>31</td>
          <td><a href="#30">30</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> 32 <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="32"/>32</td>
          <td></td>
          <td><a href="anll.html">anll</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> x1 e. ns (u32)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="33"/>33</td>
          <td><a href="#32">32</a></td>
          <td><i>conv</i></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> x1 e. ns (Bits 32)</pre></td>
        </tr>        <tr class="st">
          <td><a name="34"/>34</td>
          <td><a href="#31">31</a>, <a href="#33">33</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> 32 <= 64 /\ x1 e. ns (Bits 32)</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td><a href="#29">29</a>, <a href="#34">34</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> sExtq 32 x1 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td><a href="#28">28</a>, <a href="#35">35</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> 0 e. Option (ScaleIndex) /\ base_RIP e. Base /\ sExtq 32 x1 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td><a href="#22">22</a>, <a href="#36">36</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> RM_mem 0 (base_RIP) (sExtq 32 x1) e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td><a href="#21">21</a>, <a href="#37">37</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1 -> rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td><a href="#38">38</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="40"/>40</td>
          <td></td>
          <td><a href="elArrayList.html">elArrayList</a></td>
          <td><pre>u32Bytes x1 e. Array (ns (u8)) 4 -> u32Bytes x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="41"/>41</td>
          <td></td>
          <td><a href="u32BytesT.html">u32BytesT</a></td>
          <td><pre>u32Bytes x1 e. Array (ns (u8)) 4</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td><a href="#40">40</a>, <a href="#41">41</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>u32Bytes x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="43"/>43</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> l = u32Bytes x1</pre></td>
        </tr>        <tr class="st">
          <td><a name="44"/>44</td>
          <td><a href="#43">43</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> (l e. List (ns (u8)) <-> u32Bytes x1 e. List (ns (u8)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="45"/>45</td>
          <td><a href="#42">42</a>, <a href="#44">44</a></td>
          <td><a href="mpbiri.html">mpbiri</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="46"/>46</td>
          <td><a href="#39">39</a>, <a href="#45">45</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="47"/>47</td>
          <td><a href="#46">46</a></td>
          <td><a href="eexda.html">eexda</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="48"/>48</td>
          <td><a href="#19">19</a>, <a href="#47">47</a></td>
          <td><a href="syl5.html">syl5</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> rm2 = 5 /\ mod = 0 /\ E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="49"/>49</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>~(rm2 = 5 /\ mod = 0) /\ ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2)) ->
  ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="50"/>50</td>
          <td></td>
          <td><a href="readSIB_T.html">readSIB_T</a></td>
          <td><pre>readSIB rex mod rm l -> mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="51"/>51</td>
          <td></td>
          <td><a href="anim1.html">anim1</a></td>
          <td><pre>(mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM -> rm e. RM) -> mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8)) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="52"/>52</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM -> rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="53"/>53</td>
          <td><a href="#51">51</a>, <a href="#52">52</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>mod e. ns (Bits 2) /\ mod != 3 /\ rm e. RM /\ l e. List (ns (u8)) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="54"/>54</td>
          <td><a href="#50">50</a>, <a href="#53">53</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>readSIB rex mod rm l -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="55"/>55</td>
          <td><a href="#54">54</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>rm2 = 4 /\ readSIB rex mod rm l -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="56"/>56</td>
          <td><a href="#55">55</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> rm2 = 4 /\ readSIB rex mod rm l -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="57"/>57</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>~rm2 = 4 /\ E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="58"/>58</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="59"/>59</td>
          <td><a href="#58">58</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> (rm e. RM <-> RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2 e. RM)</pre></td>
        </tr>        <tr class="st">
          <td><a name="60"/>60</td>
          <td></td>
          <td><a href="RM_memT.html">RM_memT</a></td>
          <td><pre>RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2 e. RM <-> 0 e. Option (ScaleIndex) /\ base_reg (rex_reg (REX_B rex) rm2) e. Base /\ x2 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="61"/>61</td>
          <td><a href="#24">24</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> 0 e. Option (ScaleIndex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="62"/>62</td>
          <td></td>
          <td><a href="base_regT.html">base_regT</a></td>
          <td><pre>base_reg (rex_reg (REX_B rex) rm2) e. Base <-> rex_reg (REX_B rex) rm2 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="63"/>63</td>
          <td><a href="#6">6</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> bool (REX_B rex)</pre></td>
        </tr>        <tr class="st">
          <td><a name="64"/>64</td>
          <td></td>
          <td><a href="anl.html">anl</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm2 e. ns (Bits 3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="65"/>65</td>
          <td><a href="#5">5</a>, <a href="#63">63</a>, <a href="#64">64</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rex_reg (REX_B rex) rm2 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="66"/>66</td>
          <td><a href="#62">62</a>, <a href="#65">65</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> base_reg (rex_reg (REX_B rex) rm2) e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="67"/>67</td>
          <td><a href="#61">61</a>, <a href="#66">66</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> 0 e. Option (ScaleIndex) /\ base_reg (rex_reg (REX_B rex) rm2) e. Base</pre></td>
        </tr>        <tr class="st">
          <td><a name="68"/>68</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>mod e. ns (Bits 2) /\ mod != 3 /\ x2 e. ns (u64) /\ l e. List (ns (u8)) -> x2 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="69"/>69</td>
          <td></td>
          <td><a href="anrl.html">anrl</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> readDisplacement mod x2 l</pre></td>
        </tr>        <tr class="st">
          <td><a name="70"/>70</td>
          <td></td>
          <td><a href="readDisplacementT.html">readDisplacementT</a></td>
          <td><pre>readDisplacement mod x2 l -> mod e. ns (Bits 2) /\ mod != 3 /\ x2 e. ns (u64) /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="71"/>71</td>
          <td><a href="#69">69</a>, <a href="#70">70</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> mod e. ns (Bits 2) /\ mod != 3 /\ x2 e. ns (u64) /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="72"/>72</td>
          <td><a href="#68">68</a>, <a href="#71">71</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> x2 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="73"/>73</td>
          <td><a href="#67">67</a>, <a href="#72">72</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> 0 e. Option (ScaleIndex) /\ base_reg (rex_reg (REX_B rex) rm2) e. Base /\ x2 e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="74"/>74</td>
          <td><a href="#60">60</a>, <a href="#73">73</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2 e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="75"/>75</td>
          <td><a href="#59">59</a>, <a href="#74">74</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm e. RM</pre></td>
        </tr>        <tr class="st">
          <td><a name="76"/>76</td>
          <td><a href="#71">71</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="77"/>77</td>
          <td><a href="#75">75</a>, <a href="#76">76</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="78"/>78</td>
          <td><a href="#77">77</a></td>
          <td><a href="exp.html">exp</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2 -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="79"/>79</td>
          <td><a href="#78">78</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="80"/>80</td>
          <td><a href="#57">57</a>, <a href="#79">79</a></td>
          <td><a href="syl5.html">syl5</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> ~rm2 = 4 /\ E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="81"/>81</td>
          <td><a href="#56">56</a>, <a href="#80">80</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>rm2 e. ns (Bits 3) -> rm2 = 4 /\ readSIB rex mod rm l \/ ~rm2 = 4 /\ E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="82"/>82</td>
          <td><a href="#81">81</a></td>
          <td><i>conv</i></td>
          <td><pre>rm2 e. ns (Bits 3) -> ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2)) -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="83"/>83</td>
          <td><a href="#49">49</a>, <a href="#82">82</a></td>
          <td><a href="syl5.html">syl5</a></td>
          <td><pre>rm2 e. ns (Bits 3) ->
  ~(rm2 = 5 /\ mod = 0) /\ ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2)) ->
  rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="84"/>84</td>
          <td><a href="#48">48</a>, <a href="#83">83</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>rm2 e. ns (Bits 3) ->
  rm2 = 5 /\ mod = 0 /\ E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1) \/
    ~(rm2 = 5 /\ mod = 0) /\ ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2)) ->
  rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="85"/>85</td>
          <td><a href="#84">84</a></td>
          <td><i>conv</i></td>
          <td><pre>rm2 e. ns (Bits 3) ->
  ifp
    (rm2 = 5 /\ mod = 0)
    (E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1))
    (ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2))) ->
  rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="86"/>86</td>
          <td><a href="#18">18</a>, <a href="#85">85</a></td>
          <td><a href="syl5.html">syl5</a></td>
          <td><pre>rm2 e. ns (Bits 3) ->
  ~mod = 3 /\
    ifp
      (rm2 = 5 /\ mod = 0)
      (E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1))
      (ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2))) ->
  rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="87"/>87</td>
          <td><a href="#17">17</a>, <a href="#86">86</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>rm2 e. ns (Bits 3) ->
  mod = 3 /\ (rm = RM_reg (rex_reg (REX_B rex) rm2) /\ l = 0) \/
    ~mod = 3 /\
      ifp
        (rm2 = 5 /\ mod = 0)
        (E. x1 (x1 e. ns (u32) /\ rm = RM_mem 0 (base_RIP) (sExtq 32 x1) /\ l = u32Bytes x1))
        (ifp (rm2 = 4) (readSIB rex mod rm l) (E. x2 (readDisplacement mod x2 l /\ rm = RM_mem 0 (base_reg (rex_reg (REX_B rex) rm2)) x2))) ->
  rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="88"/>88</td>
          <td><a href="#87">87</a></td>
          <td><i>conv</i></td>
          <td><pre>rm2 e. ns (Bits 3) -> readModRM2 rex rm rm2 mod l -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="89"/>89</td>
          <td><a href="#88">88</a></td>
          <td><a href="imp.html">imp</a></td>
          <td><pre>rm2 e. ns (Bits 3) /\ readModRM2 rex rm rm2 mod l -> rm e. RM /\ l e. List (ns (u8))</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano1.html">peano1</a>,
    <a href="peano2.html">peano2</a>,
    <a href="peano5.html">peano5</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>,
    <a href="add0.html">add0</a>,
    <a href="addS.html">addS</a>,
    <a href="mul0.html">mul0</a>,
    <a href="mulS.html">mulS</a>,
    <a href="h2n0.html">h2n0</a>,
    <a href="h2n1.html">h2n1</a>,
    <a href="h2n2.html">h2n2</a>,
    <a href="h2n3.html">h2n3</a>,
    <a href="h2n4.html">h2n4</a>,
    <a href="h2n5.html">h2n5</a>,
    <a href="h2n6.html">h2n6</a>,
    <a href="h2n7.html">h2n7</a>,
    <a href="h2n8.html">h2n8</a>,
    <a href="h2n9.html">h2n9</a>,
    <a href="h2na.html">h2na</a>,
    <a href="h2nb.html">h2nb</a>,
    <a href="h2nc.html">h2nc</a>,
    <a href="h2nd.html">h2nd</a>,
    <a href="h2ne.html">h2ne</a>,
    <a href="h2nf.html">h2nf</a>,
    <a href="h2nlt.html">h2nlt</a>  </section>
</body>
</html>
