5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate8.3.vcd -o generate8.3.cdd -v generate8.3.v
3 0 $root $root NA 0 0 1
3 0 main main generate8.3.v 1 42 1
2 1 13 100014 1 3d 121002 0 0 1 2 2 $u0
2 2 24 e0012 1 3d 121002 0 0 1 2 2 $u1
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 a 12 83000c 1 0 0 0 1 1 102
1 c 23 83000a 1 0 0 0 1 1 102
4 1 0 0
4 2 0 0
3 1 main.$u2 main.$u2 generate8.3.v 0 40 1
3 1 main.$u0 main.$u0 generate8.3.v 0 17 1
2 3 14 140017 1 0 20004 0 0 1 4 0
2 4 14 100010 0 1 400 0 0 a
2 5 14 100017 1 37 11006 3 4
2 6 15 110012 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 7 15 100012 2 2c 22000a 6 0 32 2 aa aa aa aa aa aa aa aa
2 8 16 140017 1 0 20008 0 0 1 4 1
2 9 16 100010 0 1 400 0 0 a
2 10 16 100017 1 37 a 8 9
4 10 0 0
4 7 10 0
4 5 7 7
3 1 main.$u1 main.$u1 generate8.3.v 0 28 1
2 11 25 120015 1 0 20004 0 0 1 4 0
2 12 25 e000e 0 1 400 0 0 c
2 13 25 e0015 1 37 11006 11 12
2 14 26 f0010 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 15 26 e0010 2 2c 22000a 14 0 32 2 aa aa aa aa aa aa aa aa
2 16 27 120015 1 0 20008 0 0 1 4 1
2 17 27 e000e 0 1 400 0 0 c
2 18 27 e0015 1 37 a 16 17
4 18 0 0
4 15 18 0
4 13 15 15
