<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.ducati.omap4430.Power</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/* 
</span>     2    <span class="comment"> * Copyright (c) 2012, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> * */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Power.xdc ========
</span>    34    <span class="comment"> *
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class=key>package</span> ti.sysbios.family.arm.ducati.omap4430;
    39    
    40    import ti.sysbios.family.arm.ducati.GateDualCore;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Power ========
</span>    44    <span class="xdoc"> *  Power support for Ducati on OMAP4430.
</span>    45    <span class="xdoc"> */</span>
    46    <span class=key>module</span> Power
    47    {
    48        <span class="xdoc">/*! Suspend arguments structure. */</span>
    49        <span class=key>struct</span> SuspendArgs {
    50            Bool pmMasterCore;     <span class="xdoc">/*! Master core for suspend/resume? */</span>
    51            Bool rendezvousResume; <span class="xdoc">/*! Rendezvous before resume? */</span>
    52            Int dmaChannel;        <span class="xdoc">/*! SDMA channel for L2 RAM save; -1=CPU copy */</span>
    53            UInt intMask31_0;     <span class="xdoc">/*! Mask of interrupts (31-0) able to wake WFI */</span>
    54            UInt intMask63_32;    <span class="xdoc">/*! Mask of interrupts (63-32) able to wake WFI */</span>
    55            UInt intMask79_64;    <span class="xdoc">/*! Mask of interrupts (79-64) able to wake WFI */</span>
    56        };
    57    
    58        <span class="xdoc">/*! Physical address of L2 RAM */</span>
    59        <span class=key>const</span> Ptr L2RAM = 0x55020000;
    60    
    61        <span class="xdoc">/*! Base address of SDMA registers */</span>
    62        <span class=key>config</span> Ptr sdmaRegs = 0x4A056000;
    63    
    64        <span class="xdoc">/*! Rendezvous Gate index */</span>
    65        <span class=key>config</span> UInt rendezvousGateIndex = 1;
    66    
    67        <span class="xdoc">/*! Idle the CPU when threads blocked waiting for an interrupt? */</span>
    68        <span class=key>config</span> Bool idle = <span class=key>false</span>;
    69    
    70        <span class="xdoc">/*! Segment to load Power's shared reset code and data */</span>
    71        <span class=key>metaonly</span> <span class=key>config</span> String loadSegment = <span class="string">"EXT_SHARED_RAM"</span>;
    72    
    73        <span class="xdoc">/*!
</span>    74    <span class="xdoc">     *  ======== idleCPU ========
</span>    75    <span class="xdoc">     *  Function used to automatically idle the CPU in the Idle loop.
</span>    76    <span class="xdoc">     *
</span>    77    <span class="xdoc">     *  When the 'idle' configuration parameter is set, this function will
</span>    78    <span class="xdoc">     *  be added to the list of Idle loop functions.  When called from the
</span>    79    <span class="xdoc">     *  Idle loop, it will invoke the wait for interrupt (WFI) instruction,
</span>    80    <span class="xdoc">     *  to idle the CPU until the next interrupt occurs.
</span>    81    <span class="xdoc">     */</span>
    82        @DirectCall
    83        Void idleCPU();
    84    
    85        <span class="xdoc">/*!
</span>    86    <span class="xdoc">     *  ======== suspend ========
</span>    87    <span class="xdoc">     *  Function used for suspend/resume of the M3 cores.
</span>    88    <span class="xdoc">     *
</span>    89    <span class="xdoc">     *  Precondition and usage constraints: 
</span>    90    <span class="xdoc">     *   
</span>    91    <span class="xdoc">     *  1) Before this function is called the application must disable all 
</span>    92    <span class="xdoc">     *     interrupts that are not desired to wake the CPU from WFI while 
</span>    93    <span class="xdoc">     *     waiting for the core domain to go off.  
</span>    94    <span class="xdoc">     *
</span>    95    <span class="xdoc">     *  2) For those interrupts that are desired to wake the CPU from WFI (for
</span>    96    <span class="xdoc">     *     example, the mailbox interrupt), these interrupts cannot be generated
</span>    97    <span class="xdoc">     *     until the Power_suspend API has reached the point of executing WFI.
</span>    98    <span class="xdoc">     *     If the interrupts happen early, while this API is saving context,
</span>    99    <span class="xdoc">     *     the resulting context may be stale, and the application may not 
</span>   100    <span class="xdoc">     *     resume correctly.  Two global flags (one for each M3 core) are 
</span>   101    <span class="xdoc">     *     assert immediately before invoking WFI; the wakeup interrupts 
</span>   102    <span class="xdoc">     *     should not be asserted until these flags are asserted (non-zero):
</span>   103    <span class="xdoc">     *          ti_sysbios_family_arm_ducati_omap4430_readyIdleCore0
</span>   104    <span class="xdoc">     *          ti_sysbios_family_arm_ducati_omap4430_readyIdleCore1
</span>   105    <span class="xdoc">     */</span>
   106        @DirectCall
   107        UInt suspend(SuspendArgs * args);
   108    
   109    <span class=key>internal</span>:
   110    
   111        <span class=key>struct</span> Struct8 {
   112            UInt32 a0;
   113            UInt32 a1;
   114            UInt32 a2;
   115            UInt32 a3;
   116            UInt32 a4;
   117            UInt32 a5;
   118            UInt32 a6;
   119            UInt32 a7;
   120        }
   121    
   122        <span class=key>struct</span> Struct10 {
   123            UInt32 a0;
   124            UInt32 a1;
   125            UInt32 a2;
   126            UInt32 a3;
   127            UInt32 a4;
   128            UInt32 a5;
   129            UInt32 a6;
   130            UInt32 a7;
   131            UInt32 a8;
   132            UInt32 a9;
   133        }
   134    
   135        <span class=key>struct</span> TablePIDS {
   136            UInt32 PID1;
   137            UInt32 PID2;
   138        }
   139    
   140        <span class=key>struct</span> IPRxRegs {
   141            UInt32 IPR0;
   142            UInt32 IPR1;
   143            UInt32 IPR2;
   144            UInt32 IPR3;
   145            UInt32 IPR4;
   146            UInt32 IPR5;
   147            UInt32 IPR6;
   148            UInt32 IPR7;
   149            UInt32 IPR8;
   150            UInt32 IPR9;
   151            UInt32 IPR10;
   152            UInt32 IPR11;
   153            UInt32 IPR12;
   154            UInt32 IPR13;
   155            UInt32 IPR14;
   156            UInt32 IPR15;
   157        }
   158    
   159        <span class=key>struct</span> CfgRegs {
   160            UInt32 VTOR;
   161            UInt32 AIRCR;
   162            UInt32 SCR;
   163            UInt32 CCR;
   164            UInt32 SHPR0;
   165            UInt32 SHPR4;
   166            UInt32 SHPR8;
   167            UInt32 SHCSR;
   168        }
   169    
   170        <span class=key>struct</span> NVICContext {
   171            UInt32 AUXCTRL;
   172            UInt32 STCSR;
   173            UInt32 STRVR;
   174            UInt32 ISER0;
   175            UInt32 ISER1;
   176            IPRxRegs iprRegs;
   177            CfgRegs cfgRegs;
   178        }
   179    
   180        <span class=key>struct</span> ContextAMMU {
   181            UInt32 largeAddr[4];
   182            UInt32 largeXlteAddr[4];
   183            UInt32 largePolicy[4];
   184            UInt32 medAddr[2];
   185            UInt32 medXlteAddr[2];
   186            UInt32 medPolicy[2];
   187            Struct10 smallAddr;
   188            Struct10 smallXlteAddr;
   189            Struct10 smallPolicy;
   190            UInt32 mmuConfig;
   191        }
   192    
   193        <span class=key>struct</span> ContextCTM {
   194            UInt32 CNTL;
   195            UInt32 STMCNTL;
   196            UInt32 STMMSTID;
   197            UInt32 STMINTVL;
   198            UInt32 STMSEL0;
   199            UInt32 TINTVLR0;
   200            UInt32 TINTVLR1;
   201            UInt32 GNBL0;
   202            Struct8 control;
   203        }
   204    
   205        <span class=key>struct</span> CpuRegs {
   206            UInt32 R4;
   207            UInt32 R5;
   208            UInt32 R6;
   209            UInt32 R7;
   210            UInt32 R8;
   211            UInt32 R9;
   212            UInt32 R10;
   213            UInt32 R11;
   214            UInt32 LR;
   215            UInt32 CONTROL;
   216            UInt32 BASEPRI;
   217            UInt32 MSP;
   218            UInt32 pSP;
   219        }
   220    
   221        <span class=key>struct</span> PrivateContext {
   222            CpuRegs privateCPU;
   223            NVICContext privateNVIC;
   224            TablePIDS privatePIDS;
   225        } 
   226    
   227        <span class=key>struct</span> UnicacheConfig {
   228            UInt32 L1_CONFIG;
   229            UInt32 L1_OCP;
   230        }
   231    
   232        <span class=key>struct</span> SubsystemContext {
   233            UnicacheConfig cacheConfig;
   234            ContextAMMU ammuConfig;
   235            ContextCTM ctmConfig;
   236        }
   237    
   238        <span class=key>struct</span> DucatiContext {
   239            PrivateContext masterContext;
   240            PrivateContext slaveContext;
   241            SubsystemContext ssContext;
   242        }
   243    
   244        <span class=key>struct</span> SdmaRegs {
   245            volatile UInt32 CCR;
   246            UInt32 CLNK;
   247            UInt32 CICR;
   248            UInt32 CSR;
   249            UInt32 CSDP;
   250            UInt32 CEN;
   251            UInt32 CFN;
   252            UInt32 CSSA;
   253            UInt32 CDSA;
   254            UInt32 CSEI;
   255            UInt32 CSFI;
   256            UInt32 CDEI;
   257            UInt32 CDFI;
   258        }
   259    
   260        <span class="xdoc">/*! Rendezvous Gate handle */</span>
   261        <span class=key>config</span> GateDualCore.Handle rendezvousGate;
   262    
   263        <span class="xdoc">/*!
</span>   264    <span class="xdoc">     *  ======== resetFxn ========
</span>   265    <span class="xdoc">     *  Function used for resume upon reset of M3 cores.
</span>   266    <span class="xdoc">     */</span>
   267        Void resetFxn();
   268    
   269        <span class="xdoc">/*!
</span>   270    <span class="xdoc">     *  ======== saveCpuRegs ========
</span>   271    <span class="xdoc">     *  Function used to save parent-preserved CPU register context, assert
</span>   272    <span class="xdoc">     *  ready to idle flag, and invoke WFI.
</span>   273    <span class="xdoc">     */</span>
   274        UInt32 saveCpuRegs(Ptr saveAddress, Ptr readyFlag);
   275    
   276    }
   277    
   278    <span class="comment">/*
</span>   279    <span class="comment"> *  @(#) ti.sysbios.family.arm.ducati.omap4430; 1, 0, 0, 0,168; 5-18-2012 06:04:17; /db/vtree/library/trees/avala/avala-q37x/src/ xlibrary
</span>   280    <span class="comment">
</span>   281    <span class="comment"> */</span>
   282    
</pre>
</body></html>
