{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476920665000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476920665053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 00:44:24 2016 " "Processing started: Thu Oct 20 00:44:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476920665053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920665053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FISC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920665053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476920666476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-RTL " "Found design unit 1: Flags-RTL" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/flags.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692152 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage5_Writeback-RTL " "Found design unit 1: Stage5_Writeback-RTL" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692155 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage5_Writeback " "Found entity 1: Stage5_Writeback" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-RTL " "Found design unit 1: Data_Memory-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage4_Memory_Access-RTL " "Found design unit 2: Stage4_Memory_Access-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692160 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage4_Memory_Access " "Found entity 2: Stage4_Memory_Access" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage3_Execute-RTL " "Found design unit 1: Stage3_Execute-RTL" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage3_Execute " "Found entity 1: Stage3_Execute" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692167 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RTL " "Found design unit 1: RegFile-RTL" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692170 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-RTL " "Found design unit 1: Instruction_Memory-RTL" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692173 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synth-RTL " "Found design unit 1: top_synth-RTL" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692177 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Decode-RTL " "Found design unit 1: Stage2_Decode-RTL" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Decode " "Found entity 1: Stage2_Decode" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-RTL " "Found design unit 1: Program_Counter-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage1_Fetch-RTL " "Found design unit 2: Stage1_Fetch-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692184 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage1_Fetch " "Found entity 2: Stage1_Fetch" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcode-RTL " "Found design unit 1: Microcode-RTL" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692188 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcode " "Found entity 1: Microcode" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC-RTL " "Found design unit 1: FISC-RTL" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692192 ""} { "Info" "ISGN_ENTITY_NAME" "1 FISC " "Found entity 1: FISC" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC_DEFINES " "Found design unit 1: FISC_DEFINES" {  } { { "../../../../../rtl/defines.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/defines.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476920692212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920692212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476920692957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FISC FISC:FISC_CORE " "Elaborating entity \"FISC\" for hierarchy \"FISC:FISC_CORE\"" {  } { { "../../../../../rtl/top_synth.vhd" "FISC_CORE" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920693374 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "if_freeze fisc.vhd(26) " "VHDL Signal Declaration warning at fisc.vhd(26): used explicit default value for signal \"if_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693388 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "id_freeze fisc.vhd(40) " "VHDL Signal Declaration warning at fisc.vhd(40): used explicit default value for signal \"id_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693389 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_flush fisc.vhd(63) " "VHDL Signal Declaration warning at fisc.vhd(63): used explicit default value for signal \"ex_flush\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693390 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_freeze fisc.vhd(64) " "VHDL Signal Declaration warning at fisc.vhd(64): used explicit default value for signal \"ex_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693390 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_flush fisc.vhd(77) " "VHDL Signal Declaration warning at fisc.vhd(77): used explicit default value for signal \"mem_flush\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693390 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_freeze fisc.vhd(78) " "VHDL Signal Declaration warning at fisc.vhd(78): used explicit default value for signal \"mem_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693391 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[0\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[0\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693464 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[1\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[1\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693465 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[2\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[2\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693465 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[3\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[3\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693465 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[4\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[4\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693466 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[5\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[5\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693466 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[6\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[6\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693466 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[7\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[7\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693466 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[8\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[8\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693466 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[9\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[9\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693466 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[10\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[10\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[11\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[11\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[12\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[12\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[13\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[13\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[14\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[14\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[15\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[15\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[16\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[16\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693467 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[17\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[17\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693468 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[18\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[18\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693468 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[19\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[19\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693468 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[20\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[20\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693468 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[21\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[21\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693468 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[22\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[22\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693468 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[23\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[23\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693469 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[24\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[24\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693469 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[25\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[25\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693469 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[26\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[26\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693469 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[27\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[27\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693469 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[28\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[28\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693469 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[29\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[29\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693470 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[30\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[30\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693470 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[31\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[31\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693470 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[32\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[32\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693470 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[33\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[33\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693470 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[34\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[34\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693471 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[35\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[35\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693471 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[36\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[36\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693471 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[37\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[37\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693471 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[38\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[38\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693471 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[39\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[39\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693472 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[40\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[40\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693472 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[41\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[41\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693472 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[42\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[42\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693472 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[43\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[43\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693472 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[44\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[44\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693472 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[45\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[45\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693473 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[46\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[46\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693473 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[47\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[47\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693473 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[48\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[48\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693473 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[49\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[49\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693473 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[50\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[50\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693474 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[51\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[51\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693474 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[52\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[52\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693474 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[53\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[53\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693474 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[54\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[54\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693474 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[55\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[55\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693474 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[56\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[56\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693475 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[57\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[57\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693475 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[58\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[58\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693475 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[59\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[59\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693475 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[60\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[60\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693475 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[61\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[61\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693476 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[62\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[62\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693476 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[63\] fisc.vhd(163) " "Inferred latch for \"ex_srcB\[63\]\" at fisc.vhd(163)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693476 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[0\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[0\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693476 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[1\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[1\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693476 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[2\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[2\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693476 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[3\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[3\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693477 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[4\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[4\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693477 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[5\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[5\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693477 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[6\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[6\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693477 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[7\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[7\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693477 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[8\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[8\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693478 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[9\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[9\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693478 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[10\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[10\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693478 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[11\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[11\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693478 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[12\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[12\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693478 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[13\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[13\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693478 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[14\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[14\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693479 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[15\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[15\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693479 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[16\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[16\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693479 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[17\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[17\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693479 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[18\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[18\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693479 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[19\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[19\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693479 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[20\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[20\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693480 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[21\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[21\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693480 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[22\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[22\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693480 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[23\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[23\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693480 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[24\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[24\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693480 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[25\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[25\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693480 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[26\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[26\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693481 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[27\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[27\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693481 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[28\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[28\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693481 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[29\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[29\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693481 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[30\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[30\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693481 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[31\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[31\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693482 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[32\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[32\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693482 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[33\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[33\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693482 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[34\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[34\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693482 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[35\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[35\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693482 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[36\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[36\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693482 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[37\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[37\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693483 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[38\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[38\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693483 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[39\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[39\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693483 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[40\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[40\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693483 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[41\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[41\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693483 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[42\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[42\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693484 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[43\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[43\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693484 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[44\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[44\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693484 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[45\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[45\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693484 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[46\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[46\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693484 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[47\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[47\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693484 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[48\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[48\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693485 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[49\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[49\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693485 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[50\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[50\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693485 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[51\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[51\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693485 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[52\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[52\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693485 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[53\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[53\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693485 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[54\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[54\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693499 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[55\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[55\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693499 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[56\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[56\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693499 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[57\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[57\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693499 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[58\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[58\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693500 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[59\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[59\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693500 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[60\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[60\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693500 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[61\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[61\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693500 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[62\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[62\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693500 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[63\] fisc.vhd(162) " "Inferred latch for \"ex_srcA\[63\]\" at fisc.vhd(162)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693500 "|top_synth|FISC:FISC_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1_Fetch FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1 " "Elaborating entity \"Stage1_Fetch\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920693592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_wr_reg stage1_fetch.vhd(73) " "Verilog HDL or VHDL warning at stage1_fetch.vhd(73): object \"pc_wr_reg\" assigned a value but never read" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476920693593 "|top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1 " "Elaborating entity \"Program_Counter\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Program_Counter1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920693663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Instruction_Memory:Instruction_Memory1 " "Elaborating entity \"Instruction_Memory\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Instruction_Memory:Instruction_Memory1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Instruction_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920693704 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "imem instruction_memory.vhd(39) " "VHDL Signal Declaration warning at instruction_memory.vhd(39): used explicit default value for signal \"imem\" because signal was never assigned a value" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476920693711 "|top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Instruction_Memory:Instruction_Memory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_Decode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1 " "Elaborating entity \"Stage2_Decode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage2_Decode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920693731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_zero_flag stage2_decode.vhd(68) " "Verilog HDL or VHDL warning at stage2_decode.vhd(68): object \"reg1_zero_flag\" assigned a value but never read" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476920693736 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[0\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[0\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[1\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[1\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[2\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[2\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[3\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[3\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[4\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[4\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[5\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[5\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[6\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[6\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[7\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[7\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[8\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[8\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[9\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[9\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[10\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[10\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[11\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[11\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[12\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[12\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[13\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[13\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[14\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[14\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[15\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[15\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693802 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[16\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[16\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693802 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[17\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[17\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693803 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[18\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[18\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693803 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[19\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[19\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693803 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[20\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[20\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693803 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[21\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[21\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693804 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[22\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[22\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693804 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[23\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[23\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693804 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[24\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[24\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693805 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[25\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[25\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693805 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[26\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[26\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693805 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[27\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[27\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693806 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[28\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[28\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693806 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[29\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[29\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693806 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[30\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[30\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693806 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[31\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[31\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693807 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[32\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[32\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693807 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[33\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[33\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693807 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[34\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[34\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693808 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[35\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[35\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693808 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[36\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[36\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693808 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[37\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[37\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693809 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[38\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[38\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693809 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[39\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[39\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693809 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[40\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[40\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693809 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[41\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[41\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693810 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[42\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[42\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693810 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[43\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[43\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693810 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[44\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[44\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693811 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[45\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[45\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693811 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[46\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[46\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693811 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[47\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[47\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693812 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[48\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[48\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693812 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[49\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[49\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693812 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[50\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[50\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693812 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[51\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[51\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693813 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[52\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[52\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693813 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[53\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[53\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693813 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[54\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[54\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693813 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[55\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[55\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693814 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[56\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[56\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693814 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[57\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[57\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693814 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[58\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[58\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693814 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[59\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[59\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693815 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[60\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[60\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693815 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[61\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[61\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693815 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[62\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[62\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693815 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[63\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[63\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693815 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_src stage2_decode.vhd(98) " "Inferred latch for \"pc_src\" at stage2_decode.vhd(98)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920693816 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Elaborating entity \"Microcode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920693929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eos microcode.vhd(158) " "Verilog HDL or VHDL warning at microcode.vhd(158): object \"eos\" assigned a value but never read" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476920694023 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1 " "Elaborating entity \"RegFile\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "RegFile1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920694089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage3_Execute FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1 " "Elaborating entity \"Stage3_Execute\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage3_Execute1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920699096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\"" {  } { { "../../../../../rtl/stage3_execute.vhd" "ALU1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920699188 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[0\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[0\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699221 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[1\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[1\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699221 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[2\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[2\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699222 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[3\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[3\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699222 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[4\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[4\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699223 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[5\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[5\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699223 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[6\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[6\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699223 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[7\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[7\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699224 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[8\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[8\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699224 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[9\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[9\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699224 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[10\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[10\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699225 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[11\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[11\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699225 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[12\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[12\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699225 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[13\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[13\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699226 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[14\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[14\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699226 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[15\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[15\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699227 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[16\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[16\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699227 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[17\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[17\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699227 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[18\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[18\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699228 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[19\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[19\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699228 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[20\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[20\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699228 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[21\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[21\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699229 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[22\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[22\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699229 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[23\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[23\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699229 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[24\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[24\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699230 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[25\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[25\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699230 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[26\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[26\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699230 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[27\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[27\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699230 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[28\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[28\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699231 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[29\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[29\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699231 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[30\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[30\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699231 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[31\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[31\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699232 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[32\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[32\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699232 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[33\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[33\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699232 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[34\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[34\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699233 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[35\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[35\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699233 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[36\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[36\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699233 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[37\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[37\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699234 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[38\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[38\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699234 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[39\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[39\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699234 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[40\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[40\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699235 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[41\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[41\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699235 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[42\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[42\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699235 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[43\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[43\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699236 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[44\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[44\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699236 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[45\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[45\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699236 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[46\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[46\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699237 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[47\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[47\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699237 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[48\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[48\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699237 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[49\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[49\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699238 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[50\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[50\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699238 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[51\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[51\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699238 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[52\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[52\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699239 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[53\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[53\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699239 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[54\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[54\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699239 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[55\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[55\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699240 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[56\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[56\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699241 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[57\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[57\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699241 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[58\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[58\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699241 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[59\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[59\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699242 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[60\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[60\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699242 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[61\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[61\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699242 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[62\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[62\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699243 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[63\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[63\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699243 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[64\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[64\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920699244 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Memory_Access FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1 " "Elaborating entity \"Stage4_Memory_Access\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage4_Memory_Access1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920699309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1 " "Elaborating entity \"Data_Memory\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\"" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "Data_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920699396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage5_Writeback FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1 " "Elaborating entity \"Stage5_Writeback\" for hierarchy \"FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage5_Writeback1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920702534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags FISC:FISC_CORE\|Flags:Flags1 " "Elaborating entity \"Flags\" for hierarchy \"FISC:FISC_CORE\|Flags:Flags1\"" {  } { { "../../../../../rtl/fisc.vhd" "Flags1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920702553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476920708840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476920708840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476920710109 "|top_synth|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476920710109 "|top_synth|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476920710109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476920710111 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476920710111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476920710111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476920710167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 00:45:10 2016 " "Processing ended: Thu Oct 20 00:45:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476920710167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476920710167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476920710167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476920710167 ""}
