library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ScanClock is
	port(
		clk_50mhz: in std_logic;
		scan_out: out std_logic
		);
end entity;

architecture arch of ScanClock is

signal count :