{
 "awd_id": "8451214",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Presidential Young Investigator Award:  Research in Design  Automation",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Robert B Grafton",
 "awd_eff_date": "1985-09-01",
 "awd_exp_date": "1988-06-20",
 "tot_intn_awd_amt": 113100.0,
 "awd_amount": 113100.0,
 "awd_min_amd_letter_date": "1985-08-30",
 "awd_max_amd_letter_date": "1988-02-03",
 "awd_abstract_narration": "This study aims to investigate techniques for verifying or gaining              confidence in the correctness of logical descriptions of digital                circuits.  The approach is based on verifying the correspondence                between a logic diagram and a register-transfer level description by            means of symbolic simulation, or some mixture of symbolic and actual            simulation.  The study implements such a verification system (probably          on a LISP-based workstation) and then evaluates algorithms for the              various tasks that it entails (such as logic minimization).  Research           continues on routing of integrated circuits when certain routing layers         are strongly preferred over others.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Kenneth",
   "pi_last_name": "Supowit",
   "pi_mid_init": "J",
   "pi_sufx_name": "",
   "pi_full_name": "Kenneth J Supowit",
   "pi_email_addr": "",
   "nsf_id": "000270264",
   "pi_start_date": "1985-09-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Princeton University",
  "inst_street_address": "1 NASSAU HALL",
  "inst_street_address_2": "",
  "inst_city_name": "PRINCETON",
  "inst_state_code": "NJ",
  "inst_state_name": "New Jersey",
  "inst_phone_num": "6092583090",
  "inst_zip_code": "085442001",
  "inst_country_name": "United States",
  "cong_dist_code": "12",
  "st_cong_dist_code": "NJ12",
  "org_lgl_bus_name": "THE TRUSTEES OF PRINCETON UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "NJ1YPQXQG7U5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "145700",
   "pgm_ele_name": "COMPUTER ENGINEERING (OTHER)"
  },
  {
   "pgm_ele_code": "147500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  },
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9227",
   "pgm_ref_txt": "PRESID. YOUNG INVESTIGATORS"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  },
  {
   "app_code": "0193",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0193",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1985,
   "fund_oblg_amt": 62500.0
  },
  {
   "fund_oblg_fiscal_yr": 1986,
   "fund_oblg_amt": 50600.0
  }
 ],
 "por": null
}