$date
	Mon Mar 03 11:09:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_async_fifo $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var parameter 32 $ DATA_WIDTH $end
$var parameter 32 % DEPTH $end
$var reg 8 & din [7:0] $end
$var reg 1 ' rd_clk $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst $end
$var reg 1 * wr_clk $end
$var reg 1 + wr_en $end
$scope module fifo_inst $end
$var wire 8 , din [7:0] $end
$var wire 1 ' rd_clk $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst $end
$var wire 1 * wr_clk $end
$var wire 1 + wr_en $end
$var parameter 32 - DATA_WIDTH $end
$var parameter 32 . DEPTH $end
$var reg 8 / dout [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var reg 5 0 rd_ptr [4:0] $end
$var reg 5 1 wr_ptr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 .
b1000 -
b10000 %
b1000 $
$end
#0
$dumpvars
b0 1
b0 0
bx /
b0 ,
0+
0*
1)
0(
0'
b0 &
bx #
1"
0!
$end
#5
1*
#8
1'
#10
0*
#15
1*
#16
0'
#20
0*
0)
#24
1'
#25
1*
#30
0*
b1 &
b1 ,
1+
#32
0'
#35
0"
b1 1
1*
#40
0*
1'
b10 &
b10 ,
#45
b10 1
1*
#48
0'
#50
0*
b11 &
b11 ,
#55
b11 1
1*
#56
1'
#60
0*
b100 &
b100 ,
#64
0'
#65
b100 1
1*
#70
0*
0+
#72
1'
#75
1*
#80
0*
0'
#85
1*
#88
1'
#90
0*
#95
1*
#96
0'
#100
0*
#104
1'
#105
1*
#110
0*
#112
0'
#115
1*
#120
0*
1'
#125
1*
#128
0'
#130
0*
#135
1*
#136
b1 0
b1 #
b1 /
1'
1(
#140
0*
#144
0'
#145
1*
#150
0*
#152
b10 0
b10 #
b10 /
1'
#155
1*
#160
0*
0'
#165
1*
#168
b11 0
b11 #
b11 /
1'
#170
0*
#175
1*
#176
0'
#180
0*
#184
1"
b100 0
b100 #
b100 /
1'
#185
1*
#190
0*
#192
0'
#194
0(
#195
1*
#200
0*
1'
#205
1*
#208
0'
#210
0*
#215
1*
#216
1'
#220
0*
#224
0'
#225
1*
#230
0*
#232
1'
#235
1*
#240
0*
0'
#245
1*
#248
1'
#250
0*
#255
1*
#256
0'
#260
0*
#264
1'
#265
1*
#270
0*
#272
0'
#275
1*
#280
0*
1'
#285
1*
#288
0'
#290
0*
#294
