
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+9 (git sha1 101d19bb6, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `verilog_defines -DNO_ICE40_DEFAULT_ASSIGNMENTS -DGITCLEAN=1 -DGITHASH=5fc4541 -DBUILDDATE=20230313 -DMODE_640x480 -DPMOD_DIGILENT_VGA -DEN_AUDIO=4 -DICE40UP5K -DUPDUINO ; read_verilog -I. -sv upduino/xosera_upd.sv ./audio_dac.sv ./audio_mixer.sv ./blitter_slim.sv ./bus_interface.sv ./colormem.sv ./copper_slim.sv ./coppermem.sv ./reg_interface.sv ./spi_target.sv ./tilemem.sv ./video_blend.sv ./video_blend2.sv ./video_gen.sv ./video_playfield.sv ./video_timing.sv ./vram.sv ./vram_arb.sv ./xosera_main.sv ./xosera_pkg.sv ./xrmem_arb.sv  ; synth_ice40 -device u -dsp -no-rw-check -dff -abc9 -top xosera_upd -json upduino/xosera_upd_aud4_vga_640x480.json' --

1. Executing Verilog-2005 frontend: upduino/xosera_upd.sv
Parsing SystemVerilog input from `upduino/xosera_upd.sv' to AST representation.
Generating RTLIL representation for module `\xosera_upd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./audio_dac.sv
Parsing SystemVerilog input from `./audio_dac.sv' to AST representation.
Generating RTLIL representation for module `\audio_dac'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./audio_mixer.sv
Parsing SystemVerilog input from `./audio_mixer.sv' to AST representation.
Generating RTLIL representation for module `\audio_mixer'.
Suppressed Warning: Replacing memory \chan_length_n with list of registers. See ./audio_mixer.sv:97
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./blitter_slim.sv
Parsing SystemVerilog input from `./blitter_slim.sv' to AST representation.
Generating RTLIL representation for module `\blitter_slim'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./bus_interface.sv
Parsing SystemVerilog input from `./bus_interface.sv' to AST representation.
Generating RTLIL representation for module `\bus_interface'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./colormem.sv
Parsing SystemVerilog input from `./colormem.sv' to AST representation.
Generating RTLIL representation for module `\colormem'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./copper_slim.sv
Parsing SystemVerilog input from `./copper_slim.sv' to AST representation.
Generating RTLIL representation for module `\slim_copper'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./coppermem.sv
Parsing SystemVerilog input from `./coppermem.sv' to AST representation.
Generating RTLIL representation for module `\coppermem'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./reg_interface.sv
Parsing SystemVerilog input from `./reg_interface.sv' to AST representation.
Generating RTLIL representation for module `\reg_interface'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./spi_target.sv
Parsing SystemVerilog input from `./spi_target.sv' to AST representation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./tilemem.sv
Parsing SystemVerilog input from `./tilemem.sv' to AST representation.
Generating RTLIL representation for module `\tilemem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./video_blend.sv
Parsing SystemVerilog input from `./video_blend.sv' to AST representation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./video_blend2.sv
Parsing SystemVerilog input from `./video_blend2.sv' to AST representation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./video_gen.sv
Parsing SystemVerilog input from `./video_gen.sv' to AST representation.
Generating RTLIL representation for module `\video_gen'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./video_playfield.sv
Parsing SystemVerilog input from `./video_playfield.sv' to AST representation.
Generating RTLIL representation for module `\video_playfield'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./video_timing.sv
Parsing SystemVerilog input from `./video_timing.sv' to AST representation.
Generating RTLIL representation for module `\video_timing'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./vram.sv
Parsing SystemVerilog input from `./vram.sv' to AST representation.
Generating RTLIL representation for module `\vram'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ./vram_arb.sv
Parsing SystemVerilog input from `./vram_arb.sv' to AST representation.
Generating RTLIL representation for module `\vram_arb'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ./xosera_main.sv
Parsing SystemVerilog input from `./xosera_main.sv' to AST representation.
Generating RTLIL representation for module `\xosera_main'.
   XOSERA xosera_info:            "Xosera v0.35 20230313 =#05FC4541 iCE40UP5K 128KB"
   XOSERA configuration:          MODE_640x480@60 COPP BLIT AUD4
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ./xosera_pkg.sv
Parsing SystemVerilog input from `./xosera_pkg.sv' to AST representation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ./xrmem_arb.sv
Parsing SystemVerilog input from `./xrmem_arb.sv' to AST representation.
Generating RTLIL representation for module `\xrmem_arb'.
Successfully finished Verilog frontend.

22. Executing SYNTH_ICE40 pass.

22.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

22.2. Executing HIERARCHY pass (managing design hierarchy).

22.2.1. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \xrmem_arb
Used module:             \coppermem
Used module:             \tilemem
Used module:             \colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer
Used module:                 \audio_dac
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \WIDTH = 8

22.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_dac'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Reprocessing module audio_mixer because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\audio_mixer'.
Suppressed Warning: Replacing memory \chan_length_n with list of registers. See ./audio_mixer.sv:97
Parameter \AWIDTH = 10

22.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\coppermem'.
Parameter \AWIDTH = 10
Generating RTLIL representation for module `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 10

22.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 10
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 12

22.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 12
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001

22.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001
Generating RTLIL representation for module `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem'.

22.2.7. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \xrmem_arb
Used module:             $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer
Used module:                 \audio_dac
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.

22.2.8. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \xrmem_arb
Used module:             $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface

22.2.9. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \xrmem_arb
Used module:             $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Removing unused module `\tilemem'.
Removing unused module `\coppermem'.
Removing unused module `\colormem'.
Removing unused module `\audio_dac'.
Removed 4 unused modules.

22.3. Executing PROC pass (convert processes to netlists).

22.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$12740'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$12740'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:0$6316'.
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$12728'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$12728'.
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$12714'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$12714'.
Cleaned up 5 empty switches.

22.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./colormem.sv:40$12730 in module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$6614 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$6609 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$6605 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$6600 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$6597 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$6594 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$6591 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$6588 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$6580 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$6575 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$6571 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$6566 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$6563 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$6560 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$6557 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$6554 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$6360 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$6355 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$6350 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$6340 in module xrmem_arb.
Marked 3 switch rules as full_case in process $proc$./xrmem_arb.sv:0$6337 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$6329 in module xrmem_arb.
Marked 1 switch rules as full_case in process $proc$./xosera_main.sv:428$6308 in module xosera_main.
Marked 1 switch rules as full_case in process $proc$./xosera_main.sv:407$6307 in module xosera_main.
Marked 3 switch rules as full_case in process $proc$./vram_arb.sv:0$6295 in module vram_arb.
Removed 1 dead cases from process $proc$./vram.sv:0$6294 in module vram.
Marked 1 switch rules as full_case in process $proc$./vram.sv:0$6294 in module vram.
Marked 1 switch rules as full_case in process $proc$./video_timing.sv:165$6288 in module video_timing.
Removed 1 dead cases from process $proc$./video_timing.sv:0$6287 in module video_timing.
Removed 1 dead cases from process $proc$./video_timing.sv:0$6281 in module video_timing.
Marked 2 switch rules as full_case in process $proc$./video_timing.sv:0$6274 in module video_timing.
Marked 10 switch rules as full_case in process $proc$./video_playfield.sv:355$6207 in module video_playfield.
Marked 17 switch rules as full_case in process $proc$./video_playfield.sv:0$6152 in module video_playfield.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:669$6142 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:620$6141 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$6131 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$6130 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:354$6127 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:72$12716 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Marked 11 switch rules as full_case in process $proc$./reg_interface.sv:234$6084 in module reg_interface.
Removed 1 dead cases from process $proc$./reg_interface.sv:0$6083 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:0$6083 in module reg_interface.
Marked 2 switch rules as full_case in process $proc$./reg_interface.sv:146$6074 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:72$12704 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Marked 7 switch rules as full_case in process $proc$./copper_slim.sv:240$240 in module slim_copper.
Marked 2 switch rules as full_case in process $proc$./copper_slim.sv:224$238 in module slim_copper.
Marked 2 switch rules as full_case in process $proc$./copper_slim.sv:199$233 in module slim_copper.
Marked 124 switch rules as full_case in process $proc$./coppermem.sv:0$9196 in module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$./coppermem.sv:72$8039 in module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
Marked 2 switch rules as full_case in process $proc$./bus_interface.sv:81$214 in module bus_interface.
Marked 1 switch rules as full_case in process $proc$./bus_interface.sv:47$213 in module bus_interface.
Removed 1 dead cases from process $proc$./blitter_slim.sv:0$184 in module blitter_slim.
Marked 8 switch rules as full_case in process $proc$./blitter_slim.sv:0$184 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./blitter_slim.sv:226$181 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./blitter_slim.sv:65$149 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./audio_dac.sv:29$6754 in module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Marked 6 switch rules as full_case in process $proc$./audio_mixer.sv:233$6870 in module audio_mixer.
Marked 20 switch rules as full_case in process $proc$./audio_mixer.sv:132$6770 in module audio_mixer.
Marked 1 switch rules as full_case in process $proc$upduino/xosera_upd.sv:273$5 in module xosera_upd.
Removed a total of 5 dead cases.

22.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 65 redundant assignments.
Promoted 1435 assignments to connections.

22.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6617'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6613'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6608'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6604'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6599'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6596'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6593'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6590'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6587'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6585'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6583'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6579'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6574'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6570'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6565'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6562'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6559'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6556'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6553'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6551'.
  Set init value: \Q = 1'0

22.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$6614'.
Found async reset \R in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$6605'.
Found async reset \S in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$6597'.
Found async reset \R in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$6591'.
Found async reset \S in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$6580'.
Found async reset \R in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$6571'.
Found async reset \S in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$6563'.
Found async reset \R in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$6557'.

22.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~330 debug messages>

22.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$12737'.
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$12730'.
     1/3: $1$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12736
     2/3: $1$memwr$\bram$./colormem.sv:42$12729_DATA[15:0]$12735
     3/3: $1$memwr$\bram$./colormem.sv:42$12729_ADDR[7:0]$12734
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6617'.
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$6614'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6613'.
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$6609'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6608'.
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$6605'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6604'.
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$6600'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6599'.
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$6597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6596'.
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$6594'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6593'.
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$6591'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6590'.
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$6588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6587'.
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$6586'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6585'.
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$6584'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6583'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$6580'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6579'.
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$6575'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6574'.
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$6571'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6570'.
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$6566'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6565'.
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$6563'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6562'.
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$6560'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6559'.
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$6557'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6556'.
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$6554'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6553'.
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$6552'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6551'.
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$6550'.
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:274$6365'.
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6360'.
     1/4: $2\copp_addr[9:0]
     2/4: $2\copp_rd_ack_next[0:0]
     3/4: $1\copp_addr[9:0]
     4/4: $1\copp_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6355'.
     1/4: $2\tile_addr_next[12:0]
     2/4: $2\tile_rd_ack_next[0:0]
     3/4: $1\tile_addr_next[12:0]
     4/4: $1\tile_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6350'.
     1/4: $2\colorA_addr[7:0]
     2/4: $2\color_rd_ack_next[0:0]
     3/4: $1\colorA_addr[7:0]
     4/4: $1\color_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
     1/3: $2\xreg_wr_o[0:0]
     2/3: $1\xreg_rd_ack_next[0:0]
     3/3: $1\xreg_wr_o[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6337'.
     1/3: $3\xr_data_o[15:0]
     2/3: $2\xr_data_o[15:0]
     3/3: $1\xr_data_o[15:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
     1/8: $2\copp_wr_en[0:0]
     2/8: $2\tile_wr_en[0:0]
     3/8: $2\color_wr_en[0:0]
     4/8: $1\xr_wr_ack_next[0:0]
     5/8: $1\copp_wr_en[0:0]
     6/8: $1\tile_wr_en[0:0]
     7/8: $1\color_wr_en[0:0]
     8/8: $1\copp_wr_ack_next[0:0]
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:428$6308'.
     1/2: $0\intr_status[6:0]
     2/2: $0\bus_intr_o[0:0]
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
     1/1: { $0\red_o[3:0] $0\green_o[3:0] $0\blue_o[3:0] }
Creating decoders for process `\vram_arb.$proc$./vram_arb.sv:88$6300'.
Creating decoders for process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
     1/17: $3\vram_data_in[15:0]
     2/17: $3\vram_wr_mask[3:0]
     3/17: $3\vram_addr[15:0]
     4/17: $3\vram_wr[0:0]
     5/17: $3\blit_ack_next[0:0]
     6/17: $2\vram_data_in[15:0]
     7/17: $2\vram_wr_mask[3:0]
     8/17: $2\vram_addr[15:0]
     9/17: $2\vram_wr[0:0]
    10/17: $2\regs_ack_next[0:0]
    11/17: $2\blit_ack_next[0:0]
    12/17: $1\vram_data_in[15:0]
    13/17: $1\vram_wr_mask[3:0]
    14/17: $1\vram_addr[15:0]
    15/17: $1\vram_wr[0:0]
    16/17: $1\blit_ack_next[0:0]
    17/17: $1\regs_ack_next[0:0]
Creating decoders for process `\vram.$proc$./vram.sv:0$6294'.
     1/1: $1\data_out[15:0]
Creating decoders for process `\vram.$proc$./vram.sv:86$6293'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:165$6288'.
     1/10: $0\dv_de[0:0]
     2/10: $0\vsync[0:0]
     3/10: $0\hsync[0:0]
     4/10: $0\end_of_visible[0:0]
     5/10: $0\end_of_frame[0:0]
     6/10: $0\end_of_line[0:0]
     7/10: $0\v_count[9:0]
     8/10: $0\h_count[9:0]
     9/10: $0\v_state[1:0]
    10/10: $0\h_state[1:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6287'.
     1/1: $1\v_count_match_value[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6282'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6281'.
     1/1: $1\h_count_match_value[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6277'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6274'.
     1/3: $2\v_count_next[9:0]
     2/3: $1\v_count_next[9:0]
     3/3: $1\h_count_next[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6270'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6267'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6264'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6260'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6256'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$6252'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
     1/31: $0\pf_pixels[63:0] [63:56]
     2/31: $0\pf_pixels[63:0] [55:0]
     3/31: $0\pf_pixels_buf[63:0]
     4/31: $0\pf_pixels_buf_hrev[0:0]
     5/31: $0\pf_pixels_buf_full[0:0]
     6/31: $0\pf_data_word3[15:0]
     7/31: $0\pf_data_word2[15:0]
     8/31: $0\pf_data_word1[15:0]
     9/31: $0\pf_data_word0[15:0]
    10/31: $0\pf_attr_word[15:0]
    11/31: $0\pf_words_ready[0:0]
    12/31: $0\pf_initial_buf[0:0]
    13/31: $0\fetch_addr[15:0]
    14/31: $0\dma_word[15:0]
    15/31: $0\dma_ack[0:0]
    16/31: $0\pf_addr[15:0]
    17/31: $0\pf_fetch[4:0]
    18/31: $0\pf_line_start[15:0]
    19/31: $0\pf_tile_y[3:0]
    20/31: $0\pf_tile_x[2:0]
    21/31: $0\pf_v_frac_count[2:0]
    22/31: $0\pf_h_frac_count[2:0]
    23/31: $0\pf_v_count[1:0]
    24/31: $0\pf_h_count[1:0]
    25/31: $0\scanout_end_hcount[9:0]
    26/31: $0\scanout_start_hcount[9:0]
    27/31: $0\scanout[0:0]
    28/31: $0\tilemem_addr_o[12:0]
    29/31: $0\tilemem_sel_o[0:0]
    30/31: $0\vram_addr_o[15:0]
    31/31: $0\vram_sel_o[0:0]
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
     1/66: $1\pf_data_word0_next[15:0] [15:8]
     2/66: $13\fetch_addr_next[15:0]
     3/66: $8\tilemem_sel_next[0:0]
     4/66: $13\vram_sel_next[0:0]
     5/66: $1\pf_attr_word_next[15:0] [10:0]
     6/66: $7\tilemem_sel_next[0:0]
     7/66: $12\vram_sel_next[0:0]
     8/66: $3\pf_data_word0_next[7:0]
     9/66: $9\pf_fetch_next[4:0]
    10/66: $2\pf_data_word0_next[7:0]
    11/66: $11\fetch_addr_next[15:0]
    12/66: $6\tilemem_sel_next[0:0]
    13/66: $11\vram_sel_next[0:0]
    14/66: $1\pf_data_word0_next[15:0] [7:0]
    15/66: $1\pf_attr_word_next[15:0] [15:11]
    16/66: $5\tilemem_sel_next[0:0]
    17/66: $10\vram_sel_next[0:0]
    18/66: $12\fetch_addr_next[15:0]
    19/66: $7\pf_addr_next[15:0]
    20/66: $9\fetch_addr_next[15:0]
    21/66: $4\tilemem_sel_next[0:0]
    22/66: $9\vram_sel_next[0:0]
    23/66: $10\fetch_addr_next[15:0]
    24/66: $8\fetch_addr_next[15:0]
    25/66: $8\vram_sel_next[0:0]
    26/66: $6\pf_addr_next[15:0]
    27/66: $8\pf_fetch_next[4:0]
    28/66: $7\pf_fetch_next[4:0]
    29/66: $7\fetch_addr_next[15:0]
    30/66: $7\vram_sel_next[0:0]
    31/66: $6\pf_fetch_next[4:0]
    32/66: $6\fetch_addr_next[15:0]
    33/66: $6\vram_sel_next[0:0]
    34/66: $4\pf_addr_next[15:0]
    35/66: $3\pf_addr_next[15:0]
    36/66: $5\fetch_addr_next[15:0]
    37/66: $5\vram_sel_next[0:0]
    38/66: $5\pf_fetch_next[4:0]
    39/66: $2\pf_addr_next[15:0]
    40/66: $4\fetch_addr_next[15:0]
    41/66: $4\vram_sel_next[0:0]
    42/66: $4\pf_fetch_next[4:0]
    43/66: $3\tilemem_sel_next[0:0]
    44/66: $3\vram_sel_next[0:0]
    45/66: $3\fetch_addr_next[15:0]
    46/66: $3\pf_fetch_next[4:0]
    47/66: $2\pf_fetch_next[4:0]
    48/66: $2\fetch_addr_next[15:0]
    49/66: $2\tilemem_sel_next[0:0]
    50/66: $2\vram_sel_next[0:0]
    51/66: $1\fetch_addr_next[15:0]
    52/66: $1\tilemem_sel_next[0:0]
    53/66: $1\vram_sel_next[0:0]
    54/66: $1\pf_fetch_next[4:0]
    55/66: $1\pf_data_word3_next[15:0]
    56/66: $1\pf_data_word2_next[15:0]
    57/66: $1\pf_data_word1_next[15:0]
    58/66: $10\pf_fetch_next[4:0]
    59/66: $5\pf_addr_next[15:0]
    60/66: $1\pf_words_ready_next[0:0]
    61/66: $1\pf_initial_buf_next[0:0]
    62/66: $1\dma_word_next[15:0]
    63/66: $1\dma_ack_next[0:0]
    64/66: $1\pf_addr_next[15:0]
    65/66: $2\calc_tile_addr$func$./video_playfield.sv:182$6145.$result[15:0]$6162
    66/66: $1\calc_tile_addr$func$./video_playfield.sv:182$6145.$result[15:0]$6160
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$6149'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$6146'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:669$6142'.
     1/33: $0\audio_intr_o[3:0] [3]
     2/33: $0\audio_start_nchan[63:0] [47:32]
     3/33: $0\audio_tile_nchan[3:0] [2]
     4/33: $0\audio_len_nchan[59:0] [44:30]
     5/33: $0\audio_period_nchan[59:0] [44:30]
     6/33: $0\audio_vol_l_nchan[27:0] [20:14]
     7/33: $0\audio_vol_r_nchan[27:0] [20:14]
     8/33: $0\audio_tile_nchan[3:0] [3]
     9/33: $0\audio_start_nchan[63:0] [31:16]
    10/33: $0\audio_tile_nchan[3:0] [1]
    11/33: $0\audio_len_nchan[59:0] [29:15]
    12/33: $0\audio_period_nchan[59:0] [29:15]
    13/33: $0\audio_vol_l_nchan[27:0] [13:7]
    14/33: $0\audio_vol_r_nchan[27:0] [13:7]
    15/33: $0\audio_len_nchan[59:0] [59:45]
    16/33: $0\audio_start_nchan[63:0] [15:0]
    17/33: $0\audio_tile_nchan[3:0] [0]
    18/33: $0\audio_len_nchan[59:0] [14:0]
    19/33: $0\audio_period_nchan[59:0] [14:0]
    20/33: $0\audio_vol_l_nchan[27:0] [6:0]
    21/33: $0\audio_vol_r_nchan[27:0] [6:0]
    22/33: $0\audio_restart_nchan[3:0] [3]
    23/33: $0\audio_vol_l_nchan[27:0] [27:21]
    24/33: $0\audio_vol_r_nchan[27:0] [27:21]
    25/33: $0\audio_intr_o[3:0] [2]
    26/33: $1$fordecl_block$6120.i[31:0]$6144
    27/33: $0\audio_restart_nchan[3:0] [0]
    28/33: $0\audio_restart_nchan[3:0] [2]
    29/33: $0\audio_restart_nchan[3:0] [1]
    30/33: $0\audio_start_nchan[63:0] [63:48]
    31/33: $0\audio_intr_o[3:0] [0]
    32/33: $0\audio_intr_o[3:0] [1]
    33/33: $0\audio_period_nchan[59:0] [59:45]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:620$6141'.
     1/2: $0\mem_fetch[0:0]
     2/2: $0\colorA_index_o[7:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$6136'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$6134'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$6132'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$6131'.
     1/1: $1\rd_pf_regs[15:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$6130'.
     1/1: $1\rd_vid_regs[15:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:562$6128'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:354$6127'.
     1/27: $0\copp_reg_wr_o[0:0]
     2/27: $0\pa_gfx_ctrl_set[0:0]
     3/27: $0\pa_line_start_set[0:0]
     4/27: $0\video_intr_o[0:0]
     5/27: $0\audio_enable[0:0]
     6/27: $0\pa_fine_vscroll[5:0]
     7/27: $0\pa_fine_hscroll[4:0]
     8/27: $0\pa_v_frac_repeat[2:0]
     9/27: $0\pa_h_frac_repeat[2:0]
    10/27: $0\pa_v_repeat[1:0]
    11/27: $0\pa_h_repeat[1:0]
    12/27: $0\pa_tile_height[3:0]
    13/27: $0\pa_tile_in_vram[0:0]
    14/27: $0\pa_disp_in_tile[0:0]
    15/27: $0\pa_tile_bank[5:0]
    16/27: $0\pa_bitmap[0:0]
    17/27: $0\pa_bpp[1:0]
    18/27: $0\pa_colorbase[7:0]
    19/27: $0\pa_line_len[15:0]
    20/27: $0\pa_start_addr[15:0]
    21/27: $0\pa_blank[0:0]
    22/27: $0\line_set_addr[15:0]
    23/27: $0\vid_right[9:0]
    24/27: $0\vid_left[9:0]
    25/27: $0\vid_colorswap[0:0]
    26/27: $0\border_color[7:0]
    27/27: $0\copp_reg_enable_o[0:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$12723'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$12716'.
     1/3: $1$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12722
     2/3: $1$memwr$\bram$./tilemem.sv:74$12715_DATA[15:0]$12721
     3/3: $1$memwr$\bram$./tilemem.sv:74$12715_ADDR[11:0]$12720
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
     1/33: $0\reg_wr_addr[15:0] [15:8]
     2/33: $0\reg_wr_addr[15:0] [7:0]
     3/33: $0\reg_wr_incr[15:0] [7:0]
     4/33: $0\reg_rd_addr[15:0] [7:0]
     5/33: $0\reg_rd_incr[15:0] [7:0]
     6/33: $0\reg_wr_xaddr[15:0] [7:0]
     7/33: $0\reg_rd_xaddr[15:0] [7:0]
     8/33: $0\xrd_incr_flag[0:0]
     9/33: $0\wr_incr_flag[0:0]
    10/33: $0\rd_incr_flag[0:0]
    11/33: $0\intr_clear_o[6:0]
    12/33: $0\intr_mask[6:0]
    13/33: $0\reg_data_even[7:0]
    14/33: $0\reg_xdata_even[7:0]
    15/33: $0\timer_latch_val[7:0]
    16/33: $0\vram_rd[0:0]
    17/33: $0\xr_rd[0:0]
    18/33: $0\reg_timer_interval[7:0]
    19/33: $0\reg_wr_incr[15:0] [15:8]
    20/33: $0\reg_rd_addr[15:0] [15:8]
    21/33: $0\reg_data[15:0]
    22/33: $0\reg_rd_incr[15:0] [15:8]
    23/33: $0\reg_wr_xaddr[15:0] [15:8]
    24/33: $0\reg_xdata[15:0]
    25/33: $0\reg_rd_xaddr[15:0] [15:8]
    26/33: $0\xwr_incr_flag[0:0]
    27/33: $0\regs_data_o[15:0]
    28/33: $0\regs_addr_o[15:0]
    29/33: $0\regs_wrmask_o[3:0]
    30/33: $0\regs_wr_o[0:0]
    31/33: $0\regs_xr_sel_o[0:0]
    32/33: $0\regs_vram_sel_o[0:0]
    33/33: $0\reconfig_o[0:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$6083'.
     1/1: $1\rd_temp_word[15:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$6080'.
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:146$6074'.
     1/4: $0\timer_intr_o[0:0]
     2/4: $0\reg_timer_frac[13:0]
     3/4: $0\reg_timer_countdown[7:0]
     4/4: $0\reg_timer[15:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$12711'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$12704'.
     1/3: $1$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12710
     2/3: $1$memwr$\bram$./tilemem.sv:74$12703_DATA[15:0]$12709
     3/3: $1$memwr$\bram$./tilemem.sv:74$12703_ADDR[9:0]$12708
Creating decoders for process `\slim_copper.$proc$./copper_slim.sv:240$240'.
     1/13: $0\rd_pipeline[0:0]
     2/13: $0\reg_wr_en[0:0]
     3/13: $0\ram_rd_addr[9:0]
     4/13: $0\ram_rd_en[0:0]
     5/13: $0\cop_ex_state[1:0]
     6/13: $0\write_data[15:0]
     7/13: $0\write_addr[15:0]
     8/13: $0\xr_wr_en[0:0]
     9/13: $0\rd_reg_save[0:0]
    10/13: $0\wait_for_v[0:0]
    11/13: $0\wait_hv_flag[0:0]
    12/13: $0\cop_IR[15:0]
    13/13: $0\cop_PC[9:0]
Creating decoders for process `\slim_copper.$proc$./copper_slim.sv:224$238'.
     1/1: $0\cop_RA[15:0]
Creating decoders for process `\slim_copper.$proc$./copper_slim.sv:199$233'.
     1/3: $0\cop_reset[0:0]
     2/3: $0\cop_run[0:0]
     3/3: $0\cop_en[0:0]
Creating decoders for process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
     1/372: $1$memwr$\bram$./coppermem.sv:58$8032_EN[15:0]$12689
     2/372: $1$memwr$\bram$./coppermem.sv:58$8032_DATA[15:0]$12688
     3/372: $1$memwr$\bram$./coppermem.sv:60$8033_EN[15:0]$12690
     4/372: $1$memwr$\bram$./coppermem.sv:58$8030_EN[15:0]$12671
     5/372: $1$memwr$\bram$./coppermem.sv:58$8030_DATA[15:0]$12670
     6/372: $1$memwr$\bram$./coppermem.sv:60$8031_EN[15:0]$12672
     7/372: $1$memwr$\bram$./coppermem.sv:58$8028_EN[15:0]$12653
     8/372: $1$memwr$\bram$./coppermem.sv:58$8028_DATA[15:0]$12652
     9/372: $1$memwr$\bram$./coppermem.sv:60$8029_EN[15:0]$12654
    10/372: $1$memwr$\bram$./coppermem.sv:58$8026_EN[15:0]$12635
    11/372: $1$memwr$\bram$./coppermem.sv:58$8026_DATA[15:0]$12634
    12/372: $1$memwr$\bram$./coppermem.sv:60$8027_EN[15:0]$12636
    13/372: $1$memwr$\bram$./coppermem.sv:58$8024_EN[15:0]$12617
    14/372: $1$memwr$\bram$./coppermem.sv:58$8024_DATA[15:0]$12616
    15/372: $1$memwr$\bram$./coppermem.sv:60$8025_EN[15:0]$12618
    16/372: $1$memwr$\bram$./coppermem.sv:58$8022_EN[15:0]$12599
    17/372: $1$memwr$\bram$./coppermem.sv:58$8022_DATA[15:0]$12598
    18/372: $1$memwr$\bram$./coppermem.sv:60$8023_EN[15:0]$12600
    19/372: $1$memwr$\bram$./coppermem.sv:58$8020_EN[15:0]$12581
    20/372: $1$memwr$\bram$./coppermem.sv:58$8020_DATA[15:0]$12580
    21/372: $1$memwr$\bram$./coppermem.sv:60$8021_EN[15:0]$12582
    22/372: $1$memwr$\bram$./coppermem.sv:58$8018_EN[15:0]$12563
    23/372: $1$memwr$\bram$./coppermem.sv:58$8018_DATA[15:0]$12562
    24/372: $1$memwr$\bram$./coppermem.sv:60$8019_EN[15:0]$12564
    25/372: $1$memwr$\bram$./coppermem.sv:58$8016_EN[15:0]$12545
    26/372: $1$memwr$\bram$./coppermem.sv:58$8016_DATA[15:0]$12544
    27/372: $1$memwr$\bram$./coppermem.sv:60$8017_EN[15:0]$12546
    28/372: $1$memwr$\bram$./coppermem.sv:58$8014_EN[15:0]$12527
    29/372: $1$memwr$\bram$./coppermem.sv:58$8014_DATA[15:0]$12526
    30/372: $1$memwr$\bram$./coppermem.sv:60$8015_EN[15:0]$12528
    31/372: $1$memwr$\bram$./coppermem.sv:58$8012_EN[15:0]$12509
    32/372: $1$memwr$\bram$./coppermem.sv:58$8012_DATA[15:0]$12508
    33/372: $1$memwr$\bram$./coppermem.sv:60$8013_EN[15:0]$12510
    34/372: $1$memwr$\bram$./coppermem.sv:58$8010_EN[15:0]$12491
    35/372: $1$memwr$\bram$./coppermem.sv:58$8010_DATA[15:0]$12490
    36/372: $1$memwr$\bram$./coppermem.sv:60$8011_EN[15:0]$12492
    37/372: $1$memwr$\bram$./coppermem.sv:58$8008_EN[15:0]$12473
    38/372: $1$memwr$\bram$./coppermem.sv:58$8008_DATA[15:0]$12472
    39/372: $1$memwr$\bram$./coppermem.sv:60$8009_EN[15:0]$12474
    40/372: $1$memwr$\bram$./coppermem.sv:58$8006_EN[15:0]$12455
    41/372: $1$memwr$\bram$./coppermem.sv:58$8006_DATA[15:0]$12454
    42/372: $1$memwr$\bram$./coppermem.sv:60$8007_EN[15:0]$12456
    43/372: $1$memwr$\bram$./coppermem.sv:58$8004_EN[15:0]$12437
    44/372: $1$memwr$\bram$./coppermem.sv:58$8004_DATA[15:0]$12436
    45/372: $1$memwr$\bram$./coppermem.sv:60$8005_EN[15:0]$12438
    46/372: $1$memwr$\bram$./coppermem.sv:58$8002_EN[15:0]$12419
    47/372: $1$memwr$\bram$./coppermem.sv:58$8002_DATA[15:0]$12418
    48/372: $1$memwr$\bram$./coppermem.sv:60$8003_EN[15:0]$12420
    49/372: $1$memwr$\bram$./coppermem.sv:58$8000_EN[15:0]$12401
    50/372: $1$memwr$\bram$./coppermem.sv:58$8000_DATA[15:0]$12400
    51/372: $1$memwr$\bram$./coppermem.sv:60$8001_EN[15:0]$12402
    52/372: $1$memwr$\bram$./coppermem.sv:58$7998_EN[15:0]$12383
    53/372: $1$memwr$\bram$./coppermem.sv:58$7998_DATA[15:0]$12382
    54/372: $1$memwr$\bram$./coppermem.sv:60$7999_EN[15:0]$12384
    55/372: $1$memwr$\bram$./coppermem.sv:58$7996_EN[15:0]$12365
    56/372: $1$memwr$\bram$./coppermem.sv:58$7996_DATA[15:0]$12364
    57/372: $1$memwr$\bram$./coppermem.sv:60$7997_EN[15:0]$12366
    58/372: $1$memwr$\bram$./coppermem.sv:58$7994_EN[15:0]$12347
    59/372: $1$memwr$\bram$./coppermem.sv:58$7994_DATA[15:0]$12346
    60/372: $1$memwr$\bram$./coppermem.sv:60$7995_EN[15:0]$12348
    61/372: $1$memwr$\bram$./coppermem.sv:58$7992_EN[15:0]$12329
    62/372: $1$memwr$\bram$./coppermem.sv:58$7992_DATA[15:0]$12328
    63/372: $1$memwr$\bram$./coppermem.sv:60$7993_EN[15:0]$12330
    64/372: $1$memwr$\bram$./coppermem.sv:58$7990_EN[15:0]$12311
    65/372: $1$memwr$\bram$./coppermem.sv:58$7990_DATA[15:0]$12310
    66/372: $1$memwr$\bram$./coppermem.sv:60$7991_EN[15:0]$12312
    67/372: $1$memwr$\bram$./coppermem.sv:58$7988_EN[15:0]$12293
    68/372: $1$memwr$\bram$./coppermem.sv:58$7988_DATA[15:0]$12292
    69/372: $1$memwr$\bram$./coppermem.sv:60$7989_EN[15:0]$12294
    70/372: $1$memwr$\bram$./coppermem.sv:58$7986_EN[15:0]$12275
    71/372: $1$memwr$\bram$./coppermem.sv:58$7986_DATA[15:0]$12274
    72/372: $1$memwr$\bram$./coppermem.sv:60$7987_EN[15:0]$12276
    73/372: $1$memwr$\bram$./coppermem.sv:58$7984_EN[15:0]$12257
    74/372: $1$memwr$\bram$./coppermem.sv:58$7984_DATA[15:0]$12256
    75/372: $1$memwr$\bram$./coppermem.sv:60$7985_EN[15:0]$12258
    76/372: $1$memwr$\bram$./coppermem.sv:58$7982_EN[15:0]$12239
    77/372: $1$memwr$\bram$./coppermem.sv:58$7982_DATA[15:0]$12238
    78/372: $1$memwr$\bram$./coppermem.sv:60$7983_EN[15:0]$12240
    79/372: $1$memwr$\bram$./coppermem.sv:58$7980_EN[15:0]$12221
    80/372: $1$memwr$\bram$./coppermem.sv:58$7980_DATA[15:0]$12220
    81/372: $1$memwr$\bram$./coppermem.sv:60$7981_EN[15:0]$12222
    82/372: $1$memwr$\bram$./coppermem.sv:58$7978_EN[15:0]$12203
    83/372: $1$memwr$\bram$./coppermem.sv:58$7978_DATA[15:0]$12202
    84/372: $1$memwr$\bram$./coppermem.sv:60$7979_EN[15:0]$12204
    85/372: $1$memwr$\bram$./coppermem.sv:58$7976_EN[15:0]$12185
    86/372: $1$memwr$\bram$./coppermem.sv:58$7976_DATA[15:0]$12184
    87/372: $1$memwr$\bram$./coppermem.sv:60$7977_EN[15:0]$12186
    88/372: $1$memwr$\bram$./coppermem.sv:58$7974_EN[15:0]$12167
    89/372: $1$memwr$\bram$./coppermem.sv:58$7974_DATA[15:0]$12166
    90/372: $1$memwr$\bram$./coppermem.sv:60$7975_EN[15:0]$12168
    91/372: $1$memwr$\bram$./coppermem.sv:58$7972_EN[15:0]$12149
    92/372: $1$memwr$\bram$./coppermem.sv:58$7972_DATA[15:0]$12148
    93/372: $1$memwr$\bram$./coppermem.sv:60$7973_EN[15:0]$12150
    94/372: $1$memwr$\bram$./coppermem.sv:58$7970_EN[15:0]$12131
    95/372: $1$memwr$\bram$./coppermem.sv:58$7970_DATA[15:0]$12130
    96/372: $1$memwr$\bram$./coppermem.sv:60$7971_EN[15:0]$12132
    97/372: $1$memwr$\bram$./coppermem.sv:58$7968_EN[15:0]$12113
    98/372: $1$memwr$\bram$./coppermem.sv:58$7968_DATA[15:0]$12112
    99/372: $1$memwr$\bram$./coppermem.sv:60$7969_EN[15:0]$12114
   100/372: $1$memwr$\bram$./coppermem.sv:58$7966_EN[15:0]$12095
   101/372: $1$memwr$\bram$./coppermem.sv:58$7966_DATA[15:0]$12094
   102/372: $1$memwr$\bram$./coppermem.sv:60$7967_EN[15:0]$12096
   103/372: $1$memwr$\bram$./coppermem.sv:58$7964_EN[15:0]$12077
   104/372: $1$memwr$\bram$./coppermem.sv:58$7964_DATA[15:0]$12076
   105/372: $1$memwr$\bram$./coppermem.sv:60$7965_EN[15:0]$12078
   106/372: $1$memwr$\bram$./coppermem.sv:58$7962_EN[15:0]$12059
   107/372: $1$memwr$\bram$./coppermem.sv:58$7962_DATA[15:0]$12058
   108/372: $1$memwr$\bram$./coppermem.sv:60$7963_EN[15:0]$12060
   109/372: $1$memwr$\bram$./coppermem.sv:58$7960_EN[15:0]$12041
   110/372: $1$memwr$\bram$./coppermem.sv:58$7960_DATA[15:0]$12040
   111/372: $1$memwr$\bram$./coppermem.sv:60$7961_EN[15:0]$12042
   112/372: $1$memwr$\bram$./coppermem.sv:58$7958_EN[15:0]$12023
   113/372: $1$memwr$\bram$./coppermem.sv:58$7958_DATA[15:0]$12022
   114/372: $1$memwr$\bram$./coppermem.sv:60$7959_EN[15:0]$12024
   115/372: $1$memwr$\bram$./coppermem.sv:58$7956_EN[15:0]$12005
   116/372: $1$memwr$\bram$./coppermem.sv:58$7956_DATA[15:0]$12004
   117/372: $1$memwr$\bram$./coppermem.sv:60$7957_EN[15:0]$12006
   118/372: $1$memwr$\bram$./coppermem.sv:58$7954_EN[15:0]$11987
   119/372: $1$memwr$\bram$./coppermem.sv:58$7954_DATA[15:0]$11986
   120/372: $1$memwr$\bram$./coppermem.sv:60$7955_EN[15:0]$11988
   121/372: $1$memwr$\bram$./coppermem.sv:58$7952_EN[15:0]$11969
   122/372: $1$memwr$\bram$./coppermem.sv:58$7952_DATA[15:0]$11968
   123/372: $1$memwr$\bram$./coppermem.sv:60$7953_EN[15:0]$11970
   124/372: $1$memwr$\bram$./coppermem.sv:58$7950_EN[15:0]$11951
   125/372: $1$memwr$\bram$./coppermem.sv:58$7950_DATA[15:0]$11950
   126/372: $1$memwr$\bram$./coppermem.sv:60$7951_EN[15:0]$11952
   127/372: $1$memwr$\bram$./coppermem.sv:58$7948_EN[15:0]$11933
   128/372: $1$memwr$\bram$./coppermem.sv:58$7948_DATA[15:0]$11932
   129/372: $1$memwr$\bram$./coppermem.sv:60$7949_EN[15:0]$11934
   130/372: $1$memwr$\bram$./coppermem.sv:58$7946_EN[15:0]$11915
   131/372: $1$memwr$\bram$./coppermem.sv:58$7946_DATA[15:0]$11914
   132/372: $1$memwr$\bram$./coppermem.sv:60$7947_EN[15:0]$11916
   133/372: $1$memwr$\bram$./coppermem.sv:58$7944_EN[15:0]$11897
   134/372: $1$memwr$\bram$./coppermem.sv:58$7944_DATA[15:0]$11896
   135/372: $1$memwr$\bram$./coppermem.sv:60$7945_EN[15:0]$11898
   136/372: $1$memwr$\bram$./coppermem.sv:58$7942_EN[15:0]$11879
   137/372: $1$memwr$\bram$./coppermem.sv:58$7942_DATA[15:0]$11878
   138/372: $1$memwr$\bram$./coppermem.sv:60$7943_EN[15:0]$11880
   139/372: $1$memwr$\bram$./coppermem.sv:58$7940_EN[15:0]$11861
   140/372: $1$memwr$\bram$./coppermem.sv:58$7940_DATA[15:0]$11860
   141/372: $1$memwr$\bram$./coppermem.sv:60$7941_EN[15:0]$11862
   142/372: $1$memwr$\bram$./coppermem.sv:58$7938_EN[15:0]$11843
   143/372: $1$memwr$\bram$./coppermem.sv:58$7938_DATA[15:0]$11842
   144/372: $1$memwr$\bram$./coppermem.sv:60$7939_EN[15:0]$11844
   145/372: $1$memwr$\bram$./coppermem.sv:58$7936_EN[15:0]$11825
   146/372: $1$memwr$\bram$./coppermem.sv:58$7936_DATA[15:0]$11824
   147/372: $1$memwr$\bram$./coppermem.sv:60$7937_EN[15:0]$11826
   148/372: $1$memwr$\bram$./coppermem.sv:58$7934_EN[15:0]$11807
   149/372: $1$memwr$\bram$./coppermem.sv:58$7934_DATA[15:0]$11806
   150/372: $1$memwr$\bram$./coppermem.sv:60$7935_EN[15:0]$11808
   151/372: $1$memwr$\bram$./coppermem.sv:58$7932_EN[15:0]$11789
   152/372: $1$memwr$\bram$./coppermem.sv:58$7932_DATA[15:0]$11788
   153/372: $1$memwr$\bram$./coppermem.sv:60$7933_EN[15:0]$11790
   154/372: $1$memwr$\bram$./coppermem.sv:58$7930_EN[15:0]$11771
   155/372: $1$memwr$\bram$./coppermem.sv:58$7930_DATA[15:0]$11770
   156/372: $1$memwr$\bram$./coppermem.sv:60$7931_EN[15:0]$11772
   157/372: $1$memwr$\bram$./coppermem.sv:58$7928_EN[15:0]$11753
   158/372: $1$memwr$\bram$./coppermem.sv:58$7928_DATA[15:0]$11752
   159/372: $1$memwr$\bram$./coppermem.sv:60$7929_EN[15:0]$11754
   160/372: $1$memwr$\bram$./coppermem.sv:58$7926_EN[15:0]$11735
   161/372: $1$memwr$\bram$./coppermem.sv:58$7926_DATA[15:0]$11734
   162/372: $1$memwr$\bram$./coppermem.sv:60$7927_EN[15:0]$11736
   163/372: $1$memwr$\bram$./coppermem.sv:58$7924_EN[15:0]$11717
   164/372: $1$memwr$\bram$./coppermem.sv:58$7924_DATA[15:0]$11716
   165/372: $1$memwr$\bram$./coppermem.sv:60$7925_EN[15:0]$11718
   166/372: $1$memwr$\bram$./coppermem.sv:58$7922_EN[15:0]$11699
   167/372: $1$memwr$\bram$./coppermem.sv:58$7922_DATA[15:0]$11698
   168/372: $1$memwr$\bram$./coppermem.sv:60$7923_EN[15:0]$11700
   169/372: $1$memwr$\bram$./coppermem.sv:58$7920_EN[15:0]$11681
   170/372: $1$memwr$\bram$./coppermem.sv:58$7920_DATA[15:0]$11680
   171/372: $1$memwr$\bram$./coppermem.sv:60$7921_EN[15:0]$11682
   172/372: $1$memwr$\bram$./coppermem.sv:58$7918_EN[15:0]$11663
   173/372: $1$memwr$\bram$./coppermem.sv:58$7918_DATA[15:0]$11662
   174/372: $1$memwr$\bram$./coppermem.sv:60$7919_EN[15:0]$11664
   175/372: $1$memwr$\bram$./coppermem.sv:58$7916_EN[15:0]$11645
   176/372: $1$memwr$\bram$./coppermem.sv:58$7916_DATA[15:0]$11644
   177/372: $1$memwr$\bram$./coppermem.sv:60$7917_EN[15:0]$11646
   178/372: $1$memwr$\bram$./coppermem.sv:58$7914_EN[15:0]$11627
   179/372: $1$memwr$\bram$./coppermem.sv:58$7914_DATA[15:0]$11626
   180/372: $1$memwr$\bram$./coppermem.sv:60$7915_EN[15:0]$11628
   181/372: $1$memwr$\bram$./coppermem.sv:58$7912_EN[15:0]$11609
   182/372: $1$memwr$\bram$./coppermem.sv:58$7912_DATA[15:0]$11608
   183/372: $1$memwr$\bram$./coppermem.sv:60$7913_EN[15:0]$11610
   184/372: $1$memwr$\bram$./coppermem.sv:58$7910_EN[15:0]$11591
   185/372: $1$memwr$\bram$./coppermem.sv:58$7910_DATA[15:0]$11590
   186/372: $1$memwr$\bram$./coppermem.sv:60$7911_EN[15:0]$11592
   187/372: $1$memwr$\bram$./coppermem.sv:58$7908_EN[15:0]$11573
   188/372: $1$memwr$\bram$./coppermem.sv:58$7908_DATA[15:0]$11572
   189/372: $1$memwr$\bram$./coppermem.sv:60$7909_EN[15:0]$11574
   190/372: $1$memwr$\bram$./coppermem.sv:58$7906_EN[15:0]$11555
   191/372: $1$memwr$\bram$./coppermem.sv:58$7906_DATA[15:0]$11554
   192/372: $1$memwr$\bram$./coppermem.sv:60$7907_EN[15:0]$11556
   193/372: $1$memwr$\bram$./coppermem.sv:58$7904_EN[15:0]$11537
   194/372: $1$memwr$\bram$./coppermem.sv:58$7904_DATA[15:0]$11536
   195/372: $1$memwr$\bram$./coppermem.sv:60$7905_EN[15:0]$11538
   196/372: $1$memwr$\bram$./coppermem.sv:58$7902_EN[15:0]$11519
   197/372: $1$memwr$\bram$./coppermem.sv:58$7902_DATA[15:0]$11518
   198/372: $1$memwr$\bram$./coppermem.sv:60$7903_EN[15:0]$11520
   199/372: $1$memwr$\bram$./coppermem.sv:58$7900_EN[15:0]$11501
   200/372: $1$memwr$\bram$./coppermem.sv:58$7900_DATA[15:0]$11500
   201/372: $1$memwr$\bram$./coppermem.sv:60$7901_EN[15:0]$11502
   202/372: $1$memwr$\bram$./coppermem.sv:58$7898_EN[15:0]$11483
   203/372: $1$memwr$\bram$./coppermem.sv:58$7898_DATA[15:0]$11482
   204/372: $1$memwr$\bram$./coppermem.sv:60$7899_EN[15:0]$11484
   205/372: $1$memwr$\bram$./coppermem.sv:58$7896_EN[15:0]$11465
   206/372: $1$memwr$\bram$./coppermem.sv:58$7896_DATA[15:0]$11464
   207/372: $1$memwr$\bram$./coppermem.sv:60$7897_EN[15:0]$11466
   208/372: $1$memwr$\bram$./coppermem.sv:58$7894_EN[15:0]$11447
   209/372: $1$memwr$\bram$./coppermem.sv:58$7894_DATA[15:0]$11446
   210/372: $1$memwr$\bram$./coppermem.sv:60$7895_EN[15:0]$11448
   211/372: $1$memwr$\bram$./coppermem.sv:58$7892_EN[15:0]$11429
   212/372: $1$memwr$\bram$./coppermem.sv:58$7892_DATA[15:0]$11428
   213/372: $1$memwr$\bram$./coppermem.sv:60$7893_EN[15:0]$11430
   214/372: $1$memwr$\bram$./coppermem.sv:58$7890_EN[15:0]$11411
   215/372: $1$memwr$\bram$./coppermem.sv:58$7890_DATA[15:0]$11410
   216/372: $1$memwr$\bram$./coppermem.sv:60$7891_EN[15:0]$11412
   217/372: $1$memwr$\bram$./coppermem.sv:58$7888_EN[15:0]$11393
   218/372: $1$memwr$\bram$./coppermem.sv:58$7888_DATA[15:0]$11392
   219/372: $1$memwr$\bram$./coppermem.sv:60$7889_EN[15:0]$11394
   220/372: $1$memwr$\bram$./coppermem.sv:58$7886_EN[15:0]$11375
   221/372: $1$memwr$\bram$./coppermem.sv:58$7886_DATA[15:0]$11374
   222/372: $1$memwr$\bram$./coppermem.sv:60$7887_EN[15:0]$11376
   223/372: $1$memwr$\bram$./coppermem.sv:58$7884_EN[15:0]$11357
   224/372: $1$memwr$\bram$./coppermem.sv:58$7884_DATA[15:0]$11356
   225/372: $1$memwr$\bram$./coppermem.sv:60$7885_EN[15:0]$11358
   226/372: $1$memwr$\bram$./coppermem.sv:58$7882_EN[15:0]$11339
   227/372: $1$memwr$\bram$./coppermem.sv:58$7882_DATA[15:0]$11338
   228/372: $1$memwr$\bram$./coppermem.sv:60$7883_EN[15:0]$11340
   229/372: $1$memwr$\bram$./coppermem.sv:58$7880_EN[15:0]$11321
   230/372: $1$memwr$\bram$./coppermem.sv:58$7880_DATA[15:0]$11320
   231/372: $1$memwr$\bram$./coppermem.sv:60$7881_EN[15:0]$11322
   232/372: $1$memwr$\bram$./coppermem.sv:58$7878_EN[15:0]$11303
   233/372: $1$memwr$\bram$./coppermem.sv:58$7878_DATA[15:0]$11302
   234/372: $1$memwr$\bram$./coppermem.sv:60$7879_EN[15:0]$11304
   235/372: $1$memwr$\bram$./coppermem.sv:58$7876_EN[15:0]$11285
   236/372: $1$memwr$\bram$./coppermem.sv:58$7876_DATA[15:0]$11284
   237/372: $1$memwr$\bram$./coppermem.sv:60$7877_EN[15:0]$11286
   238/372: $1$memwr$\bram$./coppermem.sv:58$7874_EN[15:0]$11267
   239/372: $1$memwr$\bram$./coppermem.sv:58$7874_DATA[15:0]$11266
   240/372: $1$memwr$\bram$./coppermem.sv:60$7875_EN[15:0]$11268
   241/372: $1$memwr$\bram$./coppermem.sv:58$7872_EN[15:0]$11249
   242/372: $1$memwr$\bram$./coppermem.sv:58$7872_DATA[15:0]$11248
   243/372: $1$memwr$\bram$./coppermem.sv:60$7873_EN[15:0]$11250
   244/372: $1$memwr$\bram$./coppermem.sv:58$7870_EN[15:0]$11231
   245/372: $1$memwr$\bram$./coppermem.sv:58$7870_DATA[15:0]$11230
   246/372: $1$memwr$\bram$./coppermem.sv:60$7871_EN[15:0]$11232
   247/372: $1$memwr$\bram$./coppermem.sv:58$7868_EN[15:0]$11213
   248/372: $1$memwr$\bram$./coppermem.sv:58$7868_DATA[15:0]$11212
   249/372: $1$memwr$\bram$./coppermem.sv:60$7869_EN[15:0]$11214
   250/372: $1$memwr$\bram$./coppermem.sv:58$7866_EN[15:0]$11195
   251/372: $1$memwr$\bram$./coppermem.sv:58$7866_DATA[15:0]$11194
   252/372: $1$memwr$\bram$./coppermem.sv:60$7867_EN[15:0]$11196
   253/372: $1$memwr$\bram$./coppermem.sv:58$7864_EN[15:0]$11177
   254/372: $1$memwr$\bram$./coppermem.sv:58$7864_DATA[15:0]$11176
   255/372: $1$memwr$\bram$./coppermem.sv:60$7865_EN[15:0]$11178
   256/372: $1$memwr$\bram$./coppermem.sv:58$7862_EN[15:0]$11159
   257/372: $1$memwr$\bram$./coppermem.sv:58$7862_DATA[15:0]$11158
   258/372: $1$memwr$\bram$./coppermem.sv:60$7863_EN[15:0]$11160
   259/372: $1$memwr$\bram$./coppermem.sv:58$7860_EN[15:0]$11141
   260/372: $1$memwr$\bram$./coppermem.sv:58$7860_DATA[15:0]$11140
   261/372: $1$memwr$\bram$./coppermem.sv:60$7861_EN[15:0]$11142
   262/372: $1$memwr$\bram$./coppermem.sv:58$7858_EN[15:0]$11123
   263/372: $1$memwr$\bram$./coppermem.sv:58$7858_DATA[15:0]$11122
   264/372: $1$memwr$\bram$./coppermem.sv:60$7859_EN[15:0]$11124
   265/372: $1$memwr$\bram$./coppermem.sv:58$7856_EN[15:0]$11105
   266/372: $1$memwr$\bram$./coppermem.sv:58$7856_DATA[15:0]$11104
   267/372: $1$memwr$\bram$./coppermem.sv:60$7857_EN[15:0]$11106
   268/372: $1$memwr$\bram$./coppermem.sv:58$7854_EN[15:0]$11087
   269/372: $1$memwr$\bram$./coppermem.sv:58$7854_DATA[15:0]$11086
   270/372: $1$memwr$\bram$./coppermem.sv:60$7855_EN[15:0]$11088
   271/372: $1$memwr$\bram$./coppermem.sv:58$7852_EN[15:0]$11069
   272/372: $1$memwr$\bram$./coppermem.sv:58$7852_DATA[15:0]$11068
   273/372: $1$memwr$\bram$./coppermem.sv:60$7853_EN[15:0]$11070
   274/372: $1$memwr$\bram$./coppermem.sv:58$7850_EN[15:0]$11051
   275/372: $1$memwr$\bram$./coppermem.sv:58$7850_DATA[15:0]$11050
   276/372: $1$memwr$\bram$./coppermem.sv:60$7851_EN[15:0]$11052
   277/372: $1$memwr$\bram$./coppermem.sv:58$7848_EN[15:0]$11033
   278/372: $1$memwr$\bram$./coppermem.sv:58$7848_DATA[15:0]$11032
   279/372: $1$memwr$\bram$./coppermem.sv:60$7849_EN[15:0]$11034
   280/372: $1$memwr$\bram$./coppermem.sv:58$7846_EN[15:0]$11015
   281/372: $1$memwr$\bram$./coppermem.sv:58$7846_DATA[15:0]$11014
   282/372: $1$memwr$\bram$./coppermem.sv:60$7847_EN[15:0]$11016
   283/372: $1$memwr$\bram$./coppermem.sv:58$7844_EN[15:0]$10997
   284/372: $1$memwr$\bram$./coppermem.sv:58$7844_DATA[15:0]$10996
   285/372: $1$memwr$\bram$./coppermem.sv:60$7845_EN[15:0]$10998
   286/372: $1$memwr$\bram$./coppermem.sv:58$7842_EN[15:0]$10979
   287/372: $1$memwr$\bram$./coppermem.sv:58$7842_DATA[15:0]$10978
   288/372: $1$memwr$\bram$./coppermem.sv:60$7843_EN[15:0]$10980
   289/372: $1$memwr$\bram$./coppermem.sv:58$7840_EN[15:0]$10961
   290/372: $1$memwr$\bram$./coppermem.sv:58$7840_DATA[15:0]$10960
   291/372: $1$memwr$\bram$./coppermem.sv:60$7841_EN[15:0]$10962
   292/372: $1$memwr$\bram$./coppermem.sv:58$7838_EN[15:0]$10943
   293/372: $1$memwr$\bram$./coppermem.sv:58$7838_DATA[15:0]$10942
   294/372: $1$memwr$\bram$./coppermem.sv:60$7839_EN[15:0]$10944
   295/372: $1$memwr$\bram$./coppermem.sv:58$7836_EN[15:0]$10925
   296/372: $1$memwr$\bram$./coppermem.sv:58$7836_DATA[15:0]$10924
   297/372: $1$memwr$\bram$./coppermem.sv:60$7837_EN[15:0]$10926
   298/372: $1$memwr$\bram$./coppermem.sv:58$7834_EN[15:0]$10907
   299/372: $1$memwr$\bram$./coppermem.sv:58$7834_DATA[15:0]$10906
   300/372: $1$memwr$\bram$./coppermem.sv:60$7835_EN[15:0]$10908
   301/372: $1$memwr$\bram$./coppermem.sv:58$7832_EN[15:0]$10889
   302/372: $1$memwr$\bram$./coppermem.sv:58$7832_DATA[15:0]$10888
   303/372: $1$memwr$\bram$./coppermem.sv:60$7833_EN[15:0]$10890
   304/372: $1$memwr$\bram$./coppermem.sv:58$7830_EN[15:0]$10871
   305/372: $1$memwr$\bram$./coppermem.sv:58$7830_DATA[15:0]$10870
   306/372: $1$memwr$\bram$./coppermem.sv:60$7831_EN[15:0]$10872
   307/372: $1$memwr$\bram$./coppermem.sv:58$7828_EN[15:0]$10853
   308/372: $1$memwr$\bram$./coppermem.sv:58$7828_DATA[15:0]$10852
   309/372: $1$memwr$\bram$./coppermem.sv:60$7829_EN[15:0]$10854
   310/372: $1$memwr$\bram$./coppermem.sv:58$7826_EN[15:0]$10835
   311/372: $1$memwr$\bram$./coppermem.sv:58$7826_DATA[15:0]$10834
   312/372: $1$memwr$\bram$./coppermem.sv:60$7827_EN[15:0]$10836
   313/372: $1$memwr$\bram$./coppermem.sv:58$7824_EN[15:0]$10817
   314/372: $1$memwr$\bram$./coppermem.sv:58$7824_DATA[15:0]$10816
   315/372: $1$memwr$\bram$./coppermem.sv:60$7825_EN[15:0]$10818
   316/372: $1$memwr$\bram$./coppermem.sv:58$7822_EN[15:0]$10799
   317/372: $1$memwr$\bram$./coppermem.sv:58$7822_DATA[15:0]$10798
   318/372: $1$memwr$\bram$./coppermem.sv:60$7823_EN[15:0]$10800
   319/372: $1$memwr$\bram$./coppermem.sv:58$7820_EN[15:0]$10781
   320/372: $1$memwr$\bram$./coppermem.sv:58$7820_DATA[15:0]$10780
   321/372: $1$memwr$\bram$./coppermem.sv:60$7821_EN[15:0]$10782
   322/372: $1$memwr$\bram$./coppermem.sv:58$7818_EN[15:0]$10763
   323/372: $1$memwr$\bram$./coppermem.sv:58$7818_DATA[15:0]$10762
   324/372: $1$memwr$\bram$./coppermem.sv:60$7819_EN[15:0]$10764
   325/372: $1$memwr$\bram$./coppermem.sv:58$7816_EN[15:0]$10745
   326/372: $1$memwr$\bram$./coppermem.sv:58$7816_DATA[15:0]$10744
   327/372: $1$memwr$\bram$./coppermem.sv:60$7817_EN[15:0]$10746
   328/372: $1$memwr$\bram$./coppermem.sv:58$7814_EN[15:0]$10727
   329/372: $1$memwr$\bram$./coppermem.sv:58$7814_DATA[15:0]$10726
   330/372: $1$memwr$\bram$./coppermem.sv:60$7815_EN[15:0]$10728
   331/372: $1$memwr$\bram$./coppermem.sv:58$7812_EN[15:0]$10709
   332/372: $1$memwr$\bram$./coppermem.sv:58$7812_DATA[15:0]$10708
   333/372: $1$memwr$\bram$./coppermem.sv:60$7813_EN[15:0]$10710
   334/372: $1$memwr$\bram$./coppermem.sv:58$7810_EN[15:0]$10691
   335/372: $1$memwr$\bram$./coppermem.sv:58$7810_DATA[15:0]$10690
   336/372: $1$memwr$\bram$./coppermem.sv:60$7811_EN[15:0]$10692
   337/372: $1$memwr$\bram$./coppermem.sv:58$7808_EN[15:0]$10673
   338/372: $1$memwr$\bram$./coppermem.sv:58$7808_DATA[15:0]$10672
   339/372: $1$memwr$\bram$./coppermem.sv:60$7809_EN[15:0]$10674
   340/372: $1$memwr$\bram$./coppermem.sv:58$7806_EN[15:0]$10655
   341/372: $1$memwr$\bram$./coppermem.sv:58$7806_DATA[15:0]$10654
   342/372: $1$memwr$\bram$./coppermem.sv:60$7807_EN[15:0]$10656
   343/372: $1$memwr$\bram$./coppermem.sv:58$7804_EN[15:0]$10637
   344/372: $1$memwr$\bram$./coppermem.sv:58$7804_DATA[15:0]$10636
   345/372: $1$memwr$\bram$./coppermem.sv:60$7805_EN[15:0]$10638
   346/372: $1$memwr$\bram$./coppermem.sv:58$7802_EN[15:0]$10619
   347/372: $1$memwr$\bram$./coppermem.sv:58$7802_DATA[15:0]$10618
   348/372: $1$memwr$\bram$./coppermem.sv:60$7803_EN[15:0]$10620
   349/372: $1$memwr$\bram$./coppermem.sv:58$7800_EN[15:0]$10601
   350/372: $1$memwr$\bram$./coppermem.sv:58$7800_DATA[15:0]$10600
   351/372: $1$memwr$\bram$./coppermem.sv:60$7801_EN[15:0]$10602
   352/372: $1$memwr$\bram$./coppermem.sv:58$7798_EN[15:0]$10583
   353/372: $1$memwr$\bram$./coppermem.sv:58$7798_DATA[15:0]$10582
   354/372: $1$memwr$\bram$./coppermem.sv:60$7799_EN[15:0]$10584
   355/372: $1$memwr$\bram$./coppermem.sv:58$7796_EN[15:0]$10565
   356/372: $1$memwr$\bram$./coppermem.sv:58$7796_DATA[15:0]$10564
   357/372: $1$memwr$\bram$./coppermem.sv:60$7797_EN[15:0]$10566
   358/372: $1$memwr$\bram$./coppermem.sv:58$7794_EN[15:0]$10547
   359/372: $1$memwr$\bram$./coppermem.sv:58$7794_DATA[15:0]$10546
   360/372: $1$memwr$\bram$./coppermem.sv:60$7795_EN[15:0]$10548
   361/372: $1$memwr$\bram$./coppermem.sv:58$7792_EN[15:0]$10529
   362/372: $1$memwr$\bram$./coppermem.sv:58$7792_DATA[15:0]$10528
   363/372: $1$memwr$\bram$./coppermem.sv:60$7793_EN[15:0]$10530
   364/372: $1$memwr$\bram$./coppermem.sv:58$7790_EN[15:0]$10511
   365/372: $1$memwr$\bram$./coppermem.sv:58$7790_DATA[15:0]$10510
   366/372: $1$memwr$\bram$./coppermem.sv:60$7791_EN[15:0]$10512
   367/372: $1$memwr$\bram$./coppermem.sv:58$7788_EN[15:0]$10493
   368/372: $1$memwr$\bram$./coppermem.sv:58$7788_DATA[15:0]$10492
   369/372: $1$memwr$\bram$./coppermem.sv:60$7789_EN[15:0]$10494
   370/372: $1$memwr$\bram$./coppermem.sv:58$7786_EN[15:0]$10475
   371/372: $1$memwr$\bram$./coppermem.sv:58$7786_DATA[15:0]$10474
   372/372: $1$memwr$\bram$./coppermem.sv:60$7787_EN[15:0]$10476
Creating decoders for process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:78$8046'.
Creating decoders for process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:72$8039'.
     1/3: $1$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8045
     2/3: $1$memwr$\bram$./coppermem.sv:74$8038_DATA[15:0]$8044
     3/3: $1$memwr$\bram$./coppermem.sv:74$8038_ADDR[9:0]$8043
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:81$214'.
     1/5: $0\bytedata_o[7:0]
     2/5: $0\bytesel_o[0:0]
     3/5: $0\reg_num_o[3:0]
     4/5: $0\read_strobe_o[0:0]
     5/5: $0\write_strobe_o[0:0]
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:47$213'.
     1/12: $0\data[7:0]
     2/12: $0\data_ff0[7:0]
     3/12: $0\reg_num[3:0]
     4/12: $0\reg_num_ff0[3:0]
     5/12: $0\bytesel[0:0]
     6/12: $0\bytesel_ff0[0:0]
     7/12: $0\rd_nwr[0:0]
     8/12: $0\rd_nwr_ff0[0:0]
     9/12: $0\cs_n_last[0:0]
    10/12: $0\cs_n[0:0]
    11/12: $0\cs_n_ff1[0:0]
    12/12: $0\cs_n_ff0[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
     1/34: $7\blit_state_next[2:0]
     2/34: $6\blit_state_next[2:0]
     3/34: $2\blit_done_intr_next[0:0]
     4/34: $5\blit_state_next[2:0]
     5/34: $4\blit_addr_next[15:0]
     6/34: $4\blit_wr_next[0:0]
     7/34: $4\blit_vram_sel_next[0:0]
     8/34: $4\blit_state_next[2:0]
     9/34: $3\blit_wr_next[0:0]
    10/34: $3\blit_vram_sel_next[0:0]
    11/34: $3\blit_addr_next[15:0]
    12/34: $2\shifter$func$./blitter_slim.sv:353$147.$result[15:0]$196
    13/34: $3\blit_state_next[2:0]
    14/34: $2\blit_addr_next[15:0]
    15/34: $2\blit_wr_next[0:0]
    16/34: $2\blit_vram_sel_next[0:0]
    17/34: $2\blit_state_next[2:0]
    18/34: $1\blit_state_next[2:0]
    19/34: $1\shifter$func$./blitter_slim.sv:353$147.prev_word[11:0]$192
    20/34: $1\shifter$func$./blitter_slim.sv:353$147.data_word[15:0]$191
    21/34: $1\shifter$func$./blitter_slim.sv:353$147.shift_amount[1:0]$190
    22/34: $1\shifter$func$./blitter_slim.sv:353$147.$result[15:0]$189
    23/34: $1\blit_done_intr_next[0:0]
    24/34: $1\blit_f_mask_next[3:0]
    25/34: $1\blit_count_next[16:0]
    26/34: $1\blit_lines_next[15:0]
    27/34: $1\last_S_next[11:0]
    28/34: $1\val_S_next[15:0]
    29/34: $1\blit_dst_D_next[15:0]
    30/34: $1\blit_src_S_next[15:0]
    31/34: $1\blit_addr_next[15:0]
    32/34: $1\blit_wr_next[0:0]
    33/34: $1\blit_vram_sel_next[0:0]
    34/34: $1\blit_setup[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
     1/24: $0\blit_state[2:0]
     2/24: $0\blit_addr[15:0]
     3/24: $0\blit_wr[0:0]
     4/24: $0\blit_vram_sel[0:0]
     5/24: $0\blit_done_intr[0:0]
     6/24: $0\blit_f_mask[3:0]
     7/24: $0\last_S[11:0]
     8/24: $0\val_S[15:0]
     9/24: $0\blit_count[16:0]
    10/24: $0\blit_words[15:0]
    11/24: $0\blit_lines[15:0]
    12/24: $0\blit_dst_D[15:0]
    13/24: $0\blit_src_S[15:0]
    14/24: $0\blit_val_CX[15:0]
    15/24: $0\blit_val_CA[15:0]
    16/24: $0\blit_mod_D[15:0]
    17/24: $0\blit_mod_S[15:0]
    18/24: $0\blit_shift_l_mask[3:0]
    19/24: $0\blit_shift_f_mask[3:0]
    20/24: $0\blit_shift_amount[1:0]
    21/24: $0\blit_ctrl_transp_T[7:0]
    22/24: $0\blit_ctrl_transp_8b[0:0]
    23/24: $0\blit_ctrl_transp[0:0]
    24/24: $0\blit_ctrl_S_const[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
     1/16: $0\xreg_blit_queued[0:0]
     2/16: $0\xreg_words[15:0]
     3/16: $0\xreg_lines[15:0]
     4/16: $0\xreg_dst_D[15:0]
     5/16: $0\xreg_mod_D[15:0]
     6/16: $0\xreg_val_CX[15:0]
     7/16: $0\xreg_val_CA[15:0]
     8/16: $0\xreg_src_S[15:0]
     9/16: $0\xreg_mod_S[15:0]
    10/16: $0\xreg_shift_l_mask[3:0]
    11/16: $0\xreg_shift_f_mask[3:0]
    12/16: $0\xreg_shift_amount[1:0]
    13/16: $0\xreg_ctrl_transp_T[7:0]
    14/16: $0\xreg_ctrl_transp_8b[0:0]
    15/16: $0\xreg_ctrl_transp[0:0]
    16/16: $0\xreg_ctrl_S_const[0:0]
Creating decoders for process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:29$6754'.
     1/2: $0\pulse_o[0:0]
     2/2: $0\accumulator[8:0]
Creating decoders for process `\audio_mixer.$proc$./audio_mixer.sv:289$6888'.
Creating decoders for process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
     1/7: $0\mix_chan[2:0]
     2/7: $0\mix_clr[0:0]
     3/7: $0\output_r[7:0]
     4/7: $0\output_l[7:0]
     5/7: $0\vol_r_temp[7:0]
     6/7: $0\vol_l_temp[7:0]
     7/7: $0\mix_val_temp[7:0]
Creating decoders for process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
     1/78: $15$lookahead\chan_buff_ok$6769[3:0]$6847
     2/78: $3$bitselwrite$data$./audio_mixer.sv:219$6760[3:0]$6844
     3/78: $3$bitselwrite$mask$./audio_mixer.sv:219$6759[3:0]$6843
     4/78: $3$bitselwrite$sel$./audio_mixer.sv:219$6761[1:0]$6845
     5/78: $3$lookahead\chan_buff$6768[63:0]$6846
     6/78: $3$bitselwrite$data$./audio_mixer.sv:218$6757[63:0]$6841
     7/78: $3$bitselwrite$mask$./audio_mixer.sv:218$6756[63:0]$6840
     8/78: $3$bitselwrite$sel$./audio_mixer.sv:218$6758[31:0]$6842
     9/78: $14$lookahead\chan_buff_ok$6769[3:0]$6832
    10/78: $2$lookahead\chan_buff$6768[63:0]$6831
    11/78: $2$bitselwrite$sel$./audio_mixer.sv:219$6761[1:0]$6830
    12/78: $2$bitselwrite$data$./audio_mixer.sv:219$6760[3:0]$6829
    13/78: $2$bitselwrite$mask$./audio_mixer.sv:219$6759[3:0]$6828
    14/78: $2$bitselwrite$sel$./audio_mixer.sv:218$6758[31:0]$6827
    15/78: $2$bitselwrite$data$./audio_mixer.sv:218$6757[63:0]$6826
    16/78: $2$bitselwrite$mask$./audio_mixer.sv:218$6756[63:0]$6825
    17/78: $13$lookahead\chan_buff_ok$6769[3:3]$6823
    18/78: $0\chan_period[63:0] [63]
    19/78: $0\chan_period[63:0] [62:48]
    20/78: $0\chan_length[63:0] [62:48]
    21/78: $11$lookahead\chan_buff_ok$6769[3:3]$6817
    22/78: $10$lookahead\chan_buff_ok$6769[2:2]$6814
    23/78: $0\chan_period[63:0] [47]
    24/78: $0\chan_period[63:0] [46:32]
    25/78: $0\chan_length[63:0] [46:32]
    26/78: $12$lookahead\chan_buff_ok$6769[3:3]$6820
    27/78: $0\chan_addr[63:0] [47:32]
    28/78: $0\chan_tile[3:0] [2]
    29/78: $8$lookahead\chan_buff_ok$6769[2:2]$6808
    30/78: $0\chan_val[31:0] [31:24]
    31/78: $0\chan_val[31:0] [23:16]
    32/78: $0\chan_2nd[3:0] [2]
    33/78: $0\chan_period[63:0] [31]
    34/78: $0\chan_period[63:0] [30:16]
    35/78: $0\chan_length[63:0] [30:16]
    36/78: $0\chan_addr[63:0] [63:48]
    37/78: $0\chan_addr[63:0] [31:16]
    38/78: $0\chan_tile[3:0] [1]
    39/78: $5$lookahead\chan_buff_ok$6769[1:1]$6799
    40/78: $0\chan_2nd[3:0] [3]
    41/78: $0\chan_val[31:0] [15:8]
    42/78: $0\chan_2nd[3:0] [1]
    43/78: $0\chan_period[63:0] [15]
    44/78: $0\chan_period[63:0] [14:0]
    45/78: $0\chan_length[63:0] [14:0]
    46/78: $0\chan_tile[3:0] [3]
    47/78: $0\chan_addr[63:0] [15:0]
    48/78: $0\chan_tile[3:0] [0]
    49/78: $2$lookahead\chan_buff_ok$6769[0:0]$6790
    50/78: $7$lookahead\chan_buff_ok$6769[1:1]$6805
    51/78: $0\chan_val[31:0] [7:0]
    52/78: $0\chan_2nd[3:0] [0]
    53/78: $0\chan_length[63:0] [47]
    54/78: $0\audio_reload_nchan_o[3:0] [2]
    55/78: $0\chan_length[63:0] [31]
    56/78: $0\audio_reload_nchan_o[3:0] [1]
    57/78: $0\chan_length[63:0] [15]
    58/78: $0\audio_reload_nchan_o[3:0] [0]
    59/78: $0\audio_reload_nchan_o[3:0] [3]
    60/78: $1$lookahead\chan_buff$6768[63:0]$6786
    61/78: $1\chan_process.$fordecl_block$11.i[31:0]$6788
    62/78: $1$bitselwrite$sel$./audio_mixer.sv:219$6761[1:0]$6785
    63/78: $1$bitselwrite$data$./audio_mixer.sv:219$6760[3:0]$6784
    64/78: $1$bitselwrite$mask$./audio_mixer.sv:219$6759[3:0]$6783
    65/78: $1$bitselwrite$sel$./audio_mixer.sv:218$6758[31:0]$6782
    66/78: $1$bitselwrite$data$./audio_mixer.sv:218$6757[63:0]$6781
    67/78: $1$bitselwrite$mask$./audio_mixer.sv:218$6756[63:0]$6780
    68/78: $9$lookahead\chan_buff_ok$6769[2:2]$6811
    69/78: $6$lookahead\chan_buff_ok$6769[1:1]$6802
    70/78: $4$lookahead\chan_buff_ok$6769[0:0]$6796
    71/78: $3$lookahead\chan_buff_ok$6769[0:0]$6793
    72/78: $0\chan_length[63:0] [63]
    73/78: $0\fetch_phase[31:0]
    74/78: $0\fetch_chan[1:0]
    75/78: $0\audio_addr_o[15:0]
    76/78: $0\audio_tile_o[0:0]
    77/78: $0\audio_req_o[0:0]
    78/78: $1$lookahead\chan_buff_ok$6769[3:0]$6787
Creating decoders for process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
     1/1: $0\reset[0:0]
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.

22.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\xrmem_arb.\copp_addr' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6360'.
No latch inferred for signal `\xrmem_arb.\copp_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6360'.
No latch inferred for signal `\xrmem_arb.\tile_addr_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6355'.
No latch inferred for signal `\xrmem_arb.\tile_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6355'.
No latch inferred for signal `\xrmem_arb.\colorA_addr' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6350'.
No latch inferred for signal `\xrmem_arb.\color_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6350'.
No latch inferred for signal `\xrmem_arb.\xreg_wr_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
No latch inferred for signal `\xrmem_arb.\xreg_addr_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
No latch inferred for signal `\xrmem_arb.\xreg_data_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
No latch inferred for signal `\xrmem_arb.\xreg_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
No latch inferred for signal `\xrmem_arb.\xr_data_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6337'.
No latch inferred for signal `\xrmem_arb.\color_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
No latch inferred for signal `\xrmem_arb.\tile_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
No latch inferred for signal `\xrmem_arb.\copp_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
No latch inferred for signal `\xrmem_arb.\copp_wr_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
No latch inferred for signal `\xrmem_arb.\xr_wr_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
No latch inferred for signal `\vram_arb.\vram_wr' from process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
No latch inferred for signal `\vram_arb.\vram_wr_mask' from process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
No latch inferred for signal `\vram_arb.\vram_addr' from process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
No latch inferred for signal `\vram_arb.\vram_data_in' from process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
No latch inferred for signal `\vram_arb.\regs_ack_next' from process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
No latch inferred for signal `\vram_arb.\blit_ack_next' from process `\vram_arb.$proc$./vram_arb.sv:0$6295'.
No latch inferred for signal `\vram.\data_out' from process `\vram.$proc$./vram.sv:0$6294'.
No latch inferred for signal `\video_timing.\v_count_match_value' from process `\video_timing.$proc$./video_timing.sv:0$6287'.
No latch inferred for signal `\video_timing.\v_state_next' from process `\video_timing.$proc$./video_timing.sv:0$6282'.
No latch inferred for signal `\video_timing.\h_count_match_value' from process `\video_timing.$proc$./video_timing.sv:0$6281'.
No latch inferred for signal `\video_timing.\h_state_next' from process `\video_timing.$proc$./video_timing.sv:0$6277'.
No latch inferred for signal `\video_timing.\h_count_next' from process `\video_timing.$proc$./video_timing.sv:0$6274'.
No latch inferred for signal `\video_timing.\v_count_next' from process `\video_timing.$proc$./video_timing.sv:0$6274'.
No latch inferred for signal `\video_timing.\dv_de_next' from process `\video_timing.$proc$./video_timing.sv:0$6270'.
No latch inferred for signal `\video_timing.\vsync_next' from process `\video_timing.$proc$./video_timing.sv:0$6267'.
No latch inferred for signal `\video_timing.\hsync_next' from process `\video_timing.$proc$./video_timing.sv:0$6264'.
No latch inferred for signal `\video_timing.\end_of_visible_next' from process `\video_timing.$proc$./video_timing.sv:0$6260'.
No latch inferred for signal `\video_timing.\end_of_frame_next' from process `\video_timing.$proc$./video_timing.sv:0$6256'.
No latch inferred for signal `\video_timing.\end_of_line_next' from process `\video_timing.$proc$./video_timing.sv:0$6252'.
No latch inferred for signal `\video_playfield.\pf_fetch_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_tile_addr' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\dma_ack_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\dma_word_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\vram_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\tilemem_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\fetch_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_initial_buf_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_words_ready_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_attr_word_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_data_word0_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_data_word1_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_data_word2_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\pf_data_word3_next' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.$result' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.tile_char' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.tile_y' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.tilebank' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.bpp' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.tile_8x16' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:182$6145.vrev' from process `\video_playfield.$proc$./video_playfield.sv:0$6152'.
No latch inferred for signal `\video_playfield.\scanout_end' from process `\video_playfield.$proc$./video_playfield.sv:0$6149'.
No latch inferred for signal `\video_playfield.\scanout_start' from process `\video_playfield.$proc$./video_playfield.sv:0$6146'.
No latch inferred for signal `\video_gen.\mem_fetch_next' from process `\video_gen.$proc$./video_gen.sv:0$6136'.
No latch inferred for signal `\video_gen.\mem_fetch_h_end' from process `\video_gen.$proc$./video_gen.sv:0$6134'.
No latch inferred for signal `\video_gen.\mem_fetch_h_start' from process `\video_gen.$proc$./video_gen.sv:0$6132'.
No latch inferred for signal `\video_gen.\rd_pf_regs' from process `\video_gen.$proc$./video_gen.sv:0$6131'.
No latch inferred for signal `\video_gen.\rd_vid_regs' from process `\video_gen.$proc$./video_gen.sv:0$6130'.
No latch inferred for signal `\reg_interface.\rd_temp_word' from process `\reg_interface.$proc$./reg_interface.sv:0$6083'.
No latch inferred for signal `\reg_interface.\bus_data_o' from process `\reg_interface.$proc$./reg_interface.sv:0$6080'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.\x' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$fordecl_block$254.i' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$fordecl_block$256.i' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6890_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6891_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6892_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6893_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6894_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6895_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6896_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6897_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6898_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6899_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6900_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6901_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6902_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6903_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6904_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6905_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6906_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6907_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6908_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6909_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6910_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6911_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6912_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6913_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6914_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6915_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6916_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6917_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6918_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6919_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6920_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6921_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6922_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6923_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6924_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6925_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6926_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6927_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6928_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6929_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6930_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6931_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6932_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6933_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6934_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6935_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6936_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6937_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6938_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6939_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6940_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6941_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6942_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6943_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6944_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6945_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6946_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6947_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6948_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6949_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6950_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6951_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6952_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6953_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6954_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6955_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6956_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6957_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6958_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6959_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6960_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6961_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6962_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6963_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6964_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6965_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6966_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6967_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6968_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6969_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6970_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6971_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6972_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6973_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6974_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6975_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6976_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6977_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6978_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6979_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6980_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6981_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6982_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6983_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6984_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6985_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6986_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6987_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6988_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6989_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6990_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6991_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6992_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6993_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6994_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6995_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6996_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6997_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6998_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$6999_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7000_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7001_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7002_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7003_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7004_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7005_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7006_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7007_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7008_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7009_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7010_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7011_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7012_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7013_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7014_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7015_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7016_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7017_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7018_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7019_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7020_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7021_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7022_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7023_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7024_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7025_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7026_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7027_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7028_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7029_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7030_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7031_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7032_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7033_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7034_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7035_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7036_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7037_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7038_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7039_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7040_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7041_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7042_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7043_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7044_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7045_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7046_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7047_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7048_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7049_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7050_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7051_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7052_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7053_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7054_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7055_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7056_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7057_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7058_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7059_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7060_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7061_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7062_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7063_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7064_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7065_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7066_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7067_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7068_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7069_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7070_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7071_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7072_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7073_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7074_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7075_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7076_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7077_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7078_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7079_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7080_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7081_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7082_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7083_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7084_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7085_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7086_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7087_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7088_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7089_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7090_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7091_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7092_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7093_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7094_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7095_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7096_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7097_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7098_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7099_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7100_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7101_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7102_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7103_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7104_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7105_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7106_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7107_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7108_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7109_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7110_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7111_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7112_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7113_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7114_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7115_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7116_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7117_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7118_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7119_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7120_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7121_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7122_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7123_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7124_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7125_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7126_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7127_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7128_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7129_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7130_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7131_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7132_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7133_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7134_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7135_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7136_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7137_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7138_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7139_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7140_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7141_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7142_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7143_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7144_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7145_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7146_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7147_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7148_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7149_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7150_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7151_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7152_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7153_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7154_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7155_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7156_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7157_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7158_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7159_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7160_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7161_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7162_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7163_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7164_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7165_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7166_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7167_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7168_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7169_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7170_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7171_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7172_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7173_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7174_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7175_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7176_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7177_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7178_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7179_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7180_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7181_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7182_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7183_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7184_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7185_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7186_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7187_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7188_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7189_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7190_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7191_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7192_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7193_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7194_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7195_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7196_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7197_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7198_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7199_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7200_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7201_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7202_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7203_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7204_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7205_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7206_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7207_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7208_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7209_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7210_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7211_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7212_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7213_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7214_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7215_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7216_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7217_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7218_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7219_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7220_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7221_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7222_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7223_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7224_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7225_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7226_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7227_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7228_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7229_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7230_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7231_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7232_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7233_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7234_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7235_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7236_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7237_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7238_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7239_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7240_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7241_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7242_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7243_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7244_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7245_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7246_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7247_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7248_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7249_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7250_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7251_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7252_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7253_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7254_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7255_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7256_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7257_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7258_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7259_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7260_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7261_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7262_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7263_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7264_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7265_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7266_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7267_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7268_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7269_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7270_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7271_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7272_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7273_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7274_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7275_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7276_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7277_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7278_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7279_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7280_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7281_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7282_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7283_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7284_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7285_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7286_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7287_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7288_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7289_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7290_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7291_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7292_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7293_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7294_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7295_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7296_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7297_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7298_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7299_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7300_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7301_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7302_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7303_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7304_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7305_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7306_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7307_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7308_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7309_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7310_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7311_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7312_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7313_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7314_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7315_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7316_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7317_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7318_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7319_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7320_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7321_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7322_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7323_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7324_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7325_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7326_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7327_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7328_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7329_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7330_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7331_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7332_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7333_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7334_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7335_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7336_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7337_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7338_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7339_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7340_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7341_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7342_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7343_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7344_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7345_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7346_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7347_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7348_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7349_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7350_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7351_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7352_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7353_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7354_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7355_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7356_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7357_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7358_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7359_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7360_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7361_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7362_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7363_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7364_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7365_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7366_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7367_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7368_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7369_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7370_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7371_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7372_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7373_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7374_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7375_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7376_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7377_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7378_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7379_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7380_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7381_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7382_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7383_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7384_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7385_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7386_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7387_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7388_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7389_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7390_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7391_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7392_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7393_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7394_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7395_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7396_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7397_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7398_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7399_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7400_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7401_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7402_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7403_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7404_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7405_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7406_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7407_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7408_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7409_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7410_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7411_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7412_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7413_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7414_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7415_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7416_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7417_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7418_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7419_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7420_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7421_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7422_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7423_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7424_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7425_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7426_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7427_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7428_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7429_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7430_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7431_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7432_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7433_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7434_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7435_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7436_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7437_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7438_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7439_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7440_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7441_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7442_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7443_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7444_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7445_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7446_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7447_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7448_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7449_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7450_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7451_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7452_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7453_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7454_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7455_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7456_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7457_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7458_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7459_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7460_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7461_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7462_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7463_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7464_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7465_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7466_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7467_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7468_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7469_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7470_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7471_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7472_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7473_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7474_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7475_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7476_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7477_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7478_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7479_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7480_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7481_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7482_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7483_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7484_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7485_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7486_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7487_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7488_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7489_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7490_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7491_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7492_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7493_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7494_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7495_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7496_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7497_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7498_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7499_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7500_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7501_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7502_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7503_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7504_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7505_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7506_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7507_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7508_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7509_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7510_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7511_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7512_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7513_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7514_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7515_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7516_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7517_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7518_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7519_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7520_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7521_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7522_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7523_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7524_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7525_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7526_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7527_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7528_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7529_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7530_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7531_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7532_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7533_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7534_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7535_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7536_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7537_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7538_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7539_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7540_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7541_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7542_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7543_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7544_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7545_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7546_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7547_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7548_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7549_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7550_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7551_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7552_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7553_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7554_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7555_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7556_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7557_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7558_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7559_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7560_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7561_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7562_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7563_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7564_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7565_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7566_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7567_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7568_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7569_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7570_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7571_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7572_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7573_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7574_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7575_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7576_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7577_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7578_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7579_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7580_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7581_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7582_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7583_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7584_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7585_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7586_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7587_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7588_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7589_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7590_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7591_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7592_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7593_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7594_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7595_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7596_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7597_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7598_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7599_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7600_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7601_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7602_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7603_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7604_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7605_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7606_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7607_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7608_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7609_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7610_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7611_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7612_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7613_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7614_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7615_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7616_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7617_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7618_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7619_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7620_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7621_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7622_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7623_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7624_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7625_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7626_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7627_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7628_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7629_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7630_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7631_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7632_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7633_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7634_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7635_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7636_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7637_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7638_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7639_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7640_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7641_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7642_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7643_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7644_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7645_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7646_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7647_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7648_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7649_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7650_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7651_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7652_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7653_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7654_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7655_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7656_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7657_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7658_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7659_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7660_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7661_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7662_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7663_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7664_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7665_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7666_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7667_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7668_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7669_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7670_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7671_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7672_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7673_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7674_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7675_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7676_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7677_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7678_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7679_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7680_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7681_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7682_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7683_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7684_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7685_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7686_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7687_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7688_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7689_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7690_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7691_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7692_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7693_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7694_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7695_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7696_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7697_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7698_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7699_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7700_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7701_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7702_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7703_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7704_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7705_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7706_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7707_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7708_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7709_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7710_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7711_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7712_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7713_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7714_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7715_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7716_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7717_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7718_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7719_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7720_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7721_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7722_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7723_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7724_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7725_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7726_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7727_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7728_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7729_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7730_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7731_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7732_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7733_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7734_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7735_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7736_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7737_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7738_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7739_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7740_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7741_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7742_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7743_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7744_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7745_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7746_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7747_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7748_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7749_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7750_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7751_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7752_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7753_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7754_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7755_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7756_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7757_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7758_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7759_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7760_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7761_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7762_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7763_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7764_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7765_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7766_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7767_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7768_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7769_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7770_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7771_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7772_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7773_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7774_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7775_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7776_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7777_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7778_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7779_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7780_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7781_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7782_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7783_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7784_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:51$7785_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7786_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7786_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7787_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7788_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7788_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7789_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7790_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7790_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7791_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7792_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7792_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7793_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7794_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7794_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7795_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7796_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7796_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7797_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7798_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7798_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7799_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7800_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7800_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7801_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7802_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7802_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7803_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7804_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7804_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7805_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7806_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7806_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7807_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7808_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7808_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7809_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7810_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7810_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7811_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7812_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7812_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7813_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7814_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7814_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7815_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7816_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7816_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7817_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7818_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7818_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7819_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7820_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7820_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7821_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7822_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7822_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7823_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7824_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7824_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7825_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7826_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7826_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7827_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7828_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7828_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7829_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7830_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7830_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7831_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7832_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7832_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7833_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7834_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7834_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7835_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7836_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7836_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7837_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7838_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7838_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7839_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7840_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7840_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7841_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7842_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7842_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7843_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7844_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7844_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7845_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7846_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7846_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7847_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7848_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7848_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7849_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7850_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7850_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7851_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7852_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7852_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7853_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7854_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7854_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7855_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7856_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7856_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7857_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7858_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7858_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7859_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7860_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7860_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7861_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7862_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7862_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7863_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7864_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7864_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7865_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7866_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7866_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7867_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7868_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7868_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7869_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7870_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7870_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7871_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7872_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7872_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7873_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7874_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7874_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7875_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7876_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7876_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7877_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7878_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7878_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7879_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7880_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7880_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7881_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7882_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7882_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7883_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7884_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7884_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7885_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7886_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7886_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7887_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7888_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7888_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7889_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7890_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7890_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7891_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7892_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7892_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7893_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7894_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7894_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7895_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7896_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7896_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7897_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7898_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7898_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7899_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7900_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7900_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7901_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7902_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7902_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7903_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7904_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7904_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7905_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7906_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7906_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7907_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7908_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7908_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7909_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7910_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7910_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7911_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7912_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7912_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7913_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7914_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7914_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7915_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7916_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7916_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7917_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7918_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7918_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7919_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7920_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7920_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7921_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7922_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7922_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7923_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7924_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7924_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7925_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7926_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7926_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7927_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7928_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7928_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7929_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7930_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7930_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7931_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7932_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7932_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7933_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7934_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7934_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7935_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7936_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7936_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7937_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7938_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7938_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7939_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7940_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7940_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7941_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7942_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7942_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7943_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7944_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7944_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7945_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7946_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7946_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7947_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7948_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7948_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7949_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7950_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7950_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7951_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7952_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7952_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7953_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7954_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7954_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7955_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7956_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7956_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7957_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7958_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7958_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7959_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7960_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7960_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7961_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7962_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7962_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7963_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7964_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7964_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7965_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7966_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7966_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7967_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7968_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7968_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7969_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7970_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7970_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7971_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7972_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7972_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7973_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7974_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7974_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7975_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7976_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7976_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7977_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7978_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7978_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7979_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7980_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7980_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7981_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7982_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7982_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7983_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7984_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7984_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7985_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7986_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7986_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7987_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7988_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7988_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7989_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7990_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7990_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7991_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7992_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7992_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7993_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7994_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7994_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7995_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7996_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7996_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7997_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7998_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$7998_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$7999_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8000_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8000_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8001_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8002_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8002_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8003_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8004_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8004_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8005_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8006_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8006_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8007_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8008_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8008_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8009_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8010_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8010_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8011_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8012_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8012_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8013_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8014_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8014_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8015_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8016_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8016_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8017_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8018_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8018_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8019_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8020_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8020_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8021_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8022_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8022_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8023_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8024_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8024_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8025_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8026_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8026_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8027_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8028_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8028_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8029_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8030_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8030_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8031_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8032_DATA' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:58$8032_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:60$8033_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:65$8034_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:66$8035_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:67$8036_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:68$8037_EN' from process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
No latch inferred for signal `\blitter_slim.\blit_setup' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_vram_sel_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_wr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_addr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_src_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_dst_D_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\val_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\last_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_lines_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_count_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_f_mask_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_done_intr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\blit_state_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$147.$result' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$147.shift_amount' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$147.data_word' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$147.prev_word' from process `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
No latch inferred for signal `\audio_mixer.\unused_bits' from process `\audio_mixer.$proc$./audio_mixer.sv:289$6888'.
No latch inferred for signal `\audio_mixer.\chan_output' from process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.
No latch inferred for signal `\audio_mixer.\alias_block.$fordecl_block$9.i' from process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.
No latch inferred for signal `\audio_mixer.\chan_length_n[0]' from process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.
No latch inferred for signal `\audio_mixer.\chan_length_n[1]' from process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.
No latch inferred for signal `\audio_mixer.\chan_length_n[2]' from process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.
No latch inferred for signal `\audio_mixer.\chan_length_n[3]' from process `\audio_mixer.$proc$./audio_mixer.sv:0$6762'.

22.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.\rd_data_o' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$12737'.
  created $dff cell `$procdff$18279' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$12729_ADDR' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$12730'.
  created $dff cell `$procdff$18280' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$12729_DATA' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$12730'.
  created $dff cell `$procdff$18281' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$12729_EN' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$12730'.
  created $dff cell `$procdff$18282' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$6614'.
  created $adff cell `$procdff$18283' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$6609'.
  created $dff cell `$procdff$18284' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$6605'.
  created $adff cell `$procdff$18285' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$6600'.
  created $dff cell `$procdff$18286' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$6597'.
  created $adff cell `$procdff$18287' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$6594'.
  created $dff cell `$procdff$18288' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$6591'.
  created $adff cell `$procdff$18289' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$6588'.
  created $dff cell `$procdff$18290' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$6586'.
  created $dff cell `$procdff$18291' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$6584'.
  created $dff cell `$procdff$18292' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$6580'.
  created $adff cell `$procdff$18293' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$6575'.
  created $dff cell `$procdff$18294' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$6571'.
  created $adff cell `$procdff$18295' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$6566'.
  created $dff cell `$procdff$18296' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$6563'.
  created $adff cell `$procdff$18297' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$6560'.
  created $dff cell `$procdff$18298' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$6557'.
  created $adff cell `$procdff$18299' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$6554'.
  created $dff cell `$procdff$18300' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$6552'.
  created $dff cell `$procdff$18301' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$6550'.
  created $dff cell `$procdff$18302' with positive edge clock.
Creating register for signal `\xrmem_arb.\xr_ack_o' using process `\xrmem_arb.$proc$./xrmem_arb.sv:274$6365'.
  created $dff cell `$procdff$18303' with positive edge clock.
Creating register for signal `\xrmem_arb.\copp_xr_ack_o' using process `\xrmem_arb.$proc$./xrmem_arb.sv:274$6365'.
  created $dff cell `$procdff$18304' with positive edge clock.
Creating register for signal `\xrmem_arb.\tile_addr' using process `\xrmem_arb.$proc$./xrmem_arb.sv:274$6365'.
  created $dff cell `$procdff$18305' with positive edge clock.
Creating register for signal `\xosera_main.\bus_intr_o' using process `\xosera_main.$proc$./xosera_main.sv:428$6308'.
  created $dff cell `$procdff$18306' with positive edge clock.
Creating register for signal `\xosera_main.\intr_status' using process `\xosera_main.$proc$./xosera_main.sv:428$6308'.
  created $dff cell `$procdff$18307' with positive edge clock.
Creating register for signal `\xosera_main.\red_o' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18308' with positive edge clock.
Creating register for signal `\xosera_main.\green_o' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18309' with positive edge clock.
Creating register for signal `\xosera_main.\blue_o' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18310' with positive edge clock.
Creating register for signal `\xosera_main.\vsync_o' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18311' with positive edge clock.
Creating register for signal `\xosera_main.\hsync_o' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18312' with positive edge clock.
Creating register for signal `\xosera_main.\dv_de_o' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18313' with positive edge clock.
Creating register for signal `\xosera_main.\dv_de_1' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18314' with positive edge clock.
Creating register for signal `\xosera_main.\hsync_1' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18315' with positive edge clock.
Creating register for signal `\xosera_main.\vsync_1' using process `\xosera_main.$proc$./xosera_main.sv:407$6307'.
  created $dff cell `$procdff$18316' with positive edge clock.
Creating register for signal `\vram_arb.\regs_ack_o' using process `\vram_arb.$proc$./vram_arb.sv:88$6300'.
  created $dff cell `$procdff$18317' with positive edge clock.
Creating register for signal `\vram_arb.\blit_ack_o' using process `\vram_arb.$proc$./vram_arb.sv:88$6300'.
  created $dff cell `$procdff$18318' with positive edge clock.
Creating register for signal `\vram.\read_bank' using process `\vram.$proc$./vram.sv:86$6293'.
  created $dff cell `$procdff$18319' with positive edge clock.
Creating register for signal `\video_timing.\dv_de' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18320' with positive edge clock.
Creating register for signal `\video_timing.\end_of_line' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18321' with positive edge clock.
Creating register for signal `\video_timing.\end_of_frame' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18322' with positive edge clock.
Creating register for signal `\video_timing.\end_of_visible' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18323' with positive edge clock.
Creating register for signal `\video_timing.\h_count' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18324' with positive edge clock.
Creating register for signal `\video_timing.\v_count' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18325' with positive edge clock.
Creating register for signal `\video_timing.\hsync' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18326' with positive edge clock.
Creating register for signal `\video_timing.\vsync' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18327' with positive edge clock.
Creating register for signal `\video_timing.\h_state' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18328' with positive edge clock.
Creating register for signal `\video_timing.\v_state' using process `\video_timing.$proc$./video_timing.sv:165$6288'.
  created $dff cell `$procdff$18329' with positive edge clock.
Creating register for signal `\video_playfield.\vram_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18330' with positive edge clock.
Creating register for signal `\video_playfield.\vram_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18331' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18332' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18333' with positive edge clock.
Creating register for signal `\video_playfield.\scanout' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18334' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_start_hcount' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18335' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_end_hcount' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18336' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_count' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18337' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_count' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18338' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_frac_count' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18339' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_frac_count' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18340' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_x' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18341' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_y' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18342' with positive edge clock.
Creating register for signal `\video_playfield.\pf_line_start' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18343' with positive edge clock.
Creating register for signal `\video_playfield.\pf_fetch' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18344' with positive edge clock.
Creating register for signal `\video_playfield.\pf_addr' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18345' with positive edge clock.
Creating register for signal `\video_playfield.\dma_ack' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18346' with positive edge clock.
Creating register for signal `\video_playfield.\dma_word' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18347' with positive edge clock.
Creating register for signal `\video_playfield.\fetch_addr' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18348' with positive edge clock.
Creating register for signal `\video_playfield.\pf_initial_buf' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18349' with positive edge clock.
Creating register for signal `\video_playfield.\pf_words_ready' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18350' with positive edge clock.
Creating register for signal `\video_playfield.\pf_attr_word' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18351' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word0' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18352' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word1' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18353' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word2' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18354' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word3' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18355' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_full' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18356' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_hrev' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18357' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18358' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels' using process `\video_playfield.$proc$./video_playfield.sv:355$6207'.
  created $dff cell `$procdff$18359' with positive edge clock.
Creating register for signal `\video_gen.\audio_intr_o' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18360' with positive edge clock.
Creating register for signal `\video_gen.\audio_vol_l_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18361' with positive edge clock.
Creating register for signal `\video_gen.\audio_vol_r_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18362' with positive edge clock.
Creating register for signal `\video_gen.\audio_period_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18363' with positive edge clock.
Creating register for signal `\video_gen.\audio_tile_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18364' with positive edge clock.
Creating register for signal `\video_gen.\audio_start_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18365' with positive edge clock.
Creating register for signal `\video_gen.\audio_len_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18366' with positive edge clock.
Creating register for signal `\video_gen.\audio_restart_nchan' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18367' with positive edge clock.
Creating register for signal `\video_gen.$fordecl_block$6120.i' using process `\video_gen.$proc$./video_gen.sv:669$6142'.
  created $dff cell `$procdff$18368' with positive edge clock.
Creating register for signal `\video_gen.\colorA_index_o' using process `\video_gen.$proc$./video_gen.sv:620$6141'.
  created $dff cell `$procdff$18369' with positive edge clock.
Creating register for signal `\video_gen.\mem_fetch' using process `\video_gen.$proc$./video_gen.sv:620$6141'.
  created $dff cell `$procdff$18370' with positive edge clock.
Creating register for signal `\video_gen.\vgen_reg_data_o' using process `\video_gen.$proc$./video_gen.sv:562$6128'.
  created $dff cell `$procdff$18371' with positive edge clock.
Creating register for signal `\video_gen.\video_intr_o' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18372' with positive edge clock.
Creating register for signal `\video_gen.\copp_reg_wr_o' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18373' with positive edge clock.
Creating register for signal `\video_gen.\copp_reg_enable_o' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18374' with positive edge clock.
Creating register for signal `\video_gen.\border_color' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18375' with positive edge clock.
Creating register for signal `\video_gen.\vid_colorswap' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18376' with positive edge clock.
Creating register for signal `\video_gen.\vid_left' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18377' with positive edge clock.
Creating register for signal `\video_gen.\vid_right' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18378' with positive edge clock.
Creating register for signal `\video_gen.\line_set_addr' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18379' with positive edge clock.
Creating register for signal `\video_gen.\pa_blank' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18380' with positive edge clock.
Creating register for signal `\video_gen.\pa_start_addr' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18381' with positive edge clock.
Creating register for signal `\video_gen.\pa_line_len' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18382' with positive edge clock.
Creating register for signal `\video_gen.\pa_colorbase' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18383' with positive edge clock.
Creating register for signal `\video_gen.\pa_bpp' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18384' with positive edge clock.
Creating register for signal `\video_gen.\pa_bitmap' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18385' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_bank' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18386' with positive edge clock.
Creating register for signal `\video_gen.\pa_disp_in_tile' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18387' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_in_vram' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18388' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_height' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18389' with positive edge clock.
Creating register for signal `\video_gen.\pa_h_repeat' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18390' with positive edge clock.
Creating register for signal `\video_gen.\pa_v_repeat' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18391' with positive edge clock.
Creating register for signal `\video_gen.\pa_h_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18392' with positive edge clock.
Creating register for signal `\video_gen.\pa_v_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18393' with positive edge clock.
Creating register for signal `\video_gen.\pa_fine_hscroll' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18394' with positive edge clock.
Creating register for signal `\video_gen.\pa_fine_vscroll' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18395' with positive edge clock.
Creating register for signal `\video_gen.\pa_line_start_set' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18396' with positive edge clock.
Creating register for signal `\video_gen.\pa_gfx_ctrl_set' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18397' with positive edge clock.
Creating register for signal `\video_gen.\audio_enable' using process `\video_gen.$proc$./video_gen.sv:354$6127'.
  created $dff cell `$procdff$18398' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$12723'.
  created $dff cell `$procdff$18399' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$12715_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$12716'.
  created $dff cell `$procdff$18400' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$12715_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$12716'.
  created $dff cell `$procdff$18401' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$12715_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$12716'.
  created $dff cell `$procdff$18402' with positive edge clock.
Creating register for signal `\reg_interface.\reconfig_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18403' with positive edge clock.
Creating register for signal `\reg_interface.\regs_vram_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18404' with positive edge clock.
Creating register for signal `\reg_interface.\regs_xr_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18405' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wr_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18406' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wrmask_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18407' with positive edge clock.
Creating register for signal `\reg_interface.\regs_addr_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18408' with positive edge clock.
Creating register for signal `\reg_interface.\regs_data_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18409' with positive edge clock.
Creating register for signal `\reg_interface.\intr_clear_o' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18410' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_xaddr' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18411' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_xaddr' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18412' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xdata' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18413' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_incr' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18414' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_addr' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18415' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18416' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_incr' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18417' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_addr' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18418' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_interval' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18419' with positive edge clock.
Creating register for signal `\reg_interface.\xr_rd' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18420' with positive edge clock.
Creating register for signal `\reg_interface.\vram_rd' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18421' with positive edge clock.
Creating register for signal `\reg_interface.\rd_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18422' with positive edge clock.
Creating register for signal `\reg_interface.\wr_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18423' with positive edge clock.
Creating register for signal `\reg_interface.\xrd_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18424' with positive edge clock.
Creating register for signal `\reg_interface.\xwr_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18425' with positive edge clock.
Creating register for signal `\reg_interface.\timer_latch_val' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18426' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xdata_even' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18427' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data_even' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18428' with positive edge clock.
Creating register for signal `\reg_interface.\intr_mask' using process `\reg_interface.$proc$./reg_interface.sv:234$6084'.
  created $dff cell `$procdff$18429' with positive edge clock.
Creating register for signal `\reg_interface.\timer_intr_o' using process `\reg_interface.$proc$./reg_interface.sv:146$6074'.
  created $dff cell `$procdff$18430' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer' using process `\reg_interface.$proc$./reg_interface.sv:146$6074'.
  created $dff cell `$procdff$18431' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_countdown' using process `\reg_interface.$proc$./reg_interface.sv:146$6074'.
  created $dff cell `$procdff$18432' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_frac' using process `\reg_interface.$proc$./reg_interface.sv:146$6074'.
  created $dff cell `$procdff$18433' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$12711'.
  created $dff cell `$procdff$18434' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$12703_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$12704'.
  created $dff cell `$procdff$18435' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$12703_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$12704'.
  created $dff cell `$procdff$18436' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$12703_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$12704'.
  created $dff cell `$procdff$18437' with positive edge clock.
Creating register for signal `\slim_copper.\cop_PC' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18438' with positive edge clock.
Creating register for signal `\slim_copper.\cop_IR' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18439' with positive edge clock.
Creating register for signal `\slim_copper.\wait_hv_flag' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18440' with positive edge clock.
Creating register for signal `\slim_copper.\wait_for_v' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18441' with positive edge clock.
Creating register for signal `\slim_copper.\ram_rd_en' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18442' with positive edge clock.
Creating register for signal `\slim_copper.\rd_reg_save' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18443' with positive edge clock.
Creating register for signal `\slim_copper.\ram_rd_addr' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18444' with positive edge clock.
Creating register for signal `\slim_copper.\reg_wr_en' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18445' with positive edge clock.
Creating register for signal `\slim_copper.\xr_wr_en' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18446' with positive edge clock.
Creating register for signal `\slim_copper.\write_addr' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18447' with positive edge clock.
Creating register for signal `\slim_copper.\write_data' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18448' with positive edge clock.
Creating register for signal `\slim_copper.\cop_ex_state' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18449' with positive edge clock.
Creating register for signal `\slim_copper.\rd_pipeline' using process `\slim_copper.$proc$./copper_slim.sv:240$240'.
  created $dff cell `$procdff$18450' with positive edge clock.
Creating register for signal `\slim_copper.\cop_RA' using process `\slim_copper.$proc$./copper_slim.sv:224$238'.
  created $dff cell `$procdff$18451' with positive edge clock.
Creating register for signal `\slim_copper.\cop_en' using process `\slim_copper.$proc$./copper_slim.sv:199$233'.
  created $dff cell `$procdff$18452' with positive edge clock.
Creating register for signal `\slim_copper.\cop_reset' using process `\slim_copper.$proc$./copper_slim.sv:199$233'.
  created $dff cell `$procdff$18453' with positive edge clock.
Creating register for signal `\slim_copper.\cop_run' using process `\slim_copper.$proc$./copper_slim.sv:199$233'.
  created $dff cell `$procdff$18454' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.\rd_data_o' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:78$8046'.
  created $dff cell `$procdff$18455' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:74$8038_ADDR' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:72$8039'.
  created $dff cell `$procdff$18456' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:74$8038_DATA' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:72$8039'.
  created $dff cell `$procdff$18457' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:74$8038_EN' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:72$8039'.
  created $dff cell `$procdff$18458' with positive edge clock.
Creating register for signal `\bus_interface.\write_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:81$214'.
  created $dff cell `$procdff$18459' with positive edge clock.
Creating register for signal `\bus_interface.\read_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:81$214'.
  created $dff cell `$procdff$18460' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_o' using process `\bus_interface.$proc$./bus_interface.sv:81$214'.
  created $dff cell `$procdff$18461' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_o' using process `\bus_interface.$proc$./bus_interface.sv:81$214'.
  created $dff cell `$procdff$18462' with positive edge clock.
Creating register for signal `\bus_interface.\bytedata_o' using process `\bus_interface.$proc$./bus_interface.sv:81$214'.
  created $dff cell `$procdff$18463' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18464' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_ff1' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18465' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18466' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_last' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18467' with positive edge clock.
Creating register for signal `\bus_interface.\rd_nwr_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18468' with positive edge clock.
Creating register for signal `\bus_interface.\rd_nwr' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18469' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18470' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18471' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18472' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18473' with positive edge clock.
Creating register for signal `\bus_interface.\data_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18474' with positive edge clock.
Creating register for signal `\bus_interface.\data' using process `\bus_interface.$proc$./bus_interface.sv:47$213'.
  created $dff cell `$procdff$18475' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_S_const' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18476' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18477' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp_8b' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18478' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp_T' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18479' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_amount' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18480' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18481' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_l_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18482' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_mod_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18483' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_mod_D' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18484' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_val_CA' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18485' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_val_CX' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18486' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_src_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18487' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_dst_D' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18488' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_lines' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18489' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_words' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18490' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_count' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18491' with positive edge clock.
Creating register for signal `\blitter_slim.\val_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18492' with positive edge clock.
Creating register for signal `\blitter_slim.\last_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18493' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18494' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_done_intr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18495' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_vram_sel' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18496' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_wr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18497' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_addr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18498' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_state' using process `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
  created $dff cell `$procdff$18499' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_S_const' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18500' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18501' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp_8b' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18502' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp_T' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18503' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_amount' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18504' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18505' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_l_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18506' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_mod_S' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18507' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_src_S' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18508' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_val_CA' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18509' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_val_CX' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18510' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_mod_D' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18511' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_dst_D' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18512' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_lines' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18513' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_words' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18514' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_blit_queued' using process `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
  created $dff cell `$procdff$18515' with positive edge clock.
Creating register for signal `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.\pulse_o' using process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:29$6754'.
  created $dff cell `$procdff$18516' with positive edge clock.
Creating register for signal `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.\accumulator' using process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:29$6754'.
  created $dff cell `$procdff$18517' with positive edge clock.
Creating register for signal `\audio_mixer.\mix_chan' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18518' with positive edge clock.
Creating register for signal `\audio_mixer.\mix_clr' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18519' with positive edge clock.
Creating register for signal `\audio_mixer.\mix_val_temp' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18520' with positive edge clock.
Creating register for signal `\audio_mixer.\vol_l_temp' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18521' with positive edge clock.
Creating register for signal `\audio_mixer.\vol_r_temp' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18522' with positive edge clock.
Creating register for signal `\audio_mixer.\output_l' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18523' with positive edge clock.
Creating register for signal `\audio_mixer.\output_r' using process `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
  created $dff cell `$procdff$18524' with positive edge clock.
Creating register for signal `\audio_mixer.$bitselwrite$mask$./audio_mixer.sv:218$6756' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18525' with positive edge clock.
Creating register for signal `\audio_mixer.$bitselwrite$data$./audio_mixer.sv:218$6757' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18526' with positive edge clock.
Creating register for signal `\audio_mixer.$bitselwrite$sel$./audio_mixer.sv:218$6758' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18527' with positive edge clock.
Creating register for signal `\audio_mixer.$bitselwrite$mask$./audio_mixer.sv:219$6759' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18528' with positive edge clock.
Creating register for signal `\audio_mixer.$bitselwrite$data$./audio_mixer.sv:219$6760' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18529' with positive edge clock.
Creating register for signal `\audio_mixer.$bitselwrite$sel$./audio_mixer.sv:219$6761' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18530' with positive edge clock.
Creating register for signal `\audio_mixer.$lookahead\chan_buff$6768' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18531' with positive edge clock.
Creating register for signal `\audio_mixer.$lookahead\chan_buff_ok$6769' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18532' with positive edge clock.
Creating register for signal `\audio_mixer.\audio_reload_nchan_o' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18533' with positive edge clock.
Creating register for signal `\audio_mixer.\audio_req_o' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18534' with positive edge clock.
Creating register for signal `\audio_mixer.\audio_tile_o' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18535' with positive edge clock.
Creating register for signal `\audio_mixer.\audio_addr_o' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18536' with positive edge clock.
Creating register for signal `\audio_mixer.\fetch_chan' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18537' with positive edge clock.
Creating register for signal `\audio_mixer.\fetch_phase' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18538' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_2nd' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18539' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_buff_ok' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18540' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_tile' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18541' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_val' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18542' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_addr' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18543' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_buff' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18544' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_length' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18545' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_period' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18546' with positive edge clock.
Creating register for signal `\audio_mixer.\chan_process.$fordecl_block$11.i' using process `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
  created $dff cell `$procdff$18547' with positive edge clock.
Creating register for signal `\xosera_upd.\reset' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
  created $dff cell `$procdff$18548' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_intr_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$18549' with positive edge clock.
Creating register for signal `\xosera_upd.\reconfig_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$18550' with positive edge clock.
Creating register for signal `\xosera_upd.\boot_select_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$18551' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_data_out_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$18552' with positive edge clock.

22.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$12737'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$12730'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$12730'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6617'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$6614'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$6614'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6613'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$6609'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$6609'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6608'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$6605'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$6605'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6604'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$6600'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$6600'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6599'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$6597'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6596'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$6594'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$6594'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6593'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$6591'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6590'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$6588'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$6588'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6587'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$6586'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$6586'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6585'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$6584'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6583'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$6580'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$6580'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6579'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$6575'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$6575'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6574'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$6571'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$6571'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6570'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$6566'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$6566'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6565'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$6563'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6562'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$6560'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$6560'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6559'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$6557'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6556'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$6554'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$6554'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6553'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$6552'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$6552'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$6551'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$6550'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:274$6365'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$6360'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$6360'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$6355'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$6355'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$6350'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$6350'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$6340'.
Found and cleaned up 3 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$6337'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$6337'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$6329'.
Found and cleaned up 2 empty switches in `\xosera_main.$proc$./xosera_main.sv:428$6308'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:428$6308'.
Found and cleaned up 1 empty switch in `\xosera_main.$proc$./xosera_main.sv:407$6307'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:407$6307'.
Removing empty process `vram_arb.$proc$./vram_arb.sv:88$6300'.
Found and cleaned up 3 empty switches in `\vram_arb.$proc$./vram_arb.sv:0$6295'.
Removing empty process `vram_arb.$proc$./vram_arb.sv:0$6295'.
Found and cleaned up 1 empty switch in `\vram.$proc$./vram.sv:0$6294'.
Removing empty process `vram.$proc$./vram.sv:0$6294'.
Removing empty process `vram.$proc$./vram.sv:86$6293'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:165$6288'.
Removing empty process `video_timing.$proc$./video_timing.sv:165$6288'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:0$6287'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6287'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6282'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:0$6281'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6281'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6277'.
Found and cleaned up 2 empty switches in `\video_timing.$proc$./video_timing.sv:0$6274'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6274'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6270'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6267'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6264'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6260'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6256'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$6252'.
Found and cleaned up 20 empty switches in `\video_playfield.$proc$./video_playfield.sv:355$6207'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:355$6207'.
Found and cleaned up 17 empty switches in `\video_playfield.$proc$./video_playfield.sv:0$6152'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$6152'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$6149'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$6146'.
Found and cleaned up 13 empty switches in `\video_gen.$proc$./video_gen.sv:669$6142'.
Removing empty process `video_gen.$proc$./video_gen.sv:669$6142'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:620$6141'.
Removing empty process `video_gen.$proc$./video_gen.sv:620$6141'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$6136'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$6134'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$6132'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:0$6131'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$6131'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:0$6130'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$6130'.
Removing empty process `video_gen.$proc$./video_gen.sv:562$6128'.
Found and cleaned up 3 empty switches in `\video_gen.$proc$./video_gen.sv:354$6127'.
Removing empty process `video_gen.$proc$./video_gen.sv:354$6127'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$12723'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$12716'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$12716'.
Found and cleaned up 27 empty switches in `\reg_interface.$proc$./reg_interface.sv:234$6084'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:234$6084'.
Found and cleaned up 1 empty switch in `\reg_interface.$proc$./reg_interface.sv:0$6083'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$6083'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$6080'.
Found and cleaned up 3 empty switches in `\reg_interface.$proc$./reg_interface.sv:146$6074'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:146$6074'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$12711'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$12704'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$12704'.
Found and cleaned up 14 empty switches in `\slim_copper.$proc$./copper_slim.sv:240$240'.
Removing empty process `slim_copper.$proc$./copper_slim.sv:240$240'.
Found and cleaned up 3 empty switches in `\slim_copper.$proc$./copper_slim.sv:224$238'.
Removing empty process `slim_copper.$proc$./copper_slim.sv:224$238'.
Found and cleaned up 4 empty switches in `\slim_copper.$proc$./copper_slim.sv:199$233'.
Removing empty process `slim_copper.$proc$./copper_slim.sv:199$233'.
Found and cleaned up 124 empty switches in `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
Removing empty process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:0$9196'.
Removing empty process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:78$8046'.
Found and cleaned up 1 empty switch in `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:72$8039'.
Removing empty process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:72$8039'.
Found and cleaned up 3 empty switches in `\bus_interface.$proc$./bus_interface.sv:81$214'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:81$214'.
Found and cleaned up 1 empty switch in `\bus_interface.$proc$./bus_interface.sv:47$213'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:47$213'.
Found and cleaned up 8 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:0$184'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:0$184'.
Found and cleaned up 3 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:226$181'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:226$181'.
Found and cleaned up 4 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:65$149'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:65$149'.
Found and cleaned up 1 empty switch in `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:29$6754'.
Removing empty process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:29$6754'.
Removing empty process `audio_mixer.$proc$./audio_mixer.sv:289$6888'.
Found and cleaned up 6 empty switches in `\audio_mixer.$proc$./audio_mixer.sv:233$6870'.
Removing empty process `audio_mixer.$proc$./audio_mixer.sv:233$6870'.
Found and cleaned up 24 empty switches in `\audio_mixer.$proc$./audio_mixer.sv:132$6770'.
Removing empty process `audio_mixer.$proc$./audio_mixer.sv:132$6770'.
Removing empty process `audio_mixer.$proc$./audio_mixer.sv:0$6762'.
Found and cleaned up 1 empty switch in `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
Cleaned up 330 empty switches.

22.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Optimizing module xrmem_arb.
<suppressed ~4 debug messages>
Optimizing module xosera_main.
<suppressed ~2 debug messages>
Optimizing module vram_arb.
Optimizing module vram.
<suppressed ~2 debug messages>
Optimizing module video_timing.
<suppressed ~7 debug messages>
Optimizing module video_playfield.
<suppressed ~54 debug messages>
Optimizing module video_gen.
<suppressed ~5 debug messages>
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Optimizing module reg_interface.
<suppressed ~40 debug messages>
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Optimizing module slim_copper.
<suppressed ~23 debug messages>
Optimizing module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
<suppressed ~1984 debug messages>
Optimizing module bus_interface.
<suppressed ~5 debug messages>
Optimizing module blitter_slim.
<suppressed ~20 debug messages>
Optimizing module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Optimizing module audio_mixer.
<suppressed ~20 debug messages>
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

22.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Deleting now unused module xrmem_arb.
Deleting now unused module xosera_main.
Deleting now unused module vram_arb.
Deleting now unused module vram.
Deleting now unused module video_timing.
Deleting now unused module video_playfield.
Deleting now unused module video_gen.
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Deleting now unused module reg_interface.
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Deleting now unused module slim_copper.
Deleting now unused module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
Deleting now unused module bus_interface.
Deleting now unused module blitter_slim.
Deleting now unused module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module audio_mixer.
<suppressed ~18 debug messages>

22.5. Executing TRIBUF pass.

22.6. Executing DEMINOUT pass (demote inout ports to input or output).

22.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~32 debug messages>

22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 111 unused cells and 7090 unused wires.
<suppressed ~122 debug messages>

22.9. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

22.10. Executing OPT pass (performing simple optimizations).

22.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~990 debug messages>
Removed a total of 330 cells.

22.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$16976.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$16978.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$16984.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$16990.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$16998.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17000.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$17008.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17010.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$17018.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17020.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$17027.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17029.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17036.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17043.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17050.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17057.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17067.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17076.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17085.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17094.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17102.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$17113.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17588.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17591.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17628.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17631.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17668.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17675.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17758.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17799.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17802.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17832.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17926.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18025.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18177.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18180.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18186.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18189.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18201.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18204.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13357.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13365.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13373.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13393.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13395.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13405.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13407.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13417.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13419.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13428.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13437.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13446.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13455.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13464.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13492.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13502.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13512.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13514.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13528.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13542.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13556.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13570.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13580.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13597.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13614.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13631.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13645.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13662.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13681.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13683.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13702.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13704.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13722.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13740.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13758.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13776.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13795.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13814.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13833.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13853.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13873.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13893.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13913.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13937.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13939.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13963.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13965.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13989.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13991.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14015.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14017.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14041.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14043.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14066.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14089.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14112.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14135.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14212.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14231.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14233.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14306.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_timing.$procmux$13049.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12905.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12908.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12914.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12917.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12923.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12926.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12932.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12935.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12941.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12944.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12950.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12956.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12962.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12968.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12974.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$12980.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$12798.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$12804.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$12816.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$12822.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$12834.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$12840.
Removed 124 multiplexer ports.
<suppressed ~356 debug messages>

22.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\blitter.$procmux$17194: { $auto$opt_reduce.cc:134:opt_pmux$18562 $flatten\xosera_main.\blitter.$procmux$17001_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$15629: { $flatten\xosera_main.\copper.$procmux$15588_CMP $flatten\xosera_main.\copper.$procmux$15598_CMP $auto$opt_reduce.cc:134:opt_pmux$18564 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14243: $auto$opt_reduce.cc:134:opt_pmux$18566
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14254: $auto$opt_reduce.cc:134:opt_pmux$18568
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\colormem_A.$procmux$12742:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [15:1] = { $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$12729_EN[15:0]$12733 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem.$procmux$16902:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$8038_EN[15:0]$8042 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem.$procmux$15020:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$12715_EN[15:0]$12719 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem_2.$procmux$15563:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$12703_EN[15:0]$12707 [0] }
  Optimizing cells in module \xosera_upd.
Performed a total of 8 changes.

22.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

22.10.6. Executing OPT_DFF pass (perform DFF optimizations).

22.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 463 unused wires.
<suppressed ~1 debug messages>

22.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.10.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~360 debug messages>

22.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$15446: $auto$opt_reduce.cc:134:opt_pmux$18570
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$15467: $auto$opt_reduce.cc:134:opt_pmux$18572
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$15487: $auto$opt_reduce.cc:134:opt_pmux$18574
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14138: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13940_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13796_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13350_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13482_CMP $auto$opt_reduce.cc:134:opt_pmux$18576 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14143_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13493_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13349_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13358_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14139_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14294: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13796_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13350_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13482_CMP $auto$opt_reduce.cc:134:opt_pmux$18578 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14139_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$18569: { $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:442$6102_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:442$6101_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:436$6100_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$18573: { $flatten\xosera_main.\reg_interface.$procmux$15075_CMP $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:442$6102_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:442$6101_Y }
  Optimizing cells in module \xosera_upd.
Performed a total of 7 changes.

22.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

22.10.13. Executing OPT_DFF pass (perform DFF optimizations).

22.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

22.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.10.16. Rerunning OPT passes. (Maybe there is more to do..)

22.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~360 debug messages>

22.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.10.20. Executing OPT_DFF pass (perform DFF optimizations).

22.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.10.23. Finished OPT passes. (There is nothing left to do.)

22.11. Executing FSM pass (extract and optimize FSM).

22.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking xosera_upd.xosera_main.blitter.blit_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register xosera_upd.xosera_main.copper.cop_ex_state.
Found FSM state register xosera_upd.xosera_main.video_gen.audio_mixer.fetch_phase.
Found FSM state register xosera_upd.xosera_main.video_gen.video_pf_a.pf_fetch.

22.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\xosera_main.copper.cop_ex_state' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\copper.$procdff$18449
  root of input selection tree: $flatten\xosera_main.\copper.$0\cop_ex_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \xosera_main.copper.cop_reset
  found ctrl input: $flatten\xosera_main.\copper.$procmux$15578_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$15606_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$15589_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$15622_CMP
  found state code: 2'00
  found state code: 2'11
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$18564
  found ctrl input: $flatten\xosera_main.\copper.$procmux$15598_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$15588_CMP
  found state code: 2'10
  found ctrl input: \xosera_main.copper.rd_pipeline
  found state code: 2'01
  found ctrl output: $flatten\xosera_main.\copper.$procmux$15578_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$15589_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$15606_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$15622_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$18564 $flatten\xosera_main.\copper.$procmux$15598_CMP $flatten\xosera_main.\copper.$procmux$15588_CMP \xosera_main.copper.rd_pipeline \xosera_main.copper.cop_reset }
  ctrl outputs: { $flatten\xosera_main.\copper.$procmux$15622_CMP $flatten\xosera_main.\copper.$procmux$15606_CMP $flatten\xosera_main.\copper.$procmux$15589_CMP $flatten\xosera_main.\copper.$procmux$15578_CMP $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] }
  transition:       2'00 5'---00 ->       2'00 6'100000
  transition:       2'00 5'---10 ->       2'01 6'100001
  transition:       2'00 5'----1 ->       2'00 6'100000
  transition:       2'10 5'----0 ->       2'11 6'010011
  transition:       2'10 5'----1 ->       2'00 6'010000
  transition:       2'01 5'000-0 ->       2'01 6'001001
  transition:       2'01 5'--100 ->       2'01 6'001001
  transition:       2'01 5'--110 ->       2'00 6'001000
  transition:       2'01 5'-1--0 ->       2'10 6'001010
  transition:       2'01 5'1---0 ->       2'00 6'001000
  transition:       2'01 5'----1 ->       2'00 6'001000
  transition:       2'11 5'----0 ->       2'00 6'000100
  transition:       2'11 5'----1 ->       2'00 6'000100
Extracting FSM `\xosera_main.video_gen.audio_mixer.fetch_phase' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18538
  root of input selection tree: $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18225_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17589_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18233_CMP
  found state code: 0
  found ctrl input: \xosera_main.video_gen.video_pf_a.dma_ack
  found state code: 2
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$logic_and$./audio_mixer.sv:205$6839_Y
  found state code: 1
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18233_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18225_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17589_CMP
  ctrl inputs: { $flatten\xosera_main.\video_gen.\audio_mixer.$logic_and$./audio_mixer.sv:205$6839_Y \xosera_main.video_gen.video_pf_a.dma_ack \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17589_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18225_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18233_CMP }
  transition:          0 3'0-0 ->          2 35'00000000000000000000000000000010001
  transition:          0 3'1-0 ->          1 35'00000000000000000000000000000001001
  transition:          0 3'--1 ->          0 35'00000000000000000000000000000000001
  transition:          2 3'--0 ->          0 35'00000000000000000000000000000000010
  transition:          2 3'--1 ->          0 35'00000000000000000000000000000000010
  transition:          1 3'-00 ->          1 35'00000000000000000000000000000001100
  transition:          1 3'-10 ->          2 35'00000000000000000000000000000010100
  transition:          1 3'--1 ->          0 35'00000000000000000000000000000000100
Extracting FSM `\xosera_main.video_gen.video_pf_a.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18344
  root of input selection tree: $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.video_timing.end_of_line
  found ctrl input: \xosera_main.video_gen.video_pf_a.scanout_end
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14139_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14175_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13358_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13349_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13493_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14143_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13383_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14181_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13529_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14183_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14184_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13482_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13350_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13796_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13854_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14189_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13940_CMP
  found state code: 5'00000
  found state code: 5'01011
  found state code: 5'10010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:252$6183_Y
  found state code: 5'10001
  found state code: 5'01010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:237$6180_Y
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01110
  found state code: 5'01101
  found state code: 5'01100
  found ctrl input: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
  found state code: 5'00100
  found state code: 5'01001
  found state code: 5'01000
  found state code: 5'00111
  found state code: 5'00110
  found state code: 5'00101
  found state code: 5'00010
  found ctrl input: \xosera_main.video_gen.video_pf_a.mem_fetch_i
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$logic_and$./video_playfield.sv:199$6172_Y
  found state code: 5'00001
  found ctrl input: \xosera_main.video_gen.pa_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14274_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14189_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14184_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14183_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14181_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14175_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14143_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14139_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13940_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13854_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13796_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13529_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13493_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13482_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13383_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13358_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13350_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13349_CMP
  ctrl inputs: { \xosera_main.video_gen.video_pf_a.mem_fetch_i \xosera_main.video_gen.video_pf_a.scanout_end \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\video_pf_a.$logic_and$./video_playfield.sv:199$6172_Y $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:237$6180_Y $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:252$6183_Y \xosera_main.video_gen.video_timing.end_of_line \xosera_main.video_gen.pa_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13349_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13350_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13358_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13383_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13482_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13493_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13529_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13796_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13854_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13940_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14139_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14143_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14175_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14181_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14183_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14184_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14189_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14274_CMP }
  transition:    5'00000 9'00-0--0-0 ->    5'00000 23'00000000000000100000000
  transition:    5'00000 9'00-1--0-0 ->    5'00001 23'00001000000000100000000
  transition:    5'00000 9'10----000 ->    5'01010 23'01010000000000100000000
  transition:    5'00000 9'10----010 ->    5'00100 23'00100000000000100000000
  transition:    5'00000 9'-1----0-0 ->    5'00000 23'00000000000000100000000
  transition:    5'00000 9'------1-0 ->    5'00000 23'00000000000000100000000
  transition:    5'00000 9'--------1 ->    5'00000 23'00000000000000100000000
  transition:    5'10000 9'-0---00-0 ->    5'10001 23'10001001000000000000000
  transition:    5'10000 9'-0---10-0 ->    5'01010 23'01010001000000000000000
  transition:    5'10000 9'-1----0-0 ->    5'00000 23'00000001000000000000000
  transition:    5'10000 9'------1-0 ->    5'00000 23'00000001000000000000000
  transition:    5'10000 9'--------1 ->    5'00000 23'00000001000000000000000
  transition:    5'01000 9'-0----0-0 ->    5'01001 23'01001000000000000000100
  transition:    5'01000 9'-1----0-0 ->    5'00000 23'00000000000000000000100
  transition:    5'01000 9'------1-0 ->    5'00000 23'00000000000000000000100
  transition:    5'01000 9'--------1 ->    5'00000 23'00000000000000000000100
  transition:    5'00100 9'-00---0-0 ->    5'00101 23'00101000000001000000000
  transition:    5'00100 9'-01---0-0 ->    5'00100 23'00100000000001000000000
  transition:    5'00100 9'-1----0-0 ->    5'00000 23'00000000000001000000000
  transition:    5'00100 9'------1-0 ->    5'00000 23'00000000000001000000000
  transition:    5'00100 9'--------1 ->    5'00000 23'00000000000001000000000
  transition:    5'01100 9'-0----0-0 ->    5'01101 23'01101000100000000000000
  transition:    5'01100 9'-1----0-0 ->    5'00000 23'00000000100000000000000
  transition:    5'01100 9'------1-0 ->    5'00000 23'00000000100000000000000
  transition:    5'01100 9'--------1 ->    5'00000 23'00000000100000000000000
  transition:    5'00010 9'-0----0-0 ->    5'00000 23'00000000000000000000001
  transition:    5'00010 9'-1----0-0 ->    5'00000 23'00000000000000000000001
  transition:    5'00010 9'------1-0 ->    5'00000 23'00000000000000000000001
  transition:    5'00010 9'--------1 ->    5'00000 23'00000000000000000000001
  transition:    5'10010 9'-0----0-0 ->    5'01011 23'01011000000000010000000
  transition:    5'10010 9'-1----0-0 ->    5'00000 23'00000000000000010000000
  transition:    5'10010 9'------1-0 ->    5'00000 23'00000000000000010000000
  transition:    5'10010 9'--------1 ->    5'00000 23'00000000000000010000000
  transition:    5'01010 9'-00---0-0 ->    5'01011 23'01011000000100000000000
  transition:    5'01010 9'-01---0-0 ->    5'01010 23'01010000000100000000000
  transition:    5'01010 9'-1----0-0 ->    5'00000 23'00000000000100000000000
  transition:    5'01010 9'------1-0 ->    5'00000 23'00000000000100000000000
  transition:    5'01010 9'--------1 ->    5'00000 23'00000000000100000000000
  transition:    5'00110 9'-0--0-0-0 ->    5'00111 23'00111010000000000000000
  transition:    5'00110 9'-0--1-0-0 ->    5'00100 23'00100010000000000000000
  transition:    5'00110 9'-1----0-0 ->    5'00000 23'00000010000000000000000
  transition:    5'00110 9'------1-0 ->    5'00000 23'00000010000000000000000
  transition:    5'00110 9'--------1 ->    5'00000 23'00000010000000000000000
  transition:    5'01110 9'-0----0-0 ->    5'01111 23'01111000001000000000000
  transition:    5'01110 9'-1----0-0 ->    5'00000 23'00000000001000000000000
  transition:    5'01110 9'------1-0 ->    5'00000 23'00000000001000000000000
  transition:    5'01110 9'--------1 ->    5'00000 23'00000000001000000000000
  transition:    5'00001 9'-0----0-0 ->    5'00010 23'00010000000000000000010
  transition:    5'00001 9'-1----0-0 ->    5'00000 23'00000000000000000000010
  transition:    5'00001 9'------1-0 ->    5'00000 23'00000000000000000000010
  transition:    5'00001 9'--------1 ->    5'00000 23'00000000000000000000010
  transition:    5'10001 9'-0----0-0 ->    5'10010 23'10010000000000000100000
  transition:    5'10001 9'-1----0-0 ->    5'00000 23'00000000000000000100000
  transition:    5'10001 9'------1-0 ->    5'00000 23'00000000000000000100000
  transition:    5'10001 9'--------1 ->    5'00000 23'00000000000000000100000
  transition:    5'01001 9'-0----0-0 ->    5'00100 23'00100000000000000001000
  transition:    5'01001 9'-1----0-0 ->    5'00000 23'00000000000000000001000
  transition:    5'01001 9'------1-0 ->    5'00000 23'00000000000000000001000
  transition:    5'01001 9'--------1 ->    5'00000 23'00000000000000000001000
  transition:    5'00101 9'-0----0-0 ->    5'00110 23'00110000000010000000000
  transition:    5'00101 9'-1----0-0 ->    5'00000 23'00000000000010000000000
  transition:    5'00101 9'------1-0 ->    5'00000 23'00000000000010000000000
  transition:    5'00101 9'--------1 ->    5'00000 23'00000000000010000000000
  transition:    5'01101 9'-0----0-0 ->    5'01110 23'01110000000000001000000
  transition:    5'01101 9'-1----0-0 ->    5'00000 23'00000000000000001000000
  transition:    5'01101 9'------1-0 ->    5'00000 23'00000000000000001000000
  transition:    5'01101 9'--------1 ->    5'00000 23'00000000000000001000000
  transition:    5'01011 9'-0----0-0 ->    5'01100 23'01100000000000000010000
  transition:    5'01011 9'-1----0-0 ->    5'00000 23'00000000000000000010000
  transition:    5'01011 9'------1-0 ->    5'00000 23'00000000000000000010000
  transition:    5'01011 9'--------1 ->    5'00000 23'00000000000000000010000
  transition:    5'00111 9'-0---00-0 ->    5'01000 23'01000000010000000000000
  transition:    5'00111 9'-0---10-0 ->    5'00100 23'00100000010000000000000
  transition:    5'00111 9'-1----0-0 ->    5'00000 23'00000000010000000000000
  transition:    5'00111 9'------1-0 ->    5'00000 23'00000000010000000000000
  transition:    5'00111 9'--------1 ->    5'00000 23'00000000010000000000000
  transition:    5'01111 9'-0--0-0-0 ->    5'10000 23'10000100000000000000000
  transition:    5'01111 9'-0--1-0-0 ->    5'01010 23'01010100000000000000000
  transition:    5'01111 9'-1----0-0 ->    5'00000 23'00000100000000000000000
  transition:    5'01111 9'------1-0 ->    5'00000 23'00000100000000000000000
  transition:    5'01111 9'--------1 ->    5'00000 23'00000100000000000000000

22.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$18590' from module `\xosera_upd'.
  Merging pattern 9'-0----0-0 and 9'-1----0-0 from group (5 0 23'00000000000000000000001).
  Merging pattern 9'-1----0-0 and 9'-0----0-0 from group (5 0 23'00000000000000000000001).
  Merging pattern 9'------0-0 and 9'------1-0 from group (5 0 23'00000000000000000000001).
  Merging pattern 9'------1-0 and 9'------0-0 from group (5 0 23'00000000000000000000001).
  Merging pattern 9'--------0 and 9'--------1 from group (5 0 23'00000000000000000000001).
  Merging pattern 9'--------1 and 9'--------0 from group (5 0 23'00000000000000000000001).
Optimizing FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_phase$18585' from module `\xosera_upd'.
  Merging pattern 3'--0 and 3'--1 from group (1 0 35'00000000000000000000000000000000010).
  Merging pattern 3'--1 and 3'--0 from group (1 0 35'00000000000000000000000000000000010).
Optimizing FSM `$fsm$\xosera_main.copper.cop_ex_state$18579' from module `\xosera_upd'.
  Merging pattern 5'----0 and 5'----1 from group (3 0 6'000100).
  Merging pattern 5'----1 and 5'----0 from group (3 0 6'000100).

22.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 50 unused cells and 50 unused wires.
<suppressed ~52 debug messages>

22.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.copper.cop_ex_state$18579' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] [0].
  Removing unused output signal $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] [1].
Optimizing FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_phase$18585' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [4].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [5].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [6].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [7].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [8].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [9].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [10].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [11].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [12].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [13].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [14].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [15].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [16].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [17].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [18].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [19].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [20].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [21].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [22].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [23].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [24].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [25].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [26].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [27].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [28].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [29].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [30].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_phase[31:0] [31].
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$18590' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14189_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [4].

22.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\xosera_main.copper.cop_ex_state$18579' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_phase$18585' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> --1
  00000000000000000000000000000010 -> -1-
  00000000000000000000000000000001 -> 1--
Recoding FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$18590' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -----------------1
  10000 -> ----------------1-
  01000 -> ---------------1--
  00100 -> --------------1---
  01100 -> -------------1----
  00010 -> ------------1-----
  10010 -> -----------1------
  01010 -> ----------1-------
  00110 -> ---------1--------
  01110 -> --------1---------
  00001 -> -------1----------
  10001 -> ------1-----------
  01001 -> -----1------------
  00101 -> ----1-------------
  01101 -> ---1--------------
  01011 -> --1---------------
  00111 -> -1----------------
  01111 -> 1-----------------

22.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\xosera_main.copper.cop_ex_state$18579' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.copper.cop_ex_state$18579 (\xosera_main.copper.cop_ex_state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \xosera_main.copper.cop_reset
    1: \xosera_main.copper.rd_pipeline
    2: $flatten\xosera_main.\copper.$procmux$15588_CMP
    3: $flatten\xosera_main.\copper.$procmux$15598_CMP
    4: $auto$opt_reduce.cc:134:opt_pmux$18564

  Output signals:
    0: $flatten\xosera_main.\copper.$procmux$15578_CMP
    1: $flatten\xosera_main.\copper.$procmux$15589_CMP
    2: $flatten\xosera_main.\copper.$procmux$15606_CMP
    3: $flatten\xosera_main.\copper.$procmux$15622_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'1000
      1:     0 5'----1   ->     0 4'1000
      2:     0 5'---10   ->     2 4'1000
      3:     1 5'----1   ->     0 4'0100
      4:     1 5'----0   ->     3 4'0100
      5:     2 5'--110   ->     0 4'0010
      6:     2 5'1---0   ->     0 4'0010
      7:     2 5'----1   ->     0 4'0010
      8:     2 5'-1--0   ->     1 4'0010
      9:     2 5'--100   ->     2 4'0010
     10:     2 5'000-0   ->     2 4'0010
     11:     3 5'-----   ->     0 4'0001

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_phase$18585' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.audio_mixer.fetch_phase$18585 (\xosera_main.video_gen.audio_mixer.fetch_phase):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.video_pf_a.dma_ack
    2: $flatten\xosera_main.\video_gen.\audio_mixer.$logic_and$./audio_mixer.sv:205$6839_Y

  Output signals:
    0: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18233_CMP
    1: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18225_CMP
    2: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17589_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--1   ->     0 3'001
      1:     0 3'0-0   ->     1 3'001
      2:     0 3'1-0   ->     2 3'001
      3:     1 3'---   ->     0 3'010
      4:     2 3'--1   ->     0 3'100
      5:     2 3'-10   ->     1 3'100
      6:     2 3'-00   ->     2 3'100

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$18590' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$18590 (\xosera_main.video_gen.video_pf_a.pf_fetch):

  Number of input signals:    9
  Number of output signals:  17
  Number of state bits:      18

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pa_bitmap
    2: \xosera_main.video_gen.video_timing.end_of_line
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:252$6183_Y
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:237$6180_Y
    5: $flatten\xosera_main.\video_gen.\video_pf_a.$logic_and$./video_playfield.sv:199$6172_Y
    6: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
    7: \xosera_main.video_gen.video_pf_a.scanout_end
    8: \xosera_main.video_gen.video_pf_a.mem_fetch_i

  Output signals:
    0: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14274_CMP
    1: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14184_CMP
    2: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14183_CMP
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14181_CMP
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14175_CMP
    5: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14143_CMP
    6: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14139_CMP
    7: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13940_CMP
    8: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13854_CMP
    9: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13796_CMP
   10: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13529_CMP
   11: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13493_CMP
   12: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13482_CMP
   13: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13383_CMP
   14: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13358_CMP
   15: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13350_CMP
   16: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13349_CMP

  State encoding:
    0: 18'-----------------1  <RESET STATE>
    1: 18'----------------1-
    2: 18'---------------1--
    3: 18'--------------1---
    4: 18'-------------1----
    5: 18'------------1-----
    6: 18'-----------1------
    7: 18'----------1-------
    8: 18'---------1--------
    9: 18'--------1---------
   10: 18'-------1----------
   11: 18'------1-----------
   12: 18'-----1------------
   13: 18'----1-------------
   14: 18'---1--------------
   15: 18'--1---------------
   16: 18'-1----------------
   17: 18'1-----------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'00-0--0-0   ->     0 17'00000000010000000
      1:     0 9'-1----0-0   ->     0 17'00000000010000000
      2:     0 9'------1-0   ->     0 17'00000000010000000
      3:     0 9'--------1   ->     0 17'00000000010000000
      4:     0 9'10----010   ->     3 17'00000000010000000
      5:     0 9'10----000   ->     7 17'00000000010000000
      6:     0 9'00-1--0-0   ->    10 17'00000000010000000
      7:     1 9'-1----0-0   ->     0 17'00100000000000000
      8:     1 9'------1-0   ->     0 17'00100000000000000
      9:     1 9'--------1   ->     0 17'00100000000000000
     10:     1 9'-0---10-0   ->     7 17'00100000000000000
     11:     1 9'-0---00-0   ->    11 17'00100000000000000
     12:     2 9'-1----0-0   ->     0 17'00000000000000010
     13:     2 9'------1-0   ->     0 17'00000000000000010
     14:     2 9'--------1   ->     0 17'00000000000000010
     15:     2 9'-0----0-0   ->    12 17'00000000000000010
     16:     3 9'-1----0-0   ->     0 17'00000000100000000
     17:     3 9'------1-0   ->     0 17'00000000100000000
     18:     3 9'--------1   ->     0 17'00000000100000000
     19:     3 9'-01---0-0   ->     3 17'00000000100000000
     20:     3 9'-00---0-0   ->    13 17'00000000100000000
     21:     4 9'-1----0-0   ->     0 17'00010000000000000
     22:     4 9'------1-0   ->     0 17'00010000000000000
     23:     4 9'--------1   ->     0 17'00010000000000000
     24:     4 9'-0----0-0   ->    14 17'00010000000000000
     25:     5 9'---------   ->     0 17'00000000000000001
     26:     6 9'-1----0-0   ->     0 17'00000000001000000
     27:     6 9'------1-0   ->     0 17'00000000001000000
     28:     6 9'--------1   ->     0 17'00000000001000000
     29:     6 9'-0----0-0   ->    15 17'00000000001000000
     30:     7 9'-1----0-0   ->     0 17'00000010000000000
     31:     7 9'------1-0   ->     0 17'00000010000000000
     32:     7 9'--------1   ->     0 17'00000010000000000
     33:     7 9'-01---0-0   ->     7 17'00000010000000000
     34:     7 9'-00---0-0   ->    15 17'00000010000000000
     35:     8 9'-1----0-0   ->     0 17'01000000000000000
     36:     8 9'------1-0   ->     0 17'01000000000000000
     37:     8 9'--------1   ->     0 17'01000000000000000
     38:     8 9'-0--1-0-0   ->     3 17'01000000000000000
     39:     8 9'-0--0-0-0   ->    16 17'01000000000000000
     40:     9 9'-1----0-0   ->     0 17'00000100000000000
     41:     9 9'------1-0   ->     0 17'00000100000000000
     42:     9 9'--------1   ->     0 17'00000100000000000
     43:     9 9'-0----0-0   ->    17 17'00000100000000000
     44:    10 9'-1----0-0   ->     0 17'00000000000000000
     45:    10 9'------1-0   ->     0 17'00000000000000000
     46:    10 9'--------1   ->     0 17'00000000000000000
     47:    10 9'-0----0-0   ->     5 17'00000000000000000
     48:    11 9'-1----0-0   ->     0 17'00000000000010000
     49:    11 9'------1-0   ->     0 17'00000000000010000
     50:    11 9'--------1   ->     0 17'00000000000010000
     51:    11 9'-0----0-0   ->     6 17'00000000000010000
     52:    12 9'-1----0-0   ->     0 17'00000000000000100
     53:    12 9'------1-0   ->     0 17'00000000000000100
     54:    12 9'--------1   ->     0 17'00000000000000100
     55:    12 9'-0----0-0   ->     3 17'00000000000000100
     56:    13 9'-1----0-0   ->     0 17'00000001000000000
     57:    13 9'------1-0   ->     0 17'00000001000000000
     58:    13 9'--------1   ->     0 17'00000001000000000
     59:    13 9'-0----0-0   ->     8 17'00000001000000000
     60:    14 9'-1----0-0   ->     0 17'00000000000100000
     61:    14 9'------1-0   ->     0 17'00000000000100000
     62:    14 9'--------1   ->     0 17'00000000000100000
     63:    14 9'-0----0-0   ->     9 17'00000000000100000
     64:    15 9'-1----0-0   ->     0 17'00000000000001000
     65:    15 9'------1-0   ->     0 17'00000000000001000
     66:    15 9'--------1   ->     0 17'00000000000001000
     67:    15 9'-0----0-0   ->     4 17'00000000000001000
     68:    16 9'-1----0-0   ->     0 17'00001000000000000
     69:    16 9'------1-0   ->     0 17'00001000000000000
     70:    16 9'--------1   ->     0 17'00001000000000000
     71:    16 9'-0---00-0   ->     2 17'00001000000000000
     72:    16 9'-0---10-0   ->     3 17'00001000000000000
     73:    17 9'-1----0-0   ->     0 17'10000000000000000
     74:    17 9'------1-0   ->     0 17'10000000000000000
     75:    17 9'--------1   ->     0 17'10000000000000000
     76:    17 9'-0--0-0-0   ->     1 17'10000000000000000
     77:    17 9'-0--1-0-0   ->     7 17'10000000000000000

-------------------------------------

22.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\xosera_main.copper.cop_ex_state$18579' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_phase$18585' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$18590' from module `\xosera_upd'.

22.12. Executing OPT pass (performing simple optimizations).

22.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~25 debug messages>

22.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

22.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

22.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$18318 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$3\blit_ack_next[0:0], Q = \xosera_main.vram_arb.blit_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$18317 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$2\regs_ack_next[0:0], Q = \xosera_main.vram_arb.regs_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18329 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.v_state_next, Q = \xosera_main.video_gen.video_timing.v_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18328 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.h_state_next, Q = \xosera_main.video_gen.video_timing.h_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18327 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.vsync_next, Q = \xosera_main.video_gen.video_timing.vsync, rval = 1'1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18326 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.hsync_next, Q = \xosera_main.video_gen.video_timing.hsync, rval = 1'1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18325 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.v_count_next, Q = \xosera_main.video_gen.video_timing.v_count, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$18801 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_timing.$2\v_count_next[9:0], Q = \xosera_main.video_gen.video_timing.v_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18324 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$6275_Y, Q = \xosera_main.video_gen.video_timing.h_count, rval = 10'0000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18323 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_visible_next, Q = \xosera_main.video_gen.video_timing.end_of_visible, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18322 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_frame_next, Q = \xosera_main.video_gen.video_timing.end_of_frame, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18321 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_line_next, Q = \xosera_main.video_gen.video_timing.end_of_line, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$18320 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.dv_de_next, Q = \xosera_main.video_gen.video_timing.dv_de, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18359 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13075_Y $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13094_Y }, Q = \xosera_main.video_gen.video_pf_a.pf_pixels, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18810 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13075_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:266:slice$18810 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13094_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18358 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13103_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18829 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13099_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18357 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13111_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$18831 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13109_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18356 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13127_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18355 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18836 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18354 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18840 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18353 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18844 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18352 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18848 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18351 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next, Q = \xosera_main.video_gen.video_pf_a.pf_attr_word, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18852 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next [10:0], Q = \xosera_main.video_gen.video_pf_a.pf_attr_word [10:0]).
Adding EN signal on $auto$ff.cc:266:slice$18852 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next [15:11], Q = \xosera_main.video_gen.video_pf_a.pf_attr_word [15:11]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18350 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$logic_not$./video_playfield.sv:229$6179_Y, Q = \xosera_main.video_gen.video_pf_a.pf_words_ready, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18349 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13168_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$18864 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13168_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18347 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.dma_word_next, Q = \xosera_main.video_gen.video_pf_a.dma_word, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18868 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$ternary$./video_playfield.sv:210$6174_Y, Q = \xosera_main.video_gen.video_pf_a.dma_word).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18346 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.dma_ack_next, Q = \xosera_main.video_gen.video_pf_a.dma_ack, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18345 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13194_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18871 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13194_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18343 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13221_Y, Q = \xosera_main.video_gen.video_pf_a.pf_line_start, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18342 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13237_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$18888 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13237_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18341 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13248_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$18898 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:481$6233_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18340 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13258_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$18908 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13256_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18339 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13268_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$18912 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13266_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18338 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13285_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_count, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18337 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13298_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$18917 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13298_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18336 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13303_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$18925 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:511$6236_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18335 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13310_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$18927 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13310_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18334 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13315_Y, Q = \xosera_main.video_gen.video_pf_a.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$18931 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.video_pf_a.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18333 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o, rval = 13'0000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18332 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.tilemem_sel_next, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18331 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_a.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18937 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [15:13], Q = \xosera_main.video_gen.video_pf_a.vram_addr_o [15:13]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$18330 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.vram_sel_next, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$procdff$18517 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:34$6755_Y, Q = \xosera_main.video_gen.audio_mixer.audio_r_dac.accumulator, rval = 9'000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$procdff$18516 ($dff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_r_dac.accumulator [8], Q = \xosera_main.video_gen.audio_mixer.audio_r_dac.pulse_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$procdff$18517 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:34$6755_Y, Q = \xosera_main.video_gen.audio_mixer.audio_l_dac.accumulator, rval = 9'000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$procdff$18516 ($dff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_l_dac.accumulator [8], Q = \xosera_main.video_gen.audio_mixer.audio_l_dac.pulse_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18546 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17731_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17737_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17772_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17778_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17863_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17869_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17962_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17968_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_period, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18545 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18218_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17749_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18062_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17790_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18091_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17881_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18120_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17980_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_length, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17976_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [14:0]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17877_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [30:16]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17786_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [46:32]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17745_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [62:48]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18120_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [15]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18091_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [31]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18062_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [47]).
Adding EN signal on $auto$ff.cc:266:slice$18978 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18218_Y, Q = \xosera_main.video_gen.audio_mixer.chan_length [63]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18544 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$2$lookahead\chan_buff$6768[63:0]$6831, Q = \xosera_main.video_gen.audio_mixer.chan_buff, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19019 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$or$./audio_mixer.sv:0$6859_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18543 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17893_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17811_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17905_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18004_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_addr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19023 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18000_Y, Q = \xosera_main.video_gen.audio_mixer.chan_addr [15:0]).
Adding EN signal on $auto$ff.cc:266:slice$19023 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17901_Y, Q = \xosera_main.video_gen.audio_mixer.chan_addr [31:16]).
Adding EN signal on $auto$ff.cc:266:slice$19023 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17807_Y, Q = \xosera_main.video_gen.audio_mixer.chan_addr [47:32]).
Adding EN signal on $auto$ff.cc:266:slice$19023 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17889_Y, Q = \xosera_main.video_gen.audio_mixer.chan_addr [63:48]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18542 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17835_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17841_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17940_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18034_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_val, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$19036 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer.sv:163$6792_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$19036 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer.sv:163$6801_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$19036 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer.sv:163$6810_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$19036 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer.sv:163$6819_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [31:24]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18541 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17992_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17823_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17917_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18016_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_tile, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19041 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.audio_tile_nchan [3], Q = \xosera_main.video_gen.audio_mixer.chan_tile [3]).
Adding EN signal on $auto$ff.cc:266:slice$19041 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.audio_tile_nchan [2], Q = \xosera_main.video_gen.audio_mixer.chan_tile [2]).
Adding EN signal on $auto$ff.cc:266:slice$19041 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.audio_tile_nchan [1], Q = \xosera_main.video_gen.audio_mixer.chan_tile [1]).
Adding EN signal on $auto$ff.cc:266:slice$19041 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.audio_tile_nchan [0], Q = \xosera_main.video_gen.audio_mixer.chan_tile [0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18540 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$14$lookahead\chan_buff_ok$6769[3:0]$6832, Q = \xosera_main.video_gen.audio_mixer.chan_buff_ok, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18539 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17932_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17850_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17949_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18043_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_2nd, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19055 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18043_Y, Q = \xosera_main.video_gen.audio_mixer.chan_2nd [0]).
Adding EN signal on $auto$ff.cc:266:slice$19055 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17949_Y, Q = \xosera_main.video_gen.audio_mixer.chan_2nd [1]).
Adding EN signal on $auto$ff.cc:266:slice$19055 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17850_Y, Q = \xosera_main.video_gen.audio_mixer.chan_2nd [2]).
Adding EN signal on $auto$ff.cc:266:slice$19055 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17932_Y, Q = \xosera_main.video_gen.audio_mixer.chan_2nd [3]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18537 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18238_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_chan, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$19072 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:225$6869_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_chan).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18536 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18246_Y, Q = \xosera_main.video_gen.audio_mixer.audio_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19074 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6836_Y, Q = \xosera_main.video_gen.audio_mixer.audio_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18535 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18254_Y, Q = \xosera_main.video_gen.audio_mixer.audio_tile_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19076 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6833_Y, Q = \xosera_main.video_gen.audio_mixer.audio_tile_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18534 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18264_Y, Q = \xosera_main.video_gen.audio_mixer.audio_req_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19078 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18264_Y, Q = \xosera_main.video_gen.audio_mixer.audio_req_o).
Adding EN signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18533 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18144_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18074_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18103_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18132_Y }, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o).
Adding SRST signal on $auto$ff.cc:266:slice$19086 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18128_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19086 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18099_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19086 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18070_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19086 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$18140_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18524 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17548_Y, Q = \xosera_main.video_gen.audio_mixer.output_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19099 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17546_Y, Q = \xosera_main.video_gen.audio_mixer.output_r).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18523 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17560_Y, Q = \xosera_main.video_gen.audio_mixer.output_l, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19101 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17558_Y, Q = \xosera_main.video_gen.audio_mixer.output_l).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18522 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17566_Y, Q = \xosera_main.video_gen.audio_mixer.vol_r_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19103 ($sdff) from module xosera_upd (D = { 1'0 $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6884_Y }, Q = \xosera_main.video_gen.audio_mixer.vol_r_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18521 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17572_Y, Q = \xosera_main.video_gen.audio_mixer.vol_l_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19105 ($sdff) from module xosera_upd (D = { 1'0 $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6881_Y }, Q = \xosera_main.video_gen.audio_mixer.vol_l_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18520 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17578_Y, Q = \xosera_main.video_gen.audio_mixer.mix_val_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19107 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6887_Y, Q = \xosera_main.video_gen.audio_mixer.mix_val_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18519 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$17536_Y, Q = \xosera_main.video_gen.audio_mixer.mix_clr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$18518 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:272$6878_Y, Q = \xosera_main.video_gen.audio_mixer.mix_chan, rval = 3'000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18398 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14691_Y, Q = \xosera_main.video_gen.audio_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19113 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [0], Q = \xosera_main.video_gen.audio_enable).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18397 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14652_Y, Q = \xosera_main.video_gen.pa_gfx_ctrl_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18396 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14659_Y, Q = \xosera_main.video_gen.pa_line_start_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18395 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14699_Y, Q = \xosera_main.video_gen.pa_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$19127 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pa_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18394 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14707_Y, Q = \xosera_main.video_gen.pa_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$19131 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pa_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18393 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14716_Y, Q = \xosera_main.video_gen.pa_v_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$19135 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [2:0], Q = \xosera_main.video_gen.pa_v_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18392 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14725_Y, Q = \xosera_main.video_gen.pa_h_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$19139 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6:4], Q = \xosera_main.video_gen.pa_h_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18391 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14738_Y, Q = \xosera_main.video_gen.pa_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$19143 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pa_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18390 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14751_Y, Q = \xosera_main.video_gen.pa_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$19147 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pa_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18389 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14763_Y, Q = \xosera_main.video_gen.pa_tile_height, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$19151 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pa_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18388 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14775_Y, Q = \xosera_main.video_gen.pa_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19155 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pa_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18387 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14787_Y, Q = \xosera_main.video_gen.pa_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19159 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pa_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18386 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14799_Y, Q = \xosera_main.video_gen.pa_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$19163 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pa_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18385 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14812_Y, Q = \xosera_main.video_gen.pa_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19167 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pa_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18384 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14825_Y, Q = \xosera_main.video_gen.pa_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$19171 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pa_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18383 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14838_Y, Q = \xosera_main.video_gen.pa_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19175 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pa_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18382 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14848_Y, Q = \xosera_main.video_gen.pa_line_len, rval = 16'0000000001010000).
Adding EN signal on $auto$ff.cc:266:slice$19179 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18381 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14859_Y, Q = \xosera_main.video_gen.pa_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19183 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18380 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14872_Y, Q = \xosera_main.video_gen.pa_blank, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$19187 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pa_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18379 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14879_Y, Q = \xosera_main.video_gen.line_set_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19191 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.line_set_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18378 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14903_Y, Q = \xosera_main.video_gen.vid_right, rval = 10'1010000000).
Adding EN signal on $auto$ff.cc:266:slice$19195 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_right).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18377 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14928_Y, Q = \xosera_main.video_gen.vid_left, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$19199 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_left).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18376 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14957_Y, Q = \xosera_main.video_gen.vid_colorswap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19203 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.vid_colorswap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18375 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14986_Y, Q = \xosera_main.video_gen.border_color, rval = 8'00001000).
Adding EN signal on $auto$ff.cc:266:slice$19207 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:0], Q = \xosera_main.video_gen.border_color).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18374 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$15014_Y, Q = \xosera_main.video_gen.copp_reg_enable_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19211 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.copp_reg_enable_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18373 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14639_Y, Q = \xosera_main.video_gen.copp_reg_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18372 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_visible, Q = \xosera_main.video_gen.video_intr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18370 ($dff) from module xosera_upd (D = \xosera_main.video_gen.mem_fetch_next, Q = \xosera_main.video_gen.mem_fetch, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18369 ($dff) from module xosera_upd (D = \xosera_main.video_gen.pa_color_index, Q = \xosera_main.video_gen.colorA_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18367 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [2], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18367 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [1], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18367 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [0], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18367 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18366 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14436_Y $flatten\xosera_main.\video_gen.$procmux$14339_Y $flatten\xosera_main.\video_gen.$procmux$14399_Y $flatten\xosera_main.\video_gen.$procmux$14459_Y }, Q = \xosera_main.video_gen.audio_len_nchan, rval = 60'000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19251 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_len_nchan [44:30]).
Adding EN signal on $auto$ff.cc:266:slice$19251 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_len_nchan [59:45]).
Adding EN signal on $auto$ff.cc:266:slice$19251 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_len_nchan [29:15]).
Adding EN signal on $auto$ff.cc:266:slice$19251 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_len_nchan [14:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18365 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14563_Y $flatten\xosera_main.\video_gen.$procmux$14323_Y $flatten\xosera_main.\video_gen.$procmux$14383_Y $flatten\xosera_main.\video_gen.$procmux$14443_Y }, Q = \xosera_main.video_gen.audio_start_nchan, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19264 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.audio_start_nchan [63:48]).
Adding EN signal on $auto$ff.cc:266:slice$19264 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.audio_start_nchan [47:32]).
Adding EN signal on $auto$ff.cc:266:slice$19264 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.audio_start_nchan [31:16]).
Adding EN signal on $auto$ff.cc:266:slice$19264 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.audio_start_nchan [15:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18364 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14376_Y $flatten\xosera_main.\video_gen.$procmux$14331_Y $flatten\xosera_main.\video_gen.$procmux$14391_Y $flatten\xosera_main.\video_gen.$procmux$14451_Y }, Q = \xosera_main.video_gen.audio_tile_nchan, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19277 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_tile_nchan [2]).
Adding EN signal on $auto$ff.cc:266:slice$19277 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_tile_nchan [3]).
Adding EN signal on $auto$ff.cc:266:slice$19277 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_tile_nchan [1]).
Adding EN signal on $auto$ff.cc:266:slice$19277 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_tile_nchan [0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18363 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14590_Y $flatten\xosera_main.\video_gen.$procmux$14348_Y $flatten\xosera_main.\video_gen.$procmux$14408_Y $flatten\xosera_main.\video_gen.$procmux$14468_Y }, Q = \xosera_main.video_gen.audio_period_nchan, rval = 60'000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19290 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [44:30]).
Adding EN signal on $auto$ff.cc:266:slice$19290 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [29:15]).
Adding EN signal on $auto$ff.cc:266:slice$19290 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [14:0]).
Adding EN signal on $auto$ff.cc:266:slice$19290 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [59:45]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18362 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14517_Y $flatten\xosera_main.\video_gen.$procmux$14368_Y $flatten\xosera_main.\video_gen.$procmux$14428_Y $flatten\xosera_main.\video_gen.$procmux$14488_Y }, Q = \xosera_main.video_gen.audio_vol_r_nchan, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19303 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [20:14]).
Adding EN signal on $auto$ff.cc:266:slice$19303 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [13:7]).
Adding EN signal on $auto$ff.cc:266:slice$19303 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$19303 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [27:21]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18361 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14507_Y $flatten\xosera_main.\video_gen.$procmux$14358_Y $flatten\xosera_main.\video_gen.$procmux$14418_Y $flatten\xosera_main.\video_gen.$procmux$14478_Y }, Q = \xosera_main.video_gen.audio_vol_l_nchan, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19316 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [20:14]).
Adding EN signal on $auto$ff.cc:266:slice$19316 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [13:7]).
Adding EN signal on $auto$ff.cc:266:slice$19316 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$19316 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [27:21]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18360 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$14316_Y $flatten\xosera_main.\video_gen.$procmux$14526_Y $flatten\xosera_main.\video_gen.$procmux$14581_Y $flatten\xosera_main.\video_gen.$procmux$14572_Y }, Q = \xosera_main.video_gen.audio_intr_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18475 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data_ff0, Q = \xosera_main.reg_interface.bus.data, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18474 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bus_data_i, Q = \xosera_main.reg_interface.bus.data_ff0, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18473 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num_ff0, Q = \xosera_main.reg_interface.bus.reg_num, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18472 ($dff) from module xosera_upd (D = { \gpio_27 \gpio_26 \gpio_25 \gpio_23 }, Q = \xosera_main.reg_interface.bus.reg_num_ff0, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18471 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel_ff0, Q = \xosera_main.reg_interface.bus.bytesel, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18470 ($dff) from module xosera_upd (D = \led_blue, Q = \xosera_main.reg_interface.bus.bytesel_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18469 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.rd_nwr_ff0, Q = \xosera_main.reg_interface.bus.rd_nwr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18468 ($dff) from module xosera_upd (D = \led_green, Q = \xosera_main.reg_interface.bus.rd_nwr_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18467 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n, Q = \xosera_main.reg_interface.bus.cs_n_last, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18466 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n_ff1, Q = \xosera_main.reg_interface.bus.cs_n, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18465 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n_ff0, Q = \xosera_main.reg_interface.bus.cs_n_ff1, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18464 ($dff) from module xosera_upd (D = \led_red, Q = \xosera_main.reg_interface.bus.cs_n_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18463 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data, Q = \xosera_main.reg_interface.bus.bytedata_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18462 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel, Q = \xosera_main.reg_interface.bus.bytesel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18461 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num, Q = \xosera_main.reg_interface.bus.reg_num_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18460 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$16920_Y, Q = \xosera_main.reg_interface.bus.read_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$18459 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$16928_Y, Q = \xosera_main.reg_interface.bus.write_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18433 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15543_Y, Q = \xosera_main.reg_interface.reg_timer_frac, rval = 14'00000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18432 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15551_Y, Q = \xosera_main.reg_interface.reg_timer_countdown, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19356 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15549_Y, Q = \xosera_main.reg_interface.reg_timer_countdown).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18431 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15557_Y, Q = \xosera_main.reg_interface.reg_timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19358 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:160$6076_Y, Q = \xosera_main.reg_interface.reg_timer).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18430 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15535_Y, Q = \xosera_main.reg_interface.timer_intr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18429 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15186_Y, Q = \xosera_main.reg_interface.intr_mask, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$19363 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:0], Q = \xosera_main.reg_interface.intr_mask).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18428 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15196_Y, Q = \xosera_main.reg_interface.reg_data_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19369 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_data_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18427 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15211_Y, Q = \xosera_main.reg_interface.reg_xdata_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19375 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_xdata_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18426 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15216_Y, Q = \xosera_main.reg_interface.timer_latch_val, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19381 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_timer [7:0], Q = \xosera_main.reg_interface.timer_latch_val).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18425 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15139_Y, Q = \xosera_main.reg_interface.xwr_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18424 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15132_Y, Q = \xosera_main.reg_interface.xrd_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18423 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15139_Y, Q = \xosera_main.reg_interface.wr_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18422 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15146_Y, Q = \xosera_main.reg_interface.rd_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18421 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15235_Y, Q = \xosera_main.reg_interface.vram_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18420 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15258_Y, Q = \xosera_main.reg_interface.xr_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18419 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15273_Y, Q = \xosera_main.reg_interface.reg_timer_interval, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19405 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_timer_interval).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18418 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$15036_Y $flatten\xosera_main.\reg_interface.$procmux$15049_Y }, Q = \xosera_main.reg_interface.reg_wr_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18417 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$15285_Y $flatten\xosera_main.\reg_interface.$procmux$15061_Y }, Q = \xosera_main.reg_interface.reg_wr_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19410 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$19410 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18416 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15307_Y, Q = \xosera_main.reg_interface.reg_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19419 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i, Q = \xosera_main.reg_interface.reg_data).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18415 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$15300_Y $flatten\xosera_main.\reg_interface.$procmux$15076_Y }, Q = \xosera_main.reg_interface.reg_rd_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18414 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$15321_Y $flatten\xosera_main.\reg_interface.$procmux$15090_Y }, Q = \xosera_main.reg_interface.reg_rd_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19424 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$19424 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18413 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15346_Y, Q = \xosera_main.reg_interface.reg_xdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19433 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.xr_data_i, Q = \xosera_main.reg_interface.reg_xdata).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18412 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$15339_Y $flatten\xosera_main.\reg_interface.$procmux$15108_Y }, Q = \xosera_main.reg_interface.reg_wr_xaddr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18411 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$15365_Y $flatten\xosera_main.\reg_interface.$procmux$15127_Y }, Q = \xosera_main.reg_interface.reg_rd_xaddr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18410 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:0], Q = \xosera_main.reg_interface.intr_clear_o, rval = 7'0000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18409 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15386_Y, Q = \xosera_main.reg_interface.regs_data_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19448 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15380_Y, Q = \xosera_main.reg_interface.regs_data_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18408 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15414_Y, Q = \xosera_main.reg_interface.regs_addr_o, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18407 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15434_Y, Q = \xosera_main.reg_interface.regs_wrmask_o, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$19459 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [3:0], Q = \xosera_main.reg_interface.regs_wrmask_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18406 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15452_Y, Q = \xosera_main.reg_interface.regs_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18405 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15477_Y, Q = \xosera_main.reg_interface.regs_xr_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18404 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15497_Y, Q = \xosera_main.reg_interface.regs_vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$18403 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15516_Y, Q = \xosera_main.reg_interface.reconfig_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19466 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [7], Q = \xosera_main.reg_interface.reconfig_o).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18454 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15775_Y, Q = \xosera_main.copper.cop_run, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18453 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15765_Y, Q = \xosera_main.copper.cop_reset, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18452 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15780_Y, Q = \xosera_main.copper.cop_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19474 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.copp_reg_enable_o, Q = \xosera_main.copper.cop_en).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18451 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15759_Y, Q = \xosera_main.copper.cop_RA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19476 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15757_Y, Q = \xosera_main.copper.cop_RA).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18450 ($dff) from module xosera_upd (D = \xosera_main.copper.ram_rd_en, Q = \xosera_main.copper.rd_pipeline, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18448 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15644_Y, Q = \xosera_main.copper.write_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19479 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15644_Y, Q = \xosera_main.copper.write_data).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18447 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15655_Y, Q = \xosera_main.copper.write_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19487 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15655_Y, Q = \xosera_main.copper.write_addr).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18446 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15671_Y, Q = \xosera_main.copper.xr_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18445 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15577_Y, Q = \xosera_main.copper.reg_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18444 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15599_Y, Q = \xosera_main.copper.ram_rd_addr, rval = 10'0000000000).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18443 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15693_Y, Q = \xosera_main.copper.rd_reg_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19498 ($sdff) from module xosera_upd (D = \xosera_main.copper.cop_IR [11], Q = \xosera_main.copper.rd_reg_save).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18442 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15605_Y, Q = \xosera_main.copper.ram_rd_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18441 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15703_Y, Q = \xosera_main.copper.wait_for_v, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19503 ($sdff) from module xosera_upd (D = \xosera_main.copper.cop_IR [11], Q = \xosera_main.copper.wait_for_v).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18440 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15720_Y, Q = \xosera_main.copper.wait_hv_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18439 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15726_Y, Q = \xosera_main.copper.cop_IR, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19508 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15726_Y, Q = \xosera_main.copper.cop_IR).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$18438 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15735_Y, Q = \xosera_main.copper.cop_PC, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$19516 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15735_Y, Q = \xosera_main.copper.cop_PC).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18515 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17337_Y, Q = \xosera_main.blitter.xreg_blit_queued, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18514 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17344_Y, Q = \xosera_main.blitter.xreg_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19533 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_words).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18513 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17352_Y, Q = \xosera_main.blitter.xreg_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19537 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_lines).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18512 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17362_Y, Q = \xosera_main.blitter.xreg_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19541 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_dst_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18511 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17373_Y, Q = \xosera_main.blitter.xreg_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19545 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_mod_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18510 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17387_Y, Q = \xosera_main.blitter.xreg_val_CX, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19549 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_val_CX).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18509 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17402_Y, Q = \xosera_main.blitter.xreg_val_CA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19553 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_val_CA).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18508 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17414_Y, Q = \xosera_main.blitter.xreg_src_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19557 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_src_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18507 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17427_Y, Q = \xosera_main.blitter.xreg_mod_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19561 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_mod_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18506 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17436_Y, Q = \xosera_main.blitter.xreg_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19565 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [11:8], Q = \xosera_main.blitter.xreg_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18505 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17445_Y, Q = \xosera_main.blitter.xreg_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19569 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:12], Q = \xosera_main.blitter.xreg_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18504 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17454_Y, Q = \xosera_main.blitter.xreg_shift_amount, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$19573 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.blitter.xreg_shift_amount).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18503 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17470_Y, Q = \xosera_main.blitter.xreg_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19577 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.blitter.xreg_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18502 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17486_Y, Q = \xosera_main.blitter.xreg_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19581 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5], Q = \xosera_main.blitter.xreg_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18501 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17502_Y, Q = \xosera_main.blitter.xreg_ctrl_transp, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19585 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [4], Q = \xosera_main.blitter.xreg_ctrl_transp).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18500 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17518_Y, Q = \xosera_main.blitter.xreg_ctrl_S_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19589 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [0], Q = \xosera_main.blitter.xreg_ctrl_S_const).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18499 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17205_Y, Q = \xosera_main.blitter.blit_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$19593 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_state_next, Q = \xosera_main.blitter.blit_state).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18498 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17210_Y, Q = \xosera_main.blitter.blit_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19595 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_addr_next, Q = \xosera_main.blitter.blit_addr).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18497 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17215_Y, Q = \xosera_main.blitter.blit_wr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19601 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_wr_next, Q = \xosera_main.blitter.blit_wr).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18496 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17220_Y, Q = \xosera_main.blitter.blit_vram_sel, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19603 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_vram_sel_next, Q = \xosera_main.blitter.blit_vram_sel).
Adding EN signal on $flatten\xosera_main.\blitter.$procdff$18495 ($dff) from module xosera_upd (D = \xosera_main.blitter.blit_done_intr_next, Q = \xosera_main.blitter.blit_done_intr).
Adding SRST signal on $auto$ff.cc:266:slice$19605 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\blitter.$2\blit_done_intr_next[0:0], Q = \xosera_main.blitter.blit_done_intr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18494 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17230_Y, Q = \xosera_main.blitter.blit_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19611 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_f_mask_next, Q = \xosera_main.blitter.blit_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18493 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17235_Y, Q = \xosera_main.blitter.last_S, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19617 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i [11:0], Q = \xosera_main.blitter.last_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18492 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17242_Y, Q = \xosera_main.blitter.val_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19621 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17242_Y, Q = \xosera_main.blitter.val_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18491 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17247_Y, Q = \xosera_main.blitter.blit_count, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19629 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_count_next, Q = \xosera_main.blitter.blit_count).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18490 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17252_Y, Q = \xosera_main.blitter.blit_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19635 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_words, Q = \xosera_main.blitter.blit_words).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18489 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17259_Y, Q = \xosera_main.blitter.blit_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19637 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17259_Y, Q = \xosera_main.blitter.blit_lines).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18488 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17266_Y, Q = \xosera_main.blitter.blit_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19645 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17266_Y, Q = \xosera_main.blitter.blit_dst_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18487 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17273_Y, Q = \xosera_main.blitter.blit_src_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19653 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17273_Y, Q = \xosera_main.blitter.blit_src_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18486 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17278_Y, Q = \xosera_main.blitter.blit_val_CX, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19661 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_val_CX, Q = \xosera_main.blitter.blit_val_CX).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18485 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17283_Y, Q = \xosera_main.blitter.blit_val_CA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19663 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_val_CA, Q = \xosera_main.blitter.blit_val_CA).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18484 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17288_Y, Q = \xosera_main.blitter.blit_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19665 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_mod_D, Q = \xosera_main.blitter.blit_mod_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18483 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17293_Y, Q = \xosera_main.blitter.blit_mod_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19667 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_mod_S, Q = \xosera_main.blitter.blit_mod_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18482 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17298_Y, Q = \xosera_main.blitter.blit_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19669 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_l_mask, Q = \xosera_main.blitter.blit_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18481 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17303_Y, Q = \xosera_main.blitter.blit_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$19671 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_f_mask, Q = \xosera_main.blitter.blit_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18480 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17308_Y, Q = \xosera_main.blitter.blit_shift_amount, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$19673 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_amount, Q = \xosera_main.blitter.blit_shift_amount).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18479 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17313_Y, Q = \xosera_main.blitter.blit_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$19675 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp_T, Q = \xosera_main.blitter.blit_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18478 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17318_Y, Q = \xosera_main.blitter.blit_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19677 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp_8b, Q = \xosera_main.blitter.blit_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18477 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17323_Y, Q = \xosera_main.blitter.blit_ctrl_transp, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19679 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp, Q = \xosera_main.blitter.blit_ctrl_transp).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$18476 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$17328_Y, Q = \xosera_main.blitter.blit_ctrl_S_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19681 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_S_const, Q = \xosera_main.blitter.blit_ctrl_S_const).
Adding SRST signal on $flatten\xosera_main.$procdff$18310 ($dff) from module xosera_upd (D = \xosera_main.xrmem_arb.colormem_A.rd_data_o [3:0], Q = \xosera_main.blue_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.$procdff$18309 ($dff) from module xosera_upd (D = \xosera_main.xrmem_arb.colormem_A.rd_data_o [7:4], Q = \xosera_main.green_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.$procdff$18308 ($dff) from module xosera_upd (D = \xosera_main.xrmem_arb.colormem_A.rd_data_o [11:8], Q = \xosera_main.red_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.$procdff$18307 ($dff) from module xosera_upd (D = $flatten\xosera_main.$and$./xosera_main.sv:439$6315_Y, Q = \xosera_main.intr_status, rval = 7'0000000).
Adding SRST signal on $flatten\xosera_main.$procdff$18306 ($dff) from module xosera_upd (D = $flatten\xosera_main.$procmux$12893_Y, Q = \xosera_main.bus_intr_o, rval = 1'0).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$19106 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$19104 ($sdffe) from module xosera_upd.

22.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 554 unused cells and 548 unused wires.
<suppressed ~563 debug messages>

22.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~31 debug messages>

22.12.9. Rerunning OPT passes. (Maybe there is more to do..)

22.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

22.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

22.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$18935 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:2], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:266:slice$18935 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [1], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:266:slice$18935 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [0]).

22.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

22.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

22.12.16. Rerunning OPT passes. (Maybe there is more to do..)

22.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

22.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

22.12.20. Executing OPT_DFF pass (perform DFF optimizations).

22.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

22.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.12.23. Rerunning OPT passes. (Maybe there is more to do..)

22.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

22.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.12.27. Executing OPT_DFF pass (perform DFF optimizations).

22.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.12.30. Finished OPT passes. (There is nothing left to do.)

22.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem_A.$meminit$\bram$./colormem.sv:0$12739 (xosera_main.xrmem_arb.colormem_A.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8048 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8049 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8050 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8051 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8052 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8053 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8054 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8055 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8056 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8057 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8058 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8059 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8060 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8061 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8062 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8063 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8064 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8065 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8066 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8067 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8068 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8069 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8070 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8071 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8072 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8073 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8074 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8075 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8076 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8077 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8078 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8079 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8080 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8081 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8082 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8083 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8084 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8085 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8086 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8087 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8088 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8089 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8090 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8091 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8092 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8093 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8094 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8095 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8096 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8097 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8098 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8099 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8100 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8101 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8102 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8103 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8104 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8105 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8106 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8107 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8108 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8109 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8110 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8111 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8112 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8113 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8114 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8115 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8116 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8117 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8118 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8119 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8120 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8121 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8122 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8123 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8124 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8125 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8126 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8127 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8128 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8129 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8130 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8131 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8132 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8133 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8134 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8135 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8136 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8137 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8138 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8139 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8140 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8141 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8142 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8143 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8144 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8145 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8146 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8147 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8148 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8149 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8150 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8151 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8152 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8153 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8154 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8155 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8156 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8157 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8158 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8159 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8160 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8161 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8162 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8163 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8164 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8165 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8166 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8167 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8168 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8169 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8170 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8171 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8172 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8173 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8174 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8175 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8176 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8177 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8178 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8179 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8180 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8181 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8182 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8183 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8184 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8185 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8186 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8187 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8188 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8189 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8190 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8191 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8192 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8193 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8194 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8195 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8196 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8197 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8198 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8199 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8200 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8201 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8202 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8203 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8204 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8205 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8206 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8207 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8208 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8209 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8210 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8211 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8212 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8213 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8214 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8215 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8216 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8217 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8218 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8219 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8220 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8221 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8222 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8223 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8224 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8225 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8226 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8227 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8228 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8229 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8230 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8231 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8232 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8233 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8234 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8235 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8236 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8237 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8238 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8239 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8240 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8241 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8242 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8243 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8244 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8245 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8246 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8247 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8248 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8249 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8250 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8251 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8252 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8253 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8254 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8255 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8256 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8257 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8258 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8259 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8260 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8261 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8262 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8263 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8264 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8265 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8266 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8267 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8268 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8269 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8270 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8271 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8272 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8273 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8274 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8275 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8276 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8277 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8278 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8279 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8280 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8281 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8282 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8283 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8284 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8285 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8286 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8287 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8288 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8289 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8290 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8291 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8292 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8293 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8294 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8295 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8296 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8297 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8298 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8299 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8300 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8301 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8302 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8303 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8304 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8305 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8306 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8307 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8308 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8309 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8310 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8311 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8312 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8313 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8314 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8315 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8316 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8317 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8318 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8319 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8320 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8321 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8322 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8323 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8324 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8325 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8326 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8327 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8328 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8329 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8330 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8331 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8332 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8333 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8334 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8335 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8336 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8337 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8338 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8339 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8340 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8341 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8342 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8343 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8344 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8345 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8346 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8347 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8348 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8349 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8350 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8351 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8352 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8353 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8354 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8355 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8356 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8357 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8358 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8359 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8360 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8361 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8362 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8363 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8364 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8365 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8366 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8367 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8368 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8369 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8370 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8371 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8372 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8373 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8374 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8375 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8376 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8377 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8378 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8379 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8380 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8381 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8382 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8383 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8384 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8385 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8386 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8387 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8388 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8389 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8390 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8391 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8392 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8393 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8394 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8395 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8396 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8397 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8398 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8399 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8400 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8401 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8402 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8403 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8404 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8405 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8406 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8407 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8408 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8409 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8410 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8411 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8412 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8413 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8414 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8415 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8416 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8417 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8418 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8419 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8420 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8421 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8422 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8423 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8424 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8425 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8426 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8427 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8428 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8429 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8430 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8431 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8432 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8433 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8434 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8435 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8436 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8437 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8438 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8439 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8440 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8441 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8442 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8443 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8444 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8445 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8446 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8447 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8448 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8449 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8450 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8451 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8452 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8453 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8454 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8455 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8456 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8457 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8458 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8459 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8460 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8461 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8462 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8463 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8464 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8465 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8466 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8467 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8468 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8469 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8470 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8471 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8472 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8473 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8474 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8475 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8476 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8477 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8478 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8479 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8480 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8481 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8482 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8483 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8484 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8485 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8486 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8487 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8488 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8489 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8490 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8491 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8492 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8493 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8494 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8495 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8496 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8497 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8498 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8499 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8500 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8501 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8502 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8503 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8504 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8505 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8506 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8507 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8508 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8509 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8510 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8511 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8512 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8513 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8514 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8515 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8516 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8517 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8518 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8519 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8520 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8521 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8522 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8523 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8524 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8525 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8526 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8527 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8528 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8529 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8530 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8531 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8532 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8533 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8534 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8535 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8536 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8537 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8538 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8539 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8540 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8541 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8542 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8543 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8544 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8545 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8546 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8547 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8548 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8549 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8550 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8551 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8552 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8553 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8554 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8555 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8556 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8557 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8558 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8559 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8560 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8561 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8562 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8563 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8564 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8565 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8566 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8567 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8568 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8569 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8570 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8571 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8572 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8573 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8574 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8575 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8576 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8577 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8578 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8579 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8580 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8581 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8582 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8583 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8584 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8585 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8586 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8587 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8588 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8589 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8590 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8591 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8592 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8593 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8594 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8595 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8596 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8597 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8598 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8599 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8600 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8601 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8602 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8603 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8604 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8605 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8606 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8607 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8608 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8609 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8610 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8611 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8612 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8613 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8614 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8615 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8616 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8617 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8618 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8619 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8620 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8621 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8622 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8623 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8624 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8625 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8626 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8627 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8628 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8629 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8630 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8631 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8632 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8633 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8634 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8635 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8636 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8637 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8638 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8639 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8640 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8641 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8642 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8643 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8644 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8645 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8646 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8647 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8648 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8649 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8650 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8651 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8652 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8653 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8654 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8655 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8656 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8657 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8658 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8659 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8660 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8661 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8662 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8663 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8664 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8665 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8666 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8667 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8668 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8669 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8670 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8671 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8672 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8673 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8674 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8675 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8676 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8677 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8678 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8679 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8680 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8681 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8682 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8683 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8684 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8685 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8686 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8687 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8688 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8689 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8690 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8691 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8692 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8693 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8694 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8695 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8696 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8697 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8698 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8699 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8700 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8701 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8702 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8703 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8704 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8705 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8706 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8707 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8708 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8709 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8710 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8711 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8712 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8713 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8714 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8715 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8716 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8717 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8718 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8719 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8720 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8721 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8722 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8723 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8724 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8725 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8726 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8727 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8728 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8729 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8730 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8731 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8732 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8733 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8734 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8735 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8736 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8737 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8738 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8739 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8740 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8741 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8742 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8743 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8744 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8745 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8746 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8747 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8748 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8749 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8750 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8751 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8752 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8753 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8754 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8755 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8756 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8757 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8758 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8759 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8760 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8761 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8762 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8763 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8764 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8765 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8766 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8767 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8768 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8769 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8770 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8771 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8772 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8773 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8774 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8775 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8776 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8777 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8778 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8779 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8780 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8781 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8782 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8783 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8784 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8785 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8786 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8787 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8788 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8789 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8790 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8791 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8792 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8793 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8794 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8795 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8796 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8797 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8798 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8799 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8800 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8801 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8802 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8803 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8804 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8805 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8806 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8807 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8808 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8809 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8810 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8811 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8812 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8813 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8814 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8815 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8816 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8817 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8818 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8819 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8820 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8821 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8822 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8823 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8824 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8825 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8826 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8827 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8828 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8829 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8830 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8831 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8832 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8833 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8834 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8835 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8836 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8837 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8838 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8839 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8840 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8841 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8842 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8843 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8844 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8845 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8846 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8847 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8848 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8849 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8850 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8851 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8852 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8853 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8854 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8855 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8856 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8857 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8858 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8859 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8860 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8861 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8862 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8863 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8864 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8865 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8866 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8867 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8868 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8869 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8870 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8871 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8872 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8873 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8874 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8875 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8876 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8877 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8878 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8879 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8880 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8881 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8882 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8883 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8884 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8885 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8886 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8887 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8888 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8889 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8890 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8891 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8892 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8893 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8894 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8895 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8896 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8897 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8898 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8899 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8900 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8901 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8902 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8903 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8904 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8905 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8906 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8907 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8908 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8909 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8910 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8911 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8912 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8913 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8914 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8915 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8916 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8917 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8918 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8919 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8920 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8921 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8922 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8923 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8924 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8925 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8926 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8927 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8928 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8929 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8930 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8931 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8932 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8933 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8934 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8935 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8936 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8937 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8938 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8939 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8940 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8941 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8942 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:51$8943 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8944 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8946 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8948 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8950 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8952 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8954 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8956 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8958 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8960 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8962 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8964 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8966 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8968 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8970 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8972 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8974 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8976 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8978 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8980 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8982 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8984 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8986 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8988 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8990 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8992 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8994 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8996 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$8998 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9000 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9002 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9004 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9006 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9008 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9010 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9012 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9014 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9016 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9018 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9020 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9022 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9024 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9026 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9028 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9030 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9032 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9034 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9036 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9038 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9040 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9042 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9044 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9046 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9048 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9050 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9052 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9054 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9056 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9058 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9060 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9062 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9064 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9066 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9068 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9070 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9072 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9074 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9076 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9078 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9080 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9082 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9084 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9086 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9088 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9090 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9092 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9094 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9096 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9098 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9100 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9102 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9104 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9106 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9108 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9110 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9112 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9114 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9116 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9118 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9120 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9122 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9124 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9126 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9128 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9130 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9132 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9134 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9136 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9138 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9140 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9142 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9144 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9146 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9148 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9150 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9152 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9154 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9156 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9158 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9160 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9162 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9164 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9166 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9168 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9170 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9172 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9174 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9176 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9178 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9180 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9182 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9184 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9186 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9188 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:58$9190 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8945 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8947 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8949 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8951 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8953 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8955 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8957 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8959 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8961 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8963 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8965 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8967 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8969 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8971 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8973 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8975 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8977 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8979 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8981 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8983 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8985 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8987 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8989 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8991 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8993 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8995 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8997 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$8999 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9001 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9003 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9005 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9007 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9009 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9011 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9013 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9015 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9017 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9019 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9021 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9023 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9025 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9027 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9029 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9031 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9033 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9035 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9037 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9039 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9041 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9043 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9045 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9047 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9049 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9051 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9053 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9055 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9057 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9059 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9061 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9063 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9065 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9067 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9069 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9071 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9073 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9075 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9077 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9079 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9081 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9083 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9085 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9087 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9089 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9091 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9093 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9095 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9097 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9099 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9101 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9103 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9105 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9107 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9109 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9111 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9113 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9115 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9117 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9119 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9121 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9123 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9125 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9127 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9129 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9131 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9133 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9135 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9137 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9139 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9141 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9143 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9145 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9147 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9149 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9151 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9153 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9155 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9157 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9159 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9161 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9163 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9165 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9167 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9169 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9171 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9173 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9175 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9177 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9179 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9181 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9183 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9185 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9187 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9189 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:60$9191 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:65$9192 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:66$9193 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:67$9194 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:68$9195 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$12725 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$12726 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$12727 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem_2.$meminit$\bram$./tilemem.sv:0$12713 (xosera_main.xrmem_arb.tilemem_2.bram).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$18736 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$18740 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$18744 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$18757 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18942 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18946 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19083 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19016 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19014 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19009 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19007 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18995 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19000 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18993 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19002 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18964 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18962 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18958 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18954 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18950 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18876 ($ne).
Removed top 4 bits (of 5) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18880 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$18893 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$eq$./xrmem_arb.sv:131$6320 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$eq$./xrmem_arb.sv:139$6324 ($eq).
Removed top 3 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$ternary$./xrmem_arb.sv:146$6327 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$procmux$13003_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$eq$./vram.sv:82$6290 ($eq).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$194 ($sub).
Removed top 4 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:190$199 ($or).
Removed top 8 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:191$202 ($or).
Removed top 12 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:192$205 ($or).
Removed top 2 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$16974 ($mux).
Removed top 1 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$16982 ($mux).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19529 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17065_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17068_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17077_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19523 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17121_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17361_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17372_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17386_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17401_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17413_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17426_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$17435_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$procmux$15598_CMP0 ($eq).
Removed top 3 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.$eq$./video_gen.sv:615$6133 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14614_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14615_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14616_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14640_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14653_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14660_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14690_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14698_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14715_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14762_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14847_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14858_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14902_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$14927_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$procmux$13043_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$procmux$13038_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$eq$./video_timing.sv:108$6265 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$eq$./video_timing.sv:107$6262 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19626 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19642 ($ne).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19650 ($ne).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19658 ($ne).
Removed top 15 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13578 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13509 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19453 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19455 ($ne).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13444 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19484 ($ne).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$13355 ($mux).
Removed top 2 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:574$6247 ($add).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:570$6246 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:570$6246 ($add).
Removed top 2 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:511$6236 ($add).
Removed top 5 bits (of 10) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:510$6235 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:252$6183 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$ne$./video_playfield.sv:240$6181 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:160$6170 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:157$6167 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:153$6164 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:151$6163 ($or).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$19513 ($ne).
Removed top 25 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6887 ($shiftx).
Removed top 29 bits (of 32) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer.sv:275$6879 ($mul).
Removed top 26 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer.sv:275$6879 ($mul).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer.sv:265$6876 ($gt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer.sv:263$6875 ($lt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer.sv:258$6873 ($gt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer.sv:256$6872 ($lt).
Removed top 29 bits (of 32) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6861 ($neg).
Converting cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6861 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6861 ($neg).
Removed top 26 bits (of 33) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6851 ($neg).
Converting cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6851 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6851 ($neg).
Removed top 25 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6836 ($shiftx).
Removed top 18 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:159$6075 ($add).
Removed top 18 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:159$6075 ($add).
Removed top 30 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:169$6079 ($add).
Removed top 18 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:169$6079 ($add).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:436$6100 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$15075_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$15089_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$15107_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$15126_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$15166_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$15272_CMP0 ($eq).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\copper.$sub$./copper_slim.sv:157$231 ($sub).
Removed top 1 bits (of 17) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$sub$./copper_slim.sv:157$231 ($sub).
Removed top 2 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\blitter.$2\blit_state_next[2:0].
Removed top 1 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\blitter.$6\blit_state_next[2:0].
Removed top 18 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:159$6075_Y.
Removed top 18 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:169$6079_Y.
Removed top 26 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:0$6880_Y.
Removed top 1 bits (of 7) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6881_Y.
Removed top 15 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$10\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$11\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$12\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$13\fetch_addr_next[15:0].
Removed top 1 bits (of 8) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_data_word0_next[7:0].
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:570$6246_Y.

22.14. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in xosera_upd: shift=$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6881, mul=$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer.sv:275$6879
shiftmul pattern in xosera_upd: shift=$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer.sv:0$6884, mul=$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer.sv:275$6879

22.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

22.16. Executing SHARE pass (SAT-based resource sharing).

22.17. Executing TECHMAP pass (map to technology primitives).

22.17.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

22.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

22.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\xosera_main.xrmem_arb.colormem_A.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.coppermem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.tilemem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.tilemem_2.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.

22.21. Executing WREDUCE pass (reducing word size of cells).

22.22. Executing TECHMAP pass (map to technology primitives).

22.22.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

22.22.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

22.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

22.23. Executing OPT_EXPR pass (perform const folding).

22.24. Executing WREDUCE pass (reducing word size of cells).

22.25. Executing ICE40_DSP pass (map multipliers).

22.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module xosera_upd:
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$206 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$211 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$212 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$193 ($sub).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$194 ($sub).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$209 ($sub).
  creating $macc model for $flatten\xosera_main.\copper.$add$./copper_slim.sv:160$232 ($add).
  creating $macc model for $flatten\xosera_main.\copper.$sub$./copper_slim.sv:157$231 ($sub).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:159$6075 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:160$6076 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:169$6079 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:322$6085 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:326$6086 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:330$6087 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:334$6088 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:162$6077 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6795 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6804 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6813 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6822 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:225$6869 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:272$6878 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6851 ($neg).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6861 ($neg).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6789 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6798 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6807 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6816 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6764 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6765 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6766 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6767 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:34$6755 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:34$6755 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:219$6176 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:481$6233 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:511$6236 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:568$6245 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:570$6246 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:574$6247 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:474$6227 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:478$6232 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:510$6235 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:559$6237 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:563$6242 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:582$6249 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$6275 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$6276 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$6279 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$6285 ($add).
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$6285.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$6279.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$6276.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$6275.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:582$6249.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:563$6242.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:559$6237.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:510$6235.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:478$6232.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:474$6227.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:574$6247.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:570$6246.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:568$6245.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:511$6236.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:481$6233.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:219$6176.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:34$6755.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:34$6755.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6767.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6766.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6765.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6764.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6816.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6807.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6798.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6789.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6861.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6851.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:272$6878.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:225$6869.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6822.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6813.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6804.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6795.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:162$6077.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:334$6088.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:330$6087.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:326$6086.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:322$6085.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:169$6079.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:160$6076.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:159$6075.
  creating $alu model for $macc $flatten\xosera_main.\copper.$sub$./copper_slim.sv:157$231.
  creating $alu model for $macc $flatten\xosera_main.\copper.$add$./copper_slim.sv:160$232.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$209.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$194.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$193.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$212.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$211.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$206.
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:396$252 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:400$253 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer.sv:258$6873 ($gt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer.sv:265$6876 ($gt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer.sv:256$6872 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer.sv:263$6875 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:136$6150 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:566$6243 ($ge): new $alu
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:566$6243: $auto$alumacc.cc:485:replace_alu$19868
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:136$6150: $auto$alumacc.cc:485:replace_alu$19877
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer.sv:263$6875: $auto$alumacc.cc:485:replace_alu$19886
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer.sv:256$6872: $auto$alumacc.cc:485:replace_alu$19899
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer.sv:265$6876: $auto$alumacc.cc:485:replace_alu$19912
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer.sv:258$6873: $auto$alumacc.cc:485:replace_alu$19919
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:400$253: $auto$alumacc.cc:485:replace_alu$19926
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:396$252: $auto$alumacc.cc:485:replace_alu$19935
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$206: $auto$alumacc.cc:485:replace_alu$19944
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$211: $auto$alumacc.cc:485:replace_alu$19947
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$212: $auto$alumacc.cc:485:replace_alu$19950
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$193: $auto$alumacc.cc:485:replace_alu$19953
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$194: $auto$alumacc.cc:485:replace_alu$19956
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$209: $auto$alumacc.cc:485:replace_alu$19959
  creating $alu cell for $flatten\xosera_main.\copper.$add$./copper_slim.sv:160$232: $auto$alumacc.cc:485:replace_alu$19962
  creating $alu cell for $flatten\xosera_main.\copper.$sub$./copper_slim.sv:157$231: $auto$alumacc.cc:485:replace_alu$19965
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:159$6075: $auto$alumacc.cc:485:replace_alu$19968
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:160$6076: $auto$alumacc.cc:485:replace_alu$19971
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:169$6079: $auto$alumacc.cc:485:replace_alu$19974
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:322$6085: $auto$alumacc.cc:485:replace_alu$19977
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:326$6086: $auto$alumacc.cc:485:replace_alu$19980
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:330$6087: $auto$alumacc.cc:485:replace_alu$19983
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:334$6088: $auto$alumacc.cc:485:replace_alu$19986
  creating $alu cell for $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:162$6077: $auto$alumacc.cc:485:replace_alu$19989
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6795: $auto$alumacc.cc:485:replace_alu$19992
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6804: $auto$alumacc.cc:485:replace_alu$19995
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6813: $auto$alumacc.cc:485:replace_alu$19998
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:179$6822: $auto$alumacc.cc:485:replace_alu$20001
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:225$6869: $auto$alumacc.cc:485:replace_alu$20004
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer.sv:272$6878: $auto$alumacc.cc:485:replace_alu$20007
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6851: $auto$alumacc.cc:485:replace_alu$20010
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer.sv:0$6861: $auto$alumacc.cc:485:replace_alu$20013
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6789: $auto$alumacc.cc:485:replace_alu$20016
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6798: $auto$alumacc.cc:485:replace_alu$20019
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6807: $auto$alumacc.cc:485:replace_alu$20022
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:157$6816: $auto$alumacc.cc:485:replace_alu$20025
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6764: $auto$alumacc.cc:485:replace_alu$20028
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6765: $auto$alumacc.cc:485:replace_alu$20031
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6766: $auto$alumacc.cc:485:replace_alu$20034
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer.sv:97$6767: $auto$alumacc.cc:485:replace_alu$20037
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:34$6755: $auto$alumacc.cc:485:replace_alu$20040
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:34$6755: $auto$alumacc.cc:485:replace_alu$20043
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:219$6176: $auto$alumacc.cc:485:replace_alu$20046
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:481$6233: $auto$alumacc.cc:485:replace_alu$20049
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:511$6236: $auto$alumacc.cc:485:replace_alu$20052
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:568$6245: $auto$alumacc.cc:485:replace_alu$20055
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:570$6246: $auto$alumacc.cc:485:replace_alu$20058
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:574$6247: $auto$alumacc.cc:485:replace_alu$20061
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:474$6227: $auto$alumacc.cc:485:replace_alu$20064
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:478$6232: $auto$alumacc.cc:485:replace_alu$20067
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:510$6235: $auto$alumacc.cc:485:replace_alu$20070
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:559$6237: $auto$alumacc.cc:485:replace_alu$20073
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:563$6242: $auto$alumacc.cc:485:replace_alu$20076
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:582$6249: $auto$alumacc.cc:485:replace_alu$20079
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$6275: $auto$alumacc.cc:485:replace_alu$20082
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$6276: $auto$alumacc.cc:485:replace_alu$20085
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$6279: $auto$alumacc.cc:485:replace_alu$20088
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$6285: $auto$alumacc.cc:485:replace_alu$20091
  created 58 $alu and 0 $macc cells.

22.27. Executing OPT pass (performing simple optimizations).

22.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~2 debug messages>

22.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

22.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.27.6. Executing OPT_DFF pass (perform DFF optimizations).

22.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 6 unused cells and 78 unused wires.
<suppressed ~7 debug messages>

22.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.27.9. Rerunning OPT passes. (Maybe there is more to do..)

22.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

22.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.27.13. Executing OPT_DFF pass (perform DFF optimizations).

22.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.27.16. Finished OPT passes. (There is nothing left to do.)

22.28. Executing MEMORY pass.

22.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.28.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

22.28.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

22.28.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

22.28.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

22.28.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.28.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

22.28.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

22.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.28.10. Executing MEMORY_COLLECT pass (generating $mem cells).

22.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.30. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory xosera_upd.xosera_main.xrmem_arb.colormem_A.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.coppermem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.tilemem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.tilemem_2.bram via $__ICE40_RAM4K_
<suppressed ~209 debug messages>

22.31. Executing TECHMAP pass (map to technology primitives).

22.31.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

22.31.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

22.31.3. Continuing TECHMAP pass.
Using template $paramod$dd9f7a419b36c11e7c388a13668e8593696fe7e8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$3003cc5cdbc064813186c0dd370813e60dc8a680\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$10da4bb60a2450d507f3405e562e166a02a0b723\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$9b6395a1b5b2958f95f6a5005b8c62b7a86c6fb2\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2cdde24799b4a6699e9974c05acf51ae3be9d558\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$385303267beae408c8105c97b6bc1d50a76abbc6\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ac334883a942b3b1461157364f08e545ab8ada8b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2a5ad45e3f583b7e38bfb8aa427ba8fe14c1c5c6\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$78639ea7bb7cf9b1e2744ac67782652998b7d575\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$99c2c9b2053bf0dfb8e5aadf184bfc6d69abd75c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f1518d4d7097025f6b78989e07d29bcfc4c3b688\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c39fbfa0acd51d8ff465eba5e831db741c69d5f4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a6e47bf11e8361fa83214af8536dd85baffb046b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2f94456ac00d7d4a23d5e5c55cb3f1c8d2035f16\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$07a1870ddd4397d3638e3752193caa2fc4d42c59\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$656f59cd86febefed3318f77c00c3eca499209f7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$49f1953c0fb5ac9ea64485c3ad3032864691ede4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5033c517a62dc56e1b4c07034a063f395bafa2ff\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$10cbee2adda453ce84ed3c4d48814dafb2dc27ef\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4690935475dbe4decab8fd9f154336a6b9b5381d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$14431aaf1b88526124a2ad82ae64048684afda24\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$fe2bb4f247de808b95b6162d3a69a78aa4e75ea5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$211c208b9ba178485375cc17868fa085bec5854c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$591e52a0616e92d5ba884cbc382930f629d7d04b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$67a1f1f711735bf68a07fc2f6d3d950b0cd08a01\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~556 debug messages>

22.32. Executing ICE40_BRAMINIT pass.

22.33. Executing OPT pass (performing simple optimizations).

22.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~285 debug messages>

22.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1504:generate_mux$20104 ($dffe) from module xosera_upd.
Adding EN signal on $auto$ff.cc:266:slice$19355 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$15543_Y [0], Q = \xosera_main.reg_interface.reg_timer_frac [0]).

22.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 17 unused cells and 482 unused wires.
<suppressed ~18 debug messages>

22.33.5. Rerunning OPT passes. (Removed registers in this run.)

22.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

22.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.33.8. Executing OPT_DFF pass (perform DFF optimizations).

22.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

22.33.10. Finished fast OPT passes.

22.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

22.35. Executing OPT pass (performing simple optimizations).

22.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~170 debug messages>

22.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$18933: { $auto$rtlil.cc:2402:ReduceAnd$19883 \xosera_main.video_gen.video_timing.end_of_line $auto$rtlil.cc:2399:Not$19881 \reset }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\blitter.$procmux$16995:
      Old ports: A=3'011, B=3'100, Y=$flatten\xosera_main.\blitter.$3\blit_state_next[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [2] $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [0] }
      New connections: $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [1] = $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [0]
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$15735: \xosera_main.copper.cop_ex_state [2]
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\reg_interface.$procmux$15380:
      Old ports: A={ \xosera_main.reg_interface.reg_xdata_even \xosera_main.reg_interface.bus.bytedata_o }, B={ \xosera_main.reg_interface.reg_data_even \xosera_main.reg_interface.bus.bytedata_o }, Y=$flatten\xosera_main.\reg_interface.$procmux$15380_Y
      New ports: A=\xosera_main.reg_interface.reg_xdata_even, B=\xosera_main.reg_interface.reg_data_even, Y=$flatten\xosera_main.\reg_interface.$procmux$15380_Y [15:8]
      New connections: $flatten\xosera_main.\reg_interface.$procmux$15380_Y [7:0] = \xosera_main.reg_interface.bus.bytedata_o
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.$procmux$14611:
      Old ports: A=16'0000000000000000, B={ \xosera_main.video_gen.vid_colorswap 7'0000000 \xosera_main.video_gen.border_color \xosera_main.video_gen.copp_reg_enable_o 30'000000000000000000000000000000 \xosera_main.video_gen.audio_enable 6'000000 \xosera_main.video_gen.video_timing.v_count 6'000000 \xosera_main.video_gen.vid_left 6'000000 \xosera_main.video_gen.vid_right }, Y=\xosera_main.video_gen.rd_vid_regs
      New ports: A=11'00000000000, B={ \xosera_main.video_gen.vid_colorswap 2'00 \xosera_main.video_gen.border_color \xosera_main.video_gen.copp_reg_enable_o 20'00000000000000000000 \xosera_main.video_gen.audio_enable 1'0 \xosera_main.video_gen.video_timing.v_count 1'0 \xosera_main.video_gen.vid_left 1'0 \xosera_main.video_gen.vid_right }, Y={ \xosera_main.video_gen.rd_vid_regs [15] \xosera_main.video_gen.rd_vid_regs [9:0] }
      New connections: \xosera_main.video_gen.rd_vid_regs [14:10] = 5'00000
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14138: { \xosera_main.video_gen.video_pf_a.pf_fetch [14] \xosera_main.video_gen.video_pf_a.pf_fetch [9] \xosera_main.video_gen.video_pf_a.pf_fetch [17] \xosera_main.video_gen.video_pf_a.pf_fetch [1] $auto$opt_reduce.cc:134:opt_pmux$20672 }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14294:
      Old ports: A=$flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0], B={ $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] }, Y=\xosera_main.video_gen.video_pf_a.pf_addr_next
      New connections: \xosera_main.video_gen.video_pf_a.pf_addr_next = $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0]
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_timing.$procmux$13035:
      Old ports: A=10'0111011111, B=30'011110100101111010111000001100, Y=\xosera_main.video_gen.video_timing.v_count_match_value
      New ports: A=6'001111, B=18'010001010011100100, Y={ \xosera_main.video_gen.video_timing.v_count_match_value [9] \xosera_main.video_gen.video_timing.v_count_match_value [5:4] \xosera_main.video_gen.video_timing.v_count_match_value [2:0] }
      New connections: { \xosera_main.video_gen.video_timing.v_count_match_value [8:6] \xosera_main.video_gen.video_timing.v_count_match_value [3] } = { \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [0] 1'1 }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_timing.$procmux$13040:
      Old ports: A=10'0000001111, B=30'000110111100100111111100011111, Y=\xosera_main.video_gen.video_timing.h_count_match_value
      New ports: A=4'0000, B=12'001001011001, Y={ \xosera_main.video_gen.video_timing.h_count_match_value [8:7] \xosera_main.video_gen.video_timing.h_count_match_value [5:4] }
      New connections: { \xosera_main.video_gen.video_timing.h_count_match_value [9] \xosera_main.video_gen.video_timing.h_count_match_value [6] \xosera_main.video_gen.video_timing.h_count_match_value [3:0] } = { \xosera_main.video_gen.video_timing.h_count_match_value [8] \xosera_main.video_gen.video_timing.h_count_match_value [5] 4'1111 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$20671: { \xosera_main.video_gen.video_pf_a.pf_fetch [16] \xosera_main.video_gen.video_pf_a.pf_fetch [13] \xosera_main.video_gen.video_pf_a.pf_fetch [8:6] \xosera_main.video_gen.video_pf_a.pf_fetch [3] }
  Optimizing cells in module \xosera_upd.
Performed a total of 11 changes.

22.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.35.6. Executing OPT_DFF pass (perform DFF optimizations).

22.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

22.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.35.9. Rerunning OPT passes. (Maybe there is more to do..)

22.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~171 debug messages>

22.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$18371 ($dff) from module xosera_upd (D = \xosera_main.video_gen.rd_pf_regs [14:10], Q = \xosera_main.video_gen.vgen_reg_data_o [14:10], rval = 5'00000).

22.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.35.16. Rerunning OPT passes. (Maybe there is more to do..)

22.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

22.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.35.20. Executing OPT_DFF pass (perform DFF optimizations).

22.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.35.23. Finished OPT passes. (There is nothing left to do.)

22.36. Executing ICE40_WRAPCARRY pass (wrap carries).

22.37. Executing TECHMAP pass (map to technology primitives).

22.37.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.37.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

22.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$b52bd7d9c9f7528eea96dbf9fa48ed18ac637bc8\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using template $paramod$8b65769bb48f093414f0cea8469f78898006d9b3\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$ede7b58042915c15b5512c92c18754c007fd5a95\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea139abf5d9f33c5a8f110be2ae0a1d01adc5fd6\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d865e08a1072904410537366de76463bde0f0d04\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$5404fad1a86b446f39b010a8ce9b5ebc058574c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:e3deff2387ba7d7a36ee2c4c0666f8450e7bbb0f$paramod$3d9cd99e1c696b573ab97c0d77b8ae375f4c173b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:39fc73aef2a56f69fd3fe0e4d49dc7e9d2071d1a$paramod$bb622f35c458cf57dcd3caf5eb42ec9fe2813e8b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef274a4ad1e446c08416d1cf6cb5ab03146d407\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a6407745a4b939fc01b3599f611fd1c90656484\_80_ice40_alu for cells of type $alu.
Using template $paramod$5b0ede14b4db92d138787fe354258a10340a14bd\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx'.

22.37.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27826.
    dead port 2/2 on $mux $procmux$27820.
    dead port 2/2 on $mux $procmux$27814.
    dead port 2/2 on $mux $procmux$27808.
    dead port 2/2 on $mux $procmux$27802.
    dead port 2/2 on $mux $procmux$27796.
    dead port 2/2 on $mux $procmux$27790.
Removed 7 multiplexer ports.
<suppressed ~2540 debug messages>

22.37.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx.
<suppressed ~27 debug messages>
Removed 0 unused cells and 12 unused wires.
Using template $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1db19fc90c5c187562552ddcd06077898235dca9$paramod$59548de4fa0d06d34fef05b96271e1cc2cf17c30\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_ice40_alu for cells of type $alu.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ice40_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$08e410500e53e3f6955ef694e2ea15d9fc14e03c\_90_pmux for cells of type $pmux.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1611 debug messages>

22.38. Executing OPT pass (performing simple optimizations).

22.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~6320 debug messages>

22.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~2247 debug messages>
Removed a total of 749 cells.

22.38.3. Executing OPT_DFF pass (perform DFF optimizations).

22.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 1074 unused cells and 3271 unused wires.
<suppressed ~1076 debug messages>

22.38.5. Finished fast OPT passes.

22.39. Executing ICE40_OPT pass (performing simple optimizations).

22.39.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19886.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$19886.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19899.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$19899.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19912.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$19886.BB [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19919.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$19899.BB [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19944.slice[0].carry: CO=\xosera_main.blitter.blit_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19953.slice[0].carry: CO=\xosera_main.blitter.blit_lines [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19956.slice[0].carry: CO=\xosera_main.blitter.blit_words [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19956.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$19956.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19959.slice[0].carry: CO=\xosera_main.blitter.blit_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19962.slice[0].carry: CO=\xosera_main.copper.cop_PC [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19965.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$19965.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19968.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19971.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19974.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19980.slice[0].carry: CO=\xosera_main.reg_interface.reg_wr_xaddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19986.slice[0].carry: CO=\xosera_main.reg_interface.reg_rd_xaddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19989.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_countdown [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19992.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19995.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_addr [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$19998.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_addr [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20001.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_addr [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20007.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.mix_chan [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$20010.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$20004.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$20013.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20016.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20019.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20022.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20025.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20028.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_length [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20031.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_length [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20034.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_length [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20037.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_length [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20040.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20043.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20046.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20049.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20052.slice[0].carry: CO=\xosera_main.video_gen.vid_right [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20058.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20061.slice[0].carry: CO=\xosera_main.video_gen.vid_left [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20064.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_h_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20073.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_v_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20082.slice[0].carry: CO=\xosera_main.video_gen.video_timing.h_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20085.slice[0].carry: CO=\xosera_main.video_gen.video_timing.v_count [0]

22.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~43 debug messages>

22.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~426 debug messages>
Removed a total of 142 cells.

22.39.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$25555 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14160.Y_B, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25554 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$14151.Y_B, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24002 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15577.Y_B, Q = \xosera_main.copper.reg_wr_en, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23991 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$15605.Y_B, Q = \xosera_main.copper.ram_rd_en, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21755 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14603.Y_B [14], Q = \xosera_main.video_gen.vgen_reg_data_o [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21754 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14603.Y_B [13], Q = \xosera_main.video_gen.vgen_reg_data_o [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21753 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14603.Y_B [12], Q = \xosera_main.video_gen.vgen_reg_data_o [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21752 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14603.Y_B [11], Q = \xosera_main.video_gen.vgen_reg_data_o [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21751 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$14603.Y_B [10], Q = \xosera_main.video_gen.vgen_reg_data_o [10], rval = 1'0).

22.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 13 unused cells and 77 unused wires.
<suppressed ~16 debug messages>

22.39.6. Rerunning OPT passes. (Removed registers in this run.)

22.39.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$20004.X [0]

22.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~78 debug messages>

22.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

22.39.10. Executing OPT_DFF pass (perform DFF optimizations).

22.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

22.39.12. Rerunning OPT passes. (Removed registers in this run.)

22.39.13. Running ICE40 specific optimizations.

22.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.39.16. Executing OPT_DFF pass (perform DFF optimizations).

22.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.39.18. Finished OPT passes. (There is nothing left to do.)

22.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

22.41. Executing TECHMAP pass (map to technology primitives).

22.41.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

22.41.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~2001 debug messages>

22.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.43. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19944.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19953.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19956.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19956.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19959.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19962.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19965.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19968.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19971.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19974.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19980.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19986.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19989.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19992.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19995.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$19998.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20001.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20007.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[10].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20010.slice[4].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20013.slice[10].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20016.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20019.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20022.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20025.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20028.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20031.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20034.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20037.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20040.slice[8].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20043.slice[8].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20046.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20049.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20052.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20058.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20061.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20064.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20073.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20082.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$20085.slice[0].carry ($lut).

22.44. Executing ICE40_OPT pass (performing simple optimizations).

22.44.1. Running ICE40 specific optimizations.

22.44.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~1209 debug messages>

22.44.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~5520 debug messages>
Removed a total of 1840 cells.

22.44.4. Executing OPT_DFF pass (perform DFF optimizations).

22.44.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 13171 unused wires.
<suppressed ~1 debug messages>

22.44.6. Rerunning OPT passes. (Removed registers in this run.)

22.44.7. Running ICE40 specific optimizations.

22.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~48 debug messages>

22.44.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

22.44.10. Executing OPT_DFF pass (perform DFF optimizations).

22.44.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.44.12. Rerunning OPT passes. (Removed registers in this run.)

22.44.13. Running ICE40 specific optimizations.

22.44.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.44.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.44.16. Executing OPT_DFF pass (perform DFF optimizations).

22.44.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.44.18. Finished OPT passes. (There is nothing left to do.)

22.45. Executing TECHMAP pass (map to technology primitives).

22.45.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

22.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

22.46. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

22.47. Executing ABC9 pass.

22.47.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module xosera_upd.
Found 0 SCCs.

22.47.4. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.5. Executing PROC pass (convert processes to netlists).

22.47.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.47.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

22.47.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

22.47.5.4. Executing PROC_INIT pass (extract init attributes).

22.47.5.5. Executing PROC_ARST pass (detect async resets in processes).

22.47.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

22.47.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

22.47.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

22.47.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

22.47.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.47.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.47.5.12. Executing OPT_EXPR pass (perform const folding).

22.47.6. Executing TECHMAP pass (map to technology primitives).

22.47.6.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.47.6.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~170 debug messages>

22.47.7. Executing OPT pass (performing simple optimizations).

22.47.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

22.47.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

22.47.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.47.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFF.
  Optimizing cells in module \SB_DFFESR.
  Optimizing cells in module \SB_DFFESS.
  Optimizing cells in module \SB_DFFSR.
  Optimizing cells in module \SB_DFFSS.
Performed a total of 0 changes.

22.47.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

22.47.7.6. Executing OPT_DFF pass (perform DFF optimizations).

22.47.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..
Removed 0 unused cells and 16 unused wires.
<suppressed ~5 debug messages>

22.47.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

22.47.7.9. Rerunning OPT passes. (Maybe there is more to do..)

22.47.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.47.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFF.
  Optimizing cells in module \SB_DFFESR.
  Optimizing cells in module \SB_DFFESS.
  Optimizing cells in module \SB_DFFSR.
  Optimizing cells in module \SB_DFFSS.
Performed a total of 0 changes.

22.47.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

22.47.7.13. Executing OPT_DFF pass (perform DFF optimizations).

22.47.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..

22.47.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

22.47.7.16. Finished OPT passes. (There is nothing left to do.)

22.47.8. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.9. Executing SUBMOD pass (moving cells to submodules as requested).

22.47.9.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..

22.47.9.2. Continuing SUBMOD pass.
Creating submodule $abc9_flop (\SB_DFF_$abc9_flop) of module \SB_DFF.
  signal \Q: input \Q
  signal \D: input \D
  signal \C: input \C
  signal $auto$abc9_ops.cc:505:prep_dff_submod$46150: output \n1
  cell $specify$6383 ($specify3)
  cell $specify$6382 ($specrule)
  cell $auto$abc9_ops.cc:506:prep_dff_submod$46151 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFESR_$abc9_flop) of module \SB_DFFESR.
  signal \E: input \E
  signal $procmux$12782_Y: internal
  signal \C: input \C
  signal $0\Q[0:0]: internal
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:647$6569_Y: internal
  signal \Q: input \Q
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:647$6568_Y: internal
  signal \R: input \R
  signal $auto$abc9_ops.cc:505:prep_dff_submod$46152: output \n1
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:646$6567_Y: internal
  signal \D: input \D
  cell $specify$6407 ($specify3)
  cell $specify$6406 ($specify3)
  cell $specify$6405 ($specrule)
  cell $specify$6404 ($specrule)
  cell $specify$6403 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46144 ($_MUX_)
  cell $auto$simplemap.cc:267:simplemap_mux$46143 ($_MUX_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46148 ($_AND_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46146 ($_AND_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46147 ($_NOT_)
  cell $auto$abc9_ops.cc:506:prep_dff_submod$46153 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFESS_$abc9_flop) of module \SB_DFFESS.
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:788$6577_Y: internal
  signal \D: input \D
  signal \C: input \C
  signal \E: input \E
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:788$6578_Y: internal
  signal \Q: input \Q
  signal $0\Q[0:0]: internal
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:787$6576_Y: internal
  signal $procmux$12775_Y: internal
  signal $auto$abc9_ops.cc:505:prep_dff_submod$46154: output \n1
  signal \S: input \S
  cell $specify$6417 ($specify3)
  cell $specify$6416 ($specify3)
  cell $specify$6415 ($specrule)
  cell $specify$6414 ($specrule)
  cell $specify$6413 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46138 ($_MUX_)
  cell $auto$simplemap.cc:267:simplemap_mux$46137 ($_MUX_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46142 ($_AND_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46140 ($_AND_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46141 ($_NOT_)
  cell $auto$abc9_ops.cc:506:prep_dff_submod$46155 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFSR_$abc9_flop) of module \SB_DFFSR.
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:394$6555_Y: internal
  signal $0\Q[0:0]: internal
  signal \R: input \R
  signal \Q: input \Q
  signal \C: input \C
  signal \D: input \D
  signal $auto$abc9_ops.cc:505:prep_dff_submod$46156: output \n1
  cell $specify$6390 ($specify3)
  cell $specify$6389 ($specify3)
  cell $specify$6388 ($specrule)
  cell $specify$6387 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46134 ($_MUX_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46136 ($_NOT_)
  cell $auto$abc9_ops.cc:506:prep_dff_submod$46157 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFSS_$abc9_flop) of module \SB_DFFSS.
  signal \S: input \S
  signal \Q: input \Q
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:515$6561_Y: internal
  signal \D: input \D
  signal $0\Q[0:0]: internal
  signal \C: input \C
  signal $auto$abc9_ops.cc:505:prep_dff_submod$46158: output \n1
  cell $specify$6398 ($specify3)
  cell $specify$6397 ($specify3)
  cell $specify$6396 ($specrule)
  cell $specify$6395 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46131 ($_MUX_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46133 ($_NOT_)
  cell $auto$abc9_ops.cc:506:prep_dff_submod$46159 ($_MUX_)

22.47.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFSS_$abc9_flop..
Finding unused cells or wires in module \SB_DFFSR_$abc9_flop..
Finding unused cells or wires in module \SB_DFFESS_$abc9_flop..
Finding unused cells or wires in module \SB_DFFESR_$abc9_flop..
Finding unused cells or wires in module \SB_DFF_$abc9_flop..
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..
Removed 0 unused cells and 14 unused wires.
<suppressed ~4 debug messages>
Renaming cell SB_DFF_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFF.
Renaming cell SB_DFFESR_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFESR.
Renaming cell SB_DFFESS_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFESS.
Renaming cell SB_DFFSR_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFSR.
Renaming cell SB_DFFSS_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFSS.

22.47.10. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.11. Executing TECHMAP pass (map to technology primitives).

22.47.11.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_x_'.
Successfully finished Verilog frontend.

22.47.11.2. Continuing TECHMAP pass.
Using template SB_DFF for cells of type SB_DFF.
Using template SB_DFFSR for cells of type SB_DFFSR.
Using template SB_DFFESR for cells of type SB_DFFESR.
Using template SB_DFFESS for cells of type SB_DFFESS.
Using template SB_DFFSS for cells of type SB_DFFSS.
No more expansions possible.
<suppressed ~1988 debug messages>

22.47.12. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

22.47.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1596 debug messages>

22.47.14. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~13 debug messages>

22.47.16. Executing TECHMAP pass (map to technology primitives).

22.47.16.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.47.16.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFF_$abc9_flop for cells of type SB_DFF_$abc9_flop.
Using template SB_DFFESR_$abc9_flop for cells of type SB_DFFESR_$abc9_flop.
Using template SB_DFFSR_$abc9_flop for cells of type SB_DFFSR_$abc9_flop.
Using template SB_DFFESS_$abc9_flop for cells of type SB_DFFESS_$abc9_flop.
Using template SB_DFFSS_$abc9_flop for cells of type SB_DFFSS_$abc9_flop.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~191 debug messages>

22.47.17. Executing OPT pass (performing simple optimizations).

22.47.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~9 debug messages>

22.47.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~56 debug messages>
Removed a total of 23 cells.

22.47.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.47.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.47.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.47.17.6. Executing OPT_DFF pass (perform DFF optimizations).

22.47.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 64 unused wires.
<suppressed ~6 debug messages>

22.47.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.47.17.9. Rerunning OPT passes. (Maybe there is more to do..)

22.47.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.47.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

22.47.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

22.47.17.13. Executing OPT_DFF pass (perform DFF optimizations).

22.47.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

22.47.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

22.47.17.16. Finished OPT passes. (There is nothing left to do.)

22.47.18. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 13 cells with 85 new cells, skipped 28 cells.
  replaced 2 cell types:
       2 $_OR_
      11 $_MUX_
  not replaced 5 cell types:
       8 $specify2
       9 $specify3
       5 $specrule
       2 $_NOT_
       4 $_AND_

22.47.19. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 3731 cells with 22251 new cells, skipped 7840 cells.
  replaced 4 cell types:
    1282 $_OR_
     156 $_XOR_
       4 $_ANDNOT_
    2289 $_MUX_
  not replaced 50 cell types:
     412 $_NOT_
    1252 $_AND_
    1979 $_DFF_P_
       1 SB_PLL40_CORE
      24 SB_IO
       1 SB_WARMBOOT
       2 SB_MAC16
       1 $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K
    1546 SB_DFFESR_$abc9_flop
      61 SB_DFF_$abc9_flop
       1 $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K
       1 $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K
       1 $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K
       1 $paramod$2de6a8cd8fc1d398ce73bab0a12eb5659adda22f\SB_RAM40_4K
       1 $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K
       1 $paramod$14f989404b71db1312aed6557f4add8236ee817e\SB_RAM40_4K
       1 $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K
       1 $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K
       1 $paramod$0c469553029be1c22823c81467cd5792ae866a86\SB_RAM40_4K
       1 $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K
       4 SB_SPRAM256KA
     567 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
     356 SB_DFFSR_$abc9_flop
      14 SB_DFFESS_$abc9_flop
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100100001
       1 $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K
       1 $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K
       1 $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K
       1 $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K
       1 $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K
       1 $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K
       1 $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K
       1 $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K
       1 $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K
       1 $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K
       1 $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K
       1 $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K
       1 $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K
       1 $paramod$d18c86205c4a985a481e4eff2ddbaf0539d09eed\SB_RAM40_4K
      25 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011111100
     400 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100110001
     275 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110101000
      25 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010111001
      50 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000111110111
     275 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110000000
     400 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001000000101
      56 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001100
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110010100
      80 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010001111
       2 SB_DFFSS_$abc9_flop

22.47.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.47.19.3. Executing XAIGER backend.
<suppressed ~4433 debug messages>
Extracted 9873 AND gates and 32304 wires from module `xosera_upd' to a netlist network with 206 inputs and 1673 outputs.

22.47.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

22.47.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    206/   1673  boxff =1979(1)  and =    9260  lev =   20 (1.12)  mem = 0.48 MB  box = 2161  bb = 1594
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &scorr 
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    206/   1673  boxff =1978(1)  and =   12040  lev =   13 (1.04)  mem = 0.51 MB  ch = 1748  box = 2160  bb = 1594
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &if -W 750 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   12040.  Ch =  1592.  Total mem =    5.00 MB. Peak cut mem =    0.11 MB.
ABC: P:  Del = 11877.00.  Ar =    3062.0.  Edge =    10864.  Cut =    60259.  T =     0.01 sec
ABC: P:  Del = 11877.00.  Ar =    3017.0.  Edge =    10864.  Cut =    58428.  T =     0.01 sec
ABC: P:  Del = 11877.00.  Ar =    2733.0.  Edge =     9241.  Cut =    61261.  T =     0.01 sec
ABC: F:  Del = 11877.00.  Ar =    2545.0.  Edge =     8809.  Cut =    57125.  T =     0.01 sec
ABC: A:  Del = 11877.00.  Ar =    2525.0.  Edge =     8346.  Cut =    57489.  T =     0.01 sec
ABC: A:  Del = 11877.00.  Ar =    2521.0.  Edge =     8340.  Cut =    57683.  T =     0.01 sec
ABC: Total time =     0.05 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    206/   1673  boxff =1978(1)  and =    7427  lev =   13 (0.99)  mem = 0.46 MB  box = 2156  bb = 1594
ABC: Mapping (K=4)  :  lut =   2494  edge =    8159  lev =    7 (0.59)  levB =   20  mem = 0.17 MB
ABC: LUT = 2494 : 2=283 11.3 %  3=1251 50.2 %  4=960 38.5 %  Ave = 3.27
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.95 seconds, total: 0.95 seconds

22.47.19.6. Executing AIGER frontend.
<suppressed ~3776 debug messages>
Removed 11088 unused cells and 35465 unused wires.

22.47.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2570
ABC RESULTS:   \SB_DFFESR_$abc9_flop cells:     1545
ABC RESULTS:   \SB_DFF_$abc9_flop cells:       61
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      562
ABC RESULTS:   \SB_DFFSR_$abc9_flop cells:      356
ABC RESULTS:   \SB_DFFESS_$abc9_flop cells:       14
ABC RESULTS:   \SB_DFFSS_$abc9_flop cells:        2
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:     1637
Removing temp directory.

22.47.20. Executing TECHMAP pass (map to technology primitives).

22.47.20.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

22.47.20.2. Continuing TECHMAP pass.
Using template SB_DFF_$abc9_flop for cells of type SB_DFF_$abc9_flop.
Using template SB_DFFESR_$abc9_flop for cells of type SB_DFFESR_$abc9_flop.
Using template SB_DFFSR_$abc9_flop for cells of type SB_DFFSR_$abc9_flop.
Using template SB_DFFESS_$abc9_flop for cells of type SB_DFFESS_$abc9_flop.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$14f989404b71db1312aed6557f4add8236ee817e\SB_RAM40_4K for cells of type $paramod$14f989404b71db1312aed6557f4add8236ee817e\SB_RAM40_4K.
Using template $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K for cells of type $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K.
Using template $paramod$0c469553029be1c22823c81467cd5792ae866a86\SB_RAM40_4K for cells of type $paramod$0c469553029be1c22823c81467cd5792ae866a86\SB_RAM40_4K.
Using template SB_DFFSS_$abc9_flop for cells of type SB_DFFSS_$abc9_flop.
Using template $paramod$2de6a8cd8fc1d398ce73bab0a12eb5659adda22f\SB_RAM40_4K for cells of type $paramod$2de6a8cd8fc1d398ce73bab0a12eb5659adda22f\SB_RAM40_4K.
Using template $paramod$d18c86205c4a985a481e4eff2ddbaf0539d09eed\SB_RAM40_4K for cells of type $paramod$d18c86205c4a985a481e4eff2ddbaf0539d09eed\SB_RAM40_4K.
Using template $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K for cells of type $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K.
Using template $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K for cells of type $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K.
Using template $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K for cells of type $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K.
Using template $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K for cells of type $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K.
Using template $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K for cells of type $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K.
Using template $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K for cells of type $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K.
Using template $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K for cells of type $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K.
Using template $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K for cells of type $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K.
Using template $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K for cells of type $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K.
Using template $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K for cells of type $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K.
Using template $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K for cells of type $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K.
Using template $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K for cells of type $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K.
Using template $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K for cells of type $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K.
Using template $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K for cells of type $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K.
Using template $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K for cells of type $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K.
Using template $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K for cells of type $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K.
Using template $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K for cells of type $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K.
Using template $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K for cells of type $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K.
Using template $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K for cells of type $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K.
Using template $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K for cells of type $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K.
No more expansions possible.
<suppressed ~2601 debug messages>

22.48. Executing ICE40_WRAPCARRY pass (wrap carries).

22.49. Executing TECHMAP pass (map to technology primitives).

22.49.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

22.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 728 unused cells and 59090 unused wires.

22.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3096
  1-LUT               76
  2-LUT              336
  3-LUT             1723
  4-LUT              961
  with \SB_CARRY    (#0)  466
  with \SB_CARRY    (#1)  479

Eliminating LUTs.
Number of LUTs:     3096
  1-LUT               76
  2-LUT              336
  3-LUT             1723
  4-LUT              961
  with \SB_CARRY    (#0)  466
  with \SB_CARRY    (#1)  479

Combining LUTs.
Number of LUTs:     3004
  1-LUT               76
  2-LUT              296
  3-LUT             1590
  4-LUT             1042
  with \SB_CARRY    (#0)  466
  with \SB_CARRY    (#1)  479

Eliminated 0 LUTs.
Combined 92 LUTs.
<suppressed ~17725 debug messages>

22.51. Executing TECHMAP pass (map to technology primitives).

22.51.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

22.51.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$2fb6e808b2dbff272d8b6d88aebd8681977149c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$e7a90351bef2453943e3a44fd59d48e9e04bb087\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$0aae27145afd1348566af63c85046495acb0e0d8\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$150ee00bee81b2fcb159e621f4ef27bccb5ede20\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$5abc50ff1d9ea72e7775ad5855180ec4bb6e0e85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$d3f4c7e3f0239dbfbe248a0012ae40b9c40236fc\$lut for cells of type $lut.
Using template $paramod$ca6175bd411af0e59cf06b9782b804e1adbbeda4\$lut for cells of type $lut.
Using template $paramod$eeb94fcd8e5392649fe04244642520b1ad9644c4\$lut for cells of type $lut.
Using template $paramod$6ce6c9ed24092f88d858965e9e9a15c5bec9d6d7\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod$d50c45f171f91e8a1ab05cfc9389403110a01e5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$5cceef04e3eecfb0b1ae51e18b3dc86e00640937\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$ff0c64cf2ab93032ea64188bbf0f42a49b55d26c\$lut for cells of type $lut.
Using template $paramod$72682a7aa0e3fe8dbc6d5281a9ea198f1648b555\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111110 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$ff57586860d858df073cc347616179272abafe7c\$lut for cells of type $lut.
Using template $paramod$497e0cbc82b1309c608871dfc99c744090a076e3\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$afdefd64f115cbb578c1cd4bf8426ecfef85ae91\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$00b8dd8b73561ad6988b03b6600fc178778f4822\$lut for cells of type $lut.
Using template $paramod$a76afe794e55ba422468b9db09d48da3f250b812\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$ca2532991f2c847ac990e1deeca1e91108bc2da0\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$eec195054a78d1ea75a9d59c16f66aed583c2317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$2de23df76a24087ecc0fa38a78ecc970cd3f2492\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod$570113695648a876f1d14b5b044ab59dd20373c0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod$c958b3a888f937f082b94811ff62d71e32a2b4eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$8d029416b8f16179a4ed4ae6c5cd59bd94a1c212\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$83dbb01e5f200dd2359b4ac7183ac80b0f267ba1\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$44adbaeba8aebac00b5b76c0c821287bd76a54f4\$lut for cells of type $lut.
Using template $paramod$480d3b9fc7c6a57575657fd8f0dc2a86c4cc650e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$e033195199d686a629c415418dc9c8812317e99f\$lut for cells of type $lut.
Using template $paramod$23ba03b3f106a8b0f20f18bfebd862b419996ddc\$lut for cells of type $lut.
Using template $paramod$5f892cbccc8e0b846db30004f6a576906c92120c\$lut for cells of type $lut.
Using template $paramod$6230360d3448cb863f2f259c28a1234ced7c698b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111001 for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$5f9e59da173ca517de5abfc507f879e948dd1a43\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$9c2d333541bc836d4d6b78e102bdc07b3b85da08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$39d55568ad0170e8760c856fa76db371d212e657\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$64c98a93c00f2932cdb01ce29e3a216b58ad51fe\$lut for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$9180657acf0913fe438a4942d663b388f6502b32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$b1128151ad1a1d3b0b61e932075d017c41a15255\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$d0e2cda39391606d46b58a28438fbf4233177490\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$2b4c3576dc50d5618ece8d9fba867e9d3b724efa\$lut for cells of type $lut.
Using template $paramod$479dcfd7608e5ced82751b0b0cabb1928370abf8\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$ffc48fbf241cd9110c0c78c0da67f2c29d6bc41e\$lut for cells of type $lut.
Using template $paramod$e5b29079c1a88f3fc663c746ec8e3359690ef674\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$37c8f180fd48f37ab91353773412e0f9814fedb5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$e87f431398fe61dc3cef677df705fdf1c11aa0f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$8895cd7184760b01c5b1e5cb707456aff215eb73\$lut for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$2bf796e0fd6e6f7f76aac424a34e617ed5d61822\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$f1b026b4e7ff24cc7785285b9741c0d7873d0b1a\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$378674974b3807d742e27f000a928a69cc15ff78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$72d04cda0ad63fcea17225ad4256bc664683b513\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$ba1896d66a423e98734f1413876089b255b9a5bb\$lut for cells of type $lut.
Using template $paramod$464c3cf9771c86d43e8e19322552ddd382f64cc7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$5d16e795d6c582b27c818459b159f81a7f4525c4\$lut for cells of type $lut.
Using template $paramod$0f9fad4d9e066f9e2fd93b03d6482e7e7052beb5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$06f89e40f6d85491e766ffb7091b68e6ea3574f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$62d2df2f27a0c12ea36c0ea41955fa6cb92c2ddc\$lut for cells of type $lut.
Using template $paramod$6593e8d3dd010abac6b31dea14c7f746f2b10d6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$02fbe8c67d33eabc42a06d471f5fbd85b121dbcc\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$821c2723d6171961a34ac5358ff9ec58dbfb33a8\$lut for cells of type $lut.
Using template $paramod$c1747c0c7cb4f86c4813433b4d41103fb3fe105a\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$779a912c2e61b008e2ba6da235f91f694eb7e6d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$e37124eeeb759d8af38524ec4a9a7231d98d8669\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$dac141b6a6f6beff5c4d7006b7c76beb7145f29b\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$32ca6a11a7496c429ab05f705dec60e7d8fd6ce4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101101 for cells of type $lut.
Using template $paramod$fb5496753f4cd235e71c284b2ffee9d41a960ca2\$lut for cells of type $lut.
Using template $paramod$b19c924e82e74e12bbbdaf9e71fc6291c87db11e\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$a64352269d8061813ff475da3336cc346bc6e0f0\$lut for cells of type $lut.
Using template $paramod$1d411fd062123bc39f2e308cfceb6b39df8f57b9\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$7dd957bcb524f63e4c137fad04ce61b3c24911af\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod$3309aa1f9903a48ab4cbd893c2ef51c30765ec75\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$f969aefcb5fdd29444244ce17e4806b1ebc6f568\$lut for cells of type $lut.
Using template $paramod$0572cfca5f2078be5002267ce5ba7e92c7b7fdbe\$lut for cells of type $lut.
Using template $paramod$e1735d0804484e51215b022408880d9924ceca39\$lut for cells of type $lut.
Using template $paramod$f70269f202d4dce0365aebaed07094a4216142a8\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$ea8e761894cb487307fb4437dc9ab7fd6aa798db\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$99b0ba94092ae0b544f25d7a7bfbffc967b1c1f1\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$a99230f449197fc0d2529c8d0e23227a0a50e0e3\$lut for cells of type $lut.
Using template $paramod$c93023a6b71afa99f188513e895767cccedbea15\$lut for cells of type $lut.
Using template $paramod$72043e0aa7fa64cb454e3c2ca3dbe1636171896a\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$52fa1b2073b9054923f466bbb768e0ea7c69c9e3\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$8cd5a5f75f43fffe243164dff2e5d4f1454af19a\$lut for cells of type $lut.
Using template $paramod$c5479cb3b02237832e868d4808b3a7f1be08f618\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$04ff5a1d8f427cf80f47c9513e85fd4a83010b1a\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$f4edbe62eaeaa926ba4d0c927ac9370b915a47a6\$lut for cells of type $lut.
Using template $paramod$8dd42bf81ffad3d97e207e1565310c97cc60f1a7\$lut for cells of type $lut.
Using template $paramod$74190755306950a81a07803293f7549508f6f157\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$5e96c51e862795fcf5123ad90ed33b3bddf109cb\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$c6a0421f5b5114b68e9782f0585d571421cf8f01\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$f610ead37c0b0425701d8da1ff2cd0d9bbcdd315\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~7141 debug messages>
Removed 0 unused cells and 6557 unused wires.

22.52. Executing AUTONAME pass.
Renamed 76310 objects in module xosera_upd (95 iterations).
<suppressed ~8602 debug messages>

22.53. Executing HIERARCHY pass (managing design hierarchy).

22.53.1. Analyzing design hierarchy..
Top module:  \xosera_upd

22.53.2. Analyzing design hierarchy..
Top module:  \xosera_upd
Removed 0 unused modules.

22.54. Printing statistics.

=== xosera_upd ===

   Number of wires:               3657
   Number of wire bits:          10402
   Number of public wires:        3657
   Number of public wire bits:   10402
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5563
     SB_CARRY                      524
     SB_DFF                         61
     SB_DFFESR                    1545
     SB_DFFESS                      14
     SB_DFFSR                      356
     SB_DFFSS                        2
     SB_IO                          24
     SB_LUT4                      3004
     SB_MAC16                        2
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    25
     SB_SPRAM256KA                   4
     SB_WARMBOOT                     1

22.55. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

22.56. Executing JSON backend.

End of script. Logfile hash: 62b9b8861d, CPU: user 17.29s system 0.35s
Yosys 0.27+9 (git sha1 101d19bb6, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 51% 12x techmap (9 sec), 8% 52x opt_expr (1 sec), ...
