;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/26/2017 5:43:48 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x2CED0000  	11501
0x0008	0x2CE50000  	11493
0x000C	0x2CE50000  	11493
0x0010	0x2CE50000  	11493
0x0014	0x2CE50000  	11493
0x0018	0x2CE50000  	11493
0x001C	0x2CE50000  	11493
0x0020	0x2CE50000  	11493
0x0024	0x2CE50000  	11493
0x0028	0x2CE50000  	11493
0x002C	0x2CE50000  	11493
0x0030	0x2CE50000  	11493
0x0034	0x2CE50000  	11493
0x0038	0x2CE50000  	11493
0x003C	0x2CE50000  	11493
0x0040	0x2CE50000  	11493
0x0044	0x2CE50000  	11493
0x0048	0x2CE50000  	11493
0x004C	0x30C10000  	12481
0x0050	0x2CE50000  	11493
0x0054	0x2CE50000  	11493
0x0058	0x2CE50000  	11493
0x005C	0x2CE50000  	11493
0x0060	0x2CE50000  	11493
0x0064	0x2CE50000  	11493
0x0068	0x2CE50000  	11493
0x006C	0x2CE50000  	11493
0x0070	0x2CE50000  	11493
0x0074	0x2CE50000  	11493
0x0078	0x2CE50000  	11493
0x007C	0x2CE50000  	11493
0x0080	0x2CE50000  	11493
0x0084	0x2CE50000  	11493
0x0088	0x2CE50000  	11493
0x008C	0x2CE50000  	11493
0x0090	0x2CE50000  	11493
0x0094	0x2CE50000  	11493
0x0098	0x2CE50000  	11493
0x009C	0x2CE50000  	11493
0x00A0	0x2CE50000  	11493
0x00A4	0x2CE50000  	11493
0x00A8	0x2CE50000  	11493
0x00AC	0x2CE50000  	11493
0x00B0	0x32A50000  	12965
0x00B4	0x30950000  	12437
0x00B8	0x2CE50000  	11493
0x00BC	0x2CE50000  	11493
0x00C0	0x2CE50000  	11493
0x00C4	0x2CE50000  	11493
0x00C8	0x2CE50000  	11493
0x00CC	0x2CE50000  	11493
0x00D0	0x2CE50000  	11493
0x00D4	0x2CE50000  	11493
0x00D8	0x2BF50000  	11253
0x00DC	0x2CE50000  	11493
0x00E0	0x2CE50000  	11493
0x00E4	0x2CE50000  	11493
0x00E8	0x2CE50000  	11493
0x00EC	0x2CE50000  	11493
0x00F0	0x2CE50000  	11493
0x00F4	0x2CE50000  	11493
0x00F8	0x2CE50000  	11493
0x00FC	0x2CE50000  	11493
0x0100	0x2CE50000  	11493
0x0104	0x2CE50000  	11493
0x0108	0x2CE50000  	11493
0x010C	0x2CE50000  	11493
0x0110	0x2CE50000  	11493
0x0114	0x2CE50000  	11493
0x0118	0x2CE50000  	11493
0x011C	0x2CE50000  	11493
0x0120	0x2CE50000  	11493
0x0124	0x2CE50000  	11493
0x0128	0x2CE50000  	11493
0x012C	0x2CE50000  	11493
0x0130	0x2CE50000  	11493
0x0134	0x2CE50000  	11493
0x0138	0x2CE50000  	11493
0x013C	0x2CE50000  	11493
0x0140	0x2CE50000  	11493
0x0144	0x2CE50000  	11493
0x0148	0x2CE50000  	11493
0x014C	0x2CE50000  	11493
0x0150	0x2CE50000  	11493
0x0154	0x2CE50000  	11493
0x0158	0x2CE50000  	11493
0x015C	0x2CE50000  	11493
0x0160	0x2CE50000  	11493
0x0164	0x2CE50000  	11493
0x0168	0x2CE50000  	11493
0x016C	0x2CE50000  	11493
0x0170	0x2CE50000  	11493
0x0174	0x2CE50000  	11493
0x0178	0x2CE50000  	11493
0x017C	0x2CE50000  	11493
0x0180	0x2CE50000  	11493
0x0184	0x2CE50000  	11493
; end of ____SysVT
_main:
;main.c, 84 :: 		void main() {
0x2CEC	0xF000F822  BL	11572
0x2CF0	0xF000FAC2  BL	12920
0x2CF4	0xF000FCEE  BL	14036
0x2CF8	0xF7FFFFE2  BL	11456
0x2CFC	0xF000FCAA  BL	13908
;main.c, 85 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_15|_GPIO_PINMASK_12);
0x2D00	0xF2490100  MOVW	R1, #36864
0x2D04	0x4808    LDR	R0, [PC, #32]
0x2D06	0xF7FEFAAF  BL	_GPIO_Digital_Output+0
;main.c, 86 :: 		LD1=1;
0x2D0A	0x2101    MOVS	R1, #1
0x2D0C	0xB249    SXTB	R1, R1
0x2D0E	0x4807    LDR	R0, [PC, #28]
0x2D10	0x6001    STR	R1, [R0, #0]
;main.c, 87 :: 		initProg();
0x2D12	0xF7FFFC19  BL	_initProg+0
;main.c, 89 :: 		LD1=1; LD2=1;
0x2D16	0x2101    MOVS	R1, #1
0x2D18	0xB249    SXTB	R1, R1
0x2D1A	0x4804    LDR	R0, [PC, #16]
0x2D1C	0x6001    STR	R1, [R0, #0]
0x2D1E	0x4804    LDR	R0, [PC, #16]
0x2D20	0x6001    STR	R1, [R0, #0]
;main.c, 90 :: 		while(1)
L_main7:
;main.c, 92 :: 		asm {WFI};
0x2D22	0xBF30    WFI
;main.c, 94 :: 		}
0x2D24	0xE7FD    B	L_main7
;main.c, 95 :: 		}
L_end_main:
L__main_end_loop:
0x2D26	0xE7FE    B	L__main_end_loop
0x2D28	0x10004002  	GPIOE_BASE+0
0x2D2C	0x02B04242  	ODR12_GPIOE_ODR_bit+0
0x2D30	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1D14	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1D16	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x1D1A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x1D1E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x1D22	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1D24	0xB001    ADD	SP, SP, #4
0x1D26	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x250C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x250E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x2512	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x2516	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x251A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x251C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x2520	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x2522	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x2524	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x2526	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x252A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x252E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x2530	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x2534	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x2536	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x2538	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x253C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x2540	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x2542	0xB001    ADD	SP, SP, #4
0x2544	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1268	0xB081    SUB	SP, SP, #4
0x126A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x126E	0x4A04    LDR	R2, [PC, #16]
0x1270	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1272	0xF7FFFE9F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x1276	0xF8DDE000  LDR	LR, [SP, #0]
0x127A	0xB001    ADD	SP, SP, #4
0x127C	0x4770    BX	LR
0x127E	0xBF00    NOP
0x1280	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0FB4	0xB084    SUB	SP, SP, #16
0x0FB6	0xF8CDE000  STR	LR, [SP, #0]
0x0FBA	0xB28D    UXTH	R5, R1
0x0FBC	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0FBE	0x4B86    LDR	R3, [PC, #536]
0x0FC0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0FC4	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0FC6	0x4618    MOV	R0, R3
0x0FC8	0xF7FFFCBA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0FCC	0xF1B50FFF  CMP	R5, #255
0x0FD0	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0FD2	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0FD4	0x4B81    LDR	R3, [PC, #516]
0x0FD6	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0FDA	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0FDC	0x4B80    LDR	R3, [PC, #512]
0x0FDE	0x429E    CMP	R6, R3
0x0FE0	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0FE2	0xF2455355  MOVW	R3, #21845
0x0FE6	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0FEA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0FEC	0x1D3D    ADDS	R5, R7, #4
0x0FEE	0x682C    LDR	R4, [R5, #0]
0x0FF0	0xF06F03FF  MVN	R3, #255
0x0FF4	0xEA040303  AND	R3, R4, R3, LSL #0
0x0FF8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0FFA	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0FFE	0x682C    LDR	R4, [R5, #0]
0x1000	0xF64F73FF  MOVW	R3, #65535
0x1004	0xEA440303  ORR	R3, R4, R3, LSL #0
0x1008	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x100A	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x100C	0x2E42    CMP	R6, #66
0x100E	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x1010	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x1012	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x1014	0xF64F73FF  MOVW	R3, #65535
0x1018	0x429D    CMP	R5, R3
0x101A	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x101C	0x4B70    LDR	R3, [PC, #448]
0x101E	0x429E    CMP	R6, R3
0x1020	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x1022	0xF04F3355  MOV	R3, #1431655765
0x1026	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x1028	0x1D3C    ADDS	R4, R7, #4
0x102A	0x2300    MOVS	R3, #0
0x102C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x102E	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x1032	0xF04F33FF  MOV	R3, #-1
0x1036	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x1038	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x103A	0x2E42    CMP	R6, #66
0x103C	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x103E	0x2300    MOVS	R3, #0
0x1040	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x1042	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x1044	0xF0060301  AND	R3, R6, #1
0x1048	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x104A	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x104C	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x104E	0xF0060308  AND	R3, R6, #8
0x1052	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x1054	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x1056	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x1058	0xF0060304  AND	R3, R6, #4
0x105C	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x105E	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x1060	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x1062	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x1064	0xF4062301  AND	R3, R6, #528384
0x1068	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x106A	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x106C	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x106E	0xF4066300  AND	R3, R6, #2048
0x1072	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x1074	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x1076	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x1078	0xF4066380  AND	R3, R6, #1024
0x107C	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x107E	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x1080	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x1082	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x1084	0xF0060320  AND	R3, R6, #32
0x1088	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x108A	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x108C	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x108E	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x1090	0xF4067380  AND	R3, R6, #256
0x1094	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x1096	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x1098	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x109A	0xF0060380  AND	R3, R6, #128
0x109E	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x10A0	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x10A2	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x10A4	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x10A6	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x10AA	0x9201    STR	R2, [SP, #4]
0x10AC	0xFA1FF985  UXTH	R9, R5
0x10B0	0x46B0    MOV	R8, R6
0x10B2	0x4606    MOV	R6, R0
0x10B4	0x4618    MOV	R0, R3
0x10B6	0x460A    MOV	R2, R1
0x10B8	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x10BA	0xF1BA0F10  CMP	R10, #16
0x10BE	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x10C2	0xF04F0301  MOV	R3, #1
0x10C6	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x10CA	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x10CE	0x42A3    CMP	R3, R4
0x10D0	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x10D4	0xEA4F044A  LSL	R4, R10, #1
0x10D8	0xF04F0303  MOV	R3, #3
0x10DC	0x40A3    LSLS	R3, R4
0x10DE	0x43DC    MVN	R4, R3
0x10E0	0x683B    LDR	R3, [R7, #0]
0x10E2	0x4023    ANDS	R3, R4
0x10E4	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x10E6	0xEA4F034A  LSL	R3, R10, #1
0x10EA	0xFA06F403  LSL	R4, R6, R3
0x10EE	0x683B    LDR	R3, [R7, #0]
0x10F0	0x4323    ORRS	R3, R4
0x10F2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x10F4	0xF008030C  AND	R3, R8, #12
0x10F8	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x10FA	0xF2070508  ADDW	R5, R7, #8
0x10FE	0xEA4F044A  LSL	R4, R10, #1
0x1102	0xF04F0303  MOV	R3, #3
0x1106	0x40A3    LSLS	R3, R4
0x1108	0x43DC    MVN	R4, R3
0x110A	0x682B    LDR	R3, [R5, #0]
0x110C	0x4023    ANDS	R3, R4
0x110E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x1110	0xF2070508  ADDW	R5, R7, #8
0x1114	0xEA4F034A  LSL	R3, R10, #1
0x1118	0xFA02F403  LSL	R4, R2, R3
0x111C	0x682B    LDR	R3, [R5, #0]
0x111E	0x4323    ORRS	R3, R4
0x1120	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x1122	0x1D3D    ADDS	R5, R7, #4
0x1124	0xFA1FF48A  UXTH	R4, R10
0x1128	0xF04F0301  MOV	R3, #1
0x112C	0x40A3    LSLS	R3, R4
0x112E	0x43DC    MVN	R4, R3
0x1130	0x682B    LDR	R3, [R5, #0]
0x1132	0x4023    ANDS	R3, R4
0x1134	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x1136	0x1D3D    ADDS	R5, R7, #4
0x1138	0xFA1FF48A  UXTH	R4, R10
0x113C	0xB28B    UXTH	R3, R1
0x113E	0xFA03F404  LSL	R4, R3, R4
0x1142	0xB2A4    UXTH	R4, R4
0x1144	0x682B    LDR	R3, [R5, #0]
0x1146	0x4323    ORRS	R3, R4
0x1148	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x114A	0xF207050C  ADDW	R5, R7, #12
0x114E	0xFA1FF38A  UXTH	R3, R10
0x1152	0x005C    LSLS	R4, R3, #1
0x1154	0xB2A4    UXTH	R4, R4
0x1156	0xF04F0303  MOV	R3, #3
0x115A	0x40A3    LSLS	R3, R4
0x115C	0x43DC    MVN	R4, R3
0x115E	0x682B    LDR	R3, [R5, #0]
0x1160	0x4023    ANDS	R3, R4
0x1162	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x1164	0xF207050C  ADDW	R5, R7, #12
0x1168	0xEA4F034A  LSL	R3, R10, #1
0x116C	0xFA00F403  LSL	R4, R0, R3
0x1170	0x682B    LDR	R3, [R5, #0]
0x1172	0x4323    ORRS	R3, R4
0x1174	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x1176	0xF0080308  AND	R3, R8, #8
0x117A	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x117C	0xF4080370  AND	R3, R8, #15728640
0x1180	0x0D1B    LSRS	R3, R3, #20
0x1182	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x1186	0xF1BA0F07  CMP	R10, #7
0x118A	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x118C	0xF2070324  ADDW	R3, R7, #36
0x1190	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x1192	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x1196	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x1198	0xF2070320  ADDW	R3, R7, #32
0x119C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x119E	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x11A0	0x00AC    LSLS	R4, R5, #2
0x11A2	0xF04F030F  MOV	R3, #15
0x11A6	0x40A3    LSLS	R3, R4
0x11A8	0x43DC    MVN	R4, R3
0x11AA	0x9B02    LDR	R3, [SP, #8]
0x11AC	0x681B    LDR	R3, [R3, #0]
0x11AE	0xEA030404  AND	R4, R3, R4, LSL #0
0x11B2	0x9B02    LDR	R3, [SP, #8]
0x11B4	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x11B6	0xF89D400C  LDRB	R4, [SP, #12]
0x11BA	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x11BC	0x409C    LSLS	R4, R3
0x11BE	0x9B02    LDR	R3, [SP, #8]
0x11C0	0x681B    LDR	R3, [R3, #0]
0x11C2	0xEA430404  ORR	R4, R3, R4, LSL #0
0x11C6	0x9B02    LDR	R3, [SP, #8]
0x11C8	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x11CA	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x11CE	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x11D0	0xF8DDE000  LDR	LR, [SP, #0]
0x11D4	0xB004    ADD	SP, SP, #16
0x11D6	0x4770    BX	LR
0x11D8	0xFC00FFFF  	#-1024
0x11DC	0x0000FFFF  	#-65536
0x11E0	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0940	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0942	0x491E    LDR	R1, [PC, #120]
0x0944	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0948	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x094A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x094C	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x094E	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0950	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0952	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0954	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0956	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0958	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x095A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x095C	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x095E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0960	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0962	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0964	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0966	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0968	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x096A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x096C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x096E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0972	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0974	0x4912    LDR	R1, [PC, #72]
0x0976	0x4288    CMP	R0, R1
0x0978	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x097A	0x4912    LDR	R1, [PC, #72]
0x097C	0x4288    CMP	R0, R1
0x097E	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0980	0x4911    LDR	R1, [PC, #68]
0x0982	0x4288    CMP	R0, R1
0x0984	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0986	0x4911    LDR	R1, [PC, #68]
0x0988	0x4288    CMP	R0, R1
0x098A	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x098C	0x4910    LDR	R1, [PC, #64]
0x098E	0x4288    CMP	R0, R1
0x0990	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0992	0x4910    LDR	R1, [PC, #64]
0x0994	0x4288    CMP	R0, R1
0x0996	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0998	0x490F    LDR	R1, [PC, #60]
0x099A	0x4288    CMP	R0, R1
0x099C	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x099E	0x490F    LDR	R1, [PC, #60]
0x09A0	0x4288    CMP	R0, R1
0x09A2	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x09A4	0x490E    LDR	R1, [PC, #56]
0x09A6	0x4288    CMP	R0, R1
0x09A8	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x09AA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x09AC	0x490D    LDR	R1, [PC, #52]
0x09AE	0x6809    LDR	R1, [R1, #0]
0x09B0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x09B4	0x490B    LDR	R1, [PC, #44]
0x09B6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x09B8	0xB001    ADD	SP, SP, #4
0x09BA	0x4770    BX	LR
0x09BC	0xFC00FFFF  	#-1024
0x09C0	0x00004002  	#1073872896
0x09C4	0x04004002  	#1073873920
0x09C8	0x08004002  	#1073874944
0x09CC	0x0C004002  	#1073875968
0x09D0	0x10004002  	#1073876992
0x09D4	0x14004002  	#1073878016
0x09D8	0x18004002  	#1073879040
0x09DC	0x1C004002  	#1073880064
0x09E0	0x20004002  	#1073881088
0x09E4	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_initProg:
;main.c, 17 :: 		void initProg()
0x2548	0xB082    SUB	SP, SP, #8
0x254A	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 19 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_15|_GPIO_PINMASK_12);
0x254E	0xF2490100  MOVW	R1, #36864
0x2552	0x4818    LDR	R0, [PC, #96]
0x2554	0xF7FEFE88  BL	_GPIO_Digital_Output+0
;main.c, 20 :: 		InitTimerUs();
0x2558	0xF7FFFBAC  BL	_InitTimerUs+0
;main.c, 21 :: 		InitTimerMs();
0x255C	0xF7FFFBE4  BL	_InitTimerMs+0
;main.c, 23 :: 		TIM2_CR1.CEN = 1;
0x2560	0x2101    MOVS	R1, #1
0x2562	0xB249    SXTB	R1, R1
0x2564	0x4814    LDR	R0, [PC, #80]
0x2566	0x6001    STR	R1, [R0, #0]
;main.c, 24 :: 		TIM3_CR1.CEN = 1;
0x2568	0x4814    LDR	R0, [PC, #80]
0x256A	0x6001    STR	R1, [R0, #0]
;main.c, 25 :: 		initLCD();
0x256C	0xF7FFFC1C  BL	_initLCD+0
;main.c, 26 :: 		initUltrasonic();
0x2570	0xF7FFFC06  BL	_initUltrasonic+0
;main.c, 27 :: 		LD1=0; LD2=1;
0x2574	0x2100    MOVS	R1, #0
0x2576	0xB249    SXTB	R1, R1
0x2578	0x4811    LDR	R0, [PC, #68]
0x257A	0x6001    STR	R1, [R0, #0]
0x257C	0x2101    MOVS	R1, #1
0x257E	0xB249    SXTB	R1, R1
0x2580	0x4810    LDR	R0, [PC, #64]
0x2582	0x9001    STR	R0, [SP, #4]
0x2584	0x6001    STR	R1, [R0, #0]
;main.c, 28 :: 		BME280_Init();
0x2586	0xF7FFFA43  BL	_BME280_Init+0
;main.c, 29 :: 		LD1=0; LD2=0;
0x258A	0x2100    MOVS	R1, #0
0x258C	0xB249    SXTB	R1, R1
0x258E	0x480C    LDR	R0, [PC, #48]
0x2590	0x6001    STR	R1, [R0, #0]
0x2592	0x9801    LDR	R0, [SP, #4]
0x2594	0x6001    STR	R1, [R0, #0]
;main.c, 30 :: 		USART2_Init();
0x2596	0xF7FFF9AB  BL	_USART2_Init+0
;main.c, 31 :: 		RTCInit();
0x259A	0xF7FFFABF  BL	_RTCInit+0
;main.c, 32 :: 		TIM2_CR1.CEN = 0;
0x259E	0x2100    MOVS	R1, #0
0x25A0	0xB249    SXTB	R1, R1
0x25A2	0x4805    LDR	R0, [PC, #20]
0x25A4	0x6001    STR	R1, [R0, #0]
;main.c, 33 :: 		TIM3_CR1.CEN = 0;
0x25A6	0x4805    LDR	R0, [PC, #20]
0x25A8	0x6001    STR	R1, [R0, #0]
;main.c, 35 :: 		}
L_end_initProg:
0x25AA	0xF8DDE000  LDR	LR, [SP, #0]
0x25AE	0xB002    ADD	SP, SP, #8
0x25B0	0x4770    BX	LR
0x25B2	0xBF00    NOP
0x25B4	0x10004002  	GPIOE_BASE+0
0x25B8	0x00004200  	TIM2_CR1+0
0x25BC	0x80004200  	TIM3_CR1+0
0x25C0	0x02B04242  	ODR12_GPIOE_ODR_bit+0
0x25C4	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
; end of _initProg
_InitTimerUs:
;timer.c, 8 :: 		void InitTimerUs(){
0x1CB4	0xB081    SUB	SP, SP, #4
0x1CB6	0xF8CDE000  STR	LR, [SP, #0]
;timer.c, 9 :: 		RCC_APB1ENR.TIM2EN = 1;
0x1CBA	0x2101    MOVS	R1, #1
0x1CBC	0xB249    SXTB	R1, R1
0x1CBE	0x480F    LDR	R0, [PC, #60]
0x1CC0	0x6001    STR	R1, [R0, #0]
;timer.c, 10 :: 		TIM2_CR1.CEN = 0;
0x1CC2	0x2100    MOVS	R1, #0
0x1CC4	0xB249    SXTB	R1, R1
0x1CC6	0x480E    LDR	R0, [PC, #56]
0x1CC8	0x6001    STR	R1, [R0, #0]
;timer.c, 11 :: 		TIM2_PSC = 0;
0x1CCA	0x2100    MOVS	R1, #0
0x1CCC	0x480D    LDR	R0, [PC, #52]
0x1CCE	0x6001    STR	R1, [R0, #0]
;timer.c, 12 :: 		TIM2_ARR = 59;
0x1CD0	0x213B    MOVS	R1, #59
0x1CD2	0x480D    LDR	R0, [PC, #52]
0x1CD4	0x6001    STR	R1, [R0, #0]
;timer.c, 13 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x1CD6	0xF240002C  MOVW	R0, #44
0x1CDA	0xF7FFFAFB  BL	_NVIC_IntEnable+0
;timer.c, 14 :: 		NVIC_SetIntPriority(IVT_INT_TIM2, _NVIC_INT_PRIORITY_LVL1);
0x1CDE	0x2101    MOVS	R1, #1
0x1CE0	0x202C    MOVS	R0, #44
0x1CE2	0xF7FFF8E5  BL	_NVIC_SetIntPriority+0
;timer.c, 15 :: 		TIM2_DIER.UIE = 1;
0x1CE6	0x2101    MOVS	R1, #1
0x1CE8	0xB249    SXTB	R1, R1
0x1CEA	0x4808    LDR	R0, [PC, #32]
0x1CEC	0x6001    STR	R1, [R0, #0]
;timer.c, 16 :: 		tick_us=0;
0x1CEE	0x2100    MOVS	R1, #0
0x1CF0	0x4807    LDR	R0, [PC, #28]
0x1CF2	0x6001    STR	R1, [R0, #0]
;timer.c, 17 :: 		}
L_end_InitTimerUs:
0x1CF4	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF8	0xB001    ADD	SP, SP, #4
0x1CFA	0x4770    BX	LR
0x1CFC	0x08004247  	RCC_APB1ENR+0
0x1D00	0x00004200  	TIM2_CR1+0
0x1D04	0x00284000  	TIM2_PSC+0
0x1D08	0x002C4000  	TIM2_ARR+0
0x1D0C	0x01804200  	TIM2_DIER+0
0x1D10	0x02A82000  	_tick_us+0
; end of _InitTimerUs
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x12D4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x12D6	0x2804    CMP	R0, #4
0x12D8	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x12DA	0x4919    LDR	R1, [PC, #100]
0x12DC	0x6809    LDR	R1, [R1, #0]
0x12DE	0xF4413280  ORR	R2, R1, #65536
0x12E2	0x4917    LDR	R1, [PC, #92]
0x12E4	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x12E6	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x12E8	0x2805    CMP	R0, #5
0x12EA	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x12EC	0x4914    LDR	R1, [PC, #80]
0x12EE	0x6809    LDR	R1, [R1, #0]
0x12F0	0xF4413200  ORR	R2, R1, #131072
0x12F4	0x4912    LDR	R1, [PC, #72]
0x12F6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x12F8	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x12FA	0x2806    CMP	R0, #6
0x12FC	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x12FE	0x4910    LDR	R1, [PC, #64]
0x1300	0x6809    LDR	R1, [R1, #0]
0x1302	0xF4412280  ORR	R2, R1, #262144
0x1306	0x490E    LDR	R1, [PC, #56]
0x1308	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x130A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x130C	0x280F    CMP	R0, #15
0x130E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x1310	0x490C    LDR	R1, [PC, #48]
0x1312	0x6809    LDR	R1, [R1, #0]
0x1314	0xF0410202  ORR	R2, R1, #2
0x1318	0x490A    LDR	R1, [PC, #40]
0x131A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x131C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x131E	0x2810    CMP	R0, #16
0x1320	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x1322	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x1326	0x0961    LSRS	R1, R4, #5
0x1328	0x008A    LSLS	R2, R1, #2
0x132A	0x4907    LDR	R1, [PC, #28]
0x132C	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x132E	0xF004021F  AND	R2, R4, #31
0x1332	0xF04F0101  MOV	R1, #1
0x1336	0x4091    LSLS	R1, R2
0x1338	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x133A	0xB001    ADD	SP, SP, #4
0x133C	0x4770    BX	LR
0x133E	0xBF00    NOP
0x1340	0xED24E000  	SCB_SHCRS+0
0x1344	0xE010E000  	STK_CTRL+0
0x1348	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_NVIC_SetIntPriority:
;__Lib_System_4XX.c, 233 :: 		
; priority start address is: 4 (R1)
; ivt start address is: 0 (R0)
0x0EB0	0xB081    SUB	SP, SP, #4
; priority end address is: 4 (R1)
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
; priority start address is: 4 (R1)
;__Lib_System_4XX.c, 237 :: 		
0x0EB2	0x280F    CMP	R0, #15
0x0EB4	0xD937    BLS	L_NVIC_SetIntPriority15
;__Lib_System_4XX.c, 238 :: 		
0x0EB6	0xF2A00410  SUBW	R4, R0, #16
0x0EBA	0xB224    SXTH	R4, R4
; ivt end address is: 0 (R0)
0x0EBC	0x10A2    ASRS	R2, R4, #2
0x0EBE	0xB212    SXTH	R2, R2
0x0EC0	0x0093    LSLS	R3, R2, #2
0x0EC2	0x4A1A    LDR	R2, [PC, #104]
0x0EC4	0x18D2    ADDS	R2, R2, R3
; p start address is: 0 (R0)
0x0EC6	0x4610    MOV	R0, R2
;__Lib_System_4XX.c, 239 :: 		
0x0EC8	0x2304    MOVS	R3, #4
0x0ECA	0xB21B    SXTH	R3, R3
0x0ECC	0xFB94F2F3  SDIV	R2, R4, R3
0x0ED0	0xFB034212  MLS	R2, R3, R2, R4
0x0ED4	0xB212    SXTH	R2, R2
0x0ED6	0x00D2    LSLS	R2, R2, #3
0x0ED8	0xB212    SXTH	R2, R2
0x0EDA	0x1D12    ADDS	R2, R2, #4
; shift start address is: 16 (R4)
0x0EDC	0xB2D4    UXTB	R4, R2
;__Lib_System_4XX.c, 240 :: 		
0x0EDE	0xF001020F  AND	R2, R1, #15
0x0EE2	0xB2D2    UXTB	R2, R2
0x0EE4	0xB17A    CBZ	R2, L_NVIC_SetIntPriority16
;__Lib_System_4XX.c, 241 :: 		
0x0EE6	0x220F    MOVS	R2, #15
0x0EE8	0xB212    SXTH	R2, R2
0x0EEA	0x40A2    LSLS	R2, R4
0x0EEC	0xB212    SXTH	R2, R2
0x0EEE	0x43D3    MVN	R3, R2
0x0EF0	0xB21B    SXTH	R3, R3
0x0EF2	0x6802    LDR	R2, [R0, #0]
0x0EF4	0x401A    ANDS	R2, R3
0x0EF6	0x6002    STR	R2, [R0, #0]
;__Lib_System_4XX.c, 242 :: 		
0x0EF8	0xB2CA    UXTB	R2, R1
; priority end address is: 4 (R1)
0x0EFA	0xFA02F304  LSL	R3, R2, R4
; shift end address is: 16 (R4)
0x0EFE	0x6802    LDR	R2, [R0, #0]
0x0F00	0x431A    ORRS	R2, R3
0x0F02	0x6002    STR	R2, [R0, #0]
; p end address is: 0 (R0)
;__Lib_System_4XX.c, 243 :: 		
0x0F04	0xE00F    B	L_NVIC_SetIntPriority17
L_NVIC_SetIntPriority16:
;__Lib_System_4XX.c, 245 :: 		
; shift start address is: 16 (R4)
; p start address is: 0 (R0)
; priority start address is: 4 (R1)
0x0F06	0x220F    MOVS	R2, #15
0x0F08	0xB212    SXTH	R2, R2
0x0F0A	0x40A2    LSLS	R2, R4
0x0F0C	0xB212    SXTH	R2, R2
0x0F0E	0x43D3    MVN	R3, R2
0x0F10	0xB21B    SXTH	R3, R3
0x0F12	0x6802    LDR	R2, [R0, #0]
0x0F14	0x401A    ANDS	R2, R3
0x0F16	0x6002    STR	R2, [R0, #0]
;__Lib_System_4XX.c, 246 :: 		
0x0F18	0xB2CB    UXTB	R3, R1
; priority end address is: 4 (R1)
0x0F1A	0x1F22    SUBS	R2, R4, #4
0x0F1C	0xB212    SXTH	R2, R2
; shift end address is: 16 (R4)
0x0F1E	0x4093    LSLS	R3, R2
0x0F20	0x6802    LDR	R2, [R0, #0]
0x0F22	0x431A    ORRS	R2, R3
0x0F24	0x6002    STR	R2, [R0, #0]
; p end address is: 0 (R0)
;__Lib_System_4XX.c, 247 :: 		
L_NVIC_SetIntPriority17:
;__Lib_System_4XX.c, 248 :: 		
L_NVIC_SetIntPriority15:
;__Lib_System_4XX.c, 249 :: 		
L_end_NVIC_SetIntPriority:
0x0F26	0xB001    ADD	SP, SP, #4
0x0F28	0x4770    BX	LR
0x0F2A	0xBF00    NOP
0x0F2C	0xE400E000  	NVIC_IPR0+0
; end of _NVIC_SetIntPriority
_InitTimerMs:
;timer.c, 33 :: 		void InitTimerMs(){
0x1D28	0xB081    SUB	SP, SP, #4
0x1D2A	0xF8CDE000  STR	LR, [SP, #0]
;timer.c, 34 :: 		RCC_APB1ENR.TIM3EN = 1;
0x1D2E	0x2101    MOVS	R1, #1
0x1D30	0xB249    SXTB	R1, R1
0x1D32	0x480E    LDR	R0, [PC, #56]
0x1D34	0x6001    STR	R1, [R0, #0]
;timer.c, 35 :: 		TIM3_CR1.CEN = 0;
0x1D36	0x2100    MOVS	R1, #0
0x1D38	0xB249    SXTB	R1, R1
0x1D3A	0x480D    LDR	R0, [PC, #52]
0x1D3C	0x6001    STR	R1, [R0, #0]
;timer.c, 36 :: 		TIM3_PSC = 0;
0x1D3E	0x2100    MOVS	R1, #0
0x1D40	0x480C    LDR	R0, [PC, #48]
0x1D42	0x6001    STR	R1, [R0, #0]
;timer.c, 37 :: 		TIM3_ARR = 59999;
0x1D44	0xF64E215F  MOVW	R1, #59999
0x1D48	0x480B    LDR	R0, [PC, #44]
0x1D4A	0x6001    STR	R1, [R0, #0]
;timer.c, 38 :: 		NVIC_IntEnable(IVT_INT_TIM3);
0x1D4C	0xF240002D  MOVW	R0, #45
0x1D50	0xF7FFFAC0  BL	_NVIC_IntEnable+0
;timer.c, 39 :: 		NVIC_SetIntPriority(IVT_INT_TIM3, _NVIC_INT_PRIORITY_LVL1);
0x1D54	0x2101    MOVS	R1, #1
0x1D56	0x202D    MOVS	R0, #45
0x1D58	0xF7FFF8AA  BL	_NVIC_SetIntPriority+0
;timer.c, 40 :: 		TIM3_DIER.UIE = 1;
0x1D5C	0x2101    MOVS	R1, #1
0x1D5E	0xB249    SXTB	R1, R1
0x1D60	0x4806    LDR	R0, [PC, #24]
0x1D62	0x6001    STR	R1, [R0, #0]
;timer.c, 41 :: 		}
L_end_InitTimerMs:
0x1D64	0xF8DDE000  LDR	LR, [SP, #0]
0x1D68	0xB001    ADD	SP, SP, #4
0x1D6A	0x4770    BX	LR
0x1D6C	0x08044247  	RCC_APB1ENR+0
0x1D70	0x80004200  	TIM3_CR1+0
0x1D74	0x04284000  	TIM3_PSC+0
0x1D78	0x042C4000  	TIM3_ARR+0
0x1D7C	0x81804200  	TIM3_DIER+0
; end of _InitTimerMs
_initLCD:
;lcd.c, 38 :: 		void initLCD()
0x1DA8	0xB081    SUB	SP, SP, #4
0x1DAA	0xF8CDE000  STR	LR, [SP, #0]
;lcd.c, 40 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0  | _GPIO_PINMASK_1);
0x1DAE	0x2103    MOVS	R1, #3
0x1DB0	0x480A    LDR	R0, [PC, #40]
0x1DB2	0xF7FFFA59  BL	_GPIO_Digital_Output+0
;lcd.c, 41 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_10 | _GPIO_PINMASK_11);
0x1DB6	0xF6404100  MOVW	R1, #3072
0x1DBA	0x4809    LDR	R0, [PC, #36]
0x1DBC	0xF7FFFA54  BL	_GPIO_Digital_Output+0
;lcd.c, 42 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_13);
0x1DC0	0xF2420100  MOVW	R1, #8192
0x1DC4	0x4807    LDR	R0, [PC, #28]
0x1DC6	0xF7FFFA4F  BL	_GPIO_Digital_Output+0
;lcd.c, 43 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_7);
0x1DCA	0xF2400180  MOVW	R1, #128
0x1DCE	0x4806    LDR	R0, [PC, #24]
0x1DD0	0xF7FFFA4A  BL	_GPIO_Digital_Output+0
;lcd.c, 44 :: 		}
L_end_initLCD:
0x1DD4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DD8	0xB001    ADD	SP, SP, #4
0x1DDA	0x4770    BX	LR
0x1DDC	0x00004002  	GPIOA_BASE+0
0x1DE0	0x04004002  	GPIOB_BASE+0
0x1DE4	0x08004002  	GPIOC_BASE+0
0x1DE8	0x0C004002  	GPIOD_BASE+0
; end of _initLCD
_initUltrasonic:
;ultrasonic.c, 7 :: 		void initUltrasonic() {
0x1D80	0xB081    SUB	SP, SP, #4
0x1D82	0xF8CDE000  STR	LR, [SP, #0]
;ultrasonic.c, 8 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_14);
0x1D86	0xF2440100  MOVW	R1, #16384
0x1D8A	0x4806    LDR	R0, [PC, #24]
0x1D8C	0xF7FFFA6C  BL	_GPIO_Digital_Output+0
;ultrasonic.c, 9 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_15);
0x1D90	0xF2480100  MOVW	R1, #32768
0x1D94	0x4803    LDR	R0, [PC, #12]
0x1D96	0xF7FFF8D7  BL	_GPIO_Digital_Input+0
;ultrasonic.c, 10 :: 		}
L_end_initUltrasonic:
0x1D9A	0xF8DDE000  LDR	LR, [SP, #0]
0x1D9E	0xB001    ADD	SP, SP, #4
0x1DA0	0x4770    BX	LR
0x1DA2	0xBF00    NOP
0x1DA4	0x04004002  	GPIOB_BASE+0
; end of _initUltrasonic
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0F48	0xB081    SUB	SP, SP, #4
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x0F4E	0xF04F0242  MOV	R2, #66
0x0F52	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0F54	0xF000F82E  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x0F58	0xF8DDE000  LDR	LR, [SP, #0]
0x0F5C	0xB001    ADD	SP, SP, #4
0x0F5E	0x4770    BX	LR
; end of _GPIO_Digital_Input
_BME280_Init:
;bme280.c, 65 :: 		void BME280_Init() {
0x1A10	0xB081    SUB	SP, SP, #4
0x1A12	0xF8CDE000  STR	LR, [SP, #0]
;bme280.c, 67 :: 		I2C3_Init_Advanced(100000, &_GPIO_MODULE_I2C3_PA8_PC9);
0x1A16	0x492B    LDR	R1, [PC, #172]
0x1A18	0x482B    LDR	R0, [PC, #172]
0x1A1A	0xF7FFFA2F  BL	_I2C3_Init_Advanced+0
;bme280.c, 68 :: 		NVIC_SetIntPriority(IVT_INT_I2C3_EV, _NVIC_INT_PRIORITY_LVL0);
0x1A1E	0x2100    MOVS	R1, #0
0x1A20	0x2058    MOVS	R0, #88
0x1A22	0xF7FFFA45  BL	_NVIC_SetIntPriority+0
;bme280.c, 69 :: 		NVIC_SetIntPriority(IVT_INT_I2C3_ER, _NVIC_INT_PRIORITY_LVL0);
0x1A26	0x2100    MOVS	R1, #0
0x1A28	0x2059    MOVS	R0, #89
0x1A2A	0xF7FFFA41  BL	_NVIC_SetIntPriority+0
;bme280.c, 73 :: 		dig_T1 = BME_Read_DigU(BME280_REG_DIG_T1);
0x1A2E	0x2088    MOVS	R0, #136
0x1A30	0xF7FFFC28  BL	_BME_Read_DigU+0
0x1A34	0x4925    LDR	R1, [PC, #148]
0x1A36	0x8008    STRH	R0, [R1, #0]
;bme280.c, 74 :: 		dig_T2 = BME_Read_DigS(BME280_REG_DIG_T2);
0x1A38	0x208A    MOVS	R0, #138
0x1A3A	0xF7FFF87F  BL	_BME_Read_DigS+0
0x1A3E	0x4924    LDR	R1, [PC, #144]
0x1A40	0x8008    STRH	R0, [R1, #0]
;bme280.c, 75 :: 		dig_T3 = BME_Read_DigS(BME280_REG_DIG_T3);
0x1A42	0x208C    MOVS	R0, #140
0x1A44	0xF7FFF87A  BL	_BME_Read_DigS+0
0x1A48	0x4922    LDR	R1, [PC, #136]
0x1A4A	0x8008    STRH	R0, [R1, #0]
;bme280.c, 77 :: 		dig_P1 = BME_Read_DigU(BME280_REG_DIG_P1);
0x1A4C	0x208E    MOVS	R0, #142
0x1A4E	0xF7FFFC19  BL	_BME_Read_DigU+0
0x1A52	0x4921    LDR	R1, [PC, #132]
0x1A54	0x8008    STRH	R0, [R1, #0]
;bme280.c, 78 :: 		dig_P2 = BME_Read_DigS(BME280_REG_DIG_P2);
0x1A56	0x2090    MOVS	R0, #144
0x1A58	0xF7FFF870  BL	_BME_Read_DigS+0
0x1A5C	0x491F    LDR	R1, [PC, #124]
0x1A5E	0x8008    STRH	R0, [R1, #0]
;bme280.c, 79 :: 		dig_P3 = BME_Read_DigS(BME280_REG_DIG_P3);
0x1A60	0x2092    MOVS	R0, #146
0x1A62	0xF7FFF86B  BL	_BME_Read_DigS+0
0x1A66	0x491E    LDR	R1, [PC, #120]
0x1A68	0x8008    STRH	R0, [R1, #0]
;bme280.c, 80 :: 		dig_P4 = BME_Read_DigS(BME280_REG_DIG_P4);
0x1A6A	0x2094    MOVS	R0, #148
0x1A6C	0xF7FFF866  BL	_BME_Read_DigS+0
0x1A70	0x491C    LDR	R1, [PC, #112]
0x1A72	0x8008    STRH	R0, [R1, #0]
;bme280.c, 81 :: 		dig_P5 = BME_Read_DigS(BME280_REG_DIG_P5);
0x1A74	0x2096    MOVS	R0, #150
0x1A76	0xF7FFF861  BL	_BME_Read_DigS+0
0x1A7A	0x491B    LDR	R1, [PC, #108]
0x1A7C	0x8008    STRH	R0, [R1, #0]
;bme280.c, 82 :: 		dig_P6 = BME_Read_DigS(BME280_REG_DIG_P6);
0x1A7E	0x2098    MOVS	R0, #152
0x1A80	0xF7FFF85C  BL	_BME_Read_DigS+0
0x1A84	0x4919    LDR	R1, [PC, #100]
0x1A86	0x8008    STRH	R0, [R1, #0]
;bme280.c, 83 :: 		dig_P7 = BME_Read_DigS(BME280_REG_DIG_P7);
0x1A88	0x209A    MOVS	R0, #154
0x1A8A	0xF7FFF857  BL	_BME_Read_DigS+0
0x1A8E	0x4918    LDR	R1, [PC, #96]
0x1A90	0x8008    STRH	R0, [R1, #0]
;bme280.c, 84 :: 		dig_P8 = BME_Read_DigS(BME280_REG_DIG_P8);
0x1A92	0x209C    MOVS	R0, #156
0x1A94	0xF7FFF852  BL	_BME_Read_DigS+0
0x1A98	0x4916    LDR	R1, [PC, #88]
0x1A9A	0x8008    STRH	R0, [R1, #0]
;bme280.c, 85 :: 		dig_P9 = BME_Read_DigS(BME280_REG_DIG_P9);
0x1A9C	0x209E    MOVS	R0, #158
0x1A9E	0xF7FFF84D  BL	_BME_Read_DigS+0
0x1AA2	0x4915    LDR	R1, [PC, #84]
0x1AA4	0x8008    STRH	R0, [R1, #0]
;bme280.c, 87 :: 		data_[0] = BME280_REG_CONTROL;
0x1AA6	0x21F4    MOVS	R1, #244
0x1AA8	0x4814    LDR	R0, [PC, #80]
0x1AAA	0x7001    STRB	R1, [R0, #0]
;bme280.c, 88 :: 		data_[1] = BME280_REG_PRESSIRE_CONFIG_DATA;
0x1AAC	0x21B7    MOVS	R1, #183
0x1AAE	0x4814    LDR	R0, [PC, #80]
0x1AB0	0x7001    STRB	R1, [R0, #0]
;bme280.c, 89 :: 		BME_Write(2);
0x1AB2	0x2002    MOVS	R0, #2
0x1AB4	0xB200    SXTH	R0, R0
0x1AB6	0xF7FEFFF3  BL	_BME_Write+0
;bme280.c, 90 :: 		}
L_end_BME280_Init:
0x1ABA	0xF8DDE000  LDR	LR, [SP, #0]
0x1ABE	0xB001    ADD	SP, SP, #4
0x1AC0	0x4770    BX	LR
0x1AC2	0xBF00    NOP
0x1AC4	0x35DC0000  	__GPIO_MODULE_I2C3_PA8_PC9+0
0x1AC8	0x86A00001  	#100000
0x1ACC	0x028A2000  	_dig_T1+0
0x1AD0	0x028C2000  	_dig_T2+0
0x1AD4	0x028E2000  	_dig_T3+0
0x1AD8	0x02902000  	_dig_P1+0
0x1ADC	0x02922000  	_dig_P2+0
0x1AE0	0x02942000  	_dig_P3+0
0x1AE4	0x02962000  	_dig_P4+0
0x1AE8	0x02982000  	_dig_P5+0
0x1AEC	0x029A2000  	_dig_P6+0
0x1AF0	0x029C2000  	_dig_P7+0
0x1AF4	0x029E2000  	_dig_P8+0
0x1AF8	0x02A02000  	_dig_P9+0
0x1AFC	0x02752000  	_data_+0
0x1B00	0x02762000  	_data_+1
; end of _BME280_Init
_I2C3_Init_Advanced:
;__Lib_I2C_123.c, 362 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x0E7C	0xB081    SUB	SP, SP, #4
0x0E7E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 363 :: 		
0x0E82	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0E84	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x0E86	0x4803    LDR	R0, [PC, #12]
0x0E88	0xF7FFFC70  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 364 :: 		
L_end_I2C3_Init_Advanced:
0x0E8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E90	0xB001    ADD	SP, SP, #4
0x0E92	0x4770    BX	LR
0x0E94	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_123.c, 380 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x076C	0xB088    SUB	SP, SP, #32
0x076E	0xF8CDE000  STR	LR, [SP, #0]
0x0772	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_123.c, 382 :: 		
;__Lib_I2C_123.c, 388 :: 		
0x0774	0x4B5E    LDR	R3, [PC, #376]
0x0776	0x4298    CMP	R0, R3
0x0778	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_123.c, 389 :: 		
0x077A	0x2401    MOVS	R4, #1
0x077C	0xB264    SXTB	R4, R4
0x077E	0x4B5D    LDR	R3, [PC, #372]
0x0780	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 390 :: 		
0x0782	0x4C5D    LDR	R4, [PC, #372]
0x0784	0x4B5D    LDR	R3, [PC, #372]
0x0786	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 391 :: 		
0x0788	0x4C5D    LDR	R4, [PC, #372]
0x078A	0x4B5E    LDR	R3, [PC, #376]
0x078C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 392 :: 		
0x078E	0x4C5E    LDR	R4, [PC, #376]
0x0790	0x4B5E    LDR	R3, [PC, #376]
0x0792	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 393 :: 		
0x0794	0xE020    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_123.c, 394 :: 		
0x0796	0x4B5E    LDR	R3, [PC, #376]
0x0798	0x4298    CMP	R0, R3
0x079A	0xD10D    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_123.c, 395 :: 		
0x079C	0x2401    MOVS	R4, #1
0x079E	0xB264    SXTB	R4, R4
0x07A0	0x4B5C    LDR	R3, [PC, #368]
0x07A2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 396 :: 		
0x07A4	0x4C5C    LDR	R4, [PC, #368]
0x07A6	0x4B55    LDR	R3, [PC, #340]
0x07A8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 397 :: 		
0x07AA	0x4C5C    LDR	R4, [PC, #368]
0x07AC	0x4B55    LDR	R3, [PC, #340]
0x07AE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 398 :: 		
0x07B0	0x4C5B    LDR	R4, [PC, #364]
0x07B2	0x4B56    LDR	R3, [PC, #344]
0x07B4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 399 :: 		
0x07B6	0xE00F    B	L_I2Cx_Init_Advanced64
L_I2Cx_Init_Advanced63:
0x07B8	0x4B5A    LDR	R3, [PC, #360]
0x07BA	0x4298    CMP	R0, R3
0x07BC	0xD10C    BNE	L_I2Cx_Init_Advanced65
;__Lib_I2C_123.c, 400 :: 		
0x07BE	0x2401    MOVS	R4, #1
0x07C0	0xB264    SXTB	R4, R4
0x07C2	0x4B59    LDR	R3, [PC, #356]
0x07C4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 401 :: 		
0x07C6	0x4C59    LDR	R4, [PC, #356]
0x07C8	0x4B4C    LDR	R3, [PC, #304]
0x07CA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 402 :: 		
0x07CC	0x4C58    LDR	R4, [PC, #352]
0x07CE	0x4B4D    LDR	R3, [PC, #308]
0x07D0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 403 :: 		
0x07D2	0x4C58    LDR	R4, [PC, #352]
0x07D4	0x4B4D    LDR	R3, [PC, #308]
0x07D6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 404 :: 		
L_I2Cx_Init_Advanced65:
L_I2Cx_Init_Advanced64:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_123.c, 405 :: 		
0x07D8	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x07DA	0x9002    STR	R0, [SP, #8]
0x07DC	0x4610    MOV	R0, R2
0x07DE	0xF7FFFD91  BL	_GPIO_Alternate_Function_Enable+0
0x07E2	0x9802    LDR	R0, [SP, #8]
0x07E4	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 410 :: 		
0x07E6	0x1D03    ADDS	R3, R0, #4
0x07E8	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_123.c, 412 :: 		
0x07EA	0xB29C    UXTH	R4, R3
0x07EC	0xF06F033F  MVN	R3, #63
0x07F0	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x07F4	0xB29D    UXTH	R5, R3
;__Lib_I2C_123.c, 414 :: 		
0x07F6	0xAB03    ADD	R3, SP, #12
0x07F8	0x9001    STR	R0, [SP, #4]
0x07FA	0x4618    MOV	R0, R3
0x07FC	0xF7FFFDA6  BL	_RCC_GetClocksFrequency+0
0x0800	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_123.c, 415 :: 		
; pclk1 start address is: 28 (R7)
0x0802	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_123.c, 417 :: 		
0x0804	0x9C05    LDR	R4, [SP, #20]
0x0806	0x4B4C    LDR	R3, [PC, #304]
0x0808	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x080C	0xB299    UXTH	R1, R3
;__Lib_I2C_123.c, 418 :: 		
0x080E	0xB29B    UXTH	R3, R3
0x0810	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0814	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_123.c, 420 :: 		
0x0816	0x1D03    ADDS	R3, R0, #4
0x0818	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 424 :: 		
0x081A	0x2400    MOVS	R4, #0
0x081C	0x6803    LDR	R3, [R0, #0]
0x081E	0xF3640300  BFI	R3, R4, #0, #1
0x0822	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 427 :: 		
; tmpreg start address is: 8 (R2)
0x0824	0x2200    MOVS	R2, #0
;__Lib_I2C_123.c, 430 :: 		
0x0826	0x4B45    LDR	R3, [PC, #276]
0x0828	0x429E    CMP	R6, R3
0x082A	0xD812    BHI	L_I2Cx_Init_Advanced66
;__Lib_I2C_123.c, 433 :: 		
0x082C	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x082E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0832	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 435 :: 		
0x0834	0x2C04    CMP	R4, #4
0x0836	0xD202    BCS	L__I2Cx_Init_Advanced72
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 438 :: 		
; result start address is: 12 (R3)
0x0838	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x083A	0x461C    MOV	R4, R3
;__Lib_I2C_123.c, 439 :: 		
0x083C	0xE7FF    B	L_I2Cx_Init_Advanced67
L__I2Cx_Init_Advanced72:
;__Lib_I2C_123.c, 435 :: 		
;__Lib_I2C_123.c, 439 :: 		
L_I2Cx_Init_Advanced67:
;__Lib_I2C_123.c, 441 :: 		
; result start address is: 16 (R4)
0x083E	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0842	0xB29A    UXTH	R2, R3
;__Lib_I2C_123.c, 443 :: 		
0x0844	0xF2000420  ADDW	R4, R0, #32
0x0848	0x1C4B    ADDS	R3, R1, #1
0x084A	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x084C	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_123.c, 444 :: 		
0x084E	0xB291    UXTH	R1, R2
0x0850	0xE03F    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced66:
;__Lib_I2C_123.c, 449 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0852	0x2303    MOVS	R3, #3
0x0854	0xFB06F403  MUL	R4, R6, R3
0x0858	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x085C	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_123.c, 452 :: 		
0x0860	0x2319    MOVS	R3, #25
0x0862	0xFB06F503  MUL	R5, R6, R3
0x0866	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x086A	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_123.c, 454 :: 		
0x086E	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_123.c, 456 :: 		
0x0872	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_123.c, 458 :: 		
0x0876	0x1B3C    SUB	R4, R7, R4
0x0878	0x1AFB    SUB	R3, R7, R3
0x087A	0x429C    CMP	R4, R3
0x087C	0xD205    BCS	L_I2Cx_Init_Advanced69
;__Lib_I2C_123.c, 459 :: 		
0x087E	0x2303    MOVS	R3, #3
0x0880	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0882	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0886	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 460 :: 		
; result end address is: 16 (R4)
0x0888	0xE006    B	L_I2Cx_Init_Advanced70
L_I2Cx_Init_Advanced69:
;__Lib_I2C_123.c, 462 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x088A	0x2319    MOVS	R3, #25
0x088C	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x088E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0892	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 463 :: 		
0x0894	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 464 :: 		
L_I2Cx_Init_Advanced70:
;__Lib_I2C_123.c, 467 :: 		
; result start address is: 16 (R4)
0x0898	0xF64073FF  MOVW	R3, #4095
0x089C	0xEA040303  AND	R3, R4, R3, LSL #0
0x08A0	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced73
;__Lib_I2C_123.c, 470 :: 		
0x08A2	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 471 :: 		
0x08A6	0xE7FF    B	L_I2Cx_Init_Advanced71
L__I2Cx_Init_Advanced73:
;__Lib_I2C_123.c, 467 :: 		
;__Lib_I2C_123.c, 471 :: 		
L_I2Cx_Init_Advanced71:
;__Lib_I2C_123.c, 473 :: 		
; result start address is: 16 (R4)
0x08A8	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x08AC	0xB29B    UXTH	R3, R3
0x08AE	0x431A    ORRS	R2, R3
0x08B0	0xB292    UXTH	R2, R2
;__Lib_I2C_123.c, 475 :: 		
0x08B2	0xF2000520  ADDW	R5, R0, #32
0x08B6	0xF240132C  MOVW	R3, #300
0x08BA	0xFB01F403  MUL	R4, R1, R3
0x08BE	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x08C0	0xF24033E8  MOVW	R3, #1000
0x08C4	0xFBB4F3F3  UDIV	R3, R4, R3
0x08C8	0xB29B    UXTH	R3, R3
0x08CA	0x1C5B    ADDS	R3, R3, #1
0x08CC	0xB29B    UXTH	R3, R3
0x08CE	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x08D0	0xB291    UXTH	R1, R2
;__Lib_I2C_123.c, 476 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_123.c, 478 :: 		
; tmpreg start address is: 4 (R1)
0x08D2	0xF200031C  ADDW	R3, R0, #28
0x08D6	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_123.c, 480 :: 		
0x08D8	0x2300    MOVS	R3, #0
0x08DA	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 481 :: 		
0x08DC	0x2401    MOVS	R4, #1
0x08DE	0x6803    LDR	R3, [R0, #0]
0x08E0	0xF3640300  BFI	R3, R4, #0, #1
0x08E4	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 482 :: 		
L_end_I2Cx_Init_Advanced:
0x08E6	0xF8DDE000  LDR	LR, [SP, #0]
0x08EA	0xB008    ADD	SP, SP, #32
0x08EC	0x4770    BX	LR
0x08EE	0xBF00    NOP
0x08F0	0x54004000  	I2C1_CR1+0
0x08F4	0x08544247  	RCC_APB1ENR+0
0x08F8	0xFFFFFFFF  	_I2C1_Start+0
0x08FC	0x0A902000  	_I2C_Start_Ptr+0
0x0900	0xFFFFFFFF  	_I2C1_Read+0
0x0904	0x0A942000  	_I2C_Read_Ptr+0
0x0908	0xFFFFFFFF  	_I2C1_Write+0
0x090C	0x0A982000  	_I2C_Write_Ptr+0
0x0910	0x58004000  	I2C2_CR1+0
0x0914	0x08584247  	RCC_APB1ENR+0
0x0918	0xFFFFFFFF  	_I2C2_Start+0
0x091C	0xFFFFFFFF  	_I2C2_Read+0
0x0920	0xFFFFFFFF  	_I2C2_Write+0
0x0924	0x5C004000  	I2C3_CR1+0
0x0928	0x085C4247  	RCC_APB1ENR+0
0x092C	0x07550000  	_I2C3_Start+0
0x0930	0x0A7D0000  	_I2C3_Read+0
0x0934	0x0A590000  	_I2C3_Write+0
0x0938	0x4240000F  	#1000000
0x093C	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x034C	0xB082    SUB	SP, SP, #8
0x034E	0xF8CDE000  STR	LR, [SP, #0]
0x0352	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0354	0x4619    MOV	R1, R3
0x0356	0x9101    STR	R1, [SP, #4]
0x0358	0xF7FFFFAE  BL	_Get_Fosc_kHz+0
0x035C	0xF24031E8  MOVW	R1, #1000
0x0360	0xFB00F201  MUL	R2, R0, R1
0x0364	0x9901    LDR	R1, [SP, #4]
0x0366	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0368	0x4917    LDR	R1, [PC, #92]
0x036A	0x6809    LDR	R1, [R1, #0]
0x036C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0370	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0372	0x4916    LDR	R1, [PC, #88]
0x0374	0x1889    ADDS	R1, R1, R2
0x0376	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0378	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x037A	0x1D1A    ADDS	R2, R3, #4
0x037C	0x6819    LDR	R1, [R3, #0]
0x037E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0380	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0382	0x4911    LDR	R1, [PC, #68]
0x0384	0x6809    LDR	R1, [R1, #0]
0x0386	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x038A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x038C	0x490F    LDR	R1, [PC, #60]
0x038E	0x1889    ADDS	R1, R1, R2
0x0390	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0392	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0394	0xF2030208  ADDW	R2, R3, #8
0x0398	0x1D19    ADDS	R1, R3, #4
0x039A	0x6809    LDR	R1, [R1, #0]
0x039C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x039E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x03A0	0x4909    LDR	R1, [PC, #36]
0x03A2	0x6809    LDR	R1, [R1, #0]
0x03A4	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x03A8	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x03AA	0x4908    LDR	R1, [PC, #32]
0x03AC	0x1889    ADDS	R1, R1, R2
0x03AE	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x03B0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x03B2	0xF203020C  ADDW	R2, R3, #12
0x03B6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x03B8	0x6809    LDR	R1, [R1, #0]
0x03BA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03BC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x03BE	0xF8DDE000  LDR	LR, [SP, #0]
0x03C2	0xB002    ADD	SP, SP, #8
0x03C4	0x4770    BX	LR
0x03C6	0xBF00    NOP
0x03C8	0x38084002  	RCC_CFGR+0
0x03CC	0x00162000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02B8	0x4801    LDR	R0, [PC, #4]
0x02BA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02BC	0x4770    BX	LR
0x02BE	0xBF00    NOP
0x02C0	0x0A8C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0304	0xB083    SUB	SP, SP, #12
0x0306	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x030A	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x030C	0x00A1    LSLS	R1, R4, #2
0x030E	0x1841    ADDS	R1, R0, R1
0x0310	0x6809    LDR	R1, [R1, #0]
0x0312	0xF1B13FFF  CMP	R1, #-1
0x0316	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0318	0xF2000134  ADDW	R1, R0, #52
0x031C	0x00A3    LSLS	R3, R4, #2
0x031E	0x18C9    ADDS	R1, R1, R3
0x0320	0x6809    LDR	R1, [R1, #0]
0x0322	0x460A    MOV	R2, R1
0x0324	0x18C1    ADDS	R1, R0, R3
0x0326	0x6809    LDR	R1, [R1, #0]
0x0328	0x9001    STR	R0, [SP, #4]
0x032A	0xF8AD4008  STRH	R4, [SP, #8]
0x032E	0x4608    MOV	R0, R1
0x0330	0x4611    MOV	R1, R2
0x0332	0xF7FFFF43  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0336	0xF8BD4008  LDRH	R4, [SP, #8]
0x033A	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x033C	0x1C64    ADDS	R4, R4, #1
0x033E	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0340	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0342	0xF8DDE000  LDR	LR, [SP, #0]
0x0346	0xB003    ADD	SP, SP, #12
0x0348	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01BC	0xB083    SUB	SP, SP, #12
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x01C4	0xF00403FF  AND	R3, R4, #255
0x01C8	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01CA	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x01CC	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x01D0	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x01D2	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01D4	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01D8	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01DA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01DC	0x4A2D    LDR	R2, [PC, #180]
0x01DE	0x9202    STR	R2, [SP, #8]
0x01E0	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01E2	0x4A2D    LDR	R2, [PC, #180]
0x01E4	0x9202    STR	R2, [SP, #8]
0x01E6	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01E8	0x4A2C    LDR	R2, [PC, #176]
0x01EA	0x9202    STR	R2, [SP, #8]
0x01EC	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01EE	0x4A2C    LDR	R2, [PC, #176]
0x01F0	0x9202    STR	R2, [SP, #8]
0x01F2	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01F4	0x4A2B    LDR	R2, [PC, #172]
0x01F6	0x9202    STR	R2, [SP, #8]
0x01F8	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01FA	0x4A2B    LDR	R2, [PC, #172]
0x01FC	0x9202    STR	R2, [SP, #8]
0x01FE	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0200	0x4A2A    LDR	R2, [PC, #168]
0x0202	0x9202    STR	R2, [SP, #8]
0x0204	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0206	0x4A2A    LDR	R2, [PC, #168]
0x0208	0x9202    STR	R2, [SP, #8]
0x020A	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x020C	0x4A29    LDR	R2, [PC, #164]
0x020E	0x9202    STR	R2, [SP, #8]
0x0210	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x0212	0x2800    CMP	R0, #0
0x0214	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0216	0x2801    CMP	R0, #1
0x0218	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x021A	0x2802    CMP	R0, #2
0x021C	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x021E	0x2803    CMP	R0, #3
0x0220	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x0222	0x2804    CMP	R0, #4
0x0224	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0226	0x2805    CMP	R0, #5
0x0228	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x022A	0x2806    CMP	R0, #6
0x022C	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x022E	0x2807    CMP	R0, #7
0x0230	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x0232	0x2808    CMP	R0, #8
0x0234	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0236	0x2201    MOVS	R2, #1
0x0238	0xB212    SXTH	R2, R2
0x023A	0xFA02F20C  LSL	R2, R2, R12
0x023E	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0242	0x9802    LDR	R0, [SP, #8]
0x0244	0x460A    MOV	R2, R1
0x0246	0xF8BD1004  LDRH	R1, [SP, #4]
0x024A	0xF000FEB3  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x024E	0x9A02    LDR	R2, [SP, #8]
0x0250	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0254	0xF1BC0F07  CMP	R12, #7
0x0258	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x025A	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x025C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x025E	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0262	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0264	0x9101    STR	R1, [SP, #4]
0x0266	0x4601    MOV	R1, R0
0x0268	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x026A	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x026C	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x026E	0x0083    LSLS	R3, R0, #2
0x0270	0xF04F020F  MOV	R2, #15
0x0274	0x409A    LSLS	R2, R3
0x0276	0x43D3    MVN	R3, R2
0x0278	0x680A    LDR	R2, [R1, #0]
0x027A	0x401A    ANDS	R2, R3
0x027C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x027E	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0280	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0284	0x680A    LDR	R2, [R1, #0]
0x0286	0x431A    ORRS	R2, R3
0x0288	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x028A	0xF8DDE000  LDR	LR, [SP, #0]
0x028E	0xB003    ADD	SP, SP, #12
0x0290	0x4770    BX	LR
0x0292	0xBF00    NOP
0x0294	0x00004002  	#1073872896
0x0298	0x04004002  	#1073873920
0x029C	0x08004002  	#1073874944
0x02A0	0x0C004002  	#1073875968
0x02A4	0x10004002  	#1073876992
0x02A8	0x14004002  	#1073878016
0x02AC	0x18004002  	#1073879040
0x02B0	0x1C004002  	#1073880064
0x02B4	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_BME_Read_DigU:
;bme280.c, 51 :: 		uint16_t BME_Read_DigU(uint8_t reg) {
; reg start address is: 0 (R0)
0x1284	0xB081    SUB	SP, SP, #4
0x1286	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;bme280.c, 53 :: 		data_[0] = reg;
0x128A	0x490F    LDR	R1, [PC, #60]
0x128C	0x7008    STRB	R0, [R1, #0]
; reg end address is: 0 (R0)
;bme280.c, 54 :: 		I2C3_Start();
0x128E	0xF7FFFA61  BL	_I2C3_Start+0
;bme280.c, 55 :: 		I2C3_Write(BME280_ADDRESS, data_, 1, END_MODE_RESTART);
0x1292	0xF2400300  MOVW	R3, #0
0x1296	0x2201    MOVS	R2, #1
0x1298	0x490B    LDR	R1, [PC, #44]
0x129A	0x2076    MOVS	R0, #118
0x129C	0xF7FFFBDC  BL	_I2C3_Write+0
;bme280.c, 56 :: 		I2C3_Read(BME280_ADDRESS, output, 2, END_MODE_STOP);
0x12A0	0xF2400301  MOVW	R3, #1
0x12A4	0x2202    MOVS	R2, #2
0x12A6	0x4909    LDR	R1, [PC, #36]
0x12A8	0x2076    MOVS	R0, #118
0x12AA	0xF7FFFBE7  BL	_I2C3_Read+0
;bme280.c, 57 :: 		result = output[1];
0x12AE	0x4908    LDR	R1, [PC, #32]
; result start address is: 0 (R0)
0x12B0	0x7808    LDRB	R0, [R1, #0]
;bme280.c, 58 :: 		result <<= 8;
0x12B2	0x0202    LSLS	R2, R0, #8
0x12B4	0xB292    UXTH	R2, R2
; result end address is: 0 (R0)
;bme280.c, 59 :: 		result |= output[0];
0x12B6	0x4905    LDR	R1, [PC, #20]
0x12B8	0x7809    LDRB	R1, [R1, #0]
0x12BA	0xEA420101  ORR	R1, R2, R1, LSL #0
;bme280.c, 60 :: 		return result;
0x12BE	0xB288    UXTH	R0, R1
;bme280.c, 61 :: 		}
L_end_BME_Read_DigU:
0x12C0	0xF8DDE000  LDR	LR, [SP, #0]
0x12C4	0xB001    ADD	SP, SP, #4
0x12C6	0x4770    BX	LR
0x12C8	0x02752000  	_data_+0
0x12CC	0x027F2000  	_output+0
0x12D0	0x02802000  	_output+1
; end of _BME_Read_DigU
_I2C3_Start:
;__Lib_I2C_123.c, 354 :: 		
0x0754	0xB081    SUB	SP, SP, #4
0x0756	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 355 :: 		
0x075A	0x4803    LDR	R0, [PC, #12]
0x075C	0xF7FFFE38  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 356 :: 		
L_end_I2C3_Start:
0x0760	0xF8DDE000  LDR	LR, [SP, #0]
0x0764	0xB001    ADD	SP, SP, #4
0x0766	0x4770    BX	LR
0x0768	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Start
_I2Cx_Start:
;__Lib_I2C_123.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x03D0	0xB081    SUB	SP, SP, #4
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
0x03D6	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_123.c, 158 :: 		
0x03D8	0x4620    MOV	R0, R4
0x03DA	0xF7FFFF85  BL	__Lib_I2C_123_I2Cx_Wait_For_Idle+0
;__Lib_I2C_123.c, 161 :: 		
0x03DE	0x2201    MOVS	R2, #1
0x03E0	0x6821    LDR	R1, [R4, #0]
0x03E2	0xF3622108  BFI	R1, R2, #8, #1
0x03E6	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_123.c, 163 :: 		
0x03E8	0xF2040114  ADDW	R1, R4, #20
0x03EC	0x680A    LDR	R2, [R1, #0]
0x03EE	0xF3C22140  UBFX	R1, R2, #9, #1
0x03F2	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_123.c, 164 :: 		
0x03F4	0xF64F70FF  MOVW	R0, #65535
0x03F8	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_123.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x03FA	0x4905    LDR	R1, [PC, #20]
0x03FC	0x4620    MOV	R0, R4
0x03FE	0xF7FFFF61  BL	_ChekXForEvent+0
0x0402	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_123.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x0404	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_123.c, 168 :: 		
0x0406	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 169 :: 		
L_end_I2Cx_Start:
0x0408	0xF8DDE000  LDR	LR, [SP, #0]
0x040C	0xB001    ADD	SP, SP, #4
0x040E	0x4770    BX	LR
0x0410	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_123.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x02E8	0xB081    SUB	SP, SP, #4
0x02EA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x02EE	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 148 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x02F0	0x4618    MOV	R0, R3
0x02F2	0xF7FFFF49  BL	_I2Cx_Is_Idle+0
0x02F6	0xB900    CBNZ	R0, L___Lib_I2C_123_I2Cx_Wait_For_Idle1
;__Lib_I2C_123.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x02F8	0xE7FA    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle0
L___Lib_I2C_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_123.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x02FA	0xF8DDE000  LDR	LR, [SP, #0]
0x02FE	0xB001    ADD	SP, SP, #4
0x0300	0x4770    BX	LR
; end of __Lib_I2C_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_123.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 143 :: 		
0x018A	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x018E	0x680A    LDR	R2, [R1, #0]
0x0190	0xF3C20140  UBFX	R1, R2, #1, #1
0x0194	0xF0810101  EOR	R1, R1, #1
0x0198	0xB2C9    UXTB	R1, R1
0x019A	0xB2C8    UXTB	R0, R1
;__Lib_I2C_123.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x019C	0xB001    ADD	SP, SP, #4
0x019E	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_123.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02C4	0xB081    SUB	SP, SP, #4
0x02C6	0xF8CDE000  STR	LR, [SP, #0]
0x02CA	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_123.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x02CC	0xF7FFFF68  BL	_I2Cx_Get_Status+0
0x02D0	0xEA000203  AND	R2, R0, R3, LSL #0
0x02D4	0x429A    CMP	R2, R3
0x02D6	0xF2400200  MOVW	R2, #0
0x02DA	0xD100    BNE	L__ChekXForEvent82
0x02DC	0x2201    MOVS	R2, #1
L__ChekXForEvent82:
; Event end address is: 12 (R3)
0x02DE	0xB2D0    UXTB	R0, R2
;__Lib_I2C_123.c, 154 :: 		
L_end_ChekXForEvent:
0x02E0	0xF8DDE000  LDR	LR, [SP, #0]
0x02E4	0xB001    ADD	SP, SP, #4
0x02E6	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_123.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 132 :: 		
0x01A2	0xF2000114  ADDW	R1, R0, #20
0x01A6	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_123.c, 133 :: 		
0x01A8	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01AC	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_123.c, 135 :: 		
0x01AE	0x0409    LSLS	R1, R1, #16
0x01B0	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01B4	0x4608    MOV	R0, R1
;__Lib_I2C_123.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x01B6	0xB001    ADD	SP, SP, #4
0x01B8	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C3_Write:
;__Lib_I2C_123.c, 374 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A58	0xB081    SUB	SP, SP, #4
0x0A5A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 375 :: 		
0x0A5E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A60	0x4613    MOV	R3, R2
0x0A62	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A64	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A66	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A68	0xF7FFFE1A  BL	_I2Cx_Write+0
0x0A6C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 376 :: 		
L_end_I2C3_Write:
0x0A6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A72	0xB001    ADD	SP, SP, #4
0x0A74	0x4770    BX	LR
0x0A76	0xBF00    NOP
0x0A78	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Write
_I2Cx_Write:
;__Lib_I2C_123.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06A0	0xB081    SUB	SP, SP, #4
0x06A2	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x06A6	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 177 :: 		
0x06A8	0xF2000510  ADDW	R5, R0, #16
0x06AC	0x004C    LSLS	R4, R1, #1
0x06AE	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x06B0	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x06B2	0x4634    MOV	R4, R6
0x06B4	0x4606    MOV	R6, R0
0x06B6	0x4690    MOV	R8, R2
0x06B8	0x461F    MOV	R7, R3
;__Lib_I2C_123.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x06BA	0x4922    LDR	R1, [PC, #136]
0x06BC	0x4630    MOV	R0, R6
0x06BE	0xF7FFFE01  BL	_ChekXForEvent+0
0x06C2	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_123.c, 179 :: 		
0x06C4	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_123.c, 180 :: 		
; i start address is: 0 (R0)
0x06C6	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x06C8	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x06CA	0x1E7C    SUBS	R4, R7, #1
0x06CC	0x42A0    CMP	R0, R4
0x06CE	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_123.c, 181 :: 		
0x06D0	0xF2060510  ADDW	R5, R6, #16
0x06D4	0xEB080400  ADD	R4, R8, R0, LSL #0
0x06D8	0x7824    LDRB	R4, [R4, #0]
0x06DA	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x06DC	0x4681    MOV	R9, R0
0x06DE	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x06E0	0x4919    LDR	R1, [PC, #100]
0x06E2	0x4630    MOV	R0, R6
0x06E4	0xF7FFFDEE  BL	_ChekXForEvent+0
0x06E8	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_123.c, 183 :: 		
0x06EA	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_123.c, 180 :: 		
0x06EC	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x06F0	0x4620    MOV	R0, R4
;__Lib_I2C_123.c, 184 :: 		
0x06F2	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x06F4	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_123.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x06F6	0xF2060510  ADDW	R5, R6, #16
0x06FA	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x06FE	0x7824    LDRB	R4, [R4, #0]
0x0700	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0702	0x460C    MOV	R4, R1
;__Lib_I2C_123.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x0704	0x4911    LDR	R1, [PC, #68]
0x0706	0x4630    MOV	R0, R6
0x0708	0xF7FFFDDC  BL	_ChekXForEvent+0
0x070C	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_123.c, 188 :: 		
0x070E	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_123.c, 189 :: 		
0x0710	0x2C01    CMP	R4, #1
0x0712	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_123.c, 190 :: 		
0x0714	0x2501    MOVS	R5, #1
0x0716	0x6834    LDR	R4, [R6, #0]
0x0718	0xF3652449  BFI	R4, R5, #9, #1
0x071C	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x071E	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_123.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0720	0x2501    MOVS	R5, #1
0x0722	0x6834    LDR	R4, [R6, #0]
0x0724	0xF3652408  BFI	R4, R5, #8, #1
0x0728	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x072A	0x4634    MOV	R4, R6
;__Lib_I2C_123.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x072C	0x4908    LDR	R1, [PC, #32]
0x072E	0x4620    MOV	R0, R4
0x0730	0xF7FFFDC8  BL	_ChekXForEvent+0
0x0734	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_123.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x0736	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_123.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_123.c, 196 :: 		
0x0738	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 197 :: 		
L_end_I2Cx_Write:
0x073A	0xF8DDE000  LDR	LR, [SP, #0]
0x073E	0xB001    ADD	SP, SP, #4
0x0740	0x4770    BX	LR
0x0742	0xBF00    NOP
0x0744	0x00820007  	#458882
0x0748	0x00800007  	#458880
0x074C	0x00840007  	#458884
0x0750	0x00010003  	#196609
; end of _I2Cx_Write
_I2C3_Read:
;__Lib_I2C_123.c, 370 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A7C	0xB081    SUB	SP, SP, #4
0x0A7E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 371 :: 		
0x0A82	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A84	0x4613    MOV	R3, R2
0x0A86	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A88	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A8A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A8C	0xF7FFFCC2  BL	_I2Cx_Read+0
0x0A90	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 372 :: 		
L_end_I2C3_Read:
0x0A92	0xF8DDE000  LDR	LR, [SP, #0]
0x0A96	0xB001    ADD	SP, SP, #4
0x0A98	0x4770    BX	LR
0x0A9A	0xBF00    NOP
0x0A9C	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Read
_I2Cx_Read:
;__Lib_I2C_123.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0414	0xB082    SUB	SP, SP, #8
0x0416	0xF8CDE000  STR	LR, [SP, #0]
0x041A	0x461F    MOV	R7, R3
0x041C	0xB2CB    UXTB	R3, R1
0x041E	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x0420	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_123.c, 203 :: 		
; i start address is: 32 (R8)
0x0422	0xF04F0800  MOV	R8, #0
;__Lib_I2C_123.c, 204 :: 		
0x0426	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_123.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_123.c, 206 :: 		
0x0428	0xF2010510  ADDW	R5, R1, #16
0x042C	0x005C    LSLS	R4, R3, #1
0x042E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0430	0xF0440401  ORR	R4, R4, #1
0x0434	0xB2A4    UXTH	R4, R4
0x0436	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0438	0x4633    MOV	R3, R6
0x043A	0x4616    MOV	R6, R2
0x043C	0x4642    MOV	R2, R8
;__Lib_I2C_123.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x043E	0xF2010414  ADDW	R4, R1, #20
0x0442	0x6825    LDR	R5, [R4, #0]
0x0444	0xF3C50440  UBFX	R4, R5, #1, #1
0x0448	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_123.c, 208 :: 		
0x044A	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_123.c, 209 :: 		
0x044C	0x2500    MOVS	R5, #0
0x044E	0x680C    LDR	R4, [R1, #0]
0x0450	0xF365248A  BFI	R4, R5, #10, #1
0x0454	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 210 :: 		
0x0456	0xF2010414  ADDW	R4, R1, #20
0x045A	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 211 :: 		
0x045C	0xBF00    NOP
;__Lib_I2C_123.c, 212 :: 		
0x045E	0xF2010418  ADDW	R4, R1, #24
0x0462	0x6824    LDR	R4, [R4, #0]
0x0464	0x0424    LSLS	R4, R4, #16
0x0466	0xEA400404  ORR	R4, R0, R4, LSL #0
0x046A	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 213 :: 		
0x046C	0x2B01    CMP	R3, #1
0x046E	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_123.c, 214 :: 		
0x0470	0x2501    MOVS	R5, #1
0x0472	0x680C    LDR	R4, [R1, #0]
0x0474	0xF3652449  BFI	R4, R5, #9, #1
0x0478	0x600C    STR	R4, [R1, #0]
0x047A	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_123.c, 216 :: 		
0x047C	0x2501    MOVS	R5, #1
0x047E	0x680C    LDR	R4, [R1, #0]
0x0480	0xF3652408  BFI	R4, R5, #8, #1
0x0484	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_123.c, 218 :: 		
0x0486	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0488	0x461F    MOV	R7, R3
0x048A	0x4634    MOV	R4, R6
0x048C	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x048E	0x4981    LDR	R1, [PC, #516]
0x0490	0x4630    MOV	R0, R6
0x0492	0xF7FFFF17  BL	_ChekXForEvent+0
0x0496	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_123.c, 219 :: 		
0x0498	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_123.c, 220 :: 		
0x049A	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x049E	0xF2060410  ADDW	R4, R6, #16
0x04A2	0x6824    LDR	R4, [R4, #0]
0x04A4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 221 :: 		
0x04A6	0x2F01    CMP	R7, #1
0x04A8	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x04AA	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x04AC	0x6805    LDR	R5, [R0, #0]
0x04AE	0xF3C52440  UBFX	R4, R5, #9, #1
0x04B2	0x2C00    CMP	R4, #0
0x04B4	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_123.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x04B6	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_123.c, 224 :: 		
0x04B8	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_123.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x04BA	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x04BC	0x6805    LDR	R5, [R0, #0]
0x04BE	0xF3C52400  UBFX	R4, R5, #8, #1
0x04C2	0x2C00    CMP	R4, #0
0x04C4	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_123.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x04C6	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_123.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_123.c, 229 :: 		
0x04C8	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_123.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x04CA	0x2501    MOVS	R5, #1
0x04CC	0x680C    LDR	R4, [R1, #0]
0x04CE	0xF365248A  BFI	R4, R5, #10, #1
0x04D2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 233 :: 		
0x04D4	0x2501    MOVS	R5, #1
0x04D6	0x680C    LDR	R4, [R1, #0]
0x04D8	0xF36524CB  BFI	R4, R5, #11, #1
0x04DC	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 234 :: 		
0x04DE	0xF2010510  ADDW	R5, R1, #16
0x04E2	0x005C    LSLS	R4, R3, #1
0x04E4	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x04E6	0xF0440401  ORR	R4, R4, #1
0x04EA	0xB2A4    UXTH	R4, R4
0x04EC	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x04EE	0x4643    MOV	R3, R8
;__Lib_I2C_123.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x04F0	0xF2010414  ADDW	R4, R1, #20
0x04F4	0x6825    LDR	R5, [R4, #0]
0x04F6	0xF3C50440  UBFX	R4, R5, #1, #1
0x04FA	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_123.c, 236 :: 		
0x04FC	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_123.c, 237 :: 		
0x04FE	0xF2010414  ADDW	R4, R1, #20
0x0502	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 238 :: 		
0x0504	0xBF00    NOP
;__Lib_I2C_123.c, 239 :: 		
0x0506	0xF2010418  ADDW	R4, R1, #24
0x050A	0x6824    LDR	R4, [R4, #0]
0x050C	0x0424    LSLS	R4, R4, #16
0x050E	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 240 :: 		
0x0510	0x2500    MOVS	R5, #0
0x0512	0x680C    LDR	R4, [R1, #0]
0x0514	0xF365248A  BFI	R4, R5, #10, #1
0x0518	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x051A	0x9601    STR	R6, [SP, #4]
0x051C	0x461E    MOV	R6, R3
0x051E	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_123.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0520	0xF2010414  ADDW	R4, R1, #20
0x0524	0x6825    LDR	R5, [R4, #0]
0x0526	0xF3C50480  UBFX	R4, R5, #2, #1
0x052A	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_123.c, 242 :: 		
0x052C	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_123.c, 243 :: 		
0x052E	0x2B01    CMP	R3, #1
0x0530	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_123.c, 244 :: 		
0x0532	0x2501    MOVS	R5, #1
0x0534	0x680C    LDR	R4, [R1, #0]
0x0536	0xF3652449  BFI	R4, R5, #9, #1
0x053A	0x600C    STR	R4, [R1, #0]
0x053C	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_123.c, 246 :: 		
0x053E	0x2501    MOVS	R5, #1
0x0540	0x680C    LDR	R4, [R1, #0]
0x0542	0xF3652408  BFI	R4, R5, #8, #1
0x0546	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_123.c, 248 :: 		
0x0548	0x1995    ADDS	R5, R2, R6
0x054A	0xF2010410  ADDW	R4, R1, #16
0x054E	0x6824    LDR	R4, [R4, #0]
0x0550	0x702C    STRB	R4, [R5, #0]
0x0552	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_123.c, 249 :: 		
0x0554	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0556	0xF2010410  ADDW	R4, R1, #16
0x055A	0x6824    LDR	R4, [R4, #0]
0x055C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 250 :: 		
0x055E	0x2B01    CMP	R3, #1
0x0560	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x0562	0x680D    LDR	R5, [R1, #0]
0x0564	0xF3C52440  UBFX	R4, R5, #9, #1
0x0568	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_123.c, 252 :: 		
0x056A	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_123.c, 253 :: 		
0x056C	0x4608    MOV	R0, R1
0x056E	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_123.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0570	0x680D    LDR	R5, [R1, #0]
0x0572	0xF3C52400  UBFX	R4, R5, #8, #1
0x0576	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_123.c, 256 :: 		
0x0578	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_123.c, 257 :: 		
0x057A	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x057C	0x2500    MOVS	R5, #0
0x057E	0x6804    LDR	R4, [R0, #0]
0x0580	0xF36524CB  BFI	R4, R5, #11, #1
0x0584	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 261 :: 		
0x0586	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_123.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0588	0x2501    MOVS	R5, #1
0x058A	0x680C    LDR	R4, [R1, #0]
0x058C	0xF365248A  BFI	R4, R5, #10, #1
0x0590	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 265 :: 		
0x0592	0xF2010510  ADDW	R5, R1, #16
0x0596	0x005C    LSLS	R4, R3, #1
0x0598	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x059A	0xF0440401  ORR	R4, R4, #1
0x059E	0xB2A4    UXTH	R4, R4
0x05A0	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x05A2	0x460D    MOV	R5, R1
0x05A4	0x4614    MOV	R4, R2
0x05A6	0x46B9    MOV	R9, R7
0x05A8	0x46B0    MOV	R8, R6
;__Lib_I2C_123.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x05AA	0x493B    LDR	R1, [PC, #236]
0x05AC	0x4628    MOV	R0, R5
0x05AE	0xF7FFFE89  BL	_ChekXForEvent+0
0x05B2	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_123.c, 267 :: 		
0x05B4	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_123.c, 268 :: 		
; i start address is: 4 (R1)
0x05B6	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x05B8	0x4623    MOV	R3, R4
0x05BA	0x462A    MOV	R2, R5
;__Lib_I2C_123.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x05BC	0xF1A90403  SUB	R4, R9, #3
0x05C0	0x42A1    CMP	R1, R4
0x05C2	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x05C4	0x468A    MOV	R10, R1
0x05C6	0x4617    MOV	R7, R2
0x05C8	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x05CA	0x4932    LDR	R1, [PC, #200]
0x05CC	0x4638    MOV	R0, R7
0x05CE	0xF7FFFE79  BL	_ChekXForEvent+0
0x05D2	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_123.c, 271 :: 		
0x05D4	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_123.c, 272 :: 		
0x05D6	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x05DA	0xF2070410  ADDW	R4, R7, #16
0x05DE	0x6824    LDR	R4, [R4, #0]
0x05E0	0x702C    STRB	R4, [R5, #0]
0x05E2	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x05E6	0x4621    MOV	R1, R4
;__Lib_I2C_123.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x05E8	0x4633    MOV	R3, R6
0x05EA	0x463A    MOV	R2, R7
0x05EC	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_123.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x05EE	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x05F0	0x460B    MOV	R3, R1
0x05F2	0x4616    MOV	R6, R2
0x05F4	0x4642    MOV	R2, R8
0x05F6	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x05F8	0xF2060414  ADDW	R4, R6, #20
0x05FC	0x6825    LDR	R5, [R4, #0]
0x05FE	0xF3C50480  UBFX	R4, R5, #2, #1
0x0602	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_123.c, 275 :: 		
0x0604	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_123.c, 276 :: 		
0x0606	0x2500    MOVS	R5, #0
0x0608	0x6834    LDR	R4, [R6, #0]
0x060A	0xF365248A  BFI	R4, R5, #10, #1
0x060E	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 277 :: 		
0x0610	0x18CD    ADDS	R5, R1, R3
0x0612	0xF2060410  ADDW	R4, R6, #16
0x0616	0x6824    LDR	R4, [R4, #0]
0x0618	0x702C    STRB	R4, [R5, #0]
0x061A	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x061C	0x4613    MOV	R3, R2
0x061E	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x0620	0xF2060414  ADDW	R4, R6, #20
0x0624	0x6825    LDR	R5, [R4, #0]
0x0626	0xF3C50480  UBFX	R4, R5, #2, #1
0x062A	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_123.c, 279 :: 		
0x062C	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_123.c, 280 :: 		
0x062E	0x2B01    CMP	R3, #1
0x0630	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_123.c, 281 :: 		
0x0632	0x2501    MOVS	R5, #1
0x0634	0x6834    LDR	R4, [R6, #0]
0x0636	0xF3652449  BFI	R4, R5, #9, #1
0x063A	0x6034    STR	R4, [R6, #0]
0x063C	0x4610    MOV	R0, R2
0x063E	0x4632    MOV	R2, R6
0x0640	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_123.c, 283 :: 		
0x0642	0x2501    MOVS	R5, #1
0x0644	0x6834    LDR	R4, [R6, #0]
0x0646	0xF3652408  BFI	R4, R5, #8, #1
0x064A	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x064C	0x4635    MOV	R5, R6
0x064E	0x4616    MOV	R6, R2
0x0650	0x460C    MOV	R4, R1
;__Lib_I2C_123.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0652	0x4912    LDR	R1, [PC, #72]
0x0654	0x4628    MOV	R0, R5
0x0656	0xF7FFFE35  BL	_ChekXForEvent+0
0x065A	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_123.c, 285 :: 		
0x065C	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_123.c, 286 :: 		
0x065E	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0660	0x462A    MOV	R2, R5
0x0662	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_123.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0664	0x180D    ADDS	R5, R1, R0
0x0666	0xF2020410  ADDW	R4, R2, #16
0x066A	0x6824    LDR	R4, [R4, #0]
0x066C	0x702C    STRB	R4, [R5, #0]
0x066E	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_123.c, 288 :: 		
0x0670	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0672	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0676	0x6824    LDR	R4, [R4, #0]
0x0678	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 289 :: 		
0x067A	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x067C	0x2F01    CMP	R7, #1
0x067E	0xF43FAED3  BEQ	L_I2Cx_Read20
0x0682	0x2F02    CMP	R7, #2
0x0684	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0688	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_123.c, 292 :: 		
L_end_I2Cx_Read:
0x068A	0xF8DDE000  LDR	LR, [SP, #0]
0x068E	0xB002    ADD	SP, SP, #8
0x0690	0x4770    BX	LR
0x0692	0xBF00    NOP
0x0694	0x00400003  	#196672
0x0698	0x00020003  	#196610
0x069C	0x00010003  	#196609
; end of _I2Cx_Read
_BME_Read_DigS:
;bme280.c, 39 :: 		int16_t BME_Read_DigS(uint8_t reg) {
; reg start address is: 0 (R0)
0x0B3C	0xB081    SUB	SP, SP, #4
0x0B3E	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;bme280.c, 41 :: 		data_[0] = reg;
0x0B42	0x490F    LDR	R1, [PC, #60]
0x0B44	0x7008    STRB	R0, [R1, #0]
; reg end address is: 0 (R0)
;bme280.c, 42 :: 		I2C3_Start();
0x0B46	0xF7FFFE05  BL	_I2C3_Start+0
;bme280.c, 43 :: 		I2C3_Write(BME280_ADDRESS, data_, 1, END_MODE_RESTART);
0x0B4A	0xF2400300  MOVW	R3, #0
0x0B4E	0x2201    MOVS	R2, #1
0x0B50	0x490B    LDR	R1, [PC, #44]
0x0B52	0x2076    MOVS	R0, #118
0x0B54	0xF7FFFF80  BL	_I2C3_Write+0
;bme280.c, 44 :: 		I2C3_Read(BME280_ADDRESS, output, 2, END_MODE_STOP);
0x0B58	0xF2400301  MOVW	R3, #1
0x0B5C	0x2202    MOVS	R2, #2
0x0B5E	0x4909    LDR	R1, [PC, #36]
0x0B60	0x2076    MOVS	R0, #118
0x0B62	0xF7FFFF8B  BL	_I2C3_Read+0
;bme280.c, 45 :: 		result = output[1];
0x0B66	0x4908    LDR	R1, [PC, #32]
; result start address is: 0 (R0)
0x0B68	0x7808    LDRB	R0, [R1, #0]
;bme280.c, 46 :: 		result <<= 8;
0x0B6A	0x0202    LSLS	R2, R0, #8
0x0B6C	0xB212    SXTH	R2, R2
; result end address is: 0 (R0)
;bme280.c, 47 :: 		result |= output[0];
0x0B6E	0x4905    LDR	R1, [PC, #20]
0x0B70	0x7809    LDRB	R1, [R1, #0]
0x0B72	0xEA420101  ORR	R1, R2, R1, LSL #0
;bme280.c, 48 :: 		return result;
0x0B76	0xB208    SXTH	R0, R1
;bme280.c, 49 :: 		}
L_end_BME_Read_DigS:
0x0B78	0xF8DDE000  LDR	LR, [SP, #0]
0x0B7C	0xB001    ADD	SP, SP, #4
0x0B7E	0x4770    BX	LR
0x0B80	0x02752000  	_data_+0
0x0B84	0x027F2000  	_output+0
0x0B88	0x02802000  	_output+1
; end of _BME_Read_DigS
_BME_Write:
;bme280.c, 25 :: 		void BME_Write( int len) {
; len start address is: 0 (R0)
0x0AA0	0xB081    SUB	SP, SP, #4
0x0AA2	0xF8CDE000  STR	LR, [SP, #0]
0x0AA6	0xB205    SXTH	R5, R0
; len end address is: 0 (R0)
; len start address is: 20 (R5)
;bme280.c, 26 :: 		I2C3_Start();
0x0AA8	0xF7FFFE54  BL	_I2C3_Start+0
;bme280.c, 27 :: 		I2C3_Write(BME280_ADDRESS, data_, len, END_MODE_STOP);
0x0AAC	0xF2400301  MOVW	R3, #1
0x0AB0	0xB22A    SXTH	R2, R5
; len end address is: 20 (R5)
0x0AB2	0x4904    LDR	R1, [PC, #16]
0x0AB4	0x2076    MOVS	R0, #118
0x0AB6	0xF7FFFFCF  BL	_I2C3_Write+0
;bme280.c, 28 :: 		}
L_end_BME_Write:
0x0ABA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ABE	0xB001    ADD	SP, SP, #4
0x0AC0	0x4770    BX	LR
0x0AC2	0xBF00    NOP
0x0AC4	0x02752000  	_data_+0
; end of _BME_Write
_USART2_Init:
;uart.c, 11 :: 		void USART2_Init()
0x18F0	0xB081    SUB	SP, SP, #4
0x18F2	0xF8CDE000  STR	LR, [SP, #0]
;uart.c, 14 :: 		RCC_AHB1ENR |= _GPIOD_CLOCK_ENABLE; //Enable PORTD Clock
0x18F6	0x4833    LDR	R0, [PC, #204]
0x18F8	0x6800    LDR	R0, [R0, #0]
0x18FA	0xF0400108  ORR	R1, R0, #8
0x18FE	0x4831    LDR	R0, [PC, #196]
0x1900	0x6001    STR	R1, [R0, #0]
;uart.c, 15 :: 		RCC_APB1ENR |= _USART_CLOCK_ENABLE; //Enable USART Clock
0x1902	0x4831    LDR	R0, [PC, #196]
0x1904	0x6800    LDR	R0, [R0, #0]
0x1906	0xF4403100  ORR	R1, R0, #131072
0x190A	0x482F    LDR	R0, [PC, #188]
0x190C	0x6001    STR	R1, [R0, #0]
;uart.c, 16 :: 		my_Delay_ms(_UART_INIT_DELAY);
0x190E	0x200A    MOVS	R0, #10
0x1910	0xF000F8F8  BL	_my_Delay_ms+0
;uart.c, 19 :: 		GPIOD_MODER |= _GPIOD_PIN6_MODE_AF | _GPIOD_PIN5_MODE_AF; //GPIOD Mode: Alternate Function
0x1914	0x482D    LDR	R0, [PC, #180]
0x1916	0x6800    LDR	R0, [R0, #0]
0x1918	0xF4405120  ORR	R1, R0, #10240
0x191C	0x482B    LDR	R0, [PC, #172]
0x191E	0x6001    STR	R1, [R0, #0]
;uart.c, 20 :: 		GPIOD_OSPEEDR |= _GPIOD_PIN6_OSPEED_VERYHIGH | _GPIOD_PIN5_OSPEED_VERYHIGH; //GPIOD OSpeed: Very High Speed
0x1920	0x482B    LDR	R0, [PC, #172]
0x1922	0x6800    LDR	R0, [R0, #0]
0x1924	0xF4405170  ORR	R1, R0, #15360
0x1928	0x4829    LDR	R0, [PC, #164]
0x192A	0x6001    STR	R1, [R0, #0]
;uart.c, 21 :: 		GPIOD_AFRL |= _GPIOD_PIN6_AF_USART2 | _GPIOD_PIN5_AF_USART2; //GPIOD AlternateFunction: USART2
0x192C	0x4829    LDR	R0, [PC, #164]
0x192E	0x6800    LDR	R0, [R0, #0]
0x1930	0xF04061EE  ORR	R1, R0, #124780544
0x1934	0x4827    LDR	R0, [PC, #156]
0x1936	0x6001    STR	R1, [R0, #0]
;uart.c, 22 :: 		NVIC_IPR9 |= _NVIC_INT_USART2_PRIORITY_0;
0x1938	0x4827    LDR	R0, [PC, #156]
0x193A	0x6801    LDR	R1, [R0, #0]
0x193C	0x4826    LDR	R0, [PC, #152]
0x193E	0x6001    STR	R1, [R0, #0]
;uart.c, 23 :: 		NVIC_ISER1 |= _NVIC_INT_USART2;
0x1940	0x4826    LDR	R0, [PC, #152]
0x1942	0x6800    LDR	R0, [R0, #0]
0x1944	0xF0400140  ORR	R1, R0, #64
0x1948	0x4824    LDR	R0, [PC, #144]
0x194A	0x6001    STR	R1, [R0, #0]
;uart.c, 24 :: 		USART2_BRR |= _USART_BAUD_RATE;
0x194C	0x4824    LDR	R0, [PC, #144]
0x194E	0x6801    LDR	R1, [R0, #0]
0x1950	0x4824    LDR	R0, [PC, #144]
0x1952	0x4301    ORRS	R1, R0
0x1954	0x4822    LDR	R0, [PC, #136]
0x1956	0x6001    STR	R1, [R0, #0]
;uart.c, 25 :: 		USART2_CR1 |= _USART_ENABLE | _USART_RXNEIE | _USART_TE | _USART_RE;
0x1958	0x4823    LDR	R0, [PC, #140]
0x195A	0x6801    LDR	R1, [R0, #0]
0x195C	0xF242002C  MOVW	R0, #8236
0x1960	0x4301    ORRS	R1, R0
0x1962	0x4821    LDR	R0, [PC, #132]
0x1964	0x6001    STR	R1, [R0, #0]
;uart.c, 26 :: 		my_Delay_ms(_UART_INIT_DELAY);
0x1966	0x200A    MOVS	R0, #10
0x1968	0xF000F8CC  BL	_my_Delay_ms+0
;uart.c, 27 :: 		NVIC_SetIntPriority(IVT_INT_USART2, _NVIC_INT_PRIORITY_LVL0);
0x196C	0x2100    MOVS	R1, #0
0x196E	0x2036    MOVS	R0, #54
0x1970	0xF7FFFA9E  BL	_NVIC_SetIntPriority+0
;uart.c, 30 :: 		receiveUART.flag = 0;
0x1974	0x2100    MOVS	R1, #0
0x1976	0x481D    LDR	R0, [PC, #116]
0x1978	0x7001    STRB	R1, [R0, #0]
;uart.c, 31 :: 		receiveUART.bufferPointerWrite = 0;
0x197A	0x2100    MOVS	R1, #0
0x197C	0x481C    LDR	R0, [PC, #112]
0x197E	0x8001    STRH	R1, [R0, #0]
;uart.c, 32 :: 		receiveUART.bufferPointerRead = 0;
0x1980	0x2100    MOVS	R1, #0
0x1982	0x481C    LDR	R0, [PC, #112]
0x1984	0x8001    STRH	R1, [R0, #0]
;uart.c, 33 :: 		receiveUART.msgCount=0;
0x1986	0x2100    MOVS	R1, #0
0x1988	0x481B    LDR	R0, [PC, #108]
0x198A	0x8001    STRH	R1, [R0, #0]
;uart.c, 34 :: 		transmitUART.flag = 0;
0x198C	0x2100    MOVS	R1, #0
0x198E	0x481B    LDR	R0, [PC, #108]
0x1990	0x7001    STRB	R1, [R0, #0]
;uart.c, 35 :: 		transmitUART.byteCount = 0;
0x1992	0x2100    MOVS	R1, #0
0x1994	0x481A    LDR	R0, [PC, #104]
0x1996	0x8001    STRH	R1, [R0, #0]
;uart.c, 36 :: 		transmitUART.bufferPointer = 0;
0x1998	0x2100    MOVS	R1, #0
0x199A	0x481A    LDR	R0, [PC, #104]
0x199C	0x8001    STRH	R1, [R0, #0]
;uart.c, 38 :: 		USART2_Send_Text("AT+CLCC\r\n");
0x199E	0x481A    LDR	R0, [PC, #104]
0x19A0	0xF000F93E  BL	_USART2_Send_Text+0
;uart.c, 39 :: 		my_Delay_ms(_TIMER_UART);
0x19A4	0xF64030B8  MOVW	R0, #3000
0x19A8	0xF000F8AC  BL	_my_Delay_ms+0
;uart.c, 40 :: 		USART2_Send_Text("AT+CMGF=1\r\n");
0x19AC	0x4817    LDR	R0, [PC, #92]
0x19AE	0xF000F937  BL	_USART2_Send_Text+0
;uart.c, 41 :: 		my_Delay_ms(_TIMER_UART);
0x19B2	0xF64030B8  MOVW	R0, #3000
0x19B6	0xF000F8A5  BL	_my_Delay_ms+0
;uart.c, 42 :: 		}
L_end_USART2_Init:
0x19BA	0xF8DDE000  LDR	LR, [SP, #0]
0x19BE	0xB001    ADD	SP, SP, #4
0x19C0	0x4770    BX	LR
0x19C2	0xBF00    NOP
0x19C4	0x38304002  	RCC_AHB1ENR+0
0x19C8	0x38404002  	RCC_APB1ENR+0
0x19CC	0x0C004002  	GPIOD_MODER+0
0x19D0	0x0C084002  	GPIOD_OSPEEDR+0
0x19D4	0x0C204002  	GPIOD_AFRL+0
0x19D8	0xE424E000  	NVIC_IPR9+0
0x19DC	0xE104E000  	NVIC_ISER1+0
0x19E0	0x44084000  	USART2_BRR+0
0x19E4	0x0C350000  	#3125
0x19E8	0x440C4000  	USART2_CR1+0
0x19EC	0x02AC2000  	_receiveUART+0
0x19F0	0x02B02000  	_receiveUART+4
0x19F4	0x02B22000  	_receiveUART+6
0x19F8	0x02AE2000  	_receiveUART+2
0x19FC	0x069C2000  	_transmitUART+0
0x1A00	0x069E2000  	_transmitUART+2
0x1A04	0x06A02000  	_transmitUART+4
0x1A08	0x00002000  	?lstr1_uart+0
0x1A0C	0x000A2000  	?lstr2_uart+0
; end of _USART2_Init
_my_Delay_ms:
;timer.c, 49 :: 		void my_Delay_ms(uint32_t num)
; num start address is: 0 (R0)
; num end address is: 0 (R0)
; num start address is: 0 (R0)
;timer.c, 51 :: 		tick_ms=0;
0x1B04	0x2200    MOVS	R2, #0
0x1B06	0x4904    LDR	R1, [PC, #16]
0x1B08	0x600A    STR	R2, [R1, #0]
; num end address is: 0 (R0)
;timer.c, 52 :: 		while(tick_ms<num);
L_my_Delay_ms4:
; num start address is: 0 (R0)
0x1B0A	0x4903    LDR	R1, [PC, #12]
0x1B0C	0x6809    LDR	R1, [R1, #0]
0x1B0E	0x4281    CMP	R1, R0
0x1B10	0xD200    BCS	L_my_Delay_ms5
; num end address is: 0 (R0)
0x1B12	0xE7FA    B	L_my_Delay_ms4
L_my_Delay_ms5:
;timer.c, 53 :: 		}
L_end_my_Delay_ms:
0x1B14	0x4770    BX	LR
0x1B16	0xBF00    NOP
0x1B18	0x02A42000  	_tick_ms+0
; end of _my_Delay_ms
_USART2_Send_Text:
;uart.c, 167 :: 		void USART2_Send_Text(uint8_t* input)
; input start address is: 0 (R0)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
0x1C20	0x4603    MOV	R3, R0
; input end address is: 0 (R0)
;uart.c, 171 :: 		while(transmitUART.flag == 1);  //BusyWait for transmit register to get empty
L_USART2_Send_Text29:
; input start address is: 12 (R3)
0x1C22	0x491E    LDR	R1, [PC, #120]
0x1C24	0x7809    LDRB	R1, [R1, #0]
0x1C26	0x2901    CMP	R1, #1
0x1C28	0xD100    BNE	L_USART2_Send_Text30
0x1C2A	0xE7FA    B	L_USART2_Send_Text29
L_USART2_Send_Text30:
;uart.c, 173 :: 		transmitUART.byteCount = 0;
0x1C2C	0x2200    MOVS	R2, #0
0x1C2E	0x491C    LDR	R1, [PC, #112]
0x1C30	0x800A    STRH	R2, [R1, #0]
;uart.c, 174 :: 		input_Char = *input;
0x1C32	0x7818    LDRB	R0, [R3, #0]
; input_Char start address is: 0 (R0)
; input end address is: 12 (R3)
; input_Char end address is: 0 (R0)
;uart.c, 175 :: 		while((input_Char>=0x20 && input_Char<=0x7E) || input_Char==0x09 || input_Char==0x0A || input_Char==0x0D)
L_USART2_Send_Text31:
; input_Char start address is: 0 (R0)
; input start address is: 12 (R3)
0x1C34	0x2820    CMP	R0, #32
0x1C36	0xD302    BCC	L__USART2_Send_Text94
0x1C38	0x287E    CMP	R0, #126
0x1C3A	0xD800    BHI	L__USART2_Send_Text93
0x1C3C	0xE006    B	L__USART2_Send_Text91
L__USART2_Send_Text94:
L__USART2_Send_Text93:
0x1C3E	0x2809    CMP	R0, #9
0x1C40	0xD004    BEQ	L__USART2_Send_Text97
0x1C42	0x280A    CMP	R0, #10
0x1C44	0xD002    BEQ	L__USART2_Send_Text96
0x1C46	0x280D    CMP	R0, #13
0x1C48	0xD000    BEQ	L__USART2_Send_Text95
; input end address is: 12 (R3)
; input_Char end address is: 0 (R0)
0x1C4A	0xE00E    B	L_USART2_Send_Text32
L__USART2_Send_Text91:
; input_Char start address is: 0 (R0)
; input start address is: 12 (R3)
L__USART2_Send_Text97:
L__USART2_Send_Text96:
L__USART2_Send_Text95:
;uart.c, 177 :: 		transmitUART.buffer[transmitUART.byteCount] = input_Char;
0x1C4C	0x4914    LDR	R1, [PC, #80]
0x1C4E	0x880A    LDRH	R2, [R1, #0]
0x1C50	0x4914    LDR	R1, [PC, #80]
0x1C52	0x1889    ADDS	R1, R1, R2
0x1C54	0x7008    STRB	R0, [R1, #0]
; input_Char end address is: 0 (R0)
;uart.c, 178 :: 		++input;
0x1C56	0x1C59    ADDS	R1, R3, #1
0x1C58	0x460B    MOV	R3, R1
;uart.c, 179 :: 		input_Char = *input;
0x1C5A	0x7809    LDRB	R1, [R1, #0]
; input_Char start address is: 0 (R0)
0x1C5C	0xB2C8    UXTB	R0, R1
;uart.c, 180 :: 		++transmitUART.byteCount;
0x1C5E	0x4910    LDR	R1, [PC, #64]
0x1C60	0x8809    LDRH	R1, [R1, #0]
0x1C62	0x1C4A    ADDS	R2, R1, #1
0x1C64	0x490E    LDR	R1, [PC, #56]
0x1C66	0x800A    STRH	R2, [R1, #0]
;uart.c, 181 :: 		}
; input end address is: 12 (R3)
; input_Char end address is: 0 (R0)
0x1C68	0xE7E4    B	L_USART2_Send_Text31
L_USART2_Send_Text32:
;uart.c, 183 :: 		transmitUART.bufferPointer = 0;
0x1C6A	0x2200    MOVS	R2, #0
0x1C6C	0x490E    LDR	R1, [PC, #56]
0x1C6E	0x800A    STRH	R2, [R1, #0]
;uart.c, 185 :: 		transmitUART.flag = 1;
0x1C70	0x2201    MOVS	R2, #1
0x1C72	0x490A    LDR	R1, [PC, #40]
0x1C74	0x700A    STRB	R2, [R1, #0]
;uart.c, 186 :: 		USART2_DR = transmitUART.buffer[transmitUART.bufferPointer++];
0x1C76	0x490C    LDR	R1, [PC, #48]
0x1C78	0x880A    LDRH	R2, [R1, #0]
0x1C7A	0x490A    LDR	R1, [PC, #40]
0x1C7C	0x1889    ADDS	R1, R1, R2
0x1C7E	0x780A    LDRB	R2, [R1, #0]
0x1C80	0x490A    LDR	R1, [PC, #40]
0x1C82	0x600A    STR	R2, [R1, #0]
0x1C84	0x4908    LDR	R1, [PC, #32]
0x1C86	0x8809    LDRH	R1, [R1, #0]
0x1C88	0x1C4A    ADDS	R2, R1, #1
0x1C8A	0x4907    LDR	R1, [PC, #28]
0x1C8C	0x800A    STRH	R2, [R1, #0]
;uart.c, 187 :: 		USART2_CR1 |= _USART_TXEIE;
0x1C8E	0x4908    LDR	R1, [PC, #32]
0x1C90	0x6809    LDR	R1, [R1, #0]
0x1C92	0xF0410280  ORR	R2, R1, #128
0x1C96	0x4906    LDR	R1, [PC, #24]
0x1C98	0x600A    STR	R2, [R1, #0]
;uart.c, 188 :: 		}
L_end_USART2_Send_Text:
0x1C9A	0x4770    BX	LR
0x1C9C	0x069C2000  	_transmitUART+0
0x1CA0	0x069E2000  	_transmitUART+2
0x1CA4	0x06A22000  	_transmitUART+6
0x1CA8	0x06A02000  	_transmitUART+4
0x1CAC	0x44044000  	USART2_DR+0
0x1CB0	0x440C4000  	USART2_CR1+0
; end of _USART2_Send_Text
_RTCInit:
;timer.c, 55 :: 		void RTCInit(void) {
0x1B1C	0xB081    SUB	SP, SP, #4
0x1B1E	0xF8CDE000  STR	LR, [SP, #0]
;timer.c, 56 :: 		RCC_APB1ENR.PWREN = 1; // Enable RTC clock
0x1B22	0x2101    MOVS	R1, #1
0x1B24	0xB249    SXTB	R1, R1
0x1B26	0x482E    LDR	R0, [PC, #184]
0x1B28	0x6001    STR	R1, [R0, #0]
;timer.c, 57 :: 		PWR_CR.DBP = 1; // Allow access to RTC
0x1B2A	0x482E    LDR	R0, [PC, #184]
0x1B2C	0x6001    STR	R1, [R0, #0]
;timer.c, 58 :: 		RTC_WPR = 0xCA; // Unlock write protection
0x1B2E	0x21CA    MOVS	R1, #202
0x1B30	0x482D    LDR	R0, [PC, #180]
0x1B32	0x6001    STR	R1, [R0, #0]
;timer.c, 59 :: 		RTC_WPR = 0x53;
0x1B34	0x2153    MOVS	R1, #83
0x1B36	0x482C    LDR	R0, [PC, #176]
0x1B38	0x6001    STR	R1, [R0, #0]
;timer.c, 60 :: 		if (RCC_BDCR.RTCEN==0) { // if RTC is disabled,
0x1B3A	0x492C    LDR	R1, [PC, #176]
0x1B3C	0x6808    LDR	R0, [R1, #0]
0x1B3E	0xB938    CBNZ	R0, L_RTCInit6
;timer.c, 61 :: 		RCC_BDCR = 0x00010000; // Reset the backup domain
0x1B40	0xF44F3180  MOV	R1, #65536
0x1B44	0x482A    LDR	R0, [PC, #168]
0x1B46	0x6001    STR	R1, [R0, #0]
;timer.c, 62 :: 		RCC_BDCR = 0x00008101; // Set RTCEN, select LSE, set LSEON
0x1B48	0xF2481101  MOVW	R1, #33025
0x1B4C	0x4828    LDR	R0, [PC, #160]
0x1B4E	0x6001    STR	R1, [R0, #0]
;timer.c, 63 :: 		}
L_RTCInit6:
;timer.c, 64 :: 		while (RTC_ISR.RSF!=1) // Wait for RTC APB registers synchronization
L_RTCInit7:
0x1B50	0x4928    LDR	R1, [PC, #160]
0x1B52	0x6808    LDR	R0, [R1, #0]
0x1B54	0xB900    CBNZ	R0, L_RTCInit8
;timer.c, 65 :: 		;
0x1B56	0xE7FB    B	L_RTCInit7
L_RTCInit8:
;timer.c, 66 :: 		while (RCC_BDCR.LSERDY!=1) // Wait till LSE is ready
L_RTCInit9:
0x1B58	0x4927    LDR	R1, [PC, #156]
0x1B5A	0x6808    LDR	R0, [R1, #0]
0x1B5C	0xB900    CBNZ	R0, L_RTCInit10
;timer.c, 67 :: 		;
0x1B5E	0xE7FB    B	L_RTCInit9
L_RTCInit10:
;timer.c, 69 :: 		EXTI_IMR.MR22 = 1; // Set EXTI22 for wake-up timer
0x1B60	0x2101    MOVS	R1, #1
0x1B62	0xB249    SXTB	R1, R1
0x1B64	0x4825    LDR	R0, [PC, #148]
0x1B66	0x6001    STR	R1, [R0, #0]
;timer.c, 70 :: 		EXTI_RTSR.TR22 = 1;
0x1B68	0x4825    LDR	R0, [PC, #148]
0x1B6A	0x6001    STR	R1, [R0, #0]
;timer.c, 71 :: 		RTC_CR.WUTE = 0; // Stop wake-up timer, to access it
0x1B6C	0x2100    MOVS	R1, #0
0x1B6E	0xB249    SXTB	R1, R1
0x1B70	0x4824    LDR	R0, [PC, #144]
0x1B72	0x6001    STR	R1, [R0, #0]
;timer.c, 72 :: 		while (RTC_ISR.WUTWF!=1) // Wait for wake-up timer access
L_RTCInit11:
0x1B74	0x4924    LDR	R1, [PC, #144]
0x1B76	0x6808    LDR	R0, [R1, #0]
0x1B78	0xB900    CBNZ	R0, L_RTCInit12
;timer.c, 73 :: 		;
0x1B7A	0xE7FB    B	L_RTCInit11
L_RTCInit12:
;timer.c, 74 :: 		RTC_CR.WUTIE = 1; // Enable wake-up timer interrupt
0x1B7C	0x2201    MOVS	R2, #1
0x1B7E	0xB252    SXTB	R2, R2
0x1B80	0x4822    LDR	R0, [PC, #136]
0x1B82	0x6002    STR	R2, [R0, #0]
;timer.c, 75 :: 		RTC_WUTR = _RTC_TIME; // Set timer period in seconds
0x1B84	0x2114    MOVS	R1, #20
0x1B86	0x4822    LDR	R0, [PC, #136]
0x1B88	0x6001    STR	R1, [R0, #0]
;timer.c, 76 :: 		RTC_CR |= (0x00000004); // Clear WUCKSEL, to select LSE as clock
0x1B8A	0x4822    LDR	R0, [PC, #136]
0x1B8C	0x6800    LDR	R0, [R0, #0]
0x1B8E	0xF0400104  ORR	R1, R0, #4
0x1B92	0x4820    LDR	R0, [PC, #128]
0x1B94	0x6001    STR	R1, [R0, #0]
;timer.c, 77 :: 		RTC_CR.WUTE = 1; // Enable wake-up timer
0x1B96	0x481B    LDR	R0, [PC, #108]
0x1B98	0x6002    STR	R2, [R0, #0]
;timer.c, 79 :: 		RTC_ISR |= 0x00000080; // Enter initialization mode, bit 7
0x1B9A	0x481F    LDR	R0, [PC, #124]
0x1B9C	0x6800    LDR	R0, [R0, #0]
0x1B9E	0xF0400180  ORR	R1, R0, #128
0x1BA2	0x481D    LDR	R0, [PC, #116]
0x1BA4	0x6001    STR	R1, [R0, #0]
;timer.c, 80 :: 		while (RTC_ISR.INITF!=1) // Confirm status, bit 6
L_RTCInit13:
0x1BA6	0x491D    LDR	R1, [PC, #116]
0x1BA8	0x6808    LDR	R0, [R1, #0]
0x1BAA	0xB900    CBNZ	R0, L_RTCInit14
;timer.c, 81 :: 		;
0x1BAC	0xE7FB    B	L_RTCInit13
L_RTCInit14:
;timer.c, 86 :: 		RTC_ISR &= ~0x00000080; // Exit initialization mode
0x1BAE	0x481A    LDR	R0, [PC, #104]
0x1BB0	0x6800    LDR	R0, [R0, #0]
0x1BB2	0xF000017F  AND	R1, R0, #127
0x1BB6	0x4818    LDR	R0, [PC, #96]
0x1BB8	0x6001    STR	R1, [R0, #0]
;timer.c, 88 :: 		RTC_WPR = 0xFF; // Lock write protect
0x1BBA	0x21FF    MOVS	R1, #255
0x1BBC	0x480A    LDR	R0, [PC, #40]
0x1BBE	0x6001    STR	R1, [R0, #0]
;timer.c, 89 :: 		PWR_CR.DBP = 0; // Inhibit RTC access
0x1BC0	0x2100    MOVS	R1, #0
0x1BC2	0xB249    SXTB	R1, R1
0x1BC4	0x4807    LDR	R0, [PC, #28]
0x1BC6	0x6001    STR	R1, [R0, #0]
;timer.c, 90 :: 		NVIC_IntEnable(IVT_INT_RTC_WKUP); // Enable RTC wake up interrupt
0x1BC8	0xF2400013  MOVW	R0, #19
0x1BCC	0xF7FFFB82  BL	_NVIC_IntEnable+0
;timer.c, 91 :: 		NVIC_SetIntPriority(IVT_INT_RTC_WKUP, _NVIC_INT_PRIORITY_LVL2);
0x1BD0	0x2102    MOVS	R1, #2
0x1BD2	0x2013    MOVS	R0, #19
0x1BD4	0xF7FFF96C  BL	_NVIC_SetIntPriority+0
;timer.c, 92 :: 		}
L_end_RTCInit:
0x1BD8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BDC	0xB001    ADD	SP, SP, #4
0x1BDE	0x4770    BX	LR
0x1BE0	0x08704247  	RCC_APB1ENR+0
0x1BE4	0x0020420E  	PWR_CR+0
0x1BE8	0x28244000  	RTC_WPR+0
0x1BEC	0x0E3C4247  	RCC_BDCR+0
0x1BF0	0x38704002  	RCC_BDCR+0
0x1BF4	0x01944205  	RTC_ISR+0
0x1BF8	0x0E044247  	RCC_BDCR+0
0x1BFC	0x80584227  	EXTI_IMR+0
0x1C00	0x81584227  	EXTI_RTSR+0
0x1C04	0x01284205  	RTC_CR+0
0x1C08	0x01884205  	RTC_ISR+0
0x1C0C	0x01384205  	RTC_CR+0
0x1C10	0x28144000  	RTC_WUTR+0
0x1C14	0x28084000  	RTC_CR+0
0x1C18	0x280C4000  	RTC_ISR+0
0x1C1C	0x01984205  	RTC_ISR+0
; end of _RTCInit
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x2D34	0xB082    SUB	SP, SP, #8
0x2D36	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2D3A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x2D3C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x2D3E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2D40	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D42	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x2D44	0x2803    CMP	R0, #3
0x2D46	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x2D4A	0x4893    LDR	R0, [PC, #588]
0x2D4C	0x4281    CMP	R1, R0
0x2D4E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x2D50	0x4892    LDR	R0, [PC, #584]
0x2D52	0x6800    LDR	R0, [R0, #0]
0x2D54	0xF0400105  ORR	R1, R0, #5
0x2D58	0x4890    LDR	R0, [PC, #576]
0x2D5A	0x6001    STR	R1, [R0, #0]
0x2D5C	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D5E	0x4890    LDR	R0, [PC, #576]
0x2D60	0x4281    CMP	R1, R0
0x2D62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x2D64	0x488D    LDR	R0, [PC, #564]
0x2D66	0x6800    LDR	R0, [R0, #0]
0x2D68	0xF0400104  ORR	R1, R0, #4
0x2D6C	0x488B    LDR	R0, [PC, #556]
0x2D6E	0x6001    STR	R1, [R0, #0]
0x2D70	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D72	0x488C    LDR	R0, [PC, #560]
0x2D74	0x4281    CMP	R1, R0
0x2D76	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x2D78	0x4888    LDR	R0, [PC, #544]
0x2D7A	0x6800    LDR	R0, [R0, #0]
0x2D7C	0xF0400103  ORR	R1, R0, #3
0x2D80	0x4886    LDR	R0, [PC, #536]
0x2D82	0x6001    STR	R1, [R0, #0]
0x2D84	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D86	0xF64E2060  MOVW	R0, #60000
0x2D8A	0x4281    CMP	R1, R0
0x2D8C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x2D8E	0x4883    LDR	R0, [PC, #524]
0x2D90	0x6800    LDR	R0, [R0, #0]
0x2D92	0xF0400102  ORR	R1, R0, #2
0x2D96	0x4881    LDR	R0, [PC, #516]
0x2D98	0x6001    STR	R1, [R0, #0]
0x2D9A	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D9C	0xF2475030  MOVW	R0, #30000
0x2DA0	0x4281    CMP	R1, R0
0x2DA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x2DA4	0x487D    LDR	R0, [PC, #500]
0x2DA6	0x6800    LDR	R0, [R0, #0]
0x2DA8	0xF0400101  ORR	R1, R0, #1
0x2DAC	0x487B    LDR	R0, [PC, #492]
0x2DAE	0x6001    STR	R1, [R0, #0]
0x2DB0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x2DB2	0x487A    LDR	R0, [PC, #488]
0x2DB4	0x6801    LDR	R1, [R0, #0]
0x2DB6	0xF06F0007  MVN	R0, #7
0x2DBA	0x4001    ANDS	R1, R0
0x2DBC	0x4877    LDR	R0, [PC, #476]
0x2DBE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x2DC0	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2DC2	0x2802    CMP	R0, #2
0x2DC4	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x2DC8	0x4877    LDR	R0, [PC, #476]
0x2DCA	0x4281    CMP	R1, R0
0x2DCC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x2DCE	0x4873    LDR	R0, [PC, #460]
0x2DD0	0x6800    LDR	R0, [R0, #0]
0x2DD2	0xF0400106  ORR	R1, R0, #6
0x2DD6	0x4871    LDR	R0, [PC, #452]
0x2DD8	0x6001    STR	R1, [R0, #0]
0x2DDA	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2DDC	0x4870    LDR	R0, [PC, #448]
0x2DDE	0x4281    CMP	R1, R0
0x2DE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x2DE2	0x486E    LDR	R0, [PC, #440]
0x2DE4	0x6800    LDR	R0, [R0, #0]
0x2DE6	0xF0400105  ORR	R1, R0, #5
0x2DEA	0x486C    LDR	R0, [PC, #432]
0x2DEC	0x6001    STR	R1, [R0, #0]
0x2DEE	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2DF0	0x486E    LDR	R0, [PC, #440]
0x2DF2	0x4281    CMP	R1, R0
0x2DF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x2DF6	0x4869    LDR	R0, [PC, #420]
0x2DF8	0x6800    LDR	R0, [R0, #0]
0x2DFA	0xF0400104  ORR	R1, R0, #4
0x2DFE	0x4867    LDR	R0, [PC, #412]
0x2E00	0x6001    STR	R1, [R0, #0]
0x2E02	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E04	0x486A    LDR	R0, [PC, #424]
0x2E06	0x4281    CMP	R1, R0
0x2E08	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x2E0A	0x4864    LDR	R0, [PC, #400]
0x2E0C	0x6800    LDR	R0, [R0, #0]
0x2E0E	0xF0400103  ORR	R1, R0, #3
0x2E12	0x4862    LDR	R0, [PC, #392]
0x2E14	0x6001    STR	R1, [R0, #0]
0x2E16	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E18	0xF64B3080  MOVW	R0, #48000
0x2E1C	0x4281    CMP	R1, R0
0x2E1E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x2E20	0x485E    LDR	R0, [PC, #376]
0x2E22	0x6800    LDR	R0, [R0, #0]
0x2E24	0xF0400102  ORR	R1, R0, #2
0x2E28	0x485C    LDR	R0, [PC, #368]
0x2E2A	0x6001    STR	R1, [R0, #0]
0x2E2C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E2E	0xF64550C0  MOVW	R0, #24000
0x2E32	0x4281    CMP	R1, R0
0x2E34	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x2E36	0x4859    LDR	R0, [PC, #356]
0x2E38	0x6800    LDR	R0, [R0, #0]
0x2E3A	0xF0400101  ORR	R1, R0, #1
0x2E3E	0x4857    LDR	R0, [PC, #348]
0x2E40	0x6001    STR	R1, [R0, #0]
0x2E42	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x2E44	0x4855    LDR	R0, [PC, #340]
0x2E46	0x6801    LDR	R1, [R0, #0]
0x2E48	0xF06F0007  MVN	R0, #7
0x2E4C	0x4001    ANDS	R1, R0
0x2E4E	0x4853    LDR	R0, [PC, #332]
0x2E50	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x2E52	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2E54	0x2801    CMP	R0, #1
0x2E56	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x2E5A	0x4851    LDR	R0, [PC, #324]
0x2E5C	0x4281    CMP	R1, R0
0x2E5E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x2E60	0x484E    LDR	R0, [PC, #312]
0x2E62	0x6800    LDR	R0, [R0, #0]
0x2E64	0xF0400107  ORR	R1, R0, #7
0x2E68	0x484C    LDR	R0, [PC, #304]
0x2E6A	0x6001    STR	R1, [R0, #0]
0x2E6C	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E6E	0x4851    LDR	R0, [PC, #324]
0x2E70	0x4281    CMP	R1, R0
0x2E72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2E74	0x4849    LDR	R0, [PC, #292]
0x2E76	0x6800    LDR	R0, [R0, #0]
0x2E78	0xF0400106  ORR	R1, R0, #6
0x2E7C	0x4847    LDR	R0, [PC, #284]
0x2E7E	0x6001    STR	R1, [R0, #0]
0x2E80	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E82	0x4848    LDR	R0, [PC, #288]
0x2E84	0x4281    CMP	R1, R0
0x2E86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x2E88	0x4844    LDR	R0, [PC, #272]
0x2E8A	0x6800    LDR	R0, [R0, #0]
0x2E8C	0xF0400105  ORR	R1, R0, #5
0x2E90	0x4842    LDR	R0, [PC, #264]
0x2E92	0x6001    STR	R1, [R0, #0]
0x2E94	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E96	0x4846    LDR	R0, [PC, #280]
0x2E98	0x4281    CMP	R1, R0
0x2E9A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2E9C	0x483F    LDR	R0, [PC, #252]
0x2E9E	0x6800    LDR	R0, [R0, #0]
0x2EA0	0xF0400104  ORR	R1, R0, #4
0x2EA4	0x483D    LDR	R0, [PC, #244]
0x2EA6	0x6001    STR	R1, [R0, #0]
0x2EA8	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2EAA	0xF24D20F0  MOVW	R0, #54000
0x2EAE	0x4281    CMP	R1, R0
0x2EB0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x2EB2	0x483A    LDR	R0, [PC, #232]
0x2EB4	0x6800    LDR	R0, [R0, #0]
0x2EB6	0xF0400103  ORR	R1, R0, #3
0x2EBA	0x4838    LDR	R0, [PC, #224]
0x2EBC	0x6001    STR	R1, [R0, #0]
0x2EBE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2EC0	0xF64840A0  MOVW	R0, #36000
0x2EC4	0x4281    CMP	R1, R0
0x2EC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x2EC8	0x4834    LDR	R0, [PC, #208]
0x2ECA	0x6800    LDR	R0, [R0, #0]
0x2ECC	0xF0400102  ORR	R1, R0, #2
0x2ED0	0x4832    LDR	R0, [PC, #200]
0x2ED2	0x6001    STR	R1, [R0, #0]
0x2ED4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2ED6	0xF2446050  MOVW	R0, #18000
0x2EDA	0x4281    CMP	R1, R0
0x2EDC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2EDE	0x482F    LDR	R0, [PC, #188]
0x2EE0	0x6800    LDR	R0, [R0, #0]
0x2EE2	0xF0400101  ORR	R1, R0, #1
0x2EE6	0x482D    LDR	R0, [PC, #180]
0x2EE8	0x6001    STR	R1, [R0, #0]
0x2EEA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x2EEC	0x482B    LDR	R0, [PC, #172]
0x2EEE	0x6801    LDR	R1, [R0, #0]
0x2EF0	0xF06F0007  MVN	R0, #7
0x2EF4	0x4001    ANDS	R1, R0
0x2EF6	0x4829    LDR	R0, [PC, #164]
0x2EF8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x2EFA	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2EFC	0x2800    CMP	R0, #0
0x2EFE	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x2F02	0x482D    LDR	R0, [PC, #180]
0x2F04	0x4281    CMP	R1, R0
0x2F06	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x2F08	0x4824    LDR	R0, [PC, #144]
0x2F0A	0x6800    LDR	R0, [R0, #0]
0x2F0C	0xF0400107  ORR	R1, R0, #7
0x2F10	0x4822    LDR	R0, [PC, #136]
0x2F12	0x6001    STR	R1, [R0, #0]
0x2F14	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F16	0x4825    LDR	R0, [PC, #148]
0x2F18	0x4281    CMP	R1, R0
0x2F1A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x2F1C	0x481F    LDR	R0, [PC, #124]
0x2F1E	0x6800    LDR	R0, [R0, #0]
0x2F20	0xF0400106  ORR	R1, R0, #6
0x2F24	0x481D    LDR	R0, [PC, #116]
0x2F26	0x6001    STR	R1, [R0, #0]
0x2F28	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F2A	0x4824    LDR	R0, [PC, #144]
0x2F2C	0x4281    CMP	R1, R0
0x2F2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x2F30	0x481A    LDR	R0, [PC, #104]
0x2F32	0x6800    LDR	R0, [R0, #0]
0x2F34	0xF0400105  ORR	R1, R0, #5
0x2F38	0x4818    LDR	R0, [PC, #96]
0x2F3A	0x6001    STR	R1, [R0, #0]
0x2F3C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F3E	0xF5B14F7A  CMP	R1, #64000
0x2F42	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x2F44	0x4815    LDR	R0, [PC, #84]
0x2F46	0x6800    LDR	R0, [R0, #0]
0x2F48	0xF0400104  ORR	R1, R0, #4
0x2F4C	0x4813    LDR	R0, [PC, #76]
0x2F4E	0x6001    STR	R1, [R0, #0]
0x2F50	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F52	0xF64B3080  MOVW	R0, #48000
0x2F56	0x4281    CMP	R1, R0
0x2F58	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x2F5A	0x4810    LDR	R0, [PC, #64]
0x2F5C	0x6800    LDR	R0, [R0, #0]
0x2F5E	0xF0400103  ORR	R1, R0, #3
0x2F62	0x480E    LDR	R0, [PC, #56]
0x2F64	0x6001    STR	R1, [R0, #0]
0x2F66	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F68	0xF5B14FFA  CMP	R1, #32000
0x2F6C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2F6E	0x480B    LDR	R0, [PC, #44]
0x2F70	0x6800    LDR	R0, [R0, #0]
0x2F72	0xF0400102  ORR	R1, R0, #2
0x2F76	0x4809    LDR	R0, [PC, #36]
0x2F78	0x6001    STR	R1, [R0, #0]
0x2F7A	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F7C	0xF5B15F7A  CMP	R1, #16000
0x2F80	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x2F82	0xE01D    B	#58
0x2F84	0x00810100  	#16777345
0x2F88	0x1E080500  	#83893768
0x2F8C	0x94020000  	#37890
0x2F90	0x00030000  	#3
0x2F94	0xD4C00001  	#120000
0x2F98	0x49F00002  	#150000
0x2F9C	0x3C004002  	FLASH_ACR+0
0x2FA0	0xD4C00001  	#120000
0x2FA4	0x5F900001  	#90000
0x2FA8	0x32800002  	#144000
0x2FAC	0x77000001  	#96000
0x2FB0	0x19400001  	#72000
0x2FB4	0xA5E00001  	#108000
0x2FB8	0xB5800001  	#112000
0x2FBC	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x2FC0	0x482D    LDR	R0, [PC, #180]
0x2FC2	0x6800    LDR	R0, [R0, #0]
0x2FC4	0xF0400101  ORR	R1, R0, #1
0x2FC8	0x482B    LDR	R0, [PC, #172]
0x2FCA	0x6001    STR	R1, [R0, #0]
0x2FCC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x2FCE	0x482A    LDR	R0, [PC, #168]
0x2FD0	0x6801    LDR	R1, [R0, #0]
0x2FD2	0xF06F0007  MVN	R0, #7
0x2FD6	0x4001    ANDS	R1, R0
0x2FD8	0x4827    LDR	R0, [PC, #156]
0x2FDA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2FDC	0x2101    MOVS	R1, #1
0x2FDE	0xB249    SXTB	R1, R1
0x2FE0	0x4826    LDR	R0, [PC, #152]
0x2FE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x2FE4	0x4826    LDR	R0, [PC, #152]
0x2FE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x2FE8	0xF7FFFCEE  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x2FEC	0x4825    LDR	R0, [PC, #148]
0x2FEE	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x2FF0	0x4825    LDR	R0, [PC, #148]
0x2FF2	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x2FF4	0x4825    LDR	R0, [PC, #148]
0x2FF6	0xEA020100  AND	R1, R2, R0, LSL #0
0x2FFA	0x4825    LDR	R0, [PC, #148]
0x2FFC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x2FFE	0xF0020001  AND	R0, R2, #1
0x3002	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x3004	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3006	0x4822    LDR	R0, [PC, #136]
0x3008	0x6800    LDR	R0, [R0, #0]
0x300A	0xF0000002  AND	R0, R0, #2
0x300E	0x2800    CMP	R0, #0
0x3010	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x3012	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3014	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x3016	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3018	0xF4023080  AND	R0, R2, #65536
0x301C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x301E	0x481C    LDR	R0, [PC, #112]
0x3020	0x6800    LDR	R0, [R0, #0]
0x3022	0xF4003000  AND	R0, R0, #131072
0x3026	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x3028	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x302A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x302C	0x460A    MOV	R2, R1
0x302E	0x9901    LDR	R1, [SP, #4]
0x3030	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x3032	0x9101    STR	R1, [SP, #4]
0x3034	0x4611    MOV	R1, R2
0x3036	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3038	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x303C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x303E	0x4814    LDR	R0, [PC, #80]
0x3040	0x6800    LDR	R0, [R0, #0]
0x3042	0xF0407180  ORR	R1, R0, #16777216
0x3046	0x4812    LDR	R0, [PC, #72]
0x3048	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x304A	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x304C	0x4810    LDR	R0, [PC, #64]
0x304E	0x6800    LDR	R0, [R0, #0]
0x3050	0xF0007000  AND	R0, R0, #33554432
0x3054	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x3056	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x3058	0x460A    MOV	R2, R1
0x305A	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x305C	0x480A    LDR	R0, [PC, #40]
0x305E	0x6800    LDR	R0, [R0, #0]
0x3060	0xF000010C  AND	R1, R0, #12
0x3064	0x0090    LSLS	R0, R2, #2
0x3066	0xF000000C  AND	R0, R0, #12
0x306A	0x4281    CMP	R1, R0
0x306C	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x306E	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x3070	0xF8DDE000  LDR	LR, [SP, #0]
0x3074	0xB002    ADD	SP, SP, #8
0x3076	0x4770    BX	LR
0x3078	0x3C004002  	FLASH_ACR+0
0x307C	0x80204247  	FLASH_ACR+0
0x3080	0x80244247  	FLASH_ACR+0
0x3084	0x38044002  	RCC_PLLCFGR+0
0x3088	0x38084002  	RCC_CFGR+0
0x308C	0xFFFF000F  	#1048575
0x3090	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x29C8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x29CA	0x480D    LDR	R0, [PC, #52]
0x29CC	0x6800    LDR	R0, [R0, #0]
0x29CE	0xF0400101  ORR	R1, R0, #1
0x29D2	0x480B    LDR	R0, [PC, #44]
0x29D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x29D6	0x2100    MOVS	R1, #0
0x29D8	0x480A    LDR	R0, [PC, #40]
0x29DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x29DC	0x4808    LDR	R0, [PC, #32]
0x29DE	0x6801    LDR	R1, [R0, #0]
0x29E0	0x4809    LDR	R0, [PC, #36]
0x29E2	0x4001    ANDS	R1, R0
0x29E4	0x4806    LDR	R0, [PC, #24]
0x29E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x29E8	0x4908    LDR	R1, [PC, #32]
0x29EA	0x4809    LDR	R0, [PC, #36]
0x29EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x29EE	0x4804    LDR	R0, [PC, #16]
0x29F0	0x6801    LDR	R1, [R0, #0]
0x29F2	0xF46F2080  MVN	R0, #262144
0x29F6	0x4001    ANDS	R1, R0
0x29F8	0x4801    LDR	R0, [PC, #4]
0x29FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x29FC	0xB001    ADD	SP, SP, #4
0x29FE	0x4770    BX	LR
0x2A00	0x38004002  	RCC_CR+0
0x2A04	0x38084002  	RCC_CFGR+0
0x2A08	0xFFFFFEF6  	#-17367041
0x2A0C	0x30102400  	#603992080
0x2A10	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x2CC0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x2CC2	0x4904    LDR	R1, [PC, #16]
0x2CC4	0x4804    LDR	R0, [PC, #16]
0x2CC6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x2CC8	0x4904    LDR	R1, [PC, #16]
0x2CCA	0x4805    LDR	R0, [PC, #20]
0x2CCC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x2CCE	0xB001    ADD	SP, SP, #4
0x2CD0	0x4770    BX	LR
0x2CD2	0xBF00    NOP
0x2CD4	0xD4C00001  	#120000
0x2CD8	0x0A8C2000  	___System_CLOCK_IN_KHZ+0
0x2CDC	0x00030000  	#3
0x2CE0	0x0A9C2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x2CE4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x2CE6	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x2CE8	0xB001    ADD	SP, SP, #4
0x2CEA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x3278	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x327A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x327E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x3282	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x3284	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x3288	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x328A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x328C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x328E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x3290	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x3292	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x3296	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x329A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x329E	0xB001    ADD	SP, SP, #4
0x32A0	0x4770    BX	LR
; end of ___EnableFPU
0x3654	0xB500    PUSH	(R14)
0x3656	0xF8DFB014  LDR	R11, [PC, #20]
0x365A	0xF8DFA014  LDR	R10, [PC, #20]
0x365E	0xF8DFC014  LDR	R12, [PC, #20]
0x3662	0xF7FEFB57  BL	7444
0x3666	0xBD00    POP	(R15)
0x3668	0x4770    BX	LR
0x366A	0xBF00    NOP
0x366C	0x00002000  	#536870912
0x3670	0x02752000  	#536871541
0x3674	0x32D00000  	#13008
0x36D4	0xB500    PUSH	(R14)
0x36D6	0xF8DFB010  LDR	R11, [PC, #16]
0x36DA	0xF8DFA010  LDR	R10, [PC, #16]
0x36DE	0xF7FEFF15  BL	9484
0x36E2	0xBD00    POP	(R15)
0x36E4	0x4770    BX	LR
0x36E6	0xBF00    NOP
0x36E8	0x00002000  	#536870912
0x36EC	0x0BEC2000  	#536873964
_Timer2_interrupt:
;timer.c, 19 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
;timer.c, 20 :: 		TIM2_SR.UIF = 0;
0x32A4	0x2100    MOVS	R1, #0
0x32A6	0xB249    SXTB	R1, R1
0x32A8	0x4806    LDR	R0, [PC, #24]
0x32AA	0x6001    STR	R1, [R0, #0]
;timer.c, 21 :: 		if(tick_us<_MAX_TIME_CALC)
0x32AC	0x4806    LDR	R0, [PC, #24]
0x32AE	0x6801    LDR	R1, [R0, #0]
0x32B0	0x4806    LDR	R0, [PC, #24]
0x32B2	0x4281    CMP	R1, R0
0x32B4	0xD204    BCS	L_Timer2_interrupt0
;timer.c, 22 :: 		tick_us++;
0x32B6	0x4804    LDR	R0, [PC, #16]
0x32B8	0x6800    LDR	R0, [R0, #0]
0x32BA	0x1C41    ADDS	R1, R0, #1
0x32BC	0x4802    LDR	R0, [PC, #8]
0x32BE	0x6001    STR	R1, [R0, #0]
L_Timer2_interrupt0:
;timer.c, 23 :: 		}
L_end_Timer2_interrupt:
0x32C0	0x4770    BX	LR
0x32C2	0xBF00    NOP
0x32C4	0x02004200  	TIM2_SR+0
0x32C8	0x02A82000  	_tick_us+0
0x32CC	0xCA003B9A  	#1000000000
; end of _Timer2_interrupt
_Timer3_interrupt:
;timer.c, 43 :: 		void Timer3_interrupt() iv IVT_INT_TIM3 {
;timer.c, 44 :: 		TIM3_SR.UIF = 0;
0x3094	0x2100    MOVS	R1, #0
0x3096	0xB249    SXTB	R1, R1
0x3098	0x4806    LDR	R0, [PC, #24]
0x309A	0x6001    STR	R1, [R0, #0]
;timer.c, 45 :: 		if(tick_ms<_MAX_TIME_CALC)
0x309C	0x4806    LDR	R0, [PC, #24]
0x309E	0x6801    LDR	R1, [R0, #0]
0x30A0	0x4806    LDR	R0, [PC, #24]
0x30A2	0x4281    CMP	R1, R0
0x30A4	0xD204    BCS	L_Timer3_interrupt3
;timer.c, 46 :: 		tick_ms++;
0x30A6	0x4804    LDR	R0, [PC, #16]
0x30A8	0x6800    LDR	R0, [R0, #0]
0x30AA	0x1C41    ADDS	R1, R0, #1
0x30AC	0x4802    LDR	R0, [PC, #8]
0x30AE	0x6001    STR	R1, [R0, #0]
L_Timer3_interrupt3:
;timer.c, 47 :: 		}
L_end_Timer3_interrupt:
0x30B0	0x4770    BX	LR
0x30B2	0xBF00    NOP
0x30B4	0x82004200  	TIM3_SR+0
0x30B8	0x02A42000  	_tick_ms+0
0x30BC	0xCA003B9A  	#1000000000
; end of _Timer3_interrupt
_interRTC:
;main.c, 37 :: 		void interRTC() iv IVT_INT_RTC_WKUP ics ICS_AUTO {
0x30C0	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x30C4	0xB085    SUB	SP, SP, #20
0x30C6	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 38 :: 		PWR_CR.DBP = 1;
0x30CA	0x2201    MOVS	R2, #1
0x30CC	0xB252    SXTB	R2, R2
0x30CE	0x4859    LDR	R0, [PC, #356]
0x30D0	0x6002    STR	R2, [R0, #0]
;main.c, 39 :: 		RTC_ISR.WUTF = 0; // Clear wake-up event flag
0x30D2	0x2100    MOVS	R1, #0
0x30D4	0xB249    SXTB	R1, R1
0x30D6	0x4858    LDR	R0, [PC, #352]
0x30D8	0x6001    STR	R1, [R0, #0]
;main.c, 40 :: 		PWR_CR.DBP = 0;
0x30DA	0x4856    LDR	R0, [PC, #344]
0x30DC	0x6001    STR	R1, [R0, #0]
;main.c, 41 :: 		EXTI_PR.PR22 = 1; // Clear wake-up interrupt flag
0x30DE	0x4857    LDR	R0, [PC, #348]
0x30E0	0x6002    STR	R2, [R0, #0]
;main.c, 42 :: 		while (RTC_ISR.RSF!=1); // Wait for RTC APB registers synchronization
L_interRTC0:
0x30E2	0x4957    LDR	R1, [PC, #348]
0x30E4	0x6808    LDR	R0, [R1, #0]
0x30E6	0xB900    CBNZ	R0, L_interRTC1
0x30E8	0xE7FB    B	L_interRTC0
L_interRTC1:
;main.c, 43 :: 		rtcCounter--;
0x30EA	0x4956    LDR	R1, [PC, #344]
0x30EC	0x9101    STR	R1, [SP, #4]
0x30EE	0xF9910000  LDRSB	R0, [R1, #0]
0x30F2	0x1E40    SUBS	R0, R0, #1
0x30F4	0x7008    STRB	R0, [R1, #0]
;main.c, 45 :: 		TIM2_CR1.CEN = 1;
0x30F6	0x2101    MOVS	R1, #1
0x30F8	0xB249    SXTB	R1, R1
0x30FA	0x4853    LDR	R0, [PC, #332]
0x30FC	0x6001    STR	R1, [R0, #0]
;main.c, 46 :: 		TIM3_CR1.CEN = 1;
0x30FE	0x4853    LDR	R0, [PC, #332]
0x3100	0x6001    STR	R1, [R0, #0]
;main.c, 47 :: 		showText("pocni");
0x3102	0x4853    LDR	R0, [PC, #332]
0x3104	0xF7FFF9EA  BL	_showText+0
;main.c, 48 :: 		checkSMS();
0x3108	0xF7FFFD58  BL	_checkSMS+0
;main.c, 49 :: 		showText("kraj");
0x310C	0x4851    LDR	R0, [PC, #324]
0x310E	0xF7FFF9E5  BL	_showText+0
;main.c, 50 :: 		TIM2_CR1.CEN = 0;
0x3112	0x2100    MOVS	R1, #0
0x3114	0xB249    SXTB	R1, R1
0x3116	0x484C    LDR	R0, [PC, #304]
0x3118	0x6001    STR	R1, [R0, #0]
;main.c, 51 :: 		TIM3_CR1.CEN = 0;
0x311A	0x484C    LDR	R0, [PC, #304]
0x311C	0x6001    STR	R1, [R0, #0]
;main.c, 53 :: 		if(rtcCounter==0)
0x311E	0x9801    LDR	R0, [SP, #4]
0x3120	0xF9900000  LDRSB	R0, [R0, #0]
0x3124	0x2800    CMP	R0, #0
0x3126	0xF040807F  BNE	L_interRTC2
;main.c, 55 :: 		rtcCounter=_SEND_TIME_LAPS;
0x312A	0x2106    MOVS	R1, #6
0x312C	0xB249    SXTB	R1, R1
0x312E	0x4845    LDR	R0, [PC, #276]
0x3130	0x7001    STRB	R1, [R0, #0]
;main.c, 56 :: 		LD1=0; LD2=0;
0x3132	0x2100    MOVS	R1, #0
0x3134	0xB249    SXTB	R1, R1
0x3136	0x4848    LDR	R0, [PC, #288]
0x3138	0x9004    STR	R0, [SP, #16]
0x313A	0x6001    STR	R1, [R0, #0]
0x313C	0x4847    LDR	R0, [PC, #284]
0x313E	0x9003    STR	R0, [SP, #12]
0x3140	0x6001    STR	R1, [R0, #0]
;main.c, 57 :: 		cnt=10;
0x3142	0x210A    MOVS	R1, #10
0x3144	0x4846    LDR	R0, [PC, #280]
0x3146	0x7001    STRB	R1, [R0, #0]
;main.c, 58 :: 		ok=0;
0x3148	0x2100    MOVS	R1, #0
0x314A	0x4846    LDR	R0, [PC, #280]
0x314C	0x7001    STRB	R1, [R0, #0]
;main.c, 59 :: 		press=getPressure();
0x314E	0xF7FFFC09  BL	_getPressure+0
0x3152	0x4845    LDR	R0, [PC, #276]
0x3154	0x9002    STR	R0, [SP, #8]
0x3156	0xED000A00  VSTR.32	S0, [R0, #0]
;main.c, 60 :: 		LD1=1; LD2=0;
0x315A	0x2201    MOVS	R2, #1
0x315C	0xB252    SXTB	R2, R2
0x315E	0x9804    LDR	R0, [SP, #16]
0x3160	0x6002    STR	R2, [R0, #0]
0x3162	0x2100    MOVS	R1, #0
0x3164	0xB249    SXTB	R1, R1
0x3166	0x9803    LDR	R0, [SP, #12]
0x3168	0x6001    STR	R1, [R0, #0]
;main.c, 62 :: 		TIM2_CR1.CEN = 1;
0x316A	0x4837    LDR	R0, [PC, #220]
0x316C	0x6002    STR	R2, [R0, #0]
;main.c, 63 :: 		TIM3_CR1.CEN = 1;
0x316E	0x4837    LDR	R0, [PC, #220]
0x3170	0x6002    STR	R2, [R0, #0]
;main.c, 65 :: 		temp=calcTemp();
0x3172	0xF7FFFC4F  BL	_calcTemp+0
0x3176	0x483D    LDR	R0, [PC, #244]
0x3178	0x9001    STR	R0, [SP, #4]
0x317A	0xED000A00  VSTR.32	S0, [R0, #0]
;main.c, 67 :: 		hum=calcHumTemp(1);
0x317E	0x2001    MOVS	R0, #1
0x3180	0xF7FFF88E  BL	_calcHumTemp+0
0x3184	0x483A    LDR	R0, [PC, #232]
0x3186	0xED000A00  VSTR.32	S0, [R0, #0]
;main.c, 68 :: 		dist=getDistance();
0x318A	0xF7FFF973  BL	_getDistance+0
0x318E	0x4839    LDR	R0, [PC, #228]
0x3190	0xED000A00  VSTR.32	S0, [R0, #0]
;main.c, 69 :: 		LD1=0; LD2=1;
0x3194	0x2100    MOVS	R1, #0
0x3196	0xB249    SXTB	R1, R1
0x3198	0x9804    LDR	R0, [SP, #16]
0x319A	0x6001    STR	R1, [R0, #0]
0x319C	0x2101    MOVS	R1, #1
0x319E	0xB249    SXTB	R1, R1
0x31A0	0x9803    LDR	R0, [SP, #12]
0x31A2	0x6001    STR	R1, [R0, #0]
;main.c, 70 :: 		showTempLCD(temp,press);
0x31A4	0x9802    LDR	R0, [SP, #8]
0x31A6	0xED500A00  VLDR.32	S1, [R0, #0]
0x31AA	0x9801    LDR	R0, [SP, #4]
0x31AC	0xED100A00  VLDR.32	S0, [R0, #0]
0x31B0	0xF7FFFCC8  BL	_showTempLCD+0
;main.c, 71 :: 		ok=0;
0x31B4	0x2100    MOVS	R1, #0
0x31B6	0x482B    LDR	R0, [PC, #172]
0x31B8	0x7001    STRB	R1, [R0, #0]
;main.c, 72 :: 		while(ok==0 && cnt>0)
L_interRTC3:
0x31BA	0x482A    LDR	R0, [PC, #168]
0x31BC	0x7800    LDRB	R0, [R0, #0]
0x31BE	0x2800    CMP	R0, #0
0x31C0	0xD126    BNE	L__interRTC11
0x31C2	0x4827    LDR	R0, [PC, #156]
0x31C4	0x7800    LDRB	R0, [R0, #0]
0x31C6	0x2800    CMP	R0, #0
0x31C8	0xD922    BLS	L__interRTC10
L__interRTC9:
;main.c, 74 :: 		ok=sendData(temp, hum, press,dist);
0x31CA	0x482A    LDR	R0, [PC, #168]
0x31CC	0xED501A00  VLDR.32	S3, [R0, #0]
0x31D0	0x4825    LDR	R0, [PC, #148]
0x31D2	0xED101A00  VLDR.32	S2, [R0, #0]
0x31D6	0x4826    LDR	R0, [PC, #152]
0x31D8	0xED500A00  VLDR.32	S1, [R0, #0]
0x31DC	0x4823    LDR	R0, [PC, #140]
0x31DE	0xED100A00  VLDR.32	S0, [R0, #0]
0x31E2	0xF7FFF9F1  BL	_sendData+0
0x31E6	0x491F    LDR	R1, [PC, #124]
0x31E8	0x7008    STRB	R0, [R1, #0]
;main.c, 75 :: 		showTempLCD(ok,cnt);
0x31EA	0x491D    LDR	R1, [PC, #116]
0x31EC	0x7809    LDRB	R1, [R1, #0]
0x31EE	0xEE001A10  VMOV	S0, R1
0x31F2	0xEEB80A40  VCVT.F32.U32	S0, S0
0x31F6	0xEEF00A40  VMOV.F32	S1, S0
0x31FA	0xEE000A10  VMOV	S0, R0
0x31FE	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3202	0xF7FFFC9F  BL	_showTempLCD+0
;main.c, 76 :: 		cnt--;
0x3206	0x4916    LDR	R1, [PC, #88]
0x3208	0x7808    LDRB	R0, [R1, #0]
0x320A	0x1E40    SUBS	R0, R0, #1
0x320C	0x7008    STRB	R0, [R1, #0]
;main.c, 77 :: 		}
0x320E	0xE7D4    B	L_interRTC3
;main.c, 72 :: 		while(ok==0 && cnt>0)
L__interRTC11:
L__interRTC10:
;main.c, 78 :: 		TIM2_CR1.CEN = 0;
0x3210	0x2100    MOVS	R1, #0
0x3212	0xB249    SXTB	R1, R1
0x3214	0x480C    LDR	R0, [PC, #48]
0x3216	0x6001    STR	R1, [R0, #0]
;main.c, 79 :: 		TIM3_CR1.CEN = 0;
0x3218	0x480C    LDR	R0, [PC, #48]
0x321A	0x6001    STR	R1, [R0, #0]
;main.c, 80 :: 		LD1=1; LD2=1;
0x321C	0x2101    MOVS	R1, #1
0x321E	0xB249    SXTB	R1, R1
0x3220	0x480D    LDR	R0, [PC, #52]
0x3222	0x6001    STR	R1, [R0, #0]
0x3224	0x480D    LDR	R0, [PC, #52]
0x3226	0x6001    STR	R1, [R0, #0]
;main.c, 81 :: 		}
L_interRTC2:
;main.c, 82 :: 		}
L_end_interRTC:
0x3228	0xF8DDE000  LDR	LR, [SP, #0]
0x322C	0xB005    ADD	SP, SP, #20
0x322E	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x3232	0x4770    BX	LR
0x3234	0x0020420E  	PWR_CR+0
0x3238	0x01A84205  	RTC_ISR+0
0x323C	0x82D84227  	EXTI_PR+0
0x3240	0x01944205  	RTC_ISR+0
0x3244	0x00312000  	_rtcCounter+0
0x3248	0x00004200  	TIM2_CR1+0
0x324C	0x80004200  	TIM3_CR1+0
0x3250	0x00322000  	?lstr1_main+0
0x3254	0x00382000  	?lstr2_main+0
0x3258	0x02B04242  	ODR12_GPIOE_ODR_bit+0
0x325C	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
0x3260	0x02892000  	_cnt+0
0x3264	0x02A22000  	_ok+0
0x3268	0x0AA42000  	_press+0
0x326C	0x0AA82000  	_temp+0
0x3270	0x0AAC2000  	_hum+0
0x3274	0x0AB02000  	_dist+0
; end of _interRTC
_showText:
;lcd.c, 28 :: 		void showText(uint8_t* text)
0x24DC	0xB082    SUB	SP, SP, #8
0x24DE	0xF8CDE000  STR	LR, [SP, #0]
0x24E2	0x9001    STR	R0, [SP, #4]
;lcd.c, 30 :: 		Lcd_Init();
0x24E4	0xF7FFFDB6  BL	_Lcd_Init+0
;lcd.c, 31 :: 		My_Delay_ms(DELAY_LCD);
0x24E8	0x2064    MOVS	R0, #100
0x24EA	0xF7FFFB0B  BL	_my_Delay_ms+0
;lcd.c, 32 :: 		Lcd_Cmd(_LCD_CLEAR);
0x24EE	0x2001    MOVS	R0, #1
0x24F0	0xF7FEFF66  BL	_Lcd_Cmd+0
;lcd.c, 33 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x24F4	0x200C    MOVS	R0, #12
0x24F6	0xF7FEFF63  BL	_Lcd_Cmd+0
;lcd.c, 35 :: 		Lcd_Out(1,1,text);
0x24FA	0x9A01    LDR	R2, [SP, #4]
0x24FC	0x2101    MOVS	R1, #1
0x24FE	0x2001    MOVS	R0, #1
0x2500	0xF7FEFF24  BL	_Lcd_Out+0
;lcd.c, 36 :: 		}
L_end_showText:
0x2504	0xF8DDE000  LDR	LR, [SP, #0]
0x2508	0xB002    ADD	SP, SP, #8
0x250A	0x4770    BX	LR
; end of _showText
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x2054	0xB086    SUB	SP, SP, #24
0x2056	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x205A	0xF6400014  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x205E	0xF2C40002  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x2062	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x2066	0xEA4F3141  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x206A	0x4A85    LDR	R2, [PC, #532]
0x206C	0xB289    UXTH	R1, R1
0x206E	0xF7FEFFA1  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x2072	0xF6404014  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x2076	0xF2C40002  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x207A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x207E	0xEA4F11C1  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x2082	0x4A7F    LDR	R2, [PC, #508]
0x2084	0xB289    UXTH	R1, R1
0x2086	0xF7FEFF95  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x208A	0xF2400014  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x208E	0xF2C40002  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x2092	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x2096	0xEA4F0141  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x209A	0x4A79    LDR	R2, [PC, #484]
0x209C	0xB289    UXTH	R1, R1
0x209E	0xF7FEFF89  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x20A2	0xF2400014  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x20A6	0xF2C40002  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x20AA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x20AE	0xEA4F0101  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x20B2	0x4A73    LDR	R2, [PC, #460]
0x20B4	0xB289    UXTH	R1, R1
0x20B6	0xF7FEFF7D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x20BA	0xF2404014  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x20BE	0xF2C40002  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x20C2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x20C6	0xEA4F2181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x20CA	0x4A6D    LDR	R2, [PC, #436]
0x20CC	0xB289    UXTH	R1, R1
0x20CE	0xF7FEFF71  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x20D2	0xF2404014  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x20D6	0xF2C40002  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x20DA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x20DE	0xEA4F21C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x20E2	0x4A67    LDR	R2, [PC, #412]
0x20E4	0xB289    UXTH	R1, R1
0x20E6	0xF7FEFF65  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x20EA	0x2100    MOVS	R1, #0
0x20EC	0xB249    SXTB	R1, R1
0x20EE	0x4865    LDR	R0, [PC, #404]
0x20F0	0x9005    STR	R0, [SP, #20]
0x20F2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x20F4	0x4864    LDR	R0, [PC, #400]
0x20F6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x20F8	0x4864    LDR	R0, [PC, #400]
0x20FA	0x9004    STR	R0, [SP, #16]
0x20FC	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x20FE	0x4864    LDR	R0, [PC, #400]
0x2100	0x9003    STR	R0, [SP, #12]
0x2102	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x2104	0x4863    LDR	R0, [PC, #396]
0x2106	0x9002    STR	R0, [SP, #8]
0x2108	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x210A	0x4863    LDR	R0, [PC, #396]
0x210C	0x9001    STR	R0, [SP, #4]
0x210E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x2110	0xF7FEFCDA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x2114	0xF7FEFCD8  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x2118	0xF7FEFCD6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x211C	0x2101    MOVS	R1, #1
0x211E	0xB249    SXTB	R1, R1
0x2120	0x485C    LDR	R0, [PC, #368]
0x2122	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x2124	0x9801    LDR	R0, [SP, #4]
0x2126	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x2128	0x9805    LDR	R0, [SP, #20]
0x212A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x212C	0xF7FEFF00  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x2130	0x2100    MOVS	R1, #0
0x2132	0xB249    SXTB	R1, R1
0x2134	0x4853    LDR	R0, [PC, #332]
0x2136	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x2138	0xF7FEFCC6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x213C	0x2101    MOVS	R1, #1
0x213E	0xB249    SXTB	R1, R1
0x2140	0x4850    LDR	R0, [PC, #320]
0x2142	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x2144	0xF7FEFEF4  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x2148	0x2100    MOVS	R1, #0
0x214A	0xB249    SXTB	R1, R1
0x214C	0x484D    LDR	R0, [PC, #308]
0x214E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x2150	0xF7FEFCBA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x2154	0x2101    MOVS	R1, #1
0x2156	0xB249    SXTB	R1, R1
0x2158	0x484A    LDR	R0, [PC, #296]
0x215A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x215C	0xF7FEFEE8  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x2160	0x2100    MOVS	R1, #0
0x2162	0xB249    SXTB	R1, R1
0x2164	0x4847    LDR	R0, [PC, #284]
0x2166	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x2168	0xF7FEFCAE  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x216C	0x2100    MOVS	R1, #0
0x216E	0xB249    SXTB	R1, R1
0x2170	0x4849    LDR	R0, [PC, #292]
0x2172	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x2174	0x2101    MOVS	R1, #1
0x2176	0xB249    SXTB	R1, R1
0x2178	0x9805    LDR	R0, [SP, #20]
0x217A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x217C	0xF7FEFED8  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x2180	0x2100    MOVS	R1, #0
0x2182	0xB249    SXTB	R1, R1
0x2184	0x483F    LDR	R0, [PC, #252]
0x2186	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x2188	0xF7FEFC9E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x218C	0x2101    MOVS	R1, #1
0x218E	0xB249    SXTB	R1, R1
0x2190	0x483C    LDR	R0, [PC, #240]
0x2192	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x2194	0xF7FEFECC  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x2198	0x2100    MOVS	R1, #0
0x219A	0xB249    SXTB	R1, R1
0x219C	0x4839    LDR	R0, [PC, #228]
0x219E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x21A0	0x9802    LDR	R0, [SP, #8]
0x21A2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x21A4	0x2101    MOVS	R1, #1
0x21A6	0xB249    SXTB	R1, R1
0x21A8	0x9804    LDR	R0, [SP, #16]
0x21AA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x21AC	0x9805    LDR	R0, [SP, #20]
0x21AE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x21B0	0xF7FEFEBE  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x21B4	0x2100    MOVS	R1, #0
0x21B6	0xB249    SXTB	R1, R1
0x21B8	0x4832    LDR	R0, [PC, #200]
0x21BA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x21BC	0xF7FEFC84  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x21C0	0x2100    MOVS	R1, #0
0x21C2	0xB249    SXTB	R1, R1
0x21C4	0x4831    LDR	R0, [PC, #196]
0x21C6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x21C8	0x2101    MOVS	R1, #1
0x21CA	0xB249    SXTB	R1, R1
0x21CC	0x9801    LDR	R0, [SP, #4]
0x21CE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x21D0	0x9805    LDR	R0, [SP, #20]
0x21D2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x21D4	0xF7FEFEAC  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x21D8	0x2100    MOVS	R1, #0
0x21DA	0xB249    SXTB	R1, R1
0x21DC	0x4829    LDR	R0, [PC, #164]
0x21DE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x21E0	0x9801    LDR	R0, [SP, #4]
0x21E2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x21E4	0x2101    MOVS	R1, #1
0x21E6	0xB249    SXTB	R1, R1
0x21E8	0x9805    LDR	R0, [SP, #20]
0x21EA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x21EC	0xF7FEFEA0  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x21F0	0x2100    MOVS	R1, #0
0x21F2	0xB249    SXTB	R1, R1
0x21F4	0x4823    LDR	R0, [PC, #140]
0x21F6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x21F8	0xF7FEFC66  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x21FC	0x2101    MOVS	R1, #1
0x21FE	0xB249    SXTB	R1, R1
0x2200	0x4820    LDR	R0, [PC, #128]
0x2202	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x2204	0xF7FEFE94  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x2208	0x2100    MOVS	R1, #0
0x220A	0xB249    SXTB	R1, R1
0x220C	0x481D    LDR	R0, [PC, #116]
0x220E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x2210	0x2101    MOVS	R1, #1
0x2212	0xB249    SXTB	R1, R1
0x2214	0x9801    LDR	R0, [SP, #4]
0x2216	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x2218	0x9805    LDR	R0, [SP, #20]
0x221A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x221C	0xF7FEFE88  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x2220	0x2100    MOVS	R1, #0
0x2222	0xB249    SXTB	R1, R1
0x2224	0x4817    LDR	R0, [PC, #92]
0x2226	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x2228	0xF7FEFC4E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x222C	0x2100    MOVS	R1, #0
0x222E	0xB249    SXTB	R1, R1
0x2230	0x4819    LDR	R0, [PC, #100]
0x2232	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x2234	0x2101    MOVS	R1, #1
0x2236	0xB249    SXTB	R1, R1
0x2238	0x9805    LDR	R0, [SP, #20]
0x223A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x223C	0xF7FEFE78  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x2240	0x2100    MOVS	R1, #0
0x2242	0xB249    SXTB	R1, R1
0x2244	0x480F    LDR	R0, [PC, #60]
0x2246	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x2248	0x2101    MOVS	R1, #1
0x224A	0xB249    SXTB	R1, R1
0x224C	0x9804    LDR	R0, [SP, #16]
0x224E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x2250	0x9803    LDR	R0, [SP, #12]
0x2252	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x2254	0x9802    LDR	R0, [SP, #8]
0x2256	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x2258	0x9801    LDR	R0, [SP, #4]
0x225A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x225C	0x9805    LDR	R0, [SP, #20]
0x225E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x2260	0xF7FEFE66  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x2264	0x2100    MOVS	R1, #0
0x2266	0xB249    SXTB	R1, R1
0x2268	0x4806    LDR	R0, [PC, #24]
0x226A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x226C	0xF7FEFC2C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x2270	0x2101    MOVS	R1, #1
0x2272	0xB249    SXTB	R1, R1
0x2274	0x4809    LDR	R0, [PC, #36]
0x2276	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x2278	0xF8DDE000  LDR	LR, [SP, #0]
0x227C	0xB006    ADD	SP, SP, #24
0x227E	0x4770    BX	LR
0x2280	0x00140008  	#524308
0x2284	0x02B44241  	LCD_EN+0
0x2288	0x829C4241  	LCD_RS+0
0x228C	0x82AC4240  	LCD_D7+0
0x2290	0x82A84240  	LCD_D6+0
0x2294	0x02804240  	LCD_D5+0
0x2298	0x02844240  	LCD_D4+0
0x229C	0x54602200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0AC8	0xF645375E  MOVW	R7, #23390
0x0ACC	0xF2C00703  MOVT	R7, #3
L_Delay_5500us12:
0x0AD0	0x1E7F    SUBS	R7, R7, #1
0x0AD2	0xD1FD    BNE	L_Delay_5500us12
0x0AD4	0xBF00    NOP
0x0AD6	0xBF00    NOP
0x0AD8	0xBF00    NOP
0x0ADA	0xBF00    NOP
0x0ADC	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x0ADE	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0F30	0xF2400726  MOVW	R7, #38
0x0F34	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0F38	0x1E7F    SUBS	R7, R7, #1
0x0F3A	0xD1FD    BNE	L_Delay_1us0
0x0F3C	0xBF00    NOP
0x0F3E	0xBF00    NOP
0x0F40	0xBF00    NOP
0x0F42	0xBF00    NOP
0x0F44	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0F46	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x13C0	0xB088    SUB	SP, SP, #32
0x13C2	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x13C6	0xF3C012C0  UBFX	R2, R0, #7, #1
0x13CA	0x4929    LDR	R1, [PC, #164]
0x13CC	0x9107    STR	R1, [SP, #28]
0x13CE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x13D0	0xF3C01280  UBFX	R2, R0, #6, #1
0x13D4	0x4927    LDR	R1, [PC, #156]
0x13D6	0x9106    STR	R1, [SP, #24]
0x13D8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x13DA	0xF3C01240  UBFX	R2, R0, #5, #1
0x13DE	0x4926    LDR	R1, [PC, #152]
0x13E0	0x9105    STR	R1, [SP, #20]
0x13E2	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x13E4	0xF3C01200  UBFX	R2, R0, #4, #1
0x13E8	0x4924    LDR	R1, [PC, #144]
0x13EA	0x9104    STR	R1, [SP, #16]
0x13EC	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x13EE	0x4A24    LDR	R2, [PC, #144]
0x13F0	0x9203    STR	R2, [SP, #12]
0x13F2	0x6811    LDR	R1, [R2, #0]
0x13F4	0xF0810201  EOR	R2, R1, #1
0x13F8	0x4922    LDR	R1, [PC, #136]
0x13FA	0x9102    STR	R1, [SP, #8]
0x13FC	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x13FE	0x2201    MOVS	R2, #1
0x1400	0xB252    SXTB	R2, R2
0x1402	0x4921    LDR	R1, [PC, #132]
0x1404	0x9101    STR	R1, [SP, #4]
0x1406	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x1408	0xF7FFFD92  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x140C	0x2200    MOVS	R2, #0
0x140E	0xB252    SXTB	R2, R2
0x1410	0x491D    LDR	R1, [PC, #116]
0x1412	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x1414	0xF3C002C0  UBFX	R2, R0, #3, #1
0x1418	0x9907    LDR	R1, [SP, #28]
0x141A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x141C	0xF3C00280  UBFX	R2, R0, #2, #1
0x1420	0x9906    LDR	R1, [SP, #24]
0x1422	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x1424	0xF3C00240  UBFX	R2, R0, #1, #1
0x1428	0x9905    LDR	R1, [SP, #20]
0x142A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x142C	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x1430	0x9904    LDR	R1, [SP, #16]
0x1432	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x1434	0x9903    LDR	R1, [SP, #12]
0x1436	0x460A    MOV	R2, R1
0x1438	0x6811    LDR	R1, [R2, #0]
0x143A	0xF0810201  EOR	R2, R1, #1
0x143E	0x9902    LDR	R1, [SP, #8]
0x1440	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x1442	0x2201    MOVS	R2, #1
0x1444	0xB252    SXTB	R2, R2
0x1446	0x9901    LDR	R1, [SP, #4]
0x1448	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x144A	0xF7FFFD71  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x144E	0x2200    MOVS	R2, #0
0x1450	0xB252    SXTB	R2, R2
0x1452	0x490D    LDR	R1, [PC, #52]
0x1454	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x1456	0x9903    LDR	R1, [SP, #12]
0x1458	0x460A    MOV	R2, R1
0x145A	0x6811    LDR	R1, [R2, #0]
0x145C	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x145E	0xF7FFFB33  BL	_Delay_5500us+0
0x1462	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x1464	0xF7FFFEC0  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x1468	0xF8DDE000  LDR	LR, [SP, #0]
0x146C	0xB008    ADD	SP, SP, #32
0x146E	0x4770    BX	LR
0x1470	0x82AC4240  	LCD_D7+0
0x1474	0x82A84240  	LCD_D6+0
0x1478	0x02804240  	LCD_D5+0
0x147C	0x02844240  	LCD_D4+0
0x1480	0x54602200  	__Lib_Lcd_cmd_status+0
0x1484	0x829C4241  	LCD_RS+0
0x1488	0x02B44241  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x11E8	0xF24077CE  MOVW	R7, #1998
0x11EC	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x11F0	0x1E7F    SUBS	R7, R7, #1
0x11F2	0xD1FD    BNE	L_Delay_50us6
0x11F4	0xBF00    NOP
0x11F6	0xBF00    NOP
0x11F8	0xBF00    NOP
0x11FA	0xBF00    NOP
0x11FC	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x11FE	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x134C	0xB081    SUB	SP, SP, #4
0x134E	0xF8CDE000  STR	LR, [SP, #0]
0x1352	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x1354	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x1356	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x1358	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x135A	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x135C	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x135E	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x1360	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x1362	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x1364	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x1366	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x1368	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x136A	0x2801    CMP	R0, #1
0x136C	0xD0F3    BEQ	L_Lcd_Out13
0x136E	0x2802    CMP	R0, #2
0x1370	0xD0F3    BEQ	L_Lcd_Out14
0x1372	0x2803    CMP	R0, #3
0x1374	0xD0F3    BEQ	L_Lcd_Out15
0x1376	0x2804    CMP	R0, #4
0x1378	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x137A	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x137C	0x1E4B    SUBS	R3, R1, #1
0x137E	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x1380	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x1382	0xB2D8    UXTB	R0, R3
0x1384	0xF000F81C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x1388	0x2400    MOVS	R4, #0
0x138A	0xB264    SXTB	R4, R4
0x138C	0x4B0B    LDR	R3, [PC, #44]
0x138E	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x1390	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x1392	0x462C    MOV	R4, R5
0x1394	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x1396	0x1963    ADDS	R3, R4, R5
0x1398	0x781B    LDRB	R3, [R3, #0]
0x139A	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x139C	0x1963    ADDS	R3, R4, R5
0x139E	0x781B    LDRB	R3, [R3, #0]
0x13A0	0xB2D8    UXTB	R0, R3
0x13A2	0xF7FFFD49  BL	_Lcd_Chr_CP+0
0x13A6	0x1C6D    ADDS	R5, R5, #1
0x13A8	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x13AA	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x13AC	0x2401    MOVS	R4, #1
0x13AE	0xB264    SXTB	R4, R4
0x13B0	0x4B02    LDR	R3, [PC, #8]
0x13B2	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x13B4	0xF8DDE000  LDR	LR, [SP, #0]
0x13B8	0xB001    ADD	SP, SP, #4
0x13BA	0x4770    BX	LR
0x13BC	0x54602200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x0E38	0xB081    SUB	SP, SP, #4
0x0E3A	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x0E3E	0x2200    MOVS	R2, #0
0x0E40	0xB252    SXTB	R2, R2
0x0E42	0x4906    LDR	R1, [PC, #24]
0x0E44	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x0E46	0xF000FABB  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x0E4A	0x2201    MOVS	R2, #1
0x0E4C	0xB252    SXTB	R2, R2
0x0E4E	0x4903    LDR	R1, [PC, #12]
0x0E50	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x0E52	0xF8DDE000  LDR	LR, [SP, #0]
0x0E56	0xB001    ADD	SP, SP, #4
0x0E58	0x4770    BX	LR
0x0E5A	0xBF00    NOP
0x0E5C	0x54602200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_checkSMS:
;uart.c, 158 :: 		void checkSMS(){
0x2BBC	0xB081    SUB	SP, SP, #4
0x2BBE	0xF8CDE000  STR	LR, [SP, #0]
;uart.c, 159 :: 		USART2_Send_Text("AT+CMGL=\"REC UNREAD\"\r\n");
0x2BC2	0x480A    LDR	R0, [PC, #40]
0x2BC4	0xF7FFF82C  BL	_USART2_Send_Text+0
;uart.c, 160 :: 		my_Delay_ms(_TIMER_UART);
0x2BC8	0xF64030B8  MOVW	R0, #3000
0x2BCC	0xF7FEFF9A  BL	_my_Delay_ms+0
;uart.c, 161 :: 		receive_SMS();
0x2BD0	0xF7FEFC5C  BL	_receive_SMS+0
;uart.c, 162 :: 		while(receivedFlag==1)
L_checkSMS27:
0x2BD4	0x4806    LDR	R0, [PC, #24]
0x2BD6	0x7800    LDRB	R0, [R0, #0]
0x2BD8	0x2801    CMP	R0, #1
0x2BDA	0xD102    BNE	L_checkSMS28
;uart.c, 163 :: 		receive_SMS();
0x2BDC	0xF7FEFC56  BL	_receive_SMS+0
0x2BE0	0xE7F8    B	L_checkSMS27
L_checkSMS28:
;uart.c, 165 :: 		}
L_end_checkSMS:
0x2BE2	0xF8DDE000  LDR	LR, [SP, #0]
0x2BE6	0xB001    ADD	SP, SP, #4
0x2BE8	0x4770    BX	LR
0x2BEA	0xBF00    NOP
0x2BEC	0x013B2000  	?lstr5_uart+0
0x2BF0	0x01522000  	_receivedFlag+0
; end of _checkSMS
_receive_SMS:
;uart.c, 103 :: 		void receive_SMS()
0x148C	0xB097    SUB	SP, SP, #92
0x148E	0xF8CDE000  STR	LR, [SP, #0]
;uart.c, 105 :: 		USART2_Receive();
0x1492	0xF7FFFC39  BL	_USART2_Receive+0
;uart.c, 107 :: 		if(receivedFlag==1 && receivedTxt[0]=='+' && receivedTxt[1]=='C' &&   receivedTxt[2]=='M' && receivedTxt[3]=='G' && receivedTxt[4]=='L' && receivedTxt[5]==':')
0x1496	0x4867    LDR	R0, [PC, #412]
0x1498	0x7800    LDRB	R0, [R0, #0]
0x149A	0x2801    CMP	R0, #1
0x149C	0xF04080C6  BNE	L__receive_SMS112
0x14A0	0x4865    LDR	R0, [PC, #404]
0x14A2	0x7800    LDRB	R0, [R0, #0]
0x14A4	0x282B    CMP	R0, #43
0x14A6	0xF04080C1  BNE	L__receive_SMS111
0x14AA	0x4864    LDR	R0, [PC, #400]
0x14AC	0x7800    LDRB	R0, [R0, #0]
0x14AE	0x2843    CMP	R0, #67
0x14B0	0xF04080BC  BNE	L__receive_SMS110
0x14B4	0x4862    LDR	R0, [PC, #392]
0x14B6	0x7800    LDRB	R0, [R0, #0]
0x14B8	0x284D    CMP	R0, #77
0x14BA	0xF04080B7  BNE	L__receive_SMS109
0x14BE	0x4861    LDR	R0, [PC, #388]
0x14C0	0x7800    LDRB	R0, [R0, #0]
0x14C2	0x2847    CMP	R0, #71
0x14C4	0xF04080B2  BNE	L__receive_SMS108
0x14C8	0x485F    LDR	R0, [PC, #380]
0x14CA	0x7800    LDRB	R0, [R0, #0]
0x14CC	0x284C    CMP	R0, #76
0x14CE	0xF04080AD  BNE	L__receive_SMS107
0x14D2	0x485E    LDR	R0, [PC, #376]
0x14D4	0x7800    LDRB	R0, [R0, #0]
0x14D6	0x283A    CMP	R0, #58
0x14D8	0xF04080A8  BNE	L__receive_SMS106
L__receive_SMS99:
;uart.c, 109 :: 		int pos=0;
;uart.c, 110 :: 		int numQuote=0;
; numQuote start address is: 16 (R4)
0x14DC	0xF2400400  MOVW	R4, #0
0x14E0	0xB224    SXTH	R4, R4
;uart.c, 112 :: 		int posNum=0;
; posNum start address is: 12 (R3)
0x14E2	0xF2400300  MOVW	R3, #0
0x14E6	0xB21B    SXTH	R3, R3
;uart.c, 115 :: 		pos = 6;
; pos start address is: 8 (R2)
0x14E8	0x2206    MOVS	R2, #6
0x14EA	0xB212    SXTH	R2, R2
; numQuote end address is: 16 (R4)
; posNum end address is: 12 (R3)
; pos end address is: 8 (R2)
;uart.c, 116 :: 		while(receivedTxt[pos] != ','){
L_receive_SMS15:
; pos start address is: 8 (R2)
; posNum start address is: 12 (R3)
; numQuote start address is: 16 (R4)
0x14EC	0x4852    LDR	R0, [PC, #328]
0x14EE	0x1880    ADDS	R0, R0, R2
0x14F0	0x7800    LDRB	R0, [R0, #0]
0x14F2	0x282C    CMP	R0, #44
0x14F4	0xD00A    BEQ	L_receive_SMS16
;uart.c, 117 :: 		tt[pos-6] = receivedTxt[pos];
0x14F6	0x1F91    SUBS	R1, R2, #6
0x14F8	0xB209    SXTH	R1, R1
0x14FA	0xA807    ADD	R0, SP, #28
0x14FC	0x1841    ADDS	R1, R0, R1
0x14FE	0x484E    LDR	R0, [PC, #312]
0x1500	0x1880    ADDS	R0, R0, R2
0x1502	0x7800    LDRB	R0, [R0, #0]
0x1504	0x7008    STRB	R0, [R1, #0]
;uart.c, 118 :: 		pos++;
0x1506	0x1C52    ADDS	R2, R2, #1
0x1508	0xB212    SXTH	R2, R2
;uart.c, 119 :: 		}
0x150A	0xE7EF    B	L_receive_SMS15
L_receive_SMS16:
;uart.c, 120 :: 		tt[pos-6] = 0;
0x150C	0x1F91    SUBS	R1, R2, #6
0x150E	0xB209    SXTH	R1, R1
0x1510	0xA807    ADD	R0, SP, #28
0x1512	0x1841    ADDS	R1, R0, R1
0x1514	0x2000    MOVS	R0, #0
0x1516	0x7008    STRB	R0, [R1, #0]
; numQuote end address is: 16 (R4)
; posNum end address is: 12 (R3)
; pos end address is: 8 (R2)
0x1518	0xB219    SXTH	R1, R3
0x151A	0xB223    SXTH	R3, R4
;uart.c, 121 :: 		while(numQuote<3)
L_receive_SMS17:
; numQuote start address is: 12 (R3)
; posNum start address is: 4 (R1)
; pos start address is: 8 (R2)
0x151C	0x2B03    CMP	R3, #3
0x151E	0xDA0A    BGE	L_receive_SMS18
;uart.c, 123 :: 		if(receivedTxt[pos]=='"')
0x1520	0x4845    LDR	R0, [PC, #276]
0x1522	0x1880    ADDS	R0, R0, R2
0x1524	0x7800    LDRB	R0, [R0, #0]
0x1526	0x2822    CMP	R0, #34
0x1528	0xD102    BNE	L__receive_SMS113
;uart.c, 124 :: 		numQuote++;
0x152A	0x1C5B    ADDS	R3, R3, #1
0x152C	0xB21B    SXTH	R3, R3
; numQuote end address is: 12 (R3)
0x152E	0xE7FF    B	L_receive_SMS19
L__receive_SMS113:
;uart.c, 123 :: 		if(receivedTxt[pos]=='"')
;uart.c, 124 :: 		numQuote++;
L_receive_SMS19:
;uart.c, 125 :: 		pos++;
; numQuote start address is: 12 (R3)
0x1530	0x1C52    ADDS	R2, R2, #1
0x1532	0xB212    SXTH	R2, R2
;uart.c, 126 :: 		}
; numQuote end address is: 12 (R3)
0x1534	0xE7F2    B	L_receive_SMS17
L_receive_SMS18:
;uart.c, 127 :: 		while(receivedTxt[pos]!='"')
0x1536	0xB20B    SXTH	R3, R1
; pos end address is: 8 (R2)
L_receive_SMS20:
; posNum end address is: 4 (R1)
; pos start address is: 8 (R2)
; posNum start address is: 12 (R3)
0x1538	0x483F    LDR	R0, [PC, #252]
0x153A	0x1880    ADDS	R0, R0, R2
0x153C	0x7800    LDRB	R0, [R0, #0]
0x153E	0x2822    CMP	R0, #34
0x1540	0xD00A    BEQ	L_receive_SMS21
;uart.c, 129 :: 		number[posNum]=receivedTxt[pos];
0x1542	0xA802    ADD	R0, SP, #8
0x1544	0x18C1    ADDS	R1, R0, R3
0x1546	0x483C    LDR	R0, [PC, #240]
0x1548	0x1880    ADDS	R0, R0, R2
0x154A	0x7800    LDRB	R0, [R0, #0]
0x154C	0x7008    STRB	R0, [R1, #0]
;uart.c, 130 :: 		posNum++;
0x154E	0x1C5B    ADDS	R3, R3, #1
0x1550	0xB21B    SXTH	R3, R3
;uart.c, 131 :: 		pos++;
0x1552	0x1C52    ADDS	R2, R2, #1
0x1554	0xB212    SXTH	R2, R2
;uart.c, 132 :: 		}
; pos end address is: 8 (R2)
0x1556	0xE7EF    B	L_receive_SMS20
L_receive_SMS21:
;uart.c, 135 :: 		number[posNum]=0;
0x1558	0xA802    ADD	R0, SP, #8
0x155A	0x18C1    ADDS	R1, R0, R3
; posNum end address is: 12 (R3)
0x155C	0x2000    MOVS	R0, #0
0x155E	0x7008    STRB	R0, [R1, #0]
;uart.c, 136 :: 		USART2_Receive();
0x1560	0xF7FFFBD2  BL	_USART2_Receive+0
;uart.c, 137 :: 		showText(receivedTxt);
0x1564	0x4834    LDR	R0, [PC, #208]
0x1566	0xF000FFB9  BL	_showText+0
;uart.c, 138 :: 		if(receivedFlag==1 && receivedTxt[0]=='p' && receivedTxt[1]=='r' && receivedTxt[2]=='e' && receivedTxt[3]=='c' && receivedTxt[4]==':')
0x156A	0x4832    LDR	R0, [PC, #200]
0x156C	0x7800    LDRB	R0, [R0, #0]
0x156E	0x2801    CMP	R0, #1
0x1570	0xD138    BNE	L__receive_SMS105
0x1572	0x4831    LDR	R0, [PC, #196]
0x1574	0x7800    LDRB	R0, [R0, #0]
0x1576	0x2870    CMP	R0, #112
0x1578	0xD134    BNE	L__receive_SMS104
0x157A	0x4830    LDR	R0, [PC, #192]
0x157C	0x7800    LDRB	R0, [R0, #0]
0x157E	0x2872    CMP	R0, #114
0x1580	0xD130    BNE	L__receive_SMS103
0x1582	0x482F    LDR	R0, [PC, #188]
0x1584	0x7800    LDRB	R0, [R0, #0]
0x1586	0x2865    CMP	R0, #101
0x1588	0xD12C    BNE	L__receive_SMS102
0x158A	0x482E    LDR	R0, [PC, #184]
0x158C	0x7800    LDRB	R0, [R0, #0]
0x158E	0x2863    CMP	R0, #99
0x1590	0xD128    BNE	L__receive_SMS101
0x1592	0x482D    LDR	R0, [PC, #180]
0x1594	0x7800    LDRB	R0, [R0, #0]
0x1596	0x283A    CMP	R0, #58
0x1598	0xD124    BNE	L__receive_SMS100
L__receive_SMS98:
;uart.c, 140 :: 		int val=0;
; val start address is: 12 (R3)
0x159A	0xF2400300  MOVW	R3, #0
0x159E	0xB21B    SXTH	R3, R3
;uart.c, 141 :: 		int p=5;
; p start address is: 8 (R2)
0x15A0	0xF2400205  MOVW	R2, #5
0x15A4	0xB212    SXTH	R2, R2
; val end address is: 12 (R3)
; p end address is: 8 (R2)
;uart.c, 142 :: 		while(receivedTxt[p]!='\r')
L_receive_SMS25:
; p start address is: 8 (R2)
; val start address is: 12 (R3)
0x15A6	0x4824    LDR	R0, [PC, #144]
0x15A8	0x1880    ADDS	R0, R0, R2
0x15AA	0x7800    LDRB	R0, [R0, #0]
0x15AC	0x280D    CMP	R0, #13
0x15AE	0xD00E    BEQ	L_receive_SMS26
;uart.c, 143 :: 		val=val*10+receivedTxt[p++]-'0';
0x15B0	0x200A    MOVS	R0, #10
0x15B2	0xB200    SXTH	R0, R0
0x15B4	0xFB03F100  MUL	R1, R3, R0
0x15B8	0xB209    SXTH	R1, R1
; val end address is: 12 (R3)
0x15BA	0x481F    LDR	R0, [PC, #124]
0x15BC	0x1880    ADDS	R0, R0, R2
0x15BE	0x7800    LDRB	R0, [R0, #0]
0x15C0	0x1808    ADDS	R0, R1, R0
0x15C2	0xB200    SXTH	R0, R0
0x15C4	0x3830    SUBS	R0, #48
; val start address is: 12 (R3)
0x15C6	0xB203    SXTH	R3, R0
0x15C8	0x1C52    ADDS	R2, R2, #1
0x15CA	0xB212    SXTH	R2, R2
; p end address is: 8 (R2)
0x15CC	0xE7EB    B	L_receive_SMS25
L_receive_SMS26:
;uart.c, 144 :: 		setPrecision(val);
0x15CE	0xF8AD3004  STRH	R3, [SP, #4]
0x15D2	0xB2D8    UXTB	R0, R3
0x15D4	0xF7FFFB92  BL	_setPrecision+0
0x15D8	0xF9BD3004  LDRSH	R3, [SP, #4]
;uart.c, 145 :: 		sendSMS(number, val);
0x15DC	0xA802    ADD	R0, SP, #8
0x15DE	0xB219    SXTH	R1, R3
; val end address is: 12 (R3)
0x15E0	0xF7FFFAD6  BL	_sendSMS+0
;uart.c, 138 :: 		if(receivedFlag==1 && receivedTxt[0]=='p' && receivedTxt[1]=='r' && receivedTxt[2]=='e' && receivedTxt[3]=='c' && receivedTxt[4]==':')
L__receive_SMS105:
L__receive_SMS104:
L__receive_SMS103:
L__receive_SMS102:
L__receive_SMS101:
L__receive_SMS100:
;uart.c, 148 :: 		strcpy(bufff, "AT+CMGD=");
0x15E4	0x491A    LDR	R1, [PC, #104]
0x15E6	0xF10D0022  ADD	R0, SP, #34
0x15EA	0xF7FFFBD9  BL	_strcpy+0
;uart.c, 149 :: 		strcpy(bufff+8, tt);
0x15EE	0xA907    ADD	R1, SP, #28
0x15F0	0xF10D0022  ADD	R0, SP, #34
0x15F4	0x3008    ADDS	R0, #8
0x15F6	0xF7FFFBD3  BL	_strcpy+0
;uart.c, 150 :: 		strcpy(bufff+8+strlen(tt),",0\r\n");
0x15FA	0x4816    LDR	R0, [PC, #88]
0x15FC	0x9016    STR	R0, [SP, #88]
0x15FE	0xF10D0022  ADD	R0, SP, #34
0x1602	0x3008    ADDS	R0, #8
0x1604	0x9015    STR	R0, [SP, #84]
0x1606	0xA807    ADD	R0, SP, #28
0x1608	0xF7FFFC2A  BL	_strlen+0
0x160C	0x9915    LDR	R1, [SP, #84]
0x160E	0x1809    ADDS	R1, R1, R0
0x1610	0x9816    LDR	R0, [SP, #88]
0x1612	0x9101    STR	R1, [SP, #4]
0x1614	0x4601    MOV	R1, R0
0x1616	0x9801    LDR	R0, [SP, #4]
0x1618	0xF7FFFBC2  BL	_strcpy+0
;uart.c, 151 :: 		USART2_Send_Text(bufff);
0x161C	0xF10D0022  ADD	R0, SP, #34
0x1620	0xF000FAFE  BL	_USART2_Send_Text+0
;uart.c, 153 :: 		my_Delay_ms(5000);
0x1624	0xF2413088  MOVW	R0, #5000
0x1628	0xF000FA6C  BL	_my_Delay_ms+0
;uart.c, 107 :: 		if(receivedFlag==1 && receivedTxt[0]=='+' && receivedTxt[1]=='C' &&   receivedTxt[2]=='M' && receivedTxt[3]=='G' && receivedTxt[4]=='L' && receivedTxt[5]==':')
L__receive_SMS112:
L__receive_SMS111:
L__receive_SMS110:
L__receive_SMS109:
L__receive_SMS108:
L__receive_SMS107:
L__receive_SMS106:
;uart.c, 156 :: 		}
L_end_receive_SMS:
0x162C	0xF8DDE000  LDR	LR, [SP, #0]
0x1630	0xB017    ADD	SP, SP, #92
0x1632	0x4770    BX	LR
0x1634	0x01522000  	_receivedFlag+0
0x1638	0x0ABD2000  	_receivedTxt+0
0x163C	0x0ABE2000  	_receivedTxt+1
0x1640	0x0ABF2000  	_receivedTxt+2
0x1644	0x0AC02000  	_receivedTxt+3
0x1648	0x0AC12000  	_receivedTxt+4
0x164C	0x0AC22000  	_receivedTxt+5
0x1650	0x025D2000  	?lstr3_uart+0
0x1654	0x02662000  	?lstr4_uart+0
; end of _receive_SMS
_USART2_Receive:
;uart.c, 78 :: 		void USART2_Receive()
;uart.c, 81 :: 		if(receiveUART.msgCount>0)
0x0D08	0x4820    LDR	R0, [PC, #128]
0x0D0A	0x8800    LDRH	R0, [R0, #0]
0x0D0C	0x2800    CMP	R0, #0
0x0D0E	0xD938    BLS	L_USART2_Receive6
;uart.c, 83 :: 		current=0;
; current start address is: 12 (R3)
0x0D10	0x2300    MOVS	R3, #0
;uart.c, 84 :: 		receiveUART.msgCount--;
0x0D12	0x481E    LDR	R0, [PC, #120]
0x0D14	0x8800    LDRH	R0, [R0, #0]
0x0D16	0x1E41    SUBS	R1, R0, #1
0x0D18	0x481C    LDR	R0, [PC, #112]
0x0D1A	0x8001    STRH	R1, [R0, #0]
; current end address is: 12 (R3)
;uart.c, 85 :: 		while(receiveUART.buffer[receiveUART.bufferPointerRead]!=0x0A)
L_USART2_Receive7:
; current start address is: 12 (R3)
0x0D1C	0x481C    LDR	R0, [PC, #112]
0x0D1E	0x8801    LDRH	R1, [R0, #0]
0x0D20	0x481C    LDR	R0, [PC, #112]
0x0D22	0x1840    ADDS	R0, R0, R1
0x0D24	0x7800    LDRB	R0, [R0, #0]
0x0D26	0x280A    CMP	R0, #10
0x0D28	0xD016    BEQ	L_USART2_Receive8
;uart.c, 87 :: 		receivedTxt[current]=receiveUART.buffer[receiveUART.bufferPointerRead++];
0x0D2A	0x481B    LDR	R0, [PC, #108]
0x0D2C	0x18C2    ADDS	R2, R0, R3
0x0D2E	0x4818    LDR	R0, [PC, #96]
0x0D30	0x8801    LDRH	R1, [R0, #0]
0x0D32	0x4818    LDR	R0, [PC, #96]
0x0D34	0x1840    ADDS	R0, R0, R1
0x0D36	0x7800    LDRB	R0, [R0, #0]
0x0D38	0x7010    STRB	R0, [R2, #0]
0x0D3A	0x4815    LDR	R0, [PC, #84]
0x0D3C	0x8800    LDRH	R0, [R0, #0]
0x0D3E	0x1C41    ADDS	R1, R0, #1
0x0D40	0x4813    LDR	R0, [PC, #76]
0x0D42	0x8001    STRH	R1, [R0, #0]
;uart.c, 88 :: 		current++;
0x0D44	0x1C5B    ADDS	R3, R3, #1
;uart.c, 89 :: 		if(receiveUART.bufferPointerRead==1000)
0x0D46	0x4812    LDR	R0, [PC, #72]
0x0D48	0x8800    LDRH	R0, [R0, #0]
0x0D4A	0xF5B07F7A  CMP	R0, #1000
0x0D4E	0xD102    BNE	L_USART2_Receive9
;uart.c, 90 :: 		receiveUART.bufferPointerRead=0;
0x0D50	0x2100    MOVS	R1, #0
0x0D52	0x480F    LDR	R0, [PC, #60]
0x0D54	0x8001    STRH	R1, [R0, #0]
L_USART2_Receive9:
;uart.c, 91 :: 		}
0x0D56	0xE7E1    B	L_USART2_Receive7
L_USART2_Receive8:
;uart.c, 92 :: 		receiveUART.bufferPointerRead++;
0x0D58	0x480D    LDR	R0, [PC, #52]
0x0D5A	0x8800    LDRH	R0, [R0, #0]
0x0D5C	0x1C41    ADDS	R1, R0, #1
0x0D5E	0x480C    LDR	R0, [PC, #48]
0x0D60	0x8001    STRH	R1, [R0, #0]
;uart.c, 93 :: 		if(receiveUART.bufferPointerRead==1000)
0x0D62	0x480B    LDR	R0, [PC, #44]
0x0D64	0x8800    LDRH	R0, [R0, #0]
0x0D66	0xF5B07F7A  CMP	R0, #1000
0x0D6A	0xD102    BNE	L_USART2_Receive10
;uart.c, 94 :: 		receiveUART.bufferPointerRead=0;
0x0D6C	0x2100    MOVS	R1, #0
0x0D6E	0x4808    LDR	R0, [PC, #32]
0x0D70	0x8001    STRH	R1, [R0, #0]
L_USART2_Receive10:
;uart.c, 95 :: 		receivedTxt[current]=0;
0x0D72	0x4809    LDR	R0, [PC, #36]
0x0D74	0x18C1    ADDS	R1, R0, R3
; current end address is: 12 (R3)
0x0D76	0x2000    MOVS	R0, #0
0x0D78	0x7008    STRB	R0, [R1, #0]
;uart.c, 96 :: 		receivedFlag=1;
0x0D7A	0x2101    MOVS	R1, #1
0x0D7C	0x4807    LDR	R0, [PC, #28]
0x0D7E	0x7001    STRB	R1, [R0, #0]
;uart.c, 97 :: 		}
0x0D80	0xE002    B	L_USART2_Receive11
L_USART2_Receive6:
;uart.c, 99 :: 		receivedFlag=0;
0x0D82	0x2100    MOVS	R1, #0
0x0D84	0x4805    LDR	R0, [PC, #20]
0x0D86	0x7001    STRB	R1, [R0, #0]
L_USART2_Receive11:
;uart.c, 100 :: 		}
L_end_USART2_Receive:
0x0D88	0x4770    BX	LR
0x0D8A	0xBF00    NOP
0x0D8C	0x02AE2000  	_receiveUART+2
0x0D90	0x02B22000  	_receiveUART+6
0x0D94	0x02B42000  	_receiveUART+8
0x0D98	0x0ABD2000  	_receivedTxt+0
0x0D9C	0x01522000  	_receivedFlag+0
; end of _USART2_Receive
_setPrecision:
;temperature.c, 168 :: 		void setPrecision(uint8_t precision_) {
; precision_ start address is: 0 (R0)
; precision_ end address is: 0 (R0)
; precision_ start address is: 0 (R0)
;temperature.c, 169 :: 		precision = precision_;
0x0CFC	0x4901    LDR	R1, [PC, #4]
0x0CFE	0x7008    STRB	R0, [R1, #0]
; precision_ end address is: 0 (R0)
;temperature.c, 170 :: 		}
L_end_setPrecision:
0x0D00	0x4770    BX	LR
0x0D02	0xBF00    NOP
0x0D04	0x003D2000  	temperature_precision+0
; end of _setPrecision
_sendSMS:
;uart.c, 206 :: 		void sendSMS(char* number, int val) {
; val start address is: 4 (R1)
; number start address is: 0 (R0)
0x0B90	0xB08F    SUB	SP, SP, #60
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
0x0B96	0x4605    MOV	R5, R0
0x0B98	0xB20E    SXTH	R6, R1
; val end address is: 4 (R1)
; number end address is: 0 (R0)
; number start address is: 20 (R5)
; val start address is: 24 (R6)
;uart.c, 207 :: 		int cz = 0x1A; // Ctrl + Z
; cz start address is: 28 (R7)
0x0B9A	0xF240071A  MOVW	R7, #26
0x0B9E	0xB23F    SXTH	R7, R7
;uart.c, 208 :: 		int pos=9;
; pos start address is: 32 (R8)
0x0BA0	0xF2400809  MOVW	R8, #9
0x0BA4	0xFA0FF888  SXTH	R8, R8
;uart.c, 209 :: 		int posNum=0;
; posNum start address is: 36 (R9)
0x0BA8	0xF2400900  MOVW	R9, #0
0x0BAC	0xFA0FF989  SXTH	R9, R9
;uart.c, 212 :: 		USART2_Send_Text("AT+CMGF=1\r\n");
0x0BB0	0x4A4C    LDR	R2, [PC, #304]
0x0BB2	0x4610    MOV	R0, R2
0x0BB4	0xF001F834  BL	_USART2_Send_Text+0
;uart.c, 213 :: 		Delay_ms(1000);
0x0BB8	0xF8AD7004  STRH	R7, [SP, #4]
0x0BBC	0xF64517FE  MOVW	R7, #23038
0x0BC0	0xF2C02762  MOVT	R7, #610
0x0BC4	0xBF00    NOP
0x0BC6	0xBF00    NOP
L_sendSMS39:
0x0BC8	0x1E7F    SUBS	R7, R7, #1
0x0BCA	0xD1FD    BNE	L_sendSMS39
0x0BCC	0xBF00    NOP
0x0BCE	0xBF00    NOP
0x0BD0	0xBF00    NOP
0x0BD2	0xF9BD7004  LDRSH	R7, [SP, #4]
;uart.c, 214 :: 		txtNum[0]='A';  txtNum[1]='T';   txtNum[2]='+';   txtNum[3]='C';   txtNum[4]='M';  txtNum[5]='G';   txtNum[6]='S';  txtNum[7]='=';  txtNum[8]='"';
0x0BD6	0xAC02    ADD	R4, SP, #8
0x0BD8	0x2241    MOVS	R2, #65
0x0BDA	0x7022    STRB	R2, [R4, #0]
0x0BDC	0x1C63    ADDS	R3, R4, #1
0x0BDE	0x2254    MOVS	R2, #84
0x0BE0	0x701A    STRB	R2, [R3, #0]
0x0BE2	0x1CA3    ADDS	R3, R4, #2
0x0BE4	0x222B    MOVS	R2, #43
0x0BE6	0x701A    STRB	R2, [R3, #0]
0x0BE8	0x1CE3    ADDS	R3, R4, #3
0x0BEA	0x2243    MOVS	R2, #67
0x0BEC	0x701A    STRB	R2, [R3, #0]
0x0BEE	0x1D23    ADDS	R3, R4, #4
0x0BF0	0x224D    MOVS	R2, #77
0x0BF2	0x701A    STRB	R2, [R3, #0]
0x0BF4	0x1D63    ADDS	R3, R4, #5
0x0BF6	0x2247    MOVS	R2, #71
0x0BF8	0x701A    STRB	R2, [R3, #0]
0x0BFA	0x1DA3    ADDS	R3, R4, #6
0x0BFC	0x2253    MOVS	R2, #83
0x0BFE	0x701A    STRB	R2, [R3, #0]
0x0C00	0x1DE3    ADDS	R3, R4, #7
0x0C02	0x223D    MOVS	R2, #61
0x0C04	0x701A    STRB	R2, [R3, #0]
0x0C06	0xF2040308  ADDW	R3, R4, #8
0x0C0A	0x2222    MOVS	R2, #34
0x0C0C	0x701A    STRB	R2, [R3, #0]
; number end address is: 20 (R5)
; cz end address is: 28 (R7)
; pos end address is: 32 (R8)
; posNum end address is: 36 (R9)
; val end address is: 24 (R6)
0x0C0E	0x4628    MOV	R0, R5
0x0C10	0xB23D    SXTH	R5, R7
0x0C12	0xFA0FF788  SXTH	R7, R8
0x0C16	0xFA0FF189  SXTH	R1, R9
;uart.c, 215 :: 		while(number[posNum]!=0)
L_sendSMS41:
; posNum start address is: 4 (R1)
; pos start address is: 28 (R7)
; cz start address is: 20 (R5)
; val start address is: 24 (R6)
; number start address is: 0 (R0)
0x0C1A	0x1842    ADDS	R2, R0, R1
0x0C1C	0x7812    LDRB	R2, [R2, #0]
0x0C1E	0xB14A    CBZ	R2, L_sendSMS42
;uart.c, 217 :: 		txtNum[pos]=number[posNum];
0x0C20	0xAA02    ADD	R2, SP, #8
0x0C22	0x19D3    ADDS	R3, R2, R7
0x0C24	0x1842    ADDS	R2, R0, R1
0x0C26	0x7812    LDRB	R2, [R2, #0]
0x0C28	0x701A    STRB	R2, [R3, #0]
;uart.c, 218 :: 		pos++;
0x0C2A	0x1C7F    ADDS	R7, R7, #1
0x0C2C	0xB23F    SXTH	R7, R7
;uart.c, 219 :: 		posNum++;
0x0C2E	0x1C49    ADDS	R1, R1, #1
0x0C30	0xB209    SXTH	R1, R1
;uart.c, 220 :: 		}
; number end address is: 0 (R0)
; posNum end address is: 4 (R1)
0x0C32	0xE7F2    B	L_sendSMS41
L_sendSMS42:
;uart.c, 221 :: 		txtNum[pos++]='"';
0x0C34	0xAC02    ADD	R4, SP, #8
0x0C36	0x19E3    ADDS	R3, R4, R7
0x0C38	0x2222    MOVS	R2, #34
0x0C3A	0x701A    STRB	R2, [R3, #0]
0x0C3C	0x1C7A    ADDS	R2, R7, #1
0x0C3E	0xB212    SXTH	R2, R2
; pos end address is: 28 (R7)
; pos start address is: 0 (R0)
0x0C40	0xB210    SXTH	R0, R2
;uart.c, 222 :: 		txtNum[pos++]='\r';
0x0C42	0x18A3    ADDS	R3, R4, R2
0x0C44	0x220D    MOVS	R2, #13
0x0C46	0x701A    STRB	R2, [R3, #0]
0x0C48	0x1C42    ADDS	R2, R0, #1
0x0C4A	0xB212    SXTH	R2, R2
0x0C4C	0xB210    SXTH	R0, R2
;uart.c, 223 :: 		txtNum[pos++]='\n';
0x0C4E	0x18A3    ADDS	R3, R4, R2
0x0C50	0x220A    MOVS	R2, #10
0x0C52	0x701A    STRB	R2, [R3, #0]
0x0C54	0x1C42    ADDS	R2, R0, #1
0x0C56	0xB212    SXTH	R2, R2
; pos end address is: 0 (R0)
;uart.c, 224 :: 		txtNum[pos++]=0;
0x0C58	0x18A3    ADDS	R3, R4, R2
0x0C5A	0x2200    MOVS	R2, #0
0x0C5C	0x701A    STRB	R2, [R3, #0]
;uart.c, 225 :: 		USART2_Send_Text(txtNum);
0x0C5E	0x4620    MOV	R0, R4
0x0C60	0xF000FFDE  BL	_USART2_Send_Text+0
;uart.c, 227 :: 		Delay_ms(1000);
0x0C64	0xF64517FE  MOVW	R7, #23038
0x0C68	0xF2C02762  MOVT	R7, #610
0x0C6C	0xBF00    NOP
0x0C6E	0xBF00    NOP
L_sendSMS43:
0x0C70	0x1E7F    SUBS	R7, R7, #1
0x0C72	0xD1FD    BNE	L_sendSMS43
0x0C74	0xBF00    NOP
0x0C76	0xBF00    NOP
0x0C78	0xBF00    NOP
;uart.c, 230 :: 		switch(val) {
0x0C7A	0xE018    B	L_sendSMS45
; val end address is: 24 (R6)
;uart.c, 231 :: 		case _DOUBLE_PRECISION:
L_sendSMS47:
;uart.c, 232 :: 		USART2_Send_Text("Promenjena preciznost na: 1/2 stepena");
0x0C7C	0x4A1A    LDR	R2, [PC, #104]
0x0C7E	0x4610    MOV	R0, R2
0x0C80	0xF000FFCE  BL	_USART2_Send_Text+0
;uart.c, 233 :: 		break;
0x0C84	0xE01C    B	L_sendSMS46
;uart.c, 234 :: 		case _FOUR__PRECISION:
L_sendSMS48:
;uart.c, 235 :: 		USART2_Send_Text("Promenjena preciznost na: 1/4 stepena");
0x0C86	0x4A19    LDR	R2, [PC, #100]
0x0C88	0x4610    MOV	R0, R2
0x0C8A	0xF000FFC9  BL	_USART2_Send_Text+0
;uart.c, 236 :: 		break;
0x0C8E	0xE017    B	L_sendSMS46
;uart.c, 237 :: 		case _EIGHT_PRECISION:
L_sendSMS49:
;uart.c, 238 :: 		USART2_Send_Text("Promenjena preciznost na: 1/8 stepena");
0x0C90	0x4A17    LDR	R2, [PC, #92]
0x0C92	0x4610    MOV	R0, R2
0x0C94	0xF000FFC4  BL	_USART2_Send_Text+0
;uart.c, 239 :: 		break;
0x0C98	0xE012    B	L_sendSMS46
;uart.c, 240 :: 		case _SIXTEEN_PRECISION:
L_sendSMS50:
;uart.c, 241 :: 		USART2_Send_Text("Promenjena preciznost na: 1/16 stepena");
0x0C9A	0x4A16    LDR	R2, [PC, #88]
0x0C9C	0x4610    MOV	R0, R2
0x0C9E	0xF000FFBF  BL	_USART2_Send_Text+0
;uart.c, 242 :: 		break;
0x0CA2	0xE00D    B	L_sendSMS46
;uart.c, 243 :: 		default:
L_sendSMS51:
;uart.c, 244 :: 		USART2_Send_Text("Greska: podesavanje nije moguce promeniti,\n postavljeno je podrazumevano podesavanje na 1/16 stepana");
0x0CA4	0x4A14    LDR	R2, [PC, #80]
0x0CA6	0x4610    MOV	R0, R2
0x0CA8	0xF000FFBA  BL	_USART2_Send_Text+0
;uart.c, 246 :: 		}
0x0CAC	0xE008    B	L_sendSMS46
L_sendSMS45:
; val start address is: 24 (R6)
0x0CAE	0x2E02    CMP	R6, #2
0x0CB0	0xD0E4    BEQ	L_sendSMS47
0x0CB2	0x2E04    CMP	R6, #4
0x0CB4	0xD0E7    BEQ	L_sendSMS48
0x0CB6	0x2E08    CMP	R6, #8
0x0CB8	0xD0EA    BEQ	L_sendSMS49
0x0CBA	0x2E10    CMP	R6, #16
0x0CBC	0xD0ED    BEQ	L_sendSMS50
; val end address is: 24 (R6)
0x0CBE	0xE7F1    B	L_sendSMS51
L_sendSMS46:
;uart.c, 251 :: 		USART2_Send(cz);
0x0CC0	0xB2E8    UXTB	R0, R5
; cz end address is: 20 (R5)
0x0CC2	0xF7FFFE91  BL	_USART2_Send+0
;uart.c, 252 :: 		Delay_ms(1000);
0x0CC6	0xF64517FE  MOVW	R7, #23038
0x0CCA	0xF2C02762  MOVT	R7, #610
0x0CCE	0xBF00    NOP
0x0CD0	0xBF00    NOP
L_sendSMS52:
0x0CD2	0x1E7F    SUBS	R7, R7, #1
0x0CD4	0xD1FD    BNE	L_sendSMS52
0x0CD6	0xBF00    NOP
0x0CD8	0xBF00    NOP
0x0CDA	0xBF00    NOP
;uart.c, 253 :: 		}
L_end_sendSMS:
0x0CDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE0	0xB00F    ADD	SP, SP, #60
0x0CE2	0x4770    BX	LR
0x0CE4	0x01532000  	?lstr6_uart+0
0x0CE8	0x015F2000  	?lstr7_uart+0
0x0CEC	0x01852000  	?lstr8_uart+0
0x0CF0	0x01AB2000  	?lstr9_uart+0
0x0CF4	0x01D12000  	?lstr10_uart+0
0x0CF8	0x01F82000  	?lstr11_uart+0
; end of _sendSMS
_USART2_Send:
;uart.c, 190 :: 		void USART2_Send(char input)
; input start address is: 0 (R0)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; input end address is: 0 (R0)
;uart.c, 192 :: 		while(transmitUART.flag == 1);//BusyWait for transmit register to get empty
L_USART2_Send37:
; input start address is: 0 (R0)
0x09E8	0x4915    LDR	R1, [PC, #84]
0x09EA	0x7809    LDRB	R1, [R1, #0]
0x09EC	0x2901    CMP	R1, #1
0x09EE	0xD100    BNE	L_USART2_Send38
0x09F0	0xE7FA    B	L_USART2_Send37
L_USART2_Send38:
;uart.c, 194 :: 		transmitUART.byteCount = 0;
0x09F2	0x2200    MOVS	R2, #0
0x09F4	0x4913    LDR	R1, [PC, #76]
0x09F6	0x800A    STRH	R2, [R1, #0]
;uart.c, 195 :: 		transmitUART.buffer[transmitUART.byteCount] = input;
0x09F8	0x4912    LDR	R1, [PC, #72]
0x09FA	0x880A    LDRH	R2, [R1, #0]
0x09FC	0x4912    LDR	R1, [PC, #72]
0x09FE	0x1889    ADDS	R1, R1, R2
0x0A00	0x7008    STRB	R0, [R1, #0]
; input end address is: 0 (R0)
;uart.c, 196 :: 		++transmitUART.byteCount;
0x0A02	0x4910    LDR	R1, [PC, #64]
0x0A04	0x8809    LDRH	R1, [R1, #0]
0x0A06	0x1C4A    ADDS	R2, R1, #1
0x0A08	0x490E    LDR	R1, [PC, #56]
0x0A0A	0x800A    STRH	R2, [R1, #0]
;uart.c, 198 :: 		transmitUART.bufferPointer = 0;
0x0A0C	0x2200    MOVS	R2, #0
0x0A0E	0x490F    LDR	R1, [PC, #60]
0x0A10	0x800A    STRH	R2, [R1, #0]
;uart.c, 200 :: 		transmitUART.flag = 1;
0x0A12	0x2201    MOVS	R2, #1
0x0A14	0x490A    LDR	R1, [PC, #40]
0x0A16	0x700A    STRB	R2, [R1, #0]
;uart.c, 201 :: 		USART2_DR = transmitUART.buffer[transmitUART.bufferPointer++];
0x0A18	0x490C    LDR	R1, [PC, #48]
0x0A1A	0x880A    LDRH	R2, [R1, #0]
0x0A1C	0x490A    LDR	R1, [PC, #40]
0x0A1E	0x1889    ADDS	R1, R1, R2
0x0A20	0x780A    LDRB	R2, [R1, #0]
0x0A22	0x490B    LDR	R1, [PC, #44]
0x0A24	0x600A    STR	R2, [R1, #0]
0x0A26	0x4909    LDR	R1, [PC, #36]
0x0A28	0x8809    LDRH	R1, [R1, #0]
0x0A2A	0x1C4A    ADDS	R2, R1, #1
0x0A2C	0x4907    LDR	R1, [PC, #28]
0x0A2E	0x800A    STRH	R2, [R1, #0]
;uart.c, 202 :: 		USART2_CR1 |= _USART_TXEIE;
0x0A30	0x4908    LDR	R1, [PC, #32]
0x0A32	0x6809    LDR	R1, [R1, #0]
0x0A34	0xF0410280  ORR	R2, R1, #128
0x0A38	0x4906    LDR	R1, [PC, #24]
0x0A3A	0x600A    STR	R2, [R1, #0]
;uart.c, 203 :: 		}
L_end_USART2_Send:
0x0A3C	0x4770    BX	LR
0x0A3E	0xBF00    NOP
0x0A40	0x069C2000  	_transmitUART+0
0x0A44	0x069E2000  	_transmitUART+2
0x0A48	0x06A22000  	_transmitUART+6
0x0A4C	0x06A02000  	_transmitUART+4
0x0A50	0x44044000  	USART2_DR+0
0x0A54	0x440C4000  	USART2_CR1+0
; end of _USART2_Send
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0DA0	0xB081    SUB	SP, SP, #4
0x0DA2	0x9100    STR	R1, [SP, #0]
0x0DA4	0x4601    MOV	R1, R0
0x0DA6	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0DA8	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x0DAA	0x461C    MOV	R4, R3
0x0DAC	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0DAE	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0DB0	0x4603    MOV	R3, R0
0x0DB2	0x1C42    ADDS	R2, R0, #1
0x0DB4	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0DB6	0x781A    LDRB	R2, [R3, #0]
0x0DB8	0x7022    STRB	R2, [R4, #0]
0x0DBA	0x7822    LDRB	R2, [R4, #0]
0x0DBC	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0DBE	0x462B    MOV	R3, R5
0x0DC0	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0DC2	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0DC4	0xB001    ADD	SP, SP, #4
0x0DC6	0x4770    BX	LR
; end of _strcpy
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x0E60	0xB081    SUB	SP, SP, #4
0x0E62	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x0E64	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x0E66	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x0E68	0x4602    MOV	R2, R0
0x0E6A	0x1C40    ADDS	R0, R0, #1
0x0E6C	0x7811    LDRB	R1, [R2, #0]
0x0E6E	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x0E70	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x0E72	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x0E74	0x1E49    SUBS	R1, R1, #1
0x0E76	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x0E78	0xB001    ADD	SP, SP, #4
0x0E7A	0x4770    BX	LR
; end of _strlen
_getPressure:
;bme280.c, 171 :: 		double getPressure() {
0x2964	0xB081    SUB	SP, SP, #4
0x2966	0xF8CDE000  STR	LR, [SP, #0]
;bme280.c, 176 :: 		getTemperature();
0x296A	0xF7FEFF4F  BL	_getTemperature+0
;bme280.c, 178 :: 		data_[0] = BME280_REG_PRESSUREDATA;
0x296E	0x21F7    MOVS	R1, #247
0x2970	0x4810    LDR	R0, [PC, #64]
0x2972	0x7001    STRB	R1, [R0, #0]
;bme280.c, 179 :: 		BME_Read( 1, 3);
0x2974	0x2103    MOVS	R1, #3
0x2976	0x2001    MOVS	R0, #1
0x2978	0xF7FEFA26  BL	_BME_Read+0
;bme280.c, 180 :: 		result = output[0];
0x297C	0x480E    LDR	R0, [PC, #56]
; result start address is: 0 (R0)
0x297E	0x7800    LDRB	R0, [R0, #0]
;bme280.c, 181 :: 		result <<= 8;
0x2980	0x0201    LSLS	R1, R0, #8
; result end address is: 0 (R0)
;bme280.c, 182 :: 		result |= output[1];
0x2982	0x480E    LDR	R0, [PC, #56]
0x2984	0x7800    LDRB	R0, [R0, #0]
0x2986	0xEA410000  ORR	R0, R1, R0, LSL #0
;bme280.c, 183 :: 		result <<= 8;
0x298A	0x0201    LSLS	R1, R0, #8
;bme280.c, 184 :: 		result |= output[2];
0x298C	0x480C    LDR	R0, [PC, #48]
0x298E	0x7800    LDRB	R0, [R0, #0]
0x2990	0xEA410000  ORR	R0, R1, R0, LSL #0
;bme280.c, 185 :: 		return BME280_compensate_P_int32(result)/100.0;
0x2994	0xF7FEFE60  BL	_BME280_compensate_P_int32+0
0x2998	0xEE000A90  VMOV	S1, R0
0x299C	0xEEF80A60  VCVT.F32.U32	S1, S1
0x29A0	0x4808    LDR	R0, [PC, #32]
0x29A2	0xEE000A10  VMOV	S0, R0
0x29A6	0xEE800A80  VDIV.F32	S0, S1, S0
;bme280.c, 186 :: 		}
L_end_getPressure:
0x29AA	0xF8DDE000  LDR	LR, [SP, #0]
0x29AE	0xB001    ADD	SP, SP, #4
0x29B0	0x4770    BX	LR
0x29B2	0xBF00    NOP
0x29B4	0x02752000  	_data_+0
0x29B8	0x027F2000  	_output+0
0x29BC	0x02802000  	_output+1
0x29C0	0x02812000  	_output+2
0x29C4	0x000042C8  	#1120403456
; end of _getPressure
_getTemperature:
;bme280.c, 104 :: 		double getTemperature() {
0x180C	0xB081    SUB	SP, SP, #4
0x180E	0xF8CDE000  STR	LR, [SP, #0]
;bme280.c, 108 :: 		data_[0] = BME280_REG_TEMPDATA;
0x1812	0x21FA    MOVS	R1, #250
0x1814	0x4810    LDR	R0, [PC, #64]
0x1816	0x7001    STRB	R1, [R0, #0]
;bme280.c, 110 :: 		BME_Read( 1,3);
0x1818	0x2103    MOVS	R1, #3
0x181A	0x2001    MOVS	R0, #1
0x181C	0xF7FFFAD4  BL	_BME_Read+0
;bme280.c, 112 :: 		result = output[0];
0x1820	0x480E    LDR	R0, [PC, #56]
; result start address is: 0 (R0)
0x1822	0x7800    LDRB	R0, [R0, #0]
;bme280.c, 113 :: 		result <<= 8;
0x1824	0x0201    LSLS	R1, R0, #8
; result end address is: 0 (R0)
;bme280.c, 114 :: 		result |= output[1];
0x1826	0x480E    LDR	R0, [PC, #56]
0x1828	0x7800    LDRB	R0, [R0, #0]
0x182A	0xEA410000  ORR	R0, R1, R0, LSL #0
;bme280.c, 115 :: 		result <<= 8;
0x182E	0x0201    LSLS	R1, R0, #8
;bme280.c, 116 :: 		result |= output[2];
0x1830	0x480C    LDR	R0, [PC, #48]
0x1832	0x7800    LDRB	R0, [R0, #0]
0x1834	0xEA410000  ORR	R0, R1, R0, LSL #0
;bme280.c, 117 :: 		return BME280_compensate_T_int32(result)/100.0;
0x1838	0xF7FFFB92  BL	_BME280_compensate_T_int32+0
0x183C	0xEE000A90  VMOV	S1, R0
0x1840	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x1844	0x4808    LDR	R0, [PC, #32]
0x1846	0xEE000A10  VMOV	S0, R0
0x184A	0xEE800A80  VDIV.F32	S0, S1, S0
;bme280.c, 118 :: 		}
L_end_getTemperature:
0x184E	0xF8DDE000  LDR	LR, [SP, #0]
0x1852	0xB001    ADD	SP, SP, #4
0x1854	0x4770    BX	LR
0x1856	0xBF00    NOP
0x1858	0x02752000  	_data_+0
0x185C	0x027F2000  	_output+0
0x1860	0x02802000  	_output+1
0x1864	0x02812000  	_output+2
0x1868	0x000042C8  	#1120403456
; end of _getTemperature
_BME_Read:
;bme280.c, 30 :: 		void BME_Read( uint32_t len, uint32_t readlen) {
; readlen start address is: 4 (R1)
; len start address is: 0 (R0)
0x0DC8	0xB082    SUB	SP, SP, #8
0x0DCA	0xF8CDE000  STR	LR, [SP, #0]
0x0DCE	0x4605    MOV	R5, R0
0x0DD0	0x468A    MOV	R10, R1
; readlen end address is: 4 (R1)
; len end address is: 0 (R0)
; len start address is: 20 (R5)
; readlen start address is: 40 (R10)
;bme280.c, 31 :: 		LD11=1; LD22=0;
0x0DD2	0x2301    MOVS	R3, #1
0x0DD4	0xB25B    SXTB	R3, R3
0x0DD6	0x4A14    LDR	R2, [PC, #80]
0x0DD8	0x6013    STR	R3, [R2, #0]
0x0DDA	0x2300    MOVS	R3, #0
0x0DDC	0xB25B    SXTB	R3, R3
0x0DDE	0x4A13    LDR	R2, [PC, #76]
0x0DE0	0x9201    STR	R2, [SP, #4]
0x0DE2	0x6013    STR	R3, [R2, #0]
;bme280.c, 32 :: 		I2C3_Start();
0x0DE4	0xF7FFFCB6  BL	_I2C3_Start+0
;bme280.c, 33 :: 		LD11=1; LD22=1;
0x0DE8	0x2301    MOVS	R3, #1
0x0DEA	0xB25B    SXTB	R3, R3
0x0DEC	0x4A0E    LDR	R2, [PC, #56]
0x0DEE	0x6013    STR	R3, [R2, #0]
0x0DF0	0x9A01    LDR	R2, [SP, #4]
0x0DF2	0x6013    STR	R3, [R2, #0]
;bme280.c, 34 :: 		I2C3_Write(BME280_ADDRESS, data_, len, END_MODE_RESTART);
0x0DF4	0xF2400300  MOVW	R3, #0
0x0DF8	0x462A    MOV	R2, R5
; len end address is: 20 (R5)
0x0DFA	0x490D    LDR	R1, [PC, #52]
0x0DFC	0x2076    MOVS	R0, #118
0x0DFE	0xF7FFFE2B  BL	_I2C3_Write+0
;bme280.c, 35 :: 		LD11=0; LD22=1;
0x0E02	0x2300    MOVS	R3, #0
0x0E04	0xB25B    SXTB	R3, R3
0x0E06	0x4A08    LDR	R2, [PC, #32]
0x0E08	0x6013    STR	R3, [R2, #0]
0x0E0A	0x2301    MOVS	R3, #1
0x0E0C	0xB25B    SXTB	R3, R3
0x0E0E	0x9A01    LDR	R2, [SP, #4]
0x0E10	0x6013    STR	R3, [R2, #0]
;bme280.c, 36 :: 		I2C3_Read(BME280_ADDRESS, output, readlen, END_MODE_STOP);
0x0E12	0xF2400301  MOVW	R3, #1
0x0E16	0x4652    MOV	R2, R10
; readlen end address is: 40 (R10)
0x0E18	0x4906    LDR	R1, [PC, #24]
0x0E1A	0x2076    MOVS	R0, #118
0x0E1C	0xF7FFFE2E  BL	_I2C3_Read+0
;bme280.c, 37 :: 		}
L_end_BME_Read:
0x0E20	0xF8DDE000  LDR	LR, [SP, #0]
0x0E24	0xB002    ADD	SP, SP, #8
0x0E26	0x4770    BX	LR
0x0E28	0x02B04242  	ODR12_GPIOE_ODR_bit+0
0x0E2C	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
0x0E30	0x02752000  	_data_+0
0x0E34	0x027F2000  	_output+0
; end of _BME_Read
_BME280_compensate_T_int32:
;bme280.c, 92 :: 		int32_t BME280_compensate_T_int32(int32_t adc_T) {
; adc_T start address is: 0 (R0)
; adc_T end address is: 0 (R0)
; adc_T start address is: 0 (R0)
;bme280.c, 95 :: 		adc_T >>= 4;
0x0F60	0x1103    ASRS	R3, R0, #4
; adc_T end address is: 0 (R0)
;bme280.c, 96 :: 		var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
0x0F62	0x10DA    ASRS	R2, R3, #3
0x0F64	0x4D0F    LDR	R5, [PC, #60]
0x0F66	0x8829    LDRH	R1, [R5, #0]
0x0F68	0x0049    LSLS	R1, R1, #1
0x0F6A	0x1A52    SUB	R2, R2, R1
0x0F6C	0x490E    LDR	R1, [PC, #56]
0x0F6E	0xF9B11000  LDRSH	R1, [R1, #0]
0x0F72	0x4351    MULS	R1, R2, R1
0x0F74	0x12CC    ASRS	R4, R1, #11
;bme280.c, 97 :: 		var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) *
0x0F76	0x111B    ASRS	R3, R3, #4
0x0F78	0x4629    MOV	R1, R5
0x0F7A	0x8809    LDRH	R1, [R1, #0]
0x0F7C	0x1A5A    SUB	R2, R3, R1
0x0F7E	0x4629    MOV	R1, R5
0x0F80	0x8809    LDRH	R1, [R1, #0]
0x0F82	0x1A59    SUB	R1, R3, R1
0x0F84	0x4351    MULS	R1, R2, R1
0x0F86	0x130A    ASRS	R2, R1, #12
;bme280.c, 98 :: 		((int32_t)dig_T3)) >> 14;
0x0F88	0x4908    LDR	R1, [PC, #32]
0x0F8A	0xF9B11000  LDRSH	R1, [R1, #0]
0x0F8E	0x4351    MULS	R1, R2, R1
0x0F90	0x1389    ASRS	R1, R1, #14
;bme280.c, 99 :: 		t_fine = var1 + var2;
0x0F92	0x1862    ADDS	R2, R4, R1
0x0F94	0x4906    LDR	R1, [PC, #24]
0x0F96	0x600A    STR	R2, [R1, #0]
;bme280.c, 100 :: 		T = (t_fine * 5 + 128) >> 8;
0x0F98	0x2105    MOVS	R1, #5
0x0F9A	0x4351    MULS	R1, R2, R1
0x0F9C	0x3180    ADDS	R1, #128
0x0F9E	0x1209    ASRS	R1, R1, #8
;bme280.c, 101 :: 		return T;
0x0FA0	0x4608    MOV	R0, R1
;bme280.c, 102 :: 		}
L_end_BME280_compensate_T_int32:
0x0FA2	0x4770    BX	LR
0x0FA4	0x028A2000  	_dig_T1+0
0x0FA8	0x028C2000  	_dig_T2+0
0x0FAC	0x028E2000  	_dig_T3+0
0x0FB0	0x0AA02000  	_t_fine+0
; end of _BME280_compensate_T_int32
_BME280_compensate_P_int32:
;bme280.c, 143 :: 		uint32_t BME280_compensate_P_int32(int32_t adc_P)
; adc_P start address is: 0 (R0)
; adc_P end address is: 0 (R0)
; adc_P start address is: 0 (R0)
;bme280.c, 147 :: 		adc_P >>= 4;
0x1658	0x1100    ASRS	R0, R0, #4
;bme280.c, 148 :: 		var1 = (((int32_t)t_fine)>>1) - (int32_t)64000;
0x165A	0x492D    LDR	R1, [PC, #180]
0x165C	0x6809    LDR	R1, [R1, #0]
0x165E	0x1049    ASRS	R1, R1, #1
0x1660	0xF5A1447A  SUB	R4, R1, #64000
;bme280.c, 149 :: 		var2 = (((var1>>2) * (var1>>2)) >> 11 ) * ((int32_t)dig_P6);
0x1664	0x10A1    ASRS	R1, R4, #2
0x1666	0xFB01F301  MUL	R3, R1, R1
0x166A	0x12DA    ASRS	R2, R3, #11
0x166C	0x4929    LDR	R1, [PC, #164]
0x166E	0xF9B11000  LDRSH	R1, [R1, #0]
0x1672	0x434A    MULS	R2, R1, R2
;bme280.c, 150 :: 		var2 = var2 + ((var1*((int32_t)dig_P5))<<1);
0x1674	0x4928    LDR	R1, [PC, #160]
0x1676	0xF9B11000  LDRSH	R1, [R1, #0]
0x167A	0x4361    MULS	R1, R4, R1
0x167C	0x0049    LSLS	R1, R1, #1
0x167E	0x1851    ADDS	R1, R2, R1
;bme280.c, 151 :: 		var2 = (var2>>2)+(((int32_t)dig_P4)<<16);
0x1680	0x108A    ASRS	R2, R1, #2
0x1682	0x4926    LDR	R1, [PC, #152]
0x1684	0xF9B11000  LDRSH	R1, [R1, #0]
0x1688	0x0409    LSLS	R1, R1, #16
0x168A	0x1851    ADDS	R1, R2, R1
; var2 start address is: 20 (R5)
0x168C	0x460D    MOV	R5, R1
;bme280.c, 152 :: 		var1 = (((dig_P3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((int32_t)dig_P2) * var1)>>1))>>18;
0x168E	0x135A    ASRS	R2, R3, #13
0x1690	0x4923    LDR	R1, [PC, #140]
0x1692	0xF9B11000  LDRSH	R1, [R1, #0]
0x1696	0x4351    MULS	R1, R2, R1
0x1698	0x10CA    ASRS	R2, R1, #3
0x169A	0x4922    LDR	R1, [PC, #136]
0x169C	0xF9B11000  LDRSH	R1, [R1, #0]
0x16A0	0x4361    MULS	R1, R4, R1
0x16A2	0x1049    ASRS	R1, R1, #1
0x16A4	0x1851    ADDS	R1, R2, R1
0x16A6	0x1489    ASRS	R1, R1, #18
;bme280.c, 153 :: 		var1 =((((32768+var1))*((int32_t)dig_P1))>>15);
0x16A8	0xF5014200  ADD	R2, R1, #32768
0x16AC	0x491E    LDR	R1, [PC, #120]
0x16AE	0x8809    LDRH	R1, [R1, #0]
0x16B0	0x4351    MULS	R1, R2, R1
0x16B2	0x13C9    ASRS	R1, R1, #15
; var1 start address is: 12 (R3)
0x16B4	0x460B    MOV	R3, R1
;bme280.c, 154 :: 		if (var1 == 0) {
0x16B6	0xB909    CBNZ	R1, L_BME280_compensate_P_int324
; adc_P end address is: 0 (R0)
; var2 end address is: 20 (R5)
; var1 end address is: 12 (R3)
;bme280.c, 155 :: 		return 0; // avoid exception caused by division by zero
0x16B8	0x2000    MOVS	R0, #0
0x16BA	0xE027    B	L_end_BME280_compensate_P_int32
;bme280.c, 156 :: 		}
L_BME280_compensate_P_int324:
;bme280.c, 157 :: 		p = (((uint32_t)(((int32_t)1048576)-adc_P)-(var2>>12)))*3125;
; var1 start address is: 12 (R3)
; var2 start address is: 20 (R5)
; adc_P start address is: 0 (R0)
0x16BC	0xF5C01280  RSB	R2, R0, #1048576
; adc_P end address is: 0 (R0)
0x16C0	0x1329    ASRS	R1, R5, #12
; var2 end address is: 20 (R5)
0x16C2	0x1A52    SUB	R2, R2, R1
0x16C4	0xF6404135  MOVW	R1, #3125
0x16C8	0x4351    MULS	R1, R2, R1
; p start address is: 0 (R0)
0x16CA	0x4608    MOV	R0, R1
;bme280.c, 158 :: 		if (p < 0x80000000) {
0x16CC	0xF1B14F00  CMP	R1, #-2147483648
0x16D0	0xD203    BCS	L_BME280_compensate_P_int325
;bme280.c, 159 :: 		p = (p << 1) / ((uint32_t)var1);
0x16D2	0x0040    LSLS	R0, R0, #1
; p end address is: 0 (R0)
0x16D4	0xFBB0F0F3  UDIV	R0, R0, R3
; var1 end address is: 12 (R3)
; p start address is: 0 (R0)
;bme280.c, 160 :: 		}
0x16D8	0xE002    B	L_BME280_compensate_P_int326
L_BME280_compensate_P_int325:
;bme280.c, 162 :: 		p = (p / (uint32_t)var1) * 2;
; var1 start address is: 12 (R3)
0x16DA	0xFBB0F0F3  UDIV	R0, R0, R3
; var1 end address is: 12 (R3)
; p end address is: 0 (R0)
0x16DE	0x0040    LSLS	R0, R0, #1
; p start address is: 0 (R0)
; p end address is: 0 (R0)
;bme280.c, 163 :: 		}
L_BME280_compensate_P_int326:
;bme280.c, 164 :: 		var1 = (((int32_t)dig_P9) * ((int32_t)(((p>>3) * (p>>3))>>13)))>>12;
; p start address is: 0 (R0)
0x16E0	0x4912    LDR	R1, [PC, #72]
0x16E2	0xF9B12000  LDRSH	R2, [R1, #0]
0x16E6	0x08C1    LSRS	R1, R0, #3
0x16E8	0x4349    MULS	R1, R1, R1
0x16EA	0x0B49    LSRS	R1, R1, #13
0x16EC	0x4351    MULS	R1, R2, R1
0x16EE	0x130B    ASRS	R3, R1, #12
;bme280.c, 165 :: 		var2 = (((int32_t)(p>>2)) * ((int32_t)dig_P8))>>13;
0x16F0	0x0882    LSRS	R2, R0, #2
0x16F2	0x490F    LDR	R1, [PC, #60]
0x16F4	0xF9B11000  LDRSH	R1, [R1, #0]
0x16F8	0x4351    MULS	R1, R2, R1
0x16FA	0x1349    ASRS	R1, R1, #13
;bme280.c, 166 :: 		p = (uint32_t)((int32_t)p + ((var1 + var2 + dig_P7) >> 4));
0x16FC	0x185A    ADDS	R2, R3, R1
0x16FE	0x490D    LDR	R1, [PC, #52]
0x1700	0xF9B11000  LDRSH	R1, [R1, #0]
0x1704	0x1851    ADDS	R1, R2, R1
0x1706	0x1109    ASRS	R1, R1, #4
0x1708	0x1841    ADDS	R1, R0, R1
; p end address is: 0 (R0)
;bme280.c, 167 :: 		return p;
0x170A	0x4608    MOV	R0, R1
;bme280.c, 168 :: 		}
L_end_BME280_compensate_P_int32:
0x170C	0x4770    BX	LR
0x170E	0xBF00    NOP
0x1710	0x0AA02000  	_t_fine+0
0x1714	0x029A2000  	_dig_P6+0
0x1718	0x02982000  	_dig_P5+0
0x171C	0x02962000  	_dig_P4+0
0x1720	0x02942000  	_dig_P3+0
0x1724	0x02922000  	_dig_P2+0
0x1728	0x02902000  	_dig_P1+0
0x172C	0x02A02000  	_dig_P9+0
0x1730	0x029E2000  	_dig_P8+0
0x1734	0x029C2000  	_dig_P7+0
; end of _BME280_compensate_P_int32
_calcTemp:
;temperature.c, 102 :: 		float calcTemp()
0x2A14	0xB083    SUB	SP, SP, #12
0x2A16	0xF8CDE000  STR	LR, [SP, #0]
;temperature.c, 110 :: 		test = oneWireReset();
0x2A1A	0xF7FEFE8D  BL	_oneWireReset+0
;temperature.c, 111 :: 		oneWireWrite(0xCC);          //SKIP ROM
0x2A1E	0x20CC    MOVS	R0, #204
0x2A20	0xF7FEFED2  BL	_oneWireWrite+0
;temperature.c, 113 :: 		oneWireWrite(0x4E);   // WRITE SCRATCHPAD from byte 2 to 5 (2,3,4)
0x2A24	0x204E    MOVS	R0, #78
0x2A26	0xF7FEFECF  BL	_oneWireWrite+0
;temperature.c, 114 :: 		oneWireWrite(0x00);   // Alarm TH
0x2A2A	0x2000    MOVS	R0, #0
0x2A2C	0xF7FEFECC  BL	_oneWireWrite+0
;temperature.c, 115 :: 		oneWireWrite(0x00);   // Alarm TL
0x2A30	0x2000    MOVS	R0, #0
0x2A32	0xF7FEFEC9  BL	_oneWireWrite+0
;temperature.c, 116 :: 		switch(precision) {
0x2A36	0xE019    B	L_calcTemp16
;temperature.c, 117 :: 		case _DOUBLE_PRECISION:
L_calcTemp18:
;temperature.c, 118 :: 		oneWireWrite(_DOUBLE_PRECISION_CODED);
0x2A38	0x201F    MOVS	R0, #31
0x2A3A	0xF7FEFEC5  BL	_oneWireWrite+0
;temperature.c, 119 :: 		measureTime = _WAIT_FOR_MESURING_x2;
; measureTime start address is: 0 (R0)
0x2A3E	0x2064    MOVS	R0, #100
0x2A40	0xB200    SXTH	R0, R0
;temperature.c, 120 :: 		break;
; measureTime end address is: 0 (R0)
0x2A42	0xE020    B	L_calcTemp17
;temperature.c, 121 :: 		case _FOUR__PRECISION:
L_calcTemp19:
;temperature.c, 122 :: 		oneWireWrite(_FOUR_PRECISION_CODED);
0x2A44	0x203F    MOVS	R0, #63
0x2A46	0xF7FEFEBF  BL	_oneWireWrite+0
;temperature.c, 123 :: 		measureTime = _WAIT_FOR_MESURING_x4;
; measureTime start address is: 0 (R0)
0x2A4A	0x20C8    MOVS	R0, #200
0x2A4C	0xB200    SXTH	R0, R0
;temperature.c, 124 :: 		break;
; measureTime end address is: 0 (R0)
0x2A4E	0xE01A    B	L_calcTemp17
;temperature.c, 125 :: 		case _EIGHT_PRECISION:
L_calcTemp20:
;temperature.c, 126 :: 		oneWireWrite(_EIGHT_PRECISION_CODED);
0x2A50	0x205F    MOVS	R0, #95
0x2A52	0xF7FEFEB9  BL	_oneWireWrite+0
;temperature.c, 127 :: 		measureTime = _WAIT_FOR_MESURING_x8;
; measureTime start address is: 0 (R0)
0x2A56	0xF2401090  MOVW	R0, #400
0x2A5A	0xB200    SXTH	R0, R0
;temperature.c, 128 :: 		break;
; measureTime end address is: 0 (R0)
0x2A5C	0xE013    B	L_calcTemp17
;temperature.c, 129 :: 		default:
L_calcTemp21:
;temperature.c, 130 :: 		oneWireWrite(_SIXTEEN_PRECISION_CODED);
0x2A5E	0x207F    MOVS	R0, #127
0x2A60	0xF7FEFEB2  BL	_oneWireWrite+0
;temperature.c, 131 :: 		measureTime = _WAIT_FOR_MESURING_x16;
; measureTime start address is: 0 (R0)
0x2A64	0xF24020EE  MOVW	R0, #750
0x2A68	0xB200    SXTH	R0, R0
;temperature.c, 132 :: 		}
; measureTime end address is: 0 (R0)
0x2A6A	0xE00C    B	L_calcTemp17
L_calcTemp16:
0x2A6C	0x4830    LDR	R0, [PC, #192]
0x2A6E	0x7800    LDRB	R0, [R0, #0]
0x2A70	0x2802    CMP	R0, #2
0x2A72	0xD0E1    BEQ	L_calcTemp18
0x2A74	0x482E    LDR	R0, [PC, #184]
0x2A76	0x7800    LDRB	R0, [R0, #0]
0x2A78	0x2804    CMP	R0, #4
0x2A7A	0xD0E3    BEQ	L_calcTemp19
0x2A7C	0x482C    LDR	R0, [PC, #176]
0x2A7E	0x7800    LDRB	R0, [R0, #0]
0x2A80	0x2808    CMP	R0, #8
0x2A82	0xD0E5    BEQ	L_calcTemp20
0x2A84	0xE7EB    B	L_calcTemp21
L_calcTemp17:
;temperature.c, 134 :: 		test = oneWireReset();
; measureTime start address is: 0 (R0)
0x2A86	0xF8AD0004  STRH	R0, [SP, #4]
0x2A8A	0xF7FEFE55  BL	_oneWireReset+0
;temperature.c, 135 :: 		oneWireWrite(0xCC);          //SKIP ROM
0x2A8E	0x20CC    MOVS	R0, #204
0x2A90	0xF7FEFE9A  BL	_oneWireWrite+0
;temperature.c, 136 :: 		oneWireWrite(0x44);          //CALC_TEMP
0x2A94	0x2044    MOVS	R0, #68
0x2A96	0xF7FEFE97  BL	_oneWireWrite+0
0x2A9A	0xF9BD0004  LDRSH	R0, [SP, #4]
;temperature.c, 137 :: 		my_Delay_ms(measureTime);     // Vreme merenja
; measureTime end address is: 0 (R0)
0x2A9E	0xF7FFF831  BL	_my_Delay_ms+0
;temperature.c, 138 :: 		test = oneWireReset();
0x2AA2	0xF7FEFE49  BL	_oneWireReset+0
;temperature.c, 139 :: 		oneWireWrite(0xCC);          //SKIP ROM
0x2AA6	0x20CC    MOVS	R0, #204
0x2AA8	0xF7FEFE8E  BL	_oneWireWrite+0
;temperature.c, 140 :: 		oneWireWrite(0xBE);          //READ SCRATCHPAD
0x2AAC	0x20BE    MOVS	R0, #190
0x2AAE	0xF7FEFE8B  BL	_oneWireWrite+0
;temperature.c, 142 :: 		for(i=0; i<9; i++)
; i start address is: 8 (R2)
0x2AB2	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_calcTemp22:
; i start address is: 8 (R2)
0x2AB4	0x2A09    CMP	R2, #9
0x2AB6	0xD20D    BCS	L_calcTemp23
;temperature.c, 144 :: 		scratchpad[i]=oneWireRead();
0x2AB8	0x481E    LDR	R0, [PC, #120]
0x2ABA	0x1880    ADDS	R0, R0, R2
0x2ABC	0x9002    STR	R0, [SP, #8]
0x2ABE	0xF88D2004  STRB	R2, [SP, #4]
0x2AC2	0xF7FEFEF7  BL	_oneWireRead+0
0x2AC6	0xF89D2004  LDRB	R2, [SP, #4]
0x2ACA	0x9902    LDR	R1, [SP, #8]
0x2ACC	0x7008    STRB	R0, [R1, #0]
;temperature.c, 142 :: 		for(i=0; i<9; i++)
0x2ACE	0x1C52    ADDS	R2, R2, #1
0x2AD0	0xB2D2    UXTB	R2, R2
;temperature.c, 145 :: 		}
; i end address is: 8 (R2)
0x2AD2	0xE7EF    B	L_calcTemp22
L_calcTemp23:
;temperature.c, 152 :: 		temp=scratchpad[0];
0x2AD4	0x4817    LDR	R0, [PC, #92]
; temp start address is: 4 (R1)
0x2AD6	0x7801    LDRB	R1, [R0, #0]
;temperature.c, 153 :: 		temp=temp+(scratchpad[1]<<8);
0x2AD8	0x4817    LDR	R0, [PC, #92]
0x2ADA	0x7800    LDRB	R0, [R0, #0]
0x2ADC	0x0200    LSLS	R0, R0, #8
0x2ADE	0xB280    UXTH	R0, R0
0x2AE0	0x1808    ADDS	R0, R1, R0
; temp end address is: 4 (R1)
; temp start address is: 24 (R6)
0x2AE2	0x4606    MOV	R6, R0
;temperature.c, 154 :: 		res= crc8();
0x2AE4	0xF7FEFEC2  BL	_crc8+0
;temperature.c, 155 :: 		if(res!=scratchpad[8])
0x2AE8	0x4914    LDR	R1, [PC, #80]
0x2AEA	0x7809    LDRB	R1, [R1, #0]
0x2AEC	0x4288    CMP	R0, R1
0x2AEE	0xD003    BEQ	L_calcTemp25
; temp end address is: 24 (R6)
;temperature.c, 156 :: 		return _ERROR_TEMP;
0x2AF0	0x4813    LDR	R0, [PC, #76]
0x2AF2	0xEE000A10  VMOV	S0, R0
0x2AF6	0xE017    B	L_end_calcTemp
L_calcTemp25:
;temperature.c, 158 :: 		if(temp & 0xF000)
; temp start address is: 24 (R6)
0x2AF8	0xF4064070  AND	R0, R6, #61440
0x2AFC	0xB148    CBZ	R0, L__calcTemp28
;temperature.c, 160 :: 		temp=(~temp)&0x0000FFFF;
0x2AFE	0x43F1    MVN	R1, R6
; temp end address is: 24 (R6)
0x2B00	0xF64F70FF  MOVW	R0, #65535
0x2B04	0xEA010000  AND	R0, R1, R0, LSL #0
;temperature.c, 161 :: 		temp=temp+1;
0x2B08	0x1C40    ADDS	R0, R0, #1
;temperature.c, 162 :: 		temp=-temp;
0x2B0A	0x4240    RSBS	R0, R0, #0
; temp start address is: 4 (R1)
0x2B0C	0x4601    MOV	R1, R0
; temp end address is: 4 (R1)
0x2B0E	0x4608    MOV	R0, R1
;temperature.c, 163 :: 		}
0x2B10	0xE000    B	L_calcTemp26
L__calcTemp28:
;temperature.c, 158 :: 		if(temp & 0xF000)
0x2B12	0x4630    MOV	R0, R6
;temperature.c, 163 :: 		}
L_calcTemp26:
;temperature.c, 164 :: 		tempF=temp*1.0/16.0;
; temp start address is: 0 (R0)
0x2B14	0xEE000A90  VMOV	S1, R0
0x2B18	0xEEF80AE0  VCVT.F32.S32	S1, S1
; temp end address is: 0 (R0)
0x2B1C	0xEEB30A00  VMOV.F32	S0, #16
0x2B20	0xEE800A80  VDIV.F32	S0, S1, S0
;temperature.c, 165 :: 		return tempF;
0x2B24	0xEEB00A40  VMOV.F32	S0, S0
;temperature.c, 166 :: 		}
L_end_calcTemp:
0x2B28	0xF8DDE000  LDR	LR, [SP, #0]
0x2B2C	0xB003    ADD	SP, SP, #12
0x2B2E	0x4770    BX	LR
0x2B30	0x003D2000  	temperature_precision+0
0x2B34	0x0AB42000  	_scratchpad+0
0x2B38	0x0AB52000  	_scratchpad+1
0x2B3C	0x0ABC2000  	_scratchpad+8
0x2B40	0x0000C2C8  	#-1027080192
; end of _calcTemp
_oneWireReset:
;temperature.c, 30 :: 		uint8_t oneWireReset(){
0x1738	0xB082    SUB	SP, SP, #8
0x173A	0xF8CDE000  STR	LR, [SP, #0]
;temperature.c, 33 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1);
0x173E	0xF2400102  MOVW	R1, #2
0x1742	0x481E    LDR	R0, [PC, #120]
0x1744	0xF7FFFD90  BL	_GPIO_Digital_Output+0
;temperature.c, 34 :: 		OWDO = 1;
0x1748	0x2001    MOVS	R0, #1
0x174A	0xB240    SXTB	R0, R0
0x174C	0x491C    LDR	R1, [PC, #112]
0x174E	0x6008    STR	R0, [R1, #0]
;temperature.c, 35 :: 		OWDO = 0;
0x1750	0x2000    MOVS	R0, #0
0x1752	0xB240    SXTB	R0, R0
0x1754	0x6008    STR	R0, [R1, #0]
;temperature.c, 36 :: 		my_Delay_us(_TEMP_RESET_START);
0x1756	0xF24010E0  MOVW	R0, #480
0x175A	0xF7FFFB9D  BL	_my_Delay_us+0
;temperature.c, 37 :: 		OWDO = 1;
0x175E	0x2101    MOVS	R1, #1
0x1760	0xB249    SXTB	R1, R1
0x1762	0x4817    LDR	R0, [PC, #92]
0x1764	0x6001    STR	R1, [R0, #0]
;temperature.c, 38 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_1);
0x1766	0xF2400102  MOVW	R1, #2
0x176A	0x4814    LDR	R0, [PC, #80]
0x176C	0xF7FFFBEC  BL	_GPIO_Digital_Input+0
;temperature.c, 40 :: 		my_Delay_us(_TEMP_RESET_1);
0x1770	0x2046    MOVS	R0, #70
0x1772	0xF7FFFB91  BL	_my_Delay_us+0
;temperature.c, 41 :: 		ret = OWDI;
0x1776	0x4913    LDR	R1, [PC, #76]
0x1778	0x6808    LDR	R0, [R1, #0]
0x177A	0xF88D0004  STRB	R0, [SP, #4]
;temperature.c, 42 :: 		if (ret == 0){
0x177E	0xF89D0004  LDRB	R0, [SP, #4]
0x1782	0xB940    CBNZ	R0, L_oneWireReset7
;temperature.c, 43 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1);
0x1784	0xF2400102  MOVW	R1, #2
0x1788	0x480C    LDR	R0, [PC, #48]
0x178A	0xF7FFFD6D  BL	_GPIO_Digital_Output+0
;temperature.c, 44 :: 		OWDO = 1;
0x178E	0x2101    MOVS	R1, #1
0x1790	0xB249    SXTB	R1, R1
0x1792	0x480B    LDR	R0, [PC, #44]
0x1794	0x6001    STR	R1, [R0, #0]
;temperature.c, 45 :: 		}
L_oneWireReset7:
;temperature.c, 46 :: 		my_Delay_us(_TEMP_RESET_2);
0x1796	0x20FA    MOVS	R0, #250
0x1798	0xF7FFFB7E  BL	_my_Delay_us+0
;temperature.c, 48 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1);
0x179C	0xF2400102  MOVW	R1, #2
0x17A0	0x4806    LDR	R0, [PC, #24]
0x17A2	0xF7FFFD61  BL	_GPIO_Digital_Output+0
;temperature.c, 49 :: 		OWDO = 1;
0x17A6	0x2101    MOVS	R1, #1
0x17A8	0xB249    SXTB	R1, R1
0x17AA	0x4805    LDR	R0, [PC, #20]
0x17AC	0x6001    STR	R1, [R0, #0]
;temperature.c, 50 :: 		return ret;
0x17AE	0xF89D0004  LDRB	R0, [SP, #4]
;temperature.c, 51 :: 		}
L_end_oneWireReset:
0x17B2	0xF8DDE000  LDR	LR, [SP, #0]
0x17B6	0xB002    ADD	SP, SP, #8
0x17B8	0x4770    BX	LR
0x17BA	0xBF00    NOP
0x17BC	0x04004002  	GPIOB_BASE+0
0x17C0	0x82844240  	ODR1_GPIOB_ODR_bit+0
0x17C4	0x82044240  	IDR1_GPIOB_IDR_bit+0
; end of _oneWireReset
_my_Delay_us:
;timer.c, 25 :: 		void my_Delay_us(uint32_t num)
; num start address is: 0 (R0)
; num end address is: 0 (R0)
; num start address is: 0 (R0)
;timer.c, 27 :: 		tick_us=0;
0x0E98	0x2200    MOVS	R2, #0
0x0E9A	0x4904    LDR	R1, [PC, #16]
0x0E9C	0x600A    STR	R2, [R1, #0]
; num end address is: 0 (R0)
;timer.c, 28 :: 		while(tick_us<num);
L_my_Delay_us1:
; num start address is: 0 (R0)
0x0E9E	0x4903    LDR	R1, [PC, #12]
0x0EA0	0x6809    LDR	R1, [R1, #0]
0x0EA2	0x4281    CMP	R1, R0
0x0EA4	0xD200    BCS	L_my_Delay_us2
; num end address is: 0 (R0)
0x0EA6	0xE7FA    B	L_my_Delay_us1
L_my_Delay_us2:
;timer.c, 29 :: 		}
L_end_my_Delay_us:
0x0EA8	0x4770    BX	LR
0x0EAA	0xBF00    NOP
0x0EAC	0x02A82000  	_tick_us+0
; end of _my_Delay_us
_oneWireWrite:
;temperature.c, 82 :: 		void oneWireWrite(unsigned short byte){
0x17C8	0xB083    SUB	SP, SP, #12
0x17CA	0xF8CDE000  STR	LR, [SP, #0]
0x17CE	0xF88D0008  STRB	R0, [SP, #8]
;temperature.c, 84 :: 		for (i = 0; i < 8; i++){
0x17D2	0x2100    MOVS	R1, #0
0x17D4	0xF88D1004  STRB	R1, [SP, #4]
L_oneWireWrite10:
0x17D8	0xF89D1004  LDRB	R1, [SP, #4]
0x17DC	0x2908    CMP	R1, #8
0x17DE	0xD211    BCS	L_oneWireWrite11
;temperature.c, 85 :: 		b = byte & 0x01;
0x17E0	0xF89D1008  LDRB	R1, [SP, #8]
0x17E4	0xF0010101  AND	R1, R1, #1
;temperature.c, 86 :: 		oneWireWriteBit(b);
0x17E8	0xB2C8    UXTB	R0, R1
0x17EA	0xF7FFF979  BL	_oneWireWriteBit+0
;temperature.c, 87 :: 		byte >>=1;
0x17EE	0xF89D1008  LDRB	R1, [SP, #8]
0x17F2	0x0849    LSRS	R1, R1, #1
0x17F4	0xF88D1008  STRB	R1, [SP, #8]
;temperature.c, 84 :: 		for (i = 0; i < 8; i++){
0x17F8	0xF89D1004  LDRB	R1, [SP, #4]
0x17FC	0x1C49    ADDS	R1, R1, #1
0x17FE	0xF88D1004  STRB	R1, [SP, #4]
;temperature.c, 88 :: 		}
0x1802	0xE7E9    B	L_oneWireWrite10
L_oneWireWrite11:
;temperature.c, 89 :: 		}
L_end_oneWireWrite:
0x1804	0xF8DDE000  LDR	LR, [SP, #0]
0x1808	0xB003    ADD	SP, SP, #12
0x180A	0x4770    BX	LR
; end of _oneWireWrite
_oneWireWriteBit:
;temperature.c, 53 :: 		void oneWireWriteBit(uint8_t b){
; b start address is: 0 (R0)
0x0AE0	0xB081    SUB	SP, SP, #4
0x0AE2	0xF8CDE000  STR	LR, [SP, #0]
0x0AE6	0xFA5FFB80  UXTB	R11, R0
; b end address is: 0 (R0)
; b start address is: 44 (R11)
;temperature.c, 54 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1);
0x0AEA	0xF2400102  MOVW	R1, #2
0x0AEE	0x4811    LDR	R0, [PC, #68]
0x0AF0	0xF000FBBA  BL	_GPIO_Digital_Output+0
;temperature.c, 55 :: 		OWDO = 1;
0x0AF4	0x2101    MOVS	R1, #1
0x0AF6	0xB249    SXTB	R1, R1
0x0AF8	0x4A0F    LDR	R2, [PC, #60]
0x0AFA	0x6011    STR	R1, [R2, #0]
;temperature.c, 56 :: 		OWDO = 0;
0x0AFC	0x2100    MOVS	R1, #0
0x0AFE	0xB249    SXTB	R1, R1
0x0B00	0x6011    STR	R1, [R2, #0]
;temperature.c, 57 :: 		if (b){
0x0B02	0xF1BB0F00  CMP	R11, #0
0x0B06	0xD00A    BEQ	L_oneWireWriteBit8
; b end address is: 44 (R11)
;temperature.c, 58 :: 		my_Delay_us(_TEMP_READ_ONE_1);
0x0B08	0x200F    MOVS	R0, #15
0x0B0A	0xF000F9C5  BL	_my_Delay_us+0
;temperature.c, 59 :: 		OWDO = 1;
0x0B0E	0x2201    MOVS	R2, #1
0x0B10	0xB252    SXTB	R2, R2
0x0B12	0x4909    LDR	R1, [PC, #36]
0x0B14	0x600A    STR	R2, [R1, #0]
;temperature.c, 60 :: 		my_Delay_us(_TEMP_READ_ONE_2);
0x0B16	0x2032    MOVS	R0, #50
0x0B18	0xF000F9BE  BL	_my_Delay_us+0
;temperature.c, 61 :: 		} else{
0x0B1C	0xE006    B	L_oneWireWriteBit9
L_oneWireWriteBit8:
;temperature.c, 62 :: 		my_Delay_us(_TEMP_READ_ZERO);
0x0B1E	0x2041    MOVS	R0, #65
0x0B20	0xF000F9BA  BL	_my_Delay_us+0
;temperature.c, 63 :: 		OWDO = 1;
0x0B24	0x2201    MOVS	R2, #1
0x0B26	0xB252    SXTB	R2, R2
0x0B28	0x4903    LDR	R1, [PC, #12]
0x0B2A	0x600A    STR	R2, [R1, #0]
;temperature.c, 64 :: 		}
L_oneWireWriteBit9:
;temperature.c, 65 :: 		}
L_end_oneWireWriteBit:
0x0B2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B30	0xB001    ADD	SP, SP, #4
0x0B32	0x4770    BX	LR
0x0B34	0x04004002  	GPIOB_BASE+0
0x0B38	0x82844240  	ODR1_GPIOB_ODR_bit+0
; end of _oneWireWriteBit
_oneWireRead:
;temperature.c, 91 :: 		unsigned short oneWireRead(){
0x18B4	0xB082    SUB	SP, SP, #8
0x18B6	0xF8CDE000  STR	LR, [SP, #0]
;temperature.c, 93 :: 		byte = 0;
; byte start address is: 8 (R2)
0x18BA	0x2200    MOVS	R2, #0
;temperature.c, 94 :: 		for (i = 0; i < 8; i++){
; i start address is: 4 (R1)
0x18BC	0x2100    MOVS	R1, #0
; byte end address is: 8 (R2)
; i end address is: 4 (R1)
L_oneWireRead13:
; i start address is: 4 (R1)
; byte start address is: 8 (R2)
0x18BE	0x2908    CMP	R1, #8
0x18C0	0xD211    BCS	L_oneWireRead14
;temperature.c, 95 :: 		b = oneWireReadBit();
0x18C2	0xF88D2004  STRB	R2, [SP, #4]
0x18C6	0xF88D1005  STRB	R1, [SP, #5]
0x18CA	0xF7FFFC99  BL	_oneWireReadBit+0
0x18CE	0xF89D1005  LDRB	R1, [SP, #5]
0x18D2	0xF89D2004  LDRB	R2, [SP, #4]
;temperature.c, 96 :: 		b <<= i;
0x18D6	0xB2C0    UXTB	R0, R0
0x18D8	0x4088    LSLS	R0, R1
;temperature.c, 97 :: 		byte |= b;
0x18DA	0xB2C0    UXTB	R0, R0
0x18DC	0x4302    ORRS	R2, R0
0x18DE	0xB2D2    UXTB	R2, R2
;temperature.c, 94 :: 		for (i = 0; i < 8; i++){
0x18E0	0x1C49    ADDS	R1, R1, #1
0x18E2	0xB2C9    UXTB	R1, R1
;temperature.c, 98 :: 		}
; i end address is: 4 (R1)
0x18E4	0xE7EB    B	L_oneWireRead13
L_oneWireRead14:
;temperature.c, 99 :: 		return byte;
0x18E6	0xB2D0    UXTB	R0, R2
; byte end address is: 8 (R2)
;temperature.c, 100 :: 		}
L_end_oneWireRead:
0x18E8	0xF8DDE000  LDR	LR, [SP, #0]
0x18EC	0xB002    ADD	SP, SP, #8
0x18EE	0x4770    BX	LR
; end of _oneWireRead
_oneWireReadBit:
;temperature.c, 67 :: 		int oneWireReadBit(){
0x1200	0xB082    SUB	SP, SP, #8
0x1202	0xF8CDE000  STR	LR, [SP, #0]
;temperature.c, 69 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1);
0x1206	0xF2400102  MOVW	R1, #2
0x120A	0x4814    LDR	R0, [PC, #80]
0x120C	0xF000F82C  BL	_GPIO_Digital_Output+0
;temperature.c, 70 :: 		OWDO = 1;
0x1210	0x2001    MOVS	R0, #1
0x1212	0xB240    SXTB	R0, R0
0x1214	0x4912    LDR	R1, [PC, #72]
0x1216	0x6008    STR	R0, [R1, #0]
;temperature.c, 71 :: 		OWDO = 0;
0x1218	0x2000    MOVS	R0, #0
0x121A	0xB240    SXTB	R0, R0
0x121C	0x6008    STR	R0, [R1, #0]
;temperature.c, 73 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_1);
0x121E	0xF2400102  MOVW	R1, #2
0x1222	0x480E    LDR	R0, [PC, #56]
0x1224	0xF7FFFE90  BL	_GPIO_Digital_Input+0
;temperature.c, 74 :: 		my_Delay_us(_TEMP_READ_INIT);
0x1228	0x2005    MOVS	R0, #5
0x122A	0xF7FFFE35  BL	_my_Delay_us+0
;temperature.c, 75 :: 		b = OWDI;
0x122E	0x490D    LDR	R1, [PC, #52]
0x1230	0x6808    LDR	R0, [R1, #0]
0x1232	0xF88D0004  STRB	R0, [SP, #4]
;temperature.c, 76 :: 		my_Delay_us(_TEMP_READ_WAIT);
0x1236	0x2037    MOVS	R0, #55
0x1238	0xF7FFFE2E  BL	_my_Delay_us+0
;temperature.c, 77 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1);
0x123C	0xF2400102  MOVW	R1, #2
0x1240	0x4806    LDR	R0, [PC, #24]
0x1242	0xF000F811  BL	_GPIO_Digital_Output+0
;temperature.c, 78 :: 		OWDO = 1;
0x1246	0x2101    MOVS	R1, #1
0x1248	0xB249    SXTB	R1, R1
0x124A	0x4805    LDR	R0, [PC, #20]
0x124C	0x6001    STR	R1, [R0, #0]
;temperature.c, 79 :: 		return b;
0x124E	0xF89D0004  LDRB	R0, [SP, #4]
;temperature.c, 80 :: 		}
L_end_oneWireReadBit:
0x1252	0xF8DDE000  LDR	LR, [SP, #0]
0x1256	0xB002    ADD	SP, SP, #8
0x1258	0x4770    BX	LR
0x125A	0xBF00    NOP
0x125C	0x04004002  	GPIOB_BASE+0
0x1260	0x82844240  	ODR1_GPIOB_ODR_bit+0
0x1264	0x82044240  	IDR1_GPIOB_IDR_bit+0
; end of _oneWireReadBit
_crc8:
;temperature.c, 9 :: 		uint8_t crc8()
;temperature.c, 12 :: 		crc = 0;
; crc start address is: 20 (R5)
0x186C	0x2500    MOVS	R5, #0
;temperature.c, 13 :: 		for(j=0;j<8; j++)
; j start address is: 12 (R3)
0x186E	0x2300    MOVS	R3, #0
; crc end address is: 20 (R5)
; j end address is: 12 (R3)
L_crc80:
; j start address is: 12 (R3)
; crc start address is: 20 (R5)
0x1870	0x2B08    CMP	R3, #8
0x1872	0xD21A    BCS	L_crc81
;temperature.c, 15 :: 		cur=scratchpad[j];
0x1874	0x480E    LDR	R0, [PC, #56]
0x1876	0x18C0    ADDS	R0, R0, R3
0x1878	0x7804    LDRB	R4, [R0, #0]
; cur start address is: 16 (R4)
;temperature.c, 16 :: 		for (i = 0; i < 8; i++)
; i start address is: 8 (R2)
0x187A	0x2200    MOVS	R2, #0
; crc end address is: 20 (R5)
; cur end address is: 16 (R4)
; i end address is: 8 (R2)
; j end address is: 12 (R3)
L_crc83:
; i start address is: 8 (R2)
; cur start address is: 16 (R4)
; crc start address is: 20 (R5)
; j start address is: 12 (R3)
0x187C	0x2A08    CMP	R2, #8
0x187E	0xD211    BCS	L_crc84
;temperature.c, 18 :: 		mix=crc^cur;
0x1880	0xEA850104  EOR	R1, R5, R4, LSL #0
0x1884	0xB2C9    UXTB	R1, R1
;temperature.c, 19 :: 		crc=crc>>1;
0x1886	0x086D    LSRS	R5, R5, #1
0x1888	0xB2ED    UXTB	R5, R5
;temperature.c, 20 :: 		if (mix&0x01)
0x188A	0xF0010001  AND	R0, R1, #1
0x188E	0xB2C0    UXTB	R0, R0
0x1890	0xB118    CBZ	R0, L__crc827
;temperature.c, 21 :: 		crc=crc^0x8C;
0x1892	0xF085058C  EOR	R5, R5, #140
0x1896	0xB2ED    UXTB	R5, R5
; crc end address is: 20 (R5)
0x1898	0xE7FF    B	L_crc86
L__crc827:
;temperature.c, 20 :: 		if (mix&0x01)
;temperature.c, 21 :: 		crc=crc^0x8C;
L_crc86:
;temperature.c, 22 :: 		cur=cur>>1;
; crc start address is: 20 (R5)
0x189A	0x0864    LSRS	R4, R4, #1
0x189C	0xB2E4    UXTB	R4, R4
;temperature.c, 16 :: 		for (i = 0; i < 8; i++)
0x189E	0x1C52    ADDS	R2, R2, #1
0x18A0	0xB2D2    UXTB	R2, R2
;temperature.c, 23 :: 		}
; cur end address is: 16 (R4)
; i end address is: 8 (R2)
0x18A2	0xE7EB    B	L_crc83
L_crc84:
;temperature.c, 13 :: 		for(j=0;j<8; j++)
0x18A4	0x1C5B    ADDS	R3, R3, #1
0x18A6	0xB2DB    UXTB	R3, R3
;temperature.c, 24 :: 		}
; j end address is: 12 (R3)
0x18A8	0xE7E2    B	L_crc80
L_crc81:
;temperature.c, 26 :: 		return crc;
0x18AA	0xB2E8    UXTB	R0, R5
; crc end address is: 20 (R5)
;temperature.c, 27 :: 		}
L_end_crc8:
0x18AC	0x4770    BX	LR
0x18AE	0xBF00    NOP
0x18B0	0x0AB42000  	_scratchpad+0
; end of _crc8
_calcHumTemp:
;humidity.c, 7 :: 		float calcHumTemp(uint8_t humB){
; i start address is: 16 (R4)
0x22A0	0xB087    SUB	SP, SP, #28
0x22A2	0xF8CDE000  STR	LR, [SP, #0]
;humidity.c, 8 :: 		uint32_t result = 1, i = 0;
;humidity.c, 7 :: 		float calcHumTemp(uint8_t humB){
;humidity.c, 8 :: 		uint32_t result = 1, i = 0;
;humidity.c, 7 :: 		float calcHumTemp(uint8_t humB){
0x22A6	0xF88D0018  STRB	R0, [SP, #24]
; i end address is: 16 (R4)
;humidity.c, 8 :: 		uint32_t result = 1, i = 0;
; i start address is: 16 (R4)
0x22AA	0xF04F0400  MOV	R4, #0
;humidity.c, 10 :: 		uint32_t checksum=0;
0x22AE	0xF10D0B10  ADD	R11, SP, #16
0x22B2	0xF10B0A08  ADD	R10, R11, #8
0x22B6	0xF8DFC1A0  LDR	R12, [PC, #416]
0x22BA	0xF7FFFD2B  BL	___CC2DW+0
;humidity.c, 11 :: 		float res=0;
; i end address is: 16 (R4)
0x22BE	0x4620    MOV	R0, R4
;humidity.c, 12 :: 		for(i;i<5;i++)
L_calcHumTemp0:
; i start address is: 0 (R0)
0x22C0	0x2805    CMP	R0, #5
0x22C2	0xD207    BCS	L_calcHumTemp1
;humidity.c, 13 :: 		array[i] = 0;
0x22C4	0xA902    ADD	R1, SP, #8
0x22C6	0x180A    ADDS	R2, R1, R0
0x22C8	0x2100    MOVS	R1, #0
0x22CA	0x7011    STRB	R1, [R2, #0]
;humidity.c, 12 :: 		for(i;i<5;i++)
0x22CC	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x22CE	0x460C    MOV	R4, R1
;humidity.c, 13 :: 		array[i] = 0;
0x22D0	0x4620    MOV	R0, R4
; i end address is: 16 (R4)
0x22D2	0xE7F5    B	L_calcHumTemp0
L_calcHumTemp1:
;humidity.c, 14 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_1);
0x22D4	0xF2400102  MOVW	R1, #2
0x22D8	0x4860    LDR	R0, [PC, #384]
0x22DA	0xF7FEFFC5  BL	_GPIO_Digital_Output+0
;humidity.c, 15 :: 		HUM_OUT = 1;
0x22DE	0x2101    MOVS	R1, #1
0x22E0	0xB249    SXTB	R1, R1
0x22E2	0x4A5F    LDR	R2, [PC, #380]
0x22E4	0x6011    STR	R1, [R2, #0]
;humidity.c, 16 :: 		HUM_OUT = 0;
0x22E6	0x2100    MOVS	R1, #0
0x22E8	0xB249    SXTB	R1, R1
0x22EA	0x6011    STR	R1, [R2, #0]
;humidity.c, 17 :: 		my_Delay_ms(_INIT_TIME_SET);
0x22EC	0x2012    MOVS	R0, #18
0x22EE	0xF7FFFC09  BL	_my_Delay_ms+0
;humidity.c, 18 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_1);
0x22F2	0xF2400102  MOVW	R1, #2
0x22F6	0x4859    LDR	R0, [PC, #356]
0x22F8	0xF7FEFE26  BL	_GPIO_Digital_Input+0
;humidity.c, 19 :: 		my_Delay_us(_INIT_TIME_WAIT_1);
0x22FC	0x2046    MOVS	R0, #70
0x22FE	0xF7FEFDCB  BL	_my_Delay_us+0
;humidity.c, 21 :: 		if(res==1)
0x2302	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x2306	0xEEB70A00  VMOV.F32	S0, #1
0x230A	0xEEF40AC0  VCMPE.F32	S1, S0
0x230E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2312	0xD103    BNE	L_calcHumTemp3
;humidity.c, 22 :: 		return _ERROR_HUM;
0x2314	0x4953    LDR	R1, [PC, #332]
0x2316	0xEE001A10  VMOV	S0, R1
0x231A	0xE098    B	L_end_calcHumTemp
L_calcHumTemp3:
;humidity.c, 23 :: 		my_Delay_us(_INIT_TIME_WAIT_2);
0x231C	0x2082    MOVS	R0, #130
0x231E	0xF7FEFDBB  BL	_my_Delay_us+0
;humidity.c, 25 :: 		i=0;
; i start address is: 24 (R6)
0x2322	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
;humidity.c, 26 :: 		for(i;i<40;i++){
L_calcHumTemp4:
; i start address is: 24 (R6)
0x2324	0x2E28    CMP	R6, #40
0x2326	0xD223    BCS	L_calcHumTemp5
; i end address is: 24 (R6)
0x2328	0x4630    MOV	R0, R6
;humidity.c, 27 :: 		while(HUM_IN == 0);
L_calcHumTemp7:
; i start address is: 0 (R0)
0x232A	0x4A4F    LDR	R2, [PC, #316]
0x232C	0x6811    LDR	R1, [R2, #0]
0x232E	0xB901    CBNZ	R1, L_calcHumTemp8
0x2330	0xE7FB    B	L_calcHumTemp7
L_calcHumTemp8:
;humidity.c, 28 :: 		my_Delay_us(_TIME_HUM_READ);
0x2332	0x9001    STR	R0, [SP, #4]
0x2334	0x2032    MOVS	R0, #50
0x2336	0xF7FEFDAF  BL	_my_Delay_us+0
0x233A	0x9801    LDR	R0, [SP, #4]
;humidity.c, 29 :: 		array[i/8] |= HUM_IN<<(7-i%8);
0x233C	0x08C2    LSRS	R2, R0, #3
0x233E	0xA902    ADD	R1, SP, #8
0x2340	0x188C    ADDS	R4, R1, R2
0x2342	0xF0000107  AND	R1, R0, #7
0x2346	0xF1C10207  RSB	R2, R1, #7
0x234A	0x4B47    LDR	R3, [PC, #284]
0x234C	0x6819    LDR	R1, [R3, #0]
0x234E	0xFA01F202  LSL	R2, R1, R2
0x2352	0xB292    UXTH	R2, R2
0x2354	0x7821    LDRB	R1, [R4, #0]
0x2356	0x4311    ORRS	R1, R2
0x2358	0x7021    STRB	R1, [R4, #0]
;humidity.c, 30 :: 		if(HUM_IN == 1)
0x235A	0x461A    MOV	R2, R3
0x235C	0x6811    LDR	R1, [R2, #0]
0x235E	0xB121    CBZ	R1, L_calcHumTemp9
;humidity.c, 31 :: 		my_Delay_us(_TIME_HUM_READ);
0x2360	0x9001    STR	R0, [SP, #4]
0x2362	0x2032    MOVS	R0, #50
0x2364	0xF7FEFD98  BL	_my_Delay_us+0
0x2368	0x9801    LDR	R0, [SP, #4]
L_calcHumTemp9:
;humidity.c, 26 :: 		for(i;i<40;i++){
0x236A	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 24 (R6)
0x236C	0x460E    MOV	R6, R1
;humidity.c, 32 :: 		}
; i end address is: 24 (R6)
0x236E	0xE7D9    B	L_calcHumTemp4
L_calcHumTemp5:
;humidity.c, 33 :: 		for(i=0; i<4; i++)
; i start address is: 8 (R2)
0x2370	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x2372	0x4610    MOV	R0, R2
L_calcHumTemp10:
; i start address is: 0 (R0)
0x2374	0x2804    CMP	R0, #4
0x2376	0xD209    BCS	L_calcHumTemp11
;humidity.c, 34 :: 		checksum+=array[i];
0x2378	0xA902    ADD	R1, SP, #8
0x237A	0x1809    ADDS	R1, R1, R0
0x237C	0x780A    LDRB	R2, [R1, #0]
0x237E	0x9904    LDR	R1, [SP, #16]
0x2380	0x1889    ADDS	R1, R1, R2
0x2382	0x9104    STR	R1, [SP, #16]
;humidity.c, 33 :: 		for(i=0; i<4; i++)
0x2384	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 8 (R2)
0x2386	0x460A    MOV	R2, R1
;humidity.c, 34 :: 		checksum+=array[i];
0x2388	0x4610    MOV	R0, R2
; i end address is: 8 (R2)
0x238A	0xE7F3    B	L_calcHumTemp10
L_calcHumTemp11:
;humidity.c, 35 :: 		if((checksum&0x00FF)!= array[4])
0x238C	0x9904    LDR	R1, [SP, #16]
0x238E	0xF00102FF  AND	R2, R1, #255
0x2392	0xA902    ADD	R1, SP, #8
0x2394	0x1D09    ADDS	R1, R1, #4
0x2396	0x7809    LDRB	R1, [R1, #0]
0x2398	0x428A    CMP	R2, R1
0x239A	0xD003    BEQ	L_calcHumTemp13
;humidity.c, 36 :: 		return _ERROR_HUM;
0x239C	0x4931    LDR	R1, [PC, #196]
0x239E	0xEE001A10  VMOV	S0, R1
0x23A2	0xE054    B	L_end_calcHumTemp
L_calcHumTemp13:
;humidity.c, 37 :: 		if(humB==0)
0x23A4	0xF89D1018  LDRB	R1, [SP, #24]
0x23A8	0xBB41    CBNZ	R1, L_calcHumTemp14
;humidity.c, 39 :: 		res=array[2]&0x7F;
0x23AA	0xAB02    ADD	R3, SP, #8
0x23AC	0x1C99    ADDS	R1, R3, #2
0x23AE	0x780A    LDRB	R2, [R1, #0]
0x23B0	0xF002017F  AND	R1, R2, #127
0x23B4	0xB2C9    UXTB	R1, R1
0x23B6	0xEE001A90  VMOV	S1, R1
0x23BA	0xEEF80A60  VCVT.F32.U32	S1, S1
;humidity.c, 40 :: 		res=res*25.6+array[3]*0.1;
0x23BE	0x492B    LDR	R1, [PC, #172]
0x23C0	0xEE001A10  VMOV	S0, R1
0x23C4	0xEE201A80  VMUL.F32	S2, S1, S0
0x23C8	0x1CD9    ADDS	R1, R3, #3
0x23CA	0x7809    LDRB	R1, [R1, #0]
0x23CC	0xEE001A90  VMOV	S1, R1
0x23D0	0xEEF80A60  VCVT.F32.U32	S1, S1
0x23D4	0x4926    LDR	R1, [PC, #152]
0x23D6	0xEE001A10  VMOV	S0, R1
0x23DA	0xEE200A80  VMUL.F32	S0, S1, S0
0x23DE	0xEE310A00  VADD.F32	S0, S2, S0
0x23E2	0xED8D0A05  VSTR.32	S0, [SP, #20]
;humidity.c, 41 :: 		if(array[2]&0x80)
0x23E6	0xF0020180  AND	R1, R2, #128
0x23EA	0xB2C9    UXTB	R1, R1
0x23EC	0xB129    CBZ	R1, L_calcHumTemp15
;humidity.c, 42 :: 		res=-res;
0x23EE	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x23F2	0xEEB10A40  VNEG.F32	S0, S0
0x23F6	0xED8D0A05  VSTR.32	S0, [SP, #20]
L_calcHumTemp15:
;humidity.c, 43 :: 		}
0x23FA	0xE026    B	L_calcHumTemp16
L_calcHumTemp14:
;humidity.c, 46 :: 		res=array[0]&0x7F;
0x23FC	0xAB02    ADD	R3, SP, #8
0x23FE	0x781A    LDRB	R2, [R3, #0]
0x2400	0xF002017F  AND	R1, R2, #127
0x2404	0xB2C9    UXTB	R1, R1
0x2406	0xEE001A90  VMOV	S1, R1
0x240A	0xEEF80A60  VCVT.F32.U32	S1, S1
;humidity.c, 47 :: 		res=res*25.6+array[1]*0.1;
0x240E	0x4917    LDR	R1, [PC, #92]
0x2410	0xEE001A10  VMOV	S0, R1
0x2414	0xEE201A80  VMUL.F32	S2, S1, S0
0x2418	0x1C59    ADDS	R1, R3, #1
0x241A	0x7809    LDRB	R1, [R1, #0]
0x241C	0xEE001A90  VMOV	S1, R1
0x2420	0xEEF80A60  VCVT.F32.U32	S1, S1
0x2424	0x4912    LDR	R1, [PC, #72]
0x2426	0xEE001A10  VMOV	S0, R1
0x242A	0xEE200A80  VMUL.F32	S0, S1, S0
0x242E	0xEE310A00  VADD.F32	S0, S2, S0
0x2432	0xED8D0A05  VSTR.32	S0, [SP, #20]
;humidity.c, 48 :: 		if(array[0]&0x80)
0x2436	0xF0020180  AND	R1, R2, #128
0x243A	0xB2C9    UXTB	R1, R1
0x243C	0xB129    CBZ	R1, L_calcHumTemp17
;humidity.c, 49 :: 		res=-res;
0x243E	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x2442	0xEEB10A40  VNEG.F32	S0, S0
0x2446	0xED8D0A05  VSTR.32	S0, [SP, #20]
L_calcHumTemp17:
;humidity.c, 50 :: 		}
L_calcHumTemp16:
;humidity.c, 52 :: 		return res;
0x244A	0xED9D0A05  VLDR.32	S0, [SP, #20]
;humidity.c, 53 :: 		}
L_end_calcHumTemp:
0x244E	0xF8DDE000  LDR	LR, [SP, #0]
0x2452	0xB007    ADD	SP, SP, #28
0x2454	0x4770    BX	LR
0x2456	0xBF00    NOP
0x2458	0x364C0000  	?ICScalcHumTemp_checksum_L0+0
0x245C	0x08004002  	GPIOC_BASE+0
0x2460	0x02844241  	ODR1_GPIOC_ODR_bit+0
0x2464	0x0000C2C8  	#-1027080192
0x2468	0x02044241  	IDR1_GPIOC_IDR_bit+0
0x246C	0xCCCD41CC  	#1103940813
0x2470	0xCCCD3DCC  	#1036831949
; end of _calcHumTemp
_getDistance:
;ultrasonic.c, 12 :: 		double getDistance() {
0x2474	0xB082    SUB	SP, SP, #8
0x2476	0xF8CDE000  STR	LR, [SP, #0]
;ultrasonic.c, 17 :: 		TRIG = 0;
0x247A	0x2000    MOVS	R0, #0
0x247C	0xB240    SXTB	R0, R0
0x247E	0x4914    LDR	R1, [PC, #80]
0x2480	0x6008    STR	R0, [R1, #0]
;ultrasonic.c, 18 :: 		TRIG = 1;
0x2482	0x2001    MOVS	R0, #1
0x2484	0xB240    SXTB	R0, R0
0x2486	0x6008    STR	R0, [R1, #0]
;ultrasonic.c, 19 :: 		my_Delay_us(_ULTRASONIC_START_TIME);
0x2488	0x200A    MOVS	R0, #10
0x248A	0xF7FEFD05  BL	_my_Delay_us+0
;ultrasonic.c, 20 :: 		TRIG = 0;
0x248E	0x2100    MOVS	R1, #0
0x2490	0xB249    SXTB	R1, R1
0x2492	0x480F    LDR	R0, [PC, #60]
0x2494	0x6001    STR	R1, [R0, #0]
;ultrasonic.c, 23 :: 		cnt = 0;
; cnt start address is: 8 (R2)
0x2496	0x2200    MOVS	R2, #0
; cnt end address is: 8 (R2)
;ultrasonic.c, 24 :: 		while (ECHO == 0);
L_getDistance0:
; cnt start address is: 8 (R2)
0x2498	0x490E    LDR	R1, [PC, #56]
0x249A	0x6808    LDR	R0, [R1, #0]
0x249C	0xB900    CBNZ	R0, L_getDistance1
0x249E	0xE7FB    B	L_getDistance0
L_getDistance1:
;ultrasonic.c, 25 :: 		while (ECHO == 1) {
L_getDistance2:
; cnt end address is: 8 (R2)
; cnt start address is: 8 (R2)
0x24A0	0x490C    LDR	R1, [PC, #48]
0x24A2	0x6808    LDR	R0, [R1, #0]
0x24A4	0xB138    CBZ	R0, L_getDistance3
;ultrasonic.c, 26 :: 		cnt++;
0x24A6	0x1C50    ADDS	R0, R2, #1
; cnt end address is: 8 (R2)
; cnt start address is: 0 (R0)
;ultrasonic.c, 27 :: 		my_Delay_us(_ULTRASONIC_COUNT_TIME);
0x24A8	0x9001    STR	R0, [SP, #4]
0x24AA	0x2001    MOVS	R0, #1
0x24AC	0xF7FEFCF4  BL	_my_Delay_us+0
0x24B0	0x9801    LDR	R0, [SP, #4]
;ultrasonic.c, 28 :: 		}
0x24B2	0x4602    MOV	R2, R0
; cnt end address is: 0 (R0)
0x24B4	0xE7F4    B	L_getDistance2
L_getDistance3:
;ultrasonic.c, 31 :: 		distance = cnt / 58.0;
; cnt start address is: 8 (R2)
0x24B6	0xEE002A90  VMOV	S1, R2
0x24BA	0xEEF80AE0  VCVT.F32.S32	S1, S1
; cnt end address is: 8 (R2)
0x24BE	0x4806    LDR	R0, [PC, #24]
0x24C0	0xEE000A10  VMOV	S0, R0
0x24C4	0xEE800A80  VDIV.F32	S0, S1, S0
;ultrasonic.c, 32 :: 		return distance;
;ultrasonic.c, 33 :: 		}
L_end_getDistance:
0x24C8	0xF8DDE000  LDR	LR, [SP, #0]
0x24CC	0xB002    ADD	SP, SP, #8
0x24CE	0x4770    BX	LR
0x24D0	0x82B84240  	ODR14_GPIOB_ODR_bit+0
0x24D4	0x823C4240  	IDR15_GPIOB_IDR_bit+0
0x24D8	0x00004268  	#1114112000
; end of _getDistance
_showTempLCD:
;lcd.c, 12 :: 		void showTempLCD(float temp, float hum)
0x2B44	0xB08B    SUB	SP, SP, #44
0x2B46	0xF8CDE000  STR	LR, [SP, #0]
0x2B4A	0xED8D0A09  VSTR.32	S0, [SP, #36]
0x2B4E	0xEDCD0A0A  VSTR.32	S1, [SP, #40]
;lcd.c, 16 :: 		Lcd_Init();
0x2B52	0xF7FFFA7F  BL	_Lcd_Init+0
;lcd.c, 17 :: 		My_Delay_ms(DELAY_LCD);
0x2B56	0x2064    MOVS	R0, #100
0x2B58	0xF7FEFFD4  BL	_my_Delay_ms+0
;lcd.c, 18 :: 		Lcd_Cmd(_LCD_CLEAR);
0x2B5C	0x2001    MOVS	R0, #1
0x2B5E	0xF7FEFC2F  BL	_Lcd_Cmd+0
;lcd.c, 19 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x2B62	0x200C    MOVS	R0, #12
0x2B64	0xF7FEFC2C  BL	_Lcd_Cmd+0
;lcd.c, 21 :: 		FloatToStr(temp,txtTemp);
0x2B68	0xAA01    ADD	R2, SP, #4
0x2B6A	0x4610    MOV	R0, R2
0x2B6C	0xED9D0A09  VLDR.32	S0, [SP, #36]
0x2B70	0xF7FFF94E  BL	_FloatToStr+0
;lcd.c, 22 :: 		FloatToStr(hum,txtHum);
0x2B74	0xF10D0213  ADD	R2, SP, #19
0x2B78	0x4610    MOV	R0, R2
0x2B7A	0xED9D0A0A  VLDR.32	S0, [SP, #40]
0x2B7E	0xF7FFF947  BL	_FloatToStr+0
;lcd.c, 23 :: 		Lcd_Out(1,1,"Temp:");
0x2B82	0x4A0C    LDR	R2, [PC, #48]
0x2B84	0x2101    MOVS	R1, #1
0x2B86	0x2001    MOVS	R0, #1
0x2B88	0xF7FEFBE0  BL	_Lcd_Out+0
;lcd.c, 24 :: 		Lcd_Out(2,1,"Hum:");
0x2B8C	0x4A0A    LDR	R2, [PC, #40]
0x2B8E	0x2101    MOVS	R1, #1
0x2B90	0x2002    MOVS	R0, #2
0x2B92	0xF7FEFBDB  BL	_Lcd_Out+0
;lcd.c, 25 :: 		Lcd_Out(1,7,txtTemp);
0x2B96	0xAA01    ADD	R2, SP, #4
0x2B98	0x2107    MOVS	R1, #7
0x2B9A	0x2001    MOVS	R0, #1
0x2B9C	0xF7FEFBD6  BL	_Lcd_Out+0
;lcd.c, 26 :: 		Lcd_Out(2,7,txtHum);
0x2BA0	0xF10D0213  ADD	R2, SP, #19
0x2BA4	0x2107    MOVS	R1, #7
0x2BA6	0x2002    MOVS	R0, #2
0x2BA8	0xF7FEFBD0  BL	_Lcd_Out+0
;lcd.c, 27 :: 		}
L_end_showTempLCD:
0x2BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x2BB0	0xB00B    ADD	SP, SP, #44
0x2BB2	0x4770    BX	LR
0x2BB4	0x00262000  	?lstr1_lcd+0
0x2BB8	0x002C2000  	?lstr2_lcd+0
; end of _showTempLCD
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x1E10	0xB083    SUB	SP, SP, #12
0x1E12	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x1E16	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x1E18	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x1E1A	0x2300    MOVS	R3, #0
0x1E1C	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x1E1E	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x1E22	0x9902    LDR	R1, [SP, #8]
0x1E24	0xF1B13FFF  CMP	R1, #-1
0x1E28	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x1E2A	0x4970    LDR	R1, [PC, #448]
0x1E2C	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x1E2E	0xF7FEFFB7  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x1E32	0x2003    MOVS	R0, #3
0x1E34	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x1E36	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x1E38	0xA902    ADD	R1, SP, #8
0x1E3A	0x1CC9    ADDS	R1, R1, #3
0x1E3C	0x7809    LDRB	R1, [R1, #0]
0x1E3E	0xF0010180  AND	R1, R1, #128
0x1E42	0xB2C9    UXTB	R1, R1
0x1E44	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1E46	0xA902    ADD	R1, SP, #8
0x1E48	0x1CCA    ADDS	R2, R1, #3
0x1E4A	0x7811    LDRB	R1, [R2, #0]
0x1E4C	0xF0810180  EOR	R1, R1, #128
0x1E50	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x1E52	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x1E54	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x1E56	0x212D    MOVS	R1, #45
0x1E58	0x7021    STRB	R1, [R4, #0]
0x1E5A	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x1E5C	0xB2D7    UXTB	R7, R2
0x1E5E	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x1E60	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x1E62	0x4626    MOV	R6, R4
0x1E64	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x1E66	0x9902    LDR	R1, [SP, #8]
0x1E68	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x1E6A	0x4961    LDR	R1, [PC, #388]
0x1E6C	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1E6E	0xF7FEFF97  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x1E72	0x2000    MOVS	R0, #0
0x1E74	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1E76	0x9902    LDR	R1, [SP, #8]
0x1E78	0xF1B14FFF  CMP	R1, #2139095040
0x1E7C	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x1E7E	0x495D    LDR	R1, [PC, #372]
0x1E80	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1E82	0xF7FEFF8D  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1E86	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x1E88	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1E8A	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x1E8E	0xB2C3    UXTB	R3, R0
0x1E90	0x4634    MOV	R4, R6
0x1E92	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x1E96	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1E9A	0xEEB70A00  VMOV.F32	S0, #1
0x1E9E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1EA2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1EA6	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1EA8	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1EAC	0xEEB20A04  VMOV.F32	S0, #10
0x1EB0	0xEE200A80  VMUL.F32	S0, S1, S0
0x1EB4	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x1EB8	0x1E40    SUBS	R0, R0, #1
0x1EBA	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1EBC	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x1EBE	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1EC2	0xEEB20A04  VMOV.F32	S0, #10
0x1EC6	0xEEF40AC0  VCMPE.F32	S1, S0
0x1ECA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1ECE	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1ED0	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1ED4	0x4948    LDR	R1, [PC, #288]
0x1ED6	0xEE001A10  VMOV	S0, R1
0x1EDA	0xEE200A80  VMUL.F32	S0, S1, S0
0x1EDE	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x1EE2	0x1C40    ADDS	R0, R0, #1
0x1EE4	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x1EE6	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x1EE8	0x9902    LDR	R1, [SP, #8]
0x1EEA	0x0049    LSLS	R1, R1, #1
0x1EEC	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x1EEE	0xA902    ADD	R1, SP, #8
0x1EF0	0x1CC9    ADDS	R1, R1, #3
0x1EF2	0x7809    LDRB	R1, [R1, #0]
0x1EF4	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x1EF6	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x1EF8	0xA902    ADD	R1, SP, #8
0x1EFA	0x1CCA    ADDS	R2, R1, #3
0x1EFC	0x2101    MOVS	R1, #1
0x1EFE	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x1F00	0x9902    LDR	R1, [SP, #8]
0x1F02	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x1F04	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x1F06	0xA902    ADD	R1, SP, #8
0x1F08	0x1CC9    ADDS	R1, R1, #3
0x1F0A	0x7809    LDRB	R1, [R1, #0]
0x1F0C	0x3130    ADDS	R1, #48
0x1F0E	0x7021    STRB	R1, [R4, #0]
0x1F10	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x1F12	0x2801    CMP	R0, #1
0x1F14	0xDB03    BLT	L__FloatToStr178
0x1F16	0x2806    CMP	R0, #6
0x1F18	0xDC01    BGT	L__FloatToStr177
0x1F1A	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x1F1C	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x1F1E	0x212E    MOVS	R1, #46
0x1F20	0x7011    STRB	R1, [R2, #0]
0x1F22	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x1F24	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x1F26	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x1F28	0xB244    SXTB	R4, R0
0x1F2A	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x1F2C	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x1F2E	0xA902    ADD	R1, SP, #8
0x1F30	0x1CCA    ADDS	R2, R1, #3
0x1F32	0x2100    MOVS	R1, #0
0x1F34	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x1F36	0x9902    LDR	R1, [SP, #8]
0x1F38	0x008A    LSLS	R2, R1, #2
0x1F3A	0x9902    LDR	R1, [SP, #8]
0x1F3C	0x1889    ADDS	R1, R1, R2
0x1F3E	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x1F40	0x9902    LDR	R1, [SP, #8]
0x1F42	0x0049    LSLS	R1, R1, #1
0x1F44	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x1F46	0xA902    ADD	R1, SP, #8
0x1F48	0x1CC9    ADDS	R1, R1, #3
0x1F4A	0x7809    LDRB	R1, [R1, #0]
0x1F4C	0x3130    ADDS	R1, #48
0x1F4E	0x7029    STRB	R1, [R5, #0]
0x1F50	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x1F52	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x1F54	0x1E61    SUBS	R1, R4, #1
0x1F56	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x1F58	0xB24A    SXTB	R2, R1
0x1F5A	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x1F5C	0x212E    MOVS	R1, #46
0x1F5E	0x7029    STRB	R1, [R5, #0]
0x1F60	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x1F62	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x1F64	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x1F66	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x1F68	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x1F6A	0xB2CB    UXTB	R3, R1
0x1F6C	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x1F6E	0x1E40    SUBS	R0, R0, #1
0x1F70	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x1F72	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x1F74	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x1F76	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x1F78	0x1E51    SUBS	R1, R2, #1
0x1F7A	0x7809    LDRB	R1, [R1, #0]
0x1F7C	0x2930    CMP	R1, #48
0x1F7E	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x1F80	0x1E52    SUBS	R2, R2, #1
0x1F82	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1F84	0x1E51    SUBS	R1, R2, #1
0x1F86	0x7809    LDRB	R1, [R1, #0]
0x1F88	0x292E    CMP	R1, #46
0x1F8A	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1F8C	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x1F8E	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x1F90	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x1F92	0x2165    MOVS	R1, #101
0x1F94	0x7011    STRB	R1, [R2, #0]
0x1F96	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x1F98	0x2800    CMP	R0, #0
0x1F9A	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1F9C	0x212D    MOVS	R1, #45
0x1F9E	0x7011    STRB	R1, [R2, #0]
0x1FA0	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x1FA2	0x4241    RSBS	R1, R0, #0
0x1FA4	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x1FA6	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1FA8	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x1FAA	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x1FAC	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x1FAE	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x1FB0	0x2909    CMP	R1, #9
0x1FB2	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1FB4	0x210A    MOVS	R1, #10
0x1FB6	0xFBB0F1F1  UDIV	R1, R0, R1
0x1FBA	0xB2C9    UXTB	R1, R1
0x1FBC	0x3130    ADDS	R1, #48
0x1FBE	0x7011    STRB	R1, [R2, #0]
0x1FC0	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x1FC2	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x1FC4	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x1FC6	0x220A    MOVS	R2, #10
0x1FC8	0xFBB0F1F2  UDIV	R1, R0, R2
0x1FCC	0xFB020111  MLS	R1, R2, R1, R0
0x1FD0	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x1FD2	0x3130    ADDS	R1, #48
0x1FD4	0x7019    STRB	R1, [R3, #0]
0x1FD6	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x1FD8	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x1FDA	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x1FDC	0x2100    MOVS	R1, #0
0x1FDE	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x1FE0	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x1FE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1FE6	0xB003    ADD	SP, SP, #12
0x1FE8	0x4770    BX	LR
0x1FEA	0xBF00    NOP
0x1FEC	0x026B2000  	?lstr1___Lib_Conversions+0
0x1FF0	0x026F2000  	?lstr2___Lib_Conversions+0
0x1FF4	0x02712000  	?lstr3___Lib_Conversions+0
0x1FF8	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_sendData:
;uart.c, 277 :: 		uint8_t sendData(float temp, float hum, float pres, float dist) {
0x25C8	0xB0B2    SUB	SP, SP, #200
0x25CA	0xF8CDE000  STR	LR, [SP, #0]
; dist start address is: 12 (S3)
; pres start address is: 8 (S2)
; hum start address is: 4 (S1)
; temp start address is: 0 (S0)
0x25CE	0xEEB02A61  VMOV.F32	S4, S3
0x25D2	0xEEF01A41  VMOV.F32	S3, S2
0x25D6	0xEEB01A60  VMOV.F32	S2, S1
; dist end address is: 12 (S3)
; pres end address is: 8 (S2)
; hum end address is: 4 (S1)
; temp end address is: 0 (S0)
; temp start address is: 0 (S0)
; hum start address is: 8 (S2)
; pres start address is: 12 (S3)
; dist start address is: 16 (S4)
;uart.c, 280 :: 		uint8_t url[150] = "AT+HTTPPARA=\"URL\",\"http://azaric.asuscomm.com:9998/mips/log?temp=";
0x25DA	0xF10D0B30  ADD	R11, SP, #48
0x25DE	0xF10B0A96  ADD	R10, R11, #150
0x25E2	0xF8DFC344  LDR	R12, [PC, #836]
0x25E6	0xF7FFFB95  BL	___CC2DW+0
;uart.c, 281 :: 		len = strlen(url);
0x25EA	0xAC0C    ADD	R4, SP, #48
0x25EC	0x4620    MOV	R0, R4
0x25EE	0xF7FEFC37  BL	_strlen+0
; len start address is: 32 (R8)
0x25F2	0xFA0FF880  SXTH	R8, R0
;uart.c, 282 :: 		FloatToStr(temp, txtTemp);
0x25F6	0xAC02    ADD	R4, SP, #8
0x25F8	0x4620    MOV	R0, R4
; temp end address is: 0 (S0)
0x25FA	0xF7FFFC09  BL	_FloatToStr+0
;uart.c, 283 :: 		FloatToStr(hum, txtHum);
0x25FE	0xF10D0412  ADD	R4, SP, #18
0x2602	0x4620    MOV	R0, R4
0x2604	0xEEB00A41  VMOV.F32	S0, S2
; hum end address is: 8 (S2)
0x2608	0xF7FFFC02  BL	_FloatToStr+0
;uart.c, 284 :: 		FloatToStr(pres, txtPres);
0x260C	0xAC07    ADD	R4, SP, #28
0x260E	0x4620    MOV	R0, R4
0x2610	0xEEB00A61  VMOV.F32	S0, S3
; pres end address is: 12 (S3)
0x2614	0xF7FFFBFC  BL	_FloatToStr+0
;uart.c, 285 :: 		FloatToStr(dist, txtDist);
0x2618	0xF10D0426  ADD	R4, SP, #38
0x261C	0x4620    MOV	R0, R4
0x261E	0xEEB00A42  VMOV.F32	S0, S4
; dist end address is: 16 (S4)
0x2622	0xF7FFFBF5  BL	_FloatToStr+0
;uart.c, 286 :: 		for (i = 0; i < strlen(txtTemp); i++) {
; i start address is: 24 (R6)
0x2626	0x2600    MOVS	R6, #0
; len end address is: 32 (R8)
; i end address is: 24 (R6)
0x2628	0x4647    MOV	R7, R8
L_sendData64:
; i start address is: 24 (R6)
; len start address is: 28 (R7)
0x262A	0xAC02    ADD	R4, SP, #8
0x262C	0x4620    MOV	R0, R4
0x262E	0xF7FEFC17  BL	_strlen+0
0x2632	0x4286    CMP	R6, R0
0x2634	0xD20D    BCS	L_sendData65
;uart.c, 287 :: 		if (txtTemp[i] == '\0')
0x2636	0xAC02    ADD	R4, SP, #8
0x2638	0x19A4    ADDS	R4, R4, R6
0x263A	0x7824    LDRB	R4, [R4, #0]
0x263C	0xB904    CBNZ	R4, L_sendData67
; i end address is: 24 (R6)
;uart.c, 288 :: 		break;
0x263E	0xE008    B	L_sendData65
L_sendData67:
;uart.c, 289 :: 		url[len++] = txtTemp[i];
; i start address is: 24 (R6)
0x2640	0xAC0C    ADD	R4, SP, #48
0x2642	0x19E5    ADDS	R5, R4, R7
0x2644	0xAC02    ADD	R4, SP, #8
0x2646	0x19A4    ADDS	R4, R4, R6
0x2648	0x7824    LDRB	R4, [R4, #0]
0x264A	0x702C    STRB	R4, [R5, #0]
0x264C	0x1C7F    ADDS	R7, R7, #1
;uart.c, 286 :: 		for (i = 0; i < strlen(txtTemp); i++) {
0x264E	0x1C76    ADDS	R6, R6, #1
;uart.c, 290 :: 		}
; i end address is: 24 (R6)
0x2650	0xE7EB    B	L_sendData64
L_sendData65:
;uart.c, 292 :: 		url[len++] = '&';url[len++] = 'h';url[len++] = 'u';url[len++] = 'm';url[len++] = '=';
0x2652	0xAE0C    ADD	R6, SP, #48
0x2654	0x19F5    ADDS	R5, R6, R7
0x2656	0x2426    MOVS	R4, #38
0x2658	0x702C    STRB	R4, [R5, #0]
0x265A	0x1C7C    ADDS	R4, R7, #1
; len end address is: 28 (R7)
; len start address is: 0 (R0)
0x265C	0x4620    MOV	R0, R4
0x265E	0x1935    ADDS	R5, R6, R4
0x2660	0x2468    MOVS	R4, #104
0x2662	0x702C    STRB	R4, [R5, #0]
0x2664	0x1C44    ADDS	R4, R0, #1
0x2666	0x4620    MOV	R0, R4
0x2668	0x1935    ADDS	R5, R6, R4
0x266A	0x2475    MOVS	R4, #117
0x266C	0x702C    STRB	R4, [R5, #0]
0x266E	0x1C44    ADDS	R4, R0, #1
0x2670	0x4620    MOV	R0, R4
0x2672	0x1935    ADDS	R5, R6, R4
0x2674	0x246D    MOVS	R4, #109
0x2676	0x702C    STRB	R4, [R5, #0]
0x2678	0x1C44    ADDS	R4, R0, #1
0x267A	0x4620    MOV	R0, R4
0x267C	0x1935    ADDS	R5, R6, R4
0x267E	0x243D    MOVS	R4, #61
0x2680	0x702C    STRB	R4, [R5, #0]
0x2682	0x1C47    ADDS	R7, R0, #1
; len end address is: 0 (R0)
; len start address is: 28 (R7)
;uart.c, 294 :: 		for (i = 0; i < strlen(txtHum); i++) {
; i start address is: 24 (R6)
0x2684	0x2600    MOVS	R6, #0
; len end address is: 28 (R7)
; i end address is: 24 (R6)
L_sendData68:
; i start address is: 24 (R6)
; len start address is: 28 (R7)
0x2686	0xF10D0412  ADD	R4, SP, #18
0x268A	0x4620    MOV	R0, R4
0x268C	0xF7FEFBE8  BL	_strlen+0
0x2690	0x4286    CMP	R6, R0
0x2692	0xD20F    BCS	L_sendData69
;uart.c, 295 :: 		if (txtHum[i] == '\0')
0x2694	0xF10D0412  ADD	R4, SP, #18
0x2698	0x19A4    ADDS	R4, R4, R6
0x269A	0x7824    LDRB	R4, [R4, #0]
0x269C	0xB904    CBNZ	R4, L_sendData71
; i end address is: 24 (R6)
;uart.c, 296 :: 		break;
0x269E	0xE009    B	L_sendData69
L_sendData71:
;uart.c, 297 :: 		url[len++] = txtHum[i];
; i start address is: 24 (R6)
0x26A0	0xAC0C    ADD	R4, SP, #48
0x26A2	0x19E5    ADDS	R5, R4, R7
0x26A4	0xF10D0412  ADD	R4, SP, #18
0x26A8	0x19A4    ADDS	R4, R4, R6
0x26AA	0x7824    LDRB	R4, [R4, #0]
0x26AC	0x702C    STRB	R4, [R5, #0]
0x26AE	0x1C7F    ADDS	R7, R7, #1
;uart.c, 294 :: 		for (i = 0; i < strlen(txtHum); i++) {
0x26B0	0x1C76    ADDS	R6, R6, #1
;uart.c, 298 :: 		}
; i end address is: 24 (R6)
0x26B2	0xE7E8    B	L_sendData68
L_sendData69:
;uart.c, 300 :: 		url[len++] = '&';url[len++] = 'p';url[len++] = 'r';url[len++] = 'e';url[len++] = 's';url[len++] = '=';
0x26B4	0xAE0C    ADD	R6, SP, #48
0x26B6	0x19F5    ADDS	R5, R6, R7
0x26B8	0x2426    MOVS	R4, #38
0x26BA	0x702C    STRB	R4, [R5, #0]
0x26BC	0x1C7C    ADDS	R4, R7, #1
; len end address is: 28 (R7)
; len start address is: 0 (R0)
0x26BE	0x4620    MOV	R0, R4
0x26C0	0x1935    ADDS	R5, R6, R4
0x26C2	0x2470    MOVS	R4, #112
0x26C4	0x702C    STRB	R4, [R5, #0]
0x26C6	0x1C44    ADDS	R4, R0, #1
0x26C8	0x4620    MOV	R0, R4
0x26CA	0x1935    ADDS	R5, R6, R4
0x26CC	0x2472    MOVS	R4, #114
0x26CE	0x702C    STRB	R4, [R5, #0]
0x26D0	0x1C44    ADDS	R4, R0, #1
0x26D2	0x4620    MOV	R0, R4
0x26D4	0x1935    ADDS	R5, R6, R4
0x26D6	0x2465    MOVS	R4, #101
0x26D8	0x702C    STRB	R4, [R5, #0]
0x26DA	0x1C44    ADDS	R4, R0, #1
0x26DC	0x4620    MOV	R0, R4
0x26DE	0x1935    ADDS	R5, R6, R4
0x26E0	0x2473    MOVS	R4, #115
0x26E2	0x702C    STRB	R4, [R5, #0]
0x26E4	0x1C44    ADDS	R4, R0, #1
0x26E6	0x4620    MOV	R0, R4
0x26E8	0x1935    ADDS	R5, R6, R4
0x26EA	0x243D    MOVS	R4, #61
0x26EC	0x702C    STRB	R4, [R5, #0]
0x26EE	0x1C47    ADDS	R7, R0, #1
; len end address is: 0 (R0)
; len start address is: 28 (R7)
;uart.c, 302 :: 		for (i = 0; i < strlen(txtPres); i++) {
; i start address is: 24 (R6)
0x26F0	0x2600    MOVS	R6, #0
; len end address is: 28 (R7)
; i end address is: 24 (R6)
L_sendData72:
; i start address is: 24 (R6)
; len start address is: 28 (R7)
0x26F2	0xAC07    ADD	R4, SP, #28
0x26F4	0x4620    MOV	R0, R4
0x26F6	0xF7FEFBB3  BL	_strlen+0
0x26FA	0x4286    CMP	R6, R0
0x26FC	0xD20D    BCS	L_sendData73
;uart.c, 303 :: 		if (txtPres[i] == '\0')
0x26FE	0xAC07    ADD	R4, SP, #28
0x2700	0x19A4    ADDS	R4, R4, R6
0x2702	0x7824    LDRB	R4, [R4, #0]
0x2704	0xB904    CBNZ	R4, L_sendData75
; i end address is: 24 (R6)
;uart.c, 304 :: 		break;
0x2706	0xE008    B	L_sendData73
L_sendData75:
;uart.c, 305 :: 		url[len++] = txtPres[i];
; i start address is: 24 (R6)
0x2708	0xAC0C    ADD	R4, SP, #48
0x270A	0x19E5    ADDS	R5, R4, R7
0x270C	0xAC07    ADD	R4, SP, #28
0x270E	0x19A4    ADDS	R4, R4, R6
0x2710	0x7824    LDRB	R4, [R4, #0]
0x2712	0x702C    STRB	R4, [R5, #0]
0x2714	0x1C7F    ADDS	R7, R7, #1
;uart.c, 302 :: 		for (i = 0; i < strlen(txtPres); i++) {
0x2716	0x1C76    ADDS	R6, R6, #1
;uart.c, 306 :: 		}
; i end address is: 24 (R6)
0x2718	0xE7EB    B	L_sendData72
L_sendData73:
;uart.c, 308 :: 		url[len++] = '&';url[len++] = 'd';url[len++] = 'i';url[len++] = 's';url[len++] = 't';url[len++] = '=';
0x271A	0xAE0C    ADD	R6, SP, #48
0x271C	0x19F5    ADDS	R5, R6, R7
0x271E	0x2426    MOVS	R4, #38
0x2720	0x702C    STRB	R4, [R5, #0]
0x2722	0x1C7C    ADDS	R4, R7, #1
; len end address is: 28 (R7)
; len start address is: 0 (R0)
0x2724	0x4620    MOV	R0, R4
0x2726	0x1935    ADDS	R5, R6, R4
0x2728	0x2464    MOVS	R4, #100
0x272A	0x702C    STRB	R4, [R5, #0]
0x272C	0x1C44    ADDS	R4, R0, #1
0x272E	0x4620    MOV	R0, R4
0x2730	0x1935    ADDS	R5, R6, R4
0x2732	0x2469    MOVS	R4, #105
0x2734	0x702C    STRB	R4, [R5, #0]
0x2736	0x1C44    ADDS	R4, R0, #1
0x2738	0x4620    MOV	R0, R4
0x273A	0x1935    ADDS	R5, R6, R4
0x273C	0x2473    MOVS	R4, #115
0x273E	0x702C    STRB	R4, [R5, #0]
0x2740	0x1C44    ADDS	R4, R0, #1
0x2742	0x4620    MOV	R0, R4
0x2744	0x1935    ADDS	R5, R6, R4
0x2746	0x2474    MOVS	R4, #116
0x2748	0x702C    STRB	R4, [R5, #0]
0x274A	0x1C44    ADDS	R4, R0, #1
0x274C	0x4620    MOV	R0, R4
0x274E	0x1935    ADDS	R5, R6, R4
0x2750	0x243D    MOVS	R4, #61
0x2752	0x702C    STRB	R4, [R5, #0]
0x2754	0x1C41    ADDS	R1, R0, #1
; len end address is: 0 (R0)
; len start address is: 4 (R1)
;uart.c, 310 :: 		for (i = 0; i < strlen(txtDist); i++) {
; i start address is: 24 (R6)
0x2756	0x2600    MOVS	R6, #0
; len end address is: 4 (R1)
; i end address is: 24 (R6)
L_sendData76:
; i start address is: 24 (R6)
; len start address is: 4 (R1)
0x2758	0xF10D0426  ADD	R4, SP, #38
0x275C	0x9101    STR	R1, [SP, #4]
0x275E	0x4620    MOV	R0, R4
0x2760	0xF7FEFB7E  BL	_strlen+0
0x2764	0x9901    LDR	R1, [SP, #4]
0x2766	0x4286    CMP	R6, R0
0x2768	0xD20F    BCS	L_sendData77
;uart.c, 311 :: 		if (txtDist[i] == '\0')
0x276A	0xF10D0426  ADD	R4, SP, #38
0x276E	0x19A4    ADDS	R4, R4, R6
0x2770	0x7824    LDRB	R4, [R4, #0]
0x2772	0xB904    CBNZ	R4, L_sendData79
; i end address is: 24 (R6)
;uart.c, 312 :: 		break;
0x2774	0xE009    B	L_sendData77
L_sendData79:
;uart.c, 313 :: 		url[len++] = txtDist[i];
; i start address is: 24 (R6)
0x2776	0xAC0C    ADD	R4, SP, #48
0x2778	0x1865    ADDS	R5, R4, R1
0x277A	0xF10D0426  ADD	R4, SP, #38
0x277E	0x19A4    ADDS	R4, R4, R6
0x2780	0x7824    LDRB	R4, [R4, #0]
0x2782	0x702C    STRB	R4, [R5, #0]
0x2784	0x1C49    ADDS	R1, R1, #1
;uart.c, 310 :: 		for (i = 0; i < strlen(txtDist); i++) {
0x2786	0x1C76    ADDS	R6, R6, #1
;uart.c, 314 :: 		}
; i end address is: 24 (R6)
0x2788	0xE7E6    B	L_sendData76
L_sendData77:
;uart.c, 315 :: 		url[len++] = '\"';url[len++] = '\r';url[len++] = '\n';url[len++] = '\0';
0x278A	0xAE0C    ADD	R6, SP, #48
0x278C	0x1875    ADDS	R5, R6, R1
0x278E	0x2422    MOVS	R4, #34
0x2790	0x702C    STRB	R4, [R5, #0]
0x2792	0x1C4C    ADDS	R4, R1, #1
; len end address is: 4 (R1)
; len start address is: 0 (R0)
0x2794	0x4620    MOV	R0, R4
0x2796	0x1935    ADDS	R5, R6, R4
0x2798	0x240D    MOVS	R4, #13
0x279A	0x702C    STRB	R4, [R5, #0]
0x279C	0x1C44    ADDS	R4, R0, #1
0x279E	0x4620    MOV	R0, R4
0x27A0	0x1935    ADDS	R5, R6, R4
0x27A2	0x240A    MOVS	R4, #10
0x27A4	0x702C    STRB	R4, [R5, #0]
0x27A6	0x1C44    ADDS	R4, R0, #1
; len end address is: 0 (R0)
0x27A8	0x1935    ADDS	R5, R6, R4
0x27AA	0x2400    MOVS	R4, #0
0x27AC	0x702C    STRB	R4, [R5, #0]
;uart.c, 317 :: 		USART2_Send_Text("AT+CPIN?\r\n");
0x27AE	0x4C5F    LDR	R4, [PC, #380]
0x27B0	0x4620    MOV	R0, R4
0x27B2	0xF7FFFA35  BL	_USART2_Send_Text+0
;uart.c, 318 :: 		my_Delay_ms(_TIMER_UART);
0x27B6	0xF64030B8  MOVW	R0, #3000
0x27BA	0xF7FFF9A3  BL	_my_Delay_ms+0
;uart.c, 319 :: 		if(checkReceiveTxt()==0) return 0;
0x27BE	0xF7FFFC1D  BL	_checkReceiveTxt+0
0x27C2	0xB908    CBNZ	R0, L_sendData80
0x27C4	0x2000    MOVS	R0, #0
0x27C6	0xE0AA    B	L_end_sendData
L_sendData80:
;uart.c, 320 :: 		USART2_Send_Text("AT+CIPSHUT\r\n");
0x27C8	0x4C59    LDR	R4, [PC, #356]
0x27CA	0x4620    MOV	R0, R4
0x27CC	0xF7FFFA28  BL	_USART2_Send_Text+0
;uart.c, 321 :: 		my_Delay_ms(_TIMER_UART);
0x27D0	0xF64030B8  MOVW	R0, #3000
0x27D4	0xF7FFF996  BL	_my_Delay_ms+0
;uart.c, 322 :: 		if(checkReceiveTxt()==0) return 0;
0x27D8	0xF7FFFC10  BL	_checkReceiveTxt+0
0x27DC	0xB908    CBNZ	R0, L_sendData81
0x27DE	0x2000    MOVS	R0, #0
0x27E0	0xE09D    B	L_end_sendData
L_sendData81:
;uart.c, 324 :: 		USART2_Send_Text("AT+CGATT=1\r\n");
0x27E2	0x4C54    LDR	R4, [PC, #336]
0x27E4	0x4620    MOV	R0, R4
0x27E6	0xF7FFFA1B  BL	_USART2_Send_Text+0
;uart.c, 325 :: 		my_Delay_ms(_TIMER_UART);
0x27EA	0xF64030B8  MOVW	R0, #3000
0x27EE	0xF7FFF989  BL	_my_Delay_ms+0
;uart.c, 326 :: 		if(checkReceiveTxt()==0) return 0;
0x27F2	0xF7FFFC03  BL	_checkReceiveTxt+0
0x27F6	0xB908    CBNZ	R0, L_sendData82
0x27F8	0x2000    MOVS	R0, #0
0x27FA	0xE090    B	L_end_sendData
L_sendData82:
;uart.c, 328 :: 		USART2_Send_Text("AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"\r\n");
0x27FC	0x4C4E    LDR	R4, [PC, #312]
0x27FE	0x4620    MOV	R0, R4
0x2800	0xF7FFFA0E  BL	_USART2_Send_Text+0
;uart.c, 329 :: 		my_Delay_ms(_TIMER_UART);
0x2804	0xF64030B8  MOVW	R0, #3000
0x2808	0xF7FFF97C  BL	_my_Delay_ms+0
;uart.c, 330 :: 		if(checkReceiveTxt()==0) return 0;
0x280C	0xF7FFFBF6  BL	_checkReceiveTxt+0
0x2810	0xB908    CBNZ	R0, L_sendData83
0x2812	0x2000    MOVS	R0, #0
0x2814	0xE083    B	L_end_sendData
L_sendData83:
;uart.c, 332 :: 		USART2_Send_Text("AT+SAPBR=3,1,\"APN\",\"internet\"\r\n"); // telenor
0x2816	0x4C49    LDR	R4, [PC, #292]
0x2818	0x4620    MOV	R0, R4
0x281A	0xF7FFFA01  BL	_USART2_Send_Text+0
;uart.c, 334 :: 		my_Delay_ms(_TIMER_UART);
0x281E	0xF64030B8  MOVW	R0, #3000
0x2822	0xF7FFF96F  BL	_my_Delay_ms+0
;uart.c, 335 :: 		if(checkReceiveTxt()==0) return 0;
0x2826	0xF7FFFBE9  BL	_checkReceiveTxt+0
0x282A	0xB908    CBNZ	R0, L_sendData84
0x282C	0x2000    MOVS	R0, #0
0x282E	0xE076    B	L_end_sendData
L_sendData84:
;uart.c, 337 :: 		USART2_Send_Text("AT+SAPBR=3,1,\"PWD\",\"gprs\"\r\n"); // telenor
0x2830	0x4C43    LDR	R4, [PC, #268]
0x2832	0x4620    MOV	R0, R4
0x2834	0xF7FFF9F4  BL	_USART2_Send_Text+0
;uart.c, 339 :: 		my_Delay_ms(_TIMER_UART);
0x2838	0xF64030B8  MOVW	R0, #3000
0x283C	0xF7FFF962  BL	_my_Delay_ms+0
;uart.c, 340 :: 		if(checkReceiveTxt()==0) return 0;
0x2840	0xF7FFFBDC  BL	_checkReceiveTxt+0
0x2844	0xB908    CBNZ	R0, L_sendData85
0x2846	0x2000    MOVS	R0, #0
0x2848	0xE069    B	L_end_sendData
L_sendData85:
;uart.c, 342 :: 		USART2_Send_Text("AT+SAPBR=1,1\r\n");
0x284A	0x4C3E    LDR	R4, [PC, #248]
0x284C	0x4620    MOV	R0, R4
0x284E	0xF7FFF9E7  BL	_USART2_Send_Text+0
;uart.c, 343 :: 		my_Delay_ms(3*_TIMER_UART);
0x2852	0xF2423028  MOVW	R0, #9000
0x2856	0xF7FFF955  BL	_my_Delay_ms+0
;uart.c, 344 :: 		if(checkReceiveTxt()==0) return 0;
0x285A	0xF7FFFBCF  BL	_checkReceiveTxt+0
0x285E	0xB908    CBNZ	R0, L_sendData86
0x2860	0x2000    MOVS	R0, #0
0x2862	0xE05C    B	L_end_sendData
L_sendData86:
;uart.c, 346 :: 		USART2_Send_Text("AT+HTTPTERM\r\n");
0x2864	0x4C38    LDR	R4, [PC, #224]
0x2866	0x4620    MOV	R0, R4
0x2868	0xF7FFF9DA  BL	_USART2_Send_Text+0
;uart.c, 347 :: 		my_Delay_ms(_TIMER_UART);
0x286C	0xF64030B8  MOVW	R0, #3000
0x2870	0xF7FFF948  BL	_my_Delay_ms+0
;uart.c, 348 :: 		getReceiveTxt();
0x2874	0xF7FFFABA  BL	_getReceiveTxt+0
;uart.c, 350 :: 		USART2_Send_Text("AT+HTTPINIT\r\n");
0x2878	0x4C34    LDR	R4, [PC, #208]
0x287A	0x4620    MOV	R0, R4
0x287C	0xF7FFF9D0  BL	_USART2_Send_Text+0
;uart.c, 351 :: 		my_Delay_ms(_TIMER_UART);
0x2880	0xF64030B8  MOVW	R0, #3000
0x2884	0xF7FFF93E  BL	_my_Delay_ms+0
;uart.c, 352 :: 		if(checkReceiveTxt()==0) return 0;
0x2888	0xF7FFFBB8  BL	_checkReceiveTxt+0
0x288C	0xB908    CBNZ	R0, L_sendData87
0x288E	0x2000    MOVS	R0, #0
0x2890	0xE045    B	L_end_sendData
L_sendData87:
;uart.c, 354 :: 		USART2_Send_Text("AT+HTTPPARA=\"CID\",1\r\n");
0x2892	0x4C2F    LDR	R4, [PC, #188]
0x2894	0x4620    MOV	R0, R4
0x2896	0xF7FFF9C3  BL	_USART2_Send_Text+0
;uart.c, 355 :: 		my_Delay_ms(_TIMER_UART);
0x289A	0xF64030B8  MOVW	R0, #3000
0x289E	0xF7FFF931  BL	_my_Delay_ms+0
;uart.c, 356 :: 		if(checkReceiveTxt()==0) return 0;
0x28A2	0xF7FFFBAB  BL	_checkReceiveTxt+0
0x28A6	0xB908    CBNZ	R0, L_sendData88
0x28A8	0x2000    MOVS	R0, #0
0x28AA	0xE038    B	L_end_sendData
L_sendData88:
;uart.c, 358 :: 		USART2_Send_Text(url);
0x28AC	0xAC0C    ADD	R4, SP, #48
0x28AE	0x4620    MOV	R0, R4
0x28B0	0xF7FFF9B6  BL	_USART2_Send_Text+0
;uart.c, 359 :: 		my_Delay_ms(_TIMER_UART);
0x28B4	0xF64030B8  MOVW	R0, #3000
0x28B8	0xF7FFF924  BL	_my_Delay_ms+0
;uart.c, 360 :: 		if(checkReceiveTxt()==0) return 0;
0x28BC	0xF7FFFB9E  BL	_checkReceiveTxt+0
0x28C0	0xB908    CBNZ	R0, L_sendData89
0x28C2	0x2000    MOVS	R0, #0
0x28C4	0xE02B    B	L_end_sendData
L_sendData89:
;uart.c, 362 :: 		USART2_Send_Text("AT+HTTPACTION=1\r\n");
0x28C6	0x4C23    LDR	R4, [PC, #140]
0x28C8	0x4620    MOV	R0, R4
0x28CA	0xF7FFF9A9  BL	_USART2_Send_Text+0
;uart.c, 363 :: 		my_Delay_ms(_TIMER_UART);
0x28CE	0xF64030B8  MOVW	R0, #3000
0x28D2	0xF7FFF917  BL	_my_Delay_ms+0
;uart.c, 364 :: 		if(checkReceiveTxt()==0) return 0;
0x28D6	0xF7FFFB91  BL	_checkReceiveTxt+0
0x28DA	0xB908    CBNZ	R0, L_sendData90
0x28DC	0x2000    MOVS	R0, #0
0x28DE	0xE01E    B	L_end_sendData
L_sendData90:
;uart.c, 366 :: 		USART2_Send_Text("AT+CIPSHUT\r\n");
0x28E0	0x4C1D    LDR	R4, [PC, #116]
0x28E2	0x4620    MOV	R0, R4
0x28E4	0xF7FFF99C  BL	_USART2_Send_Text+0
;uart.c, 367 :: 		my_Delay_ms(_TIMER_UART);
0x28E8	0xF64030B8  MOVW	R0, #3000
0x28EC	0xF7FFF90A  BL	_my_Delay_ms+0
;uart.c, 368 :: 		getReceiveTxt();
0x28F0	0xF7FFFA7C  BL	_getReceiveTxt+0
;uart.c, 370 :: 		USART2_Send_Text("AT+SAPBR=0,1\r\n");
0x28F4	0x4C19    LDR	R4, [PC, #100]
0x28F6	0x4620    MOV	R0, R4
0x28F8	0xF7FFF992  BL	_USART2_Send_Text+0
;uart.c, 371 :: 		my_Delay_ms(_TIMER_UART);
0x28FC	0xF64030B8  MOVW	R0, #3000
0x2900	0xF7FFF900  BL	_my_Delay_ms+0
;uart.c, 372 :: 		getReceiveTxt();
0x2904	0xF7FFFA72  BL	_getReceiveTxt+0
;uart.c, 374 :: 		USART2_Send_Text("AT+CGATT=0\r\n");
0x2908	0x4C15    LDR	R4, [PC, #84]
0x290A	0x4620    MOV	R0, R4
0x290C	0xF7FFF988  BL	_USART2_Send_Text+0
;uart.c, 375 :: 		my_Delay_ms(3*_TIMER_UART);
0x2910	0xF2423028  MOVW	R0, #9000
0x2914	0xF7FFF8F6  BL	_my_Delay_ms+0
;uart.c, 376 :: 		getReceiveTxt();
0x2918	0xF7FFFA68  BL	_getReceiveTxt+0
;uart.c, 378 :: 		return 1;
0x291C	0x2001    MOVS	R0, #1
;uart.c, 379 :: 		}
L_end_sendData:
0x291E	0xF8DDE000  LDR	LR, [SP, #0]
0x2922	0xB032    ADD	SP, SP, #200
0x2924	0x4770    BX	LR
0x2926	0xBF00    NOP
0x2928	0x35450000  	?ICSsendData_url_L0+0
0x292C	0x003E2000  	?lstr12_uart+0
0x2930	0x00492000  	?lstr13_uart+0
0x2934	0x00562000  	?lstr14_uart+0
0x2938	0x00632000  	?lstr15_uart+0
0x293C	0x00832000  	?lstr16_uart+0
0x2940	0x00A32000  	?lstr17_uart+0
0x2944	0x00BF2000  	?lstr18_uart+0
0x2948	0x00CE2000  	?lstr19_uart+0
0x294C	0x00DC2000  	?lstr20_uart+0
0x2950	0x00EA2000  	?lstr21_uart+0
0x2954	0x01002000  	?lstr22_uart+0
0x2958	0x01122000  	?lstr23_uart+0
0x295C	0x011F2000  	?lstr24_uart+0
0x2960	0x012E2000  	?lstr25_uart+0
; end of _sendData
_checkReceiveTxt:
;uart.c, 262 :: 		uint8_t checkReceiveTxt()
0x1FFC	0xB081    SUB	SP, SP, #4
0x1FFE	0xF8CDE000  STR	LR, [SP, #0]
;uart.c, 264 :: 		uint8_t ok=0;
; ok start address is: 16 (R4)
0x2002	0x2400    MOVS	R4, #0
;uart.c, 266 :: 		USART2_Receive();
0x2004	0xF7FEFE80  BL	_USART2_Receive+0
; ok end address is: 16 (R4)
;uart.c, 267 :: 		while(receivedFlag==1)
L_checkReceiveTxt56:
; ok start address is: 16 (R4)
0x2008	0x4810    LDR	R0, [PC, #64]
0x200A	0x7800    LDRB	R0, [R0, #0]
0x200C	0x2801    CMP	R0, #1
0x200E	0xD118    BNE	L_checkReceiveTxt57
;uart.c, 269 :: 		for(current=1; receivedTxt[current]!=0; current++)
; current start address is: 8 (R2)
0x2010	0x2201    MOVS	R2, #1
; ok end address is: 16 (R4)
; current end address is: 8 (R2)
L_checkReceiveTxt58:
; current start address is: 8 (R2)
; ok start address is: 16 (R4)
0x2012	0x480F    LDR	R0, [PC, #60]
0x2014	0x1880    ADDS	R0, R0, R2
0x2016	0x7800    LDRB	R0, [R0, #0]
0x2018	0xB180    CBZ	R0, L_checkReceiveTxt59
;uart.c, 270 :: 		if((receivedTxt[current-1]=='O')&& (receivedTxt[current]=='K'))
0x201A	0x1E51    SUBS	R1, R2, #1
0x201C	0x480C    LDR	R0, [PC, #48]
0x201E	0x1840    ADDS	R0, R0, R1
0x2020	0x7800    LDRB	R0, [R0, #0]
0x2022	0x284F    CMP	R0, #79
0x2024	0xD107    BNE	L__checkReceiveTxt117
0x2026	0x480A    LDR	R0, [PC, #40]
0x2028	0x1880    ADDS	R0, R0, R2
0x202A	0x7800    LDRB	R0, [R0, #0]
0x202C	0x284B    CMP	R0, #75
0x202E	0xD103    BNE	L__checkReceiveTxt118
; ok end address is: 16 (R4)
L__checkReceiveTxt114:
;uart.c, 271 :: 		ok=1;
; ok start address is: 0 (R0)
0x2030	0x2001    MOVS	R0, #1
; ok end address is: 0 (R0)
0x2032	0xB2C4    UXTB	R4, R0
;uart.c, 270 :: 		if((receivedTxt[current-1]=='O')&& (receivedTxt[current]=='K'))
0x2034	0xE7FF    B	L__checkReceiveTxt116
L__checkReceiveTxt117:
L__checkReceiveTxt116:
; ok start address is: 16 (R4)
; ok end address is: 16 (R4)
0x2036	0xE7FF    B	L__checkReceiveTxt115
L__checkReceiveTxt118:
L__checkReceiveTxt115:
;uart.c, 269 :: 		for(current=1; receivedTxt[current]!=0; current++)
; ok start address is: 16 (R4)
0x2038	0x1C52    ADDS	R2, R2, #1
;uart.c, 271 :: 		ok=1;
; current end address is: 8 (R2)
0x203A	0xE7EA    B	L_checkReceiveTxt58
L_checkReceiveTxt59:
;uart.c, 272 :: 		USART2_Receive();
0x203C	0xF7FEFE64  BL	_USART2_Receive+0
;uart.c, 273 :: 		}
0x2040	0xE7E2    B	L_checkReceiveTxt56
L_checkReceiveTxt57:
;uart.c, 274 :: 		return ok;
0x2042	0xB2E0    UXTB	R0, R4
; ok end address is: 16 (R4)
;uart.c, 275 :: 		}
L_end_checkReceiveTxt:
0x2044	0xF8DDE000  LDR	LR, [SP, #0]
0x2048	0xB001    ADD	SP, SP, #4
0x204A	0x4770    BX	LR
0x204C	0x01522000  	_receivedFlag+0
0x2050	0x0ABD2000  	_receivedTxt+0
; end of _checkReceiveTxt
_getReceiveTxt:
;uart.c, 255 :: 		uint8_t getReceiveTxt()
0x1DEC	0xB081    SUB	SP, SP, #4
0x1DEE	0xF8CDE000  STR	LR, [SP, #0]
;uart.c, 257 :: 		USART2_Receive();
0x1DF2	0xF7FEFF89  BL	_USART2_Receive+0
;uart.c, 258 :: 		while(receivedFlag==1)
L_getReceiveTxt54:
0x1DF6	0x4805    LDR	R0, [PC, #20]
0x1DF8	0x7800    LDRB	R0, [R0, #0]
0x1DFA	0x2801    CMP	R0, #1
0x1DFC	0xD102    BNE	L_getReceiveTxt55
;uart.c, 259 :: 		USART2_Receive();
0x1DFE	0xF7FEFF83  BL	_USART2_Receive+0
0x1E02	0xE7F8    B	L_getReceiveTxt54
L_getReceiveTxt55:
;uart.c, 260 :: 		}
L_end_getReceiveTxt:
0x1E04	0xF8DDE000  LDR	LR, [SP, #0]
0x1E08	0xB001    ADD	SP, SP, #4
0x1E0A	0x4770    BX	LR
0x1E0C	0x01522000  	_receivedFlag+0
; end of _getReceiveTxt
_interruptUART:
;uart.c, 44 :: 		void interruptUART() iv IVT_INT_USART2 ics ICS_AUTO
;uart.c, 47 :: 		usartStatusRegister = USART2_SR;
0x2BF4	0x4827    LDR	R0, [PC, #156]
; usartStatusRegister start address is: 8 (R2)
0x2BF6	0x6802    LDR	R2, [R0, #0]
;uart.c, 49 :: 		if(usartStatusRegister & _USART_SR_RXNE)
0x2BF8	0xF0020020  AND	R0, R2, #32
0x2BFC	0x2800    CMP	R0, #0
0x2BFE	0xD020    BEQ	L_interruptUART0
;uart.c, 51 :: 		receiveUART.flag = 1;
0x2C00	0x2101    MOVS	R1, #1
0x2C02	0x4825    LDR	R0, [PC, #148]
0x2C04	0x7001    STRB	R1, [R0, #0]
;uart.c, 52 :: 		usartDataRegister = USART2_DR;
0x2C06	0x4825    LDR	R0, [PC, #148]
; usartDataRegister start address is: 12 (R3)
0x2C08	0x6803    LDR	R3, [R0, #0]
;uart.c, 53 :: 		receiveUART.buffer[receiveUART.bufferPointerWrite] = usartDataRegister;
0x2C0A	0x4825    LDR	R0, [PC, #148]
0x2C0C	0x8801    LDRH	R1, [R0, #0]
0x2C0E	0x4825    LDR	R0, [PC, #148]
0x2C10	0x1840    ADDS	R0, R0, R1
0x2C12	0x7003    STRB	R3, [R0, #0]
;uart.c, 54 :: 		receiveUART.bufferPointerWrite++;
0x2C14	0x4822    LDR	R0, [PC, #136]
0x2C16	0x8800    LDRH	R0, [R0, #0]
0x2C18	0x1C41    ADDS	R1, R0, #1
0x2C1A	0x4821    LDR	R0, [PC, #132]
0x2C1C	0x8001    STRH	R1, [R0, #0]
;uart.c, 55 :: 		if(receiveUART.bufferPointerWrite==1000)
0x2C1E	0x4820    LDR	R0, [PC, #128]
0x2C20	0x8800    LDRH	R0, [R0, #0]
0x2C22	0xF5B07F7A  CMP	R0, #1000
0x2C26	0xD102    BNE	L_interruptUART1
;uart.c, 56 :: 		receiveUART.bufferPointerWrite=0;
0x2C28	0x2100    MOVS	R1, #0
0x2C2A	0x481D    LDR	R0, [PC, #116]
0x2C2C	0x8001    STRH	R1, [R0, #0]
L_interruptUART1:
;uart.c, 57 :: 		if(usartDataRegister==0x0A)
0x2C2E	0x2B0A    CMP	R3, #10
0x2C30	0xD107    BNE	L_interruptUART2
; usartDataRegister end address is: 12 (R3)
;uart.c, 59 :: 		receiveUART.msgCount++;
0x2C32	0x481D    LDR	R0, [PC, #116]
0x2C34	0x8800    LDRH	R0, [R0, #0]
0x2C36	0x1C41    ADDS	R1, R0, #1
0x2C38	0x481B    LDR	R0, [PC, #108]
0x2C3A	0x8001    STRH	R1, [R0, #0]
;uart.c, 60 :: 		receiveUART.flag = 0;
0x2C3C	0x2100    MOVS	R1, #0
0x2C3E	0x4816    LDR	R0, [PC, #88]
0x2C40	0x7001    STRB	R1, [R0, #0]
;uart.c, 61 :: 		}
L_interruptUART2:
;uart.c, 62 :: 		}
L_interruptUART0:
;uart.c, 64 :: 		if(usartStatusRegister & _USART_SR_TXE)
0x2C42	0xF0020080  AND	R0, R2, #128
; usartStatusRegister end address is: 8 (R2)
0x2C46	0x2800    CMP	R0, #0
0x2C48	0xD022    BEQ	L_interruptUART3
;uart.c, 66 :: 		if(transmitUART.bufferPointer < transmitUART.byteCount)
0x2C4A	0x4818    LDR	R0, [PC, #96]
0x2C4C	0x8801    LDRH	R1, [R0, #0]
0x2C4E	0x4818    LDR	R0, [PC, #96]
0x2C50	0x8800    LDRH	R0, [R0, #0]
0x2C52	0x4288    CMP	R0, R1
0x2C54	0xD20C    BCS	L_interruptUART4
;uart.c, 67 :: 		USART2_DR = transmitUART.buffer[transmitUART.bufferPointer++];
0x2C56	0x4816    LDR	R0, [PC, #88]
0x2C58	0x8801    LDRH	R1, [R0, #0]
0x2C5A	0x4816    LDR	R0, [PC, #88]
0x2C5C	0x1840    ADDS	R0, R0, R1
0x2C5E	0x7801    LDRB	R1, [R0, #0]
0x2C60	0x480E    LDR	R0, [PC, #56]
0x2C62	0x6001    STR	R1, [R0, #0]
0x2C64	0x4812    LDR	R0, [PC, #72]
0x2C66	0x8800    LDRH	R0, [R0, #0]
0x2C68	0x1C41    ADDS	R1, R0, #1
0x2C6A	0x4811    LDR	R0, [PC, #68]
0x2C6C	0x8001    STRH	R1, [R0, #0]
0x2C6E	0xE00F    B	L_interruptUART5
L_interruptUART4:
;uart.c, 70 :: 		USART2_CR1 &= ~(_USART_TXEIE);
0x2C70	0x4811    LDR	R0, [PC, #68]
0x2C72	0x6801    LDR	R1, [R0, #0]
0x2C74	0xF06F0080  MVN	R0, #128
0x2C78	0x4001    ANDS	R1, R0
0x2C7A	0x480F    LDR	R0, [PC, #60]
0x2C7C	0x6001    STR	R1, [R0, #0]
;uart.c, 71 :: 		transmitUART.byteCount=0;
0x2C7E	0x2100    MOVS	R1, #0
0x2C80	0x480A    LDR	R0, [PC, #40]
0x2C82	0x8001    STRH	R1, [R0, #0]
;uart.c, 72 :: 		transmitUART.bufferPointer = 0;
0x2C84	0x2100    MOVS	R1, #0
0x2C86	0x480A    LDR	R0, [PC, #40]
0x2C88	0x8001    STRH	R1, [R0, #0]
;uart.c, 73 :: 		transmitUART.flag = 0;
0x2C8A	0x2100    MOVS	R1, #0
0x2C8C	0x480B    LDR	R0, [PC, #44]
0x2C8E	0x7001    STRB	R1, [R0, #0]
;uart.c, 74 :: 		}
L_interruptUART5:
;uart.c, 75 :: 		}
L_interruptUART3:
;uart.c, 76 :: 		}
L_end_interruptUART:
0x2C90	0x4770    BX	LR
0x2C92	0xBF00    NOP
0x2C94	0x44004000  	USART2_SR+0
0x2C98	0x02AC2000  	_receiveUART+0
0x2C9C	0x44044000  	USART2_DR+0
0x2CA0	0x02B02000  	_receiveUART+4
0x2CA4	0x02B42000  	_receiveUART+8
0x2CA8	0x02AE2000  	_receiveUART+2
0x2CAC	0x069E2000  	_transmitUART+2
0x2CB0	0x06A02000  	_transmitUART+4
0x2CB4	0x06A22000  	_transmitUART+6
0x2CB8	0x440C4000  	USART2_CR1+0
0x2CBC	0x069C2000  	_transmitUART+0
; end of _interruptUART
;uart.c,0 :: ?ICS?lstr1_uart [10]
0x32D0	0x432B5441 ;?ICS?lstr1_uart+0
0x32D4	0x0D43434C ;?ICS?lstr1_uart+4
0x32D8	0x000A ;?ICS?lstr1_uart+8
; end of ?ICS?lstr1_uart
;uart.c,0 :: ?ICS?lstr2_uart [12]
0x32DA	0x432B5441 ;?ICS?lstr2_uart+0
0x32DE	0x3D46474D ;?ICS?lstr2_uart+4
0x32E2	0x000A0D31 ;?ICS?lstr2_uart+8
; end of ?ICS?lstr2_uart
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x32E6	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x32EA	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x32EE	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x32F2	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;lcd.c,0 :: ?ICS?lstr1_lcd [6]
0x32F6	0x706D6554 ;?ICS?lstr1_lcd+0
0x32FA	0x003A ;?ICS?lstr1_lcd+4
; end of ?ICS?lstr1_lcd
;,0 :: _initBlock_4 [6]
; Containing: ?ICS?lstr2_lcd [5]
;             ?ICS_rtcCounter [1]
0x32FC	0x3A6D7548 ;_initBlock_4+0 : ?ICS?lstr2_lcd at 0x32FC
0x3300	0x0600 ;_initBlock_4+4 : ?ICS_rtcCounter at 0x3301
; end of _initBlock_4
;main.c,0 :: ?ICS?lstr1_main [6]
0x3302	0x6E636F70 ;?ICS?lstr1_main+0
0x3306	0x0069 ;?ICS?lstr1_main+4
; end of ?ICS?lstr1_main
;,0 :: _initBlock_6 [6]
; Containing: ?ICS?lstr2_main [5]
;             ?ICStemperature_precision [1]
0x3308	0x6A61726B ;_initBlock_6+0 : ?ICS?lstr2_main at 0x3308
0x330C	0x1000 ;_initBlock_6+4 : ?ICStemperature_precision at 0x330D
; end of _initBlock_6
;,0 :: _initBlock_7 [24]
; Containing: ?ICS?lstr12_uart [11]
;             ?ICS?lstr13_uart [13]
0x330E	0x432B5441 ;_initBlock_7+0 : ?ICS?lstr12_uart at 0x330E
0x3312	0x3F4E4950 ;_initBlock_7+4
0x3316	0x41000A0D ;_initBlock_7+8 : ?ICS?lstr13_uart at 0x3319
0x331A	0x49432B54 ;_initBlock_7+12
0x331E	0x55485350 ;_initBlock_7+16
0x3322	0x000A0D54 ;_initBlock_7+20
; end of _initBlock_7
;,0 :: _initBlock_8 [120]
; Containing: ?ICS?lstr14_uart [13]
;             ?ICS?lstr15_uart [32]
;             ?ICS?lstr16_uart [32]
;             ?ICS?lstr17_uart [28]
;             ?ICS?lstr18_uart [15]
0x3326	0x432B5441 ;_initBlock_8+0 : ?ICS?lstr14_uart at 0x3326
0x332A	0x54544147 ;_initBlock_8+4
0x332E	0x0A0D313D ;_initBlock_8+8
0x3332	0x2B544100 ;_initBlock_8+12 : ?ICS?lstr15_uart at 0x3333
0x3336	0x42504153 ;_initBlock_8+16
0x333A	0x2C333D52 ;_initBlock_8+20
0x333E	0x43222C31 ;_initBlock_8+24
0x3342	0x59544E4F ;_initBlock_8+28
0x3346	0x2C224550 ;_initBlock_8+32
0x334A	0x52504722 ;_initBlock_8+36
0x334E	0x0A0D2253 ;_initBlock_8+40
0x3352	0x2B544100 ;_initBlock_8+44 : ?ICS?lstr16_uart at 0x3353
0x3356	0x42504153 ;_initBlock_8+48
0x335A	0x2C333D52 ;_initBlock_8+52
0x335E	0x41222C31 ;_initBlock_8+56
0x3362	0x2C224E50 ;_initBlock_8+60
0x3366	0x746E6922 ;_initBlock_8+64
0x336A	0x656E7265 ;_initBlock_8+68
0x336E	0x0A0D2274 ;_initBlock_8+72
0x3372	0x2B544100 ;_initBlock_8+76 : ?ICS?lstr17_uart at 0x3373
0x3376	0x42504153 ;_initBlock_8+80
0x337A	0x2C333D52 ;_initBlock_8+84
0x337E	0x50222C31 ;_initBlock_8+88
0x3382	0x2C224457 ;_initBlock_8+92
0x3386	0x72706722 ;_initBlock_8+96
0x338A	0x0A0D2273 ;_initBlock_8+100
0x338E	0x2B544100 ;_initBlock_8+104 : ?ICS?lstr18_uart at 0x338F
0x3392	0x42504153 ;_initBlock_8+108
0x3396	0x2C313D52 ;_initBlock_8+112
0x339A	0x000A0D31 ;_initBlock_8+116
; end of _initBlock_8
;uart.c,0 :: ?ICS?lstr19_uart [14]
0x339E	0x482B5441 ;?ICS?lstr19_uart+0
0x33A2	0x54505454 ;?ICS?lstr19_uart+4
0x33A6	0x0D4D5245 ;?ICS?lstr19_uart+8
0x33AA	0x000A ;?ICS?lstr19_uart+12
; end of ?ICS?lstr19_uart
;uart.c,0 :: ?ICS?lstr20_uart [14]
0x33AC	0x482B5441 ;?ICS?lstr20_uart+0
0x33B0	0x49505454 ;?ICS?lstr20_uart+4
0x33B4	0x0D54494E ;?ICS?lstr20_uart+8
0x33B8	0x000A ;?ICS?lstr20_uart+12
; end of ?ICS?lstr20_uart
;uart.c,0 :: ?ICS?lstr21_uart [22]
0x33BA	0x482B5441 ;?ICS?lstr21_uart+0
0x33BE	0x50505454 ;?ICS?lstr21_uart+4
0x33C2	0x3D415241 ;?ICS?lstr21_uart+8
0x33C6	0x44494322 ;?ICS?lstr21_uart+12
0x33CA	0x0D312C22 ;?ICS?lstr21_uart+16
0x33CE	0x000A ;?ICS?lstr21_uart+20
; end of ?ICS?lstr21_uart
;uart.c,0 :: ?ICS?lstr22_uart [18]
0x33D0	0x482B5441 ;?ICS?lstr22_uart+0
0x33D4	0x41505454 ;?ICS?lstr22_uart+4
0x33D8	0x4F495443 ;?ICS?lstr22_uart+8
0x33DC	0x0D313D4E ;?ICS?lstr22_uart+12
0x33E0	0x000A ;?ICS?lstr22_uart+16
; end of ?ICS?lstr22_uart
;,0 :: _initBlock_13 [28]
; Containing: ?ICS?lstr23_uart [13]
;             ?ICS?lstr24_uart [15]
0x33E2	0x432B5441 ;_initBlock_13+0 : ?ICS?lstr23_uart at 0x33E2
0x33E6	0x48535049 ;_initBlock_13+4
0x33EA	0x0A0D5455 ;_initBlock_13+8
0x33EE	0x2B544100 ;_initBlock_13+12 : ?ICS?lstr24_uart at 0x33EF
0x33F2	0x42504153 ;_initBlock_13+16
0x33F6	0x2C303D52 ;_initBlock_13+20
0x33FA	0x000A0D31 ;_initBlock_13+24
; end of _initBlock_13
;,0 :: _initBlock_14 [36]
; Containing: ?ICS?lstr25_uart [13]
;             ?ICS?lstr5_uart [23]
0x33FE	0x432B5441 ;_initBlock_14+0 : ?ICS?lstr25_uart at 0x33FE
0x3402	0x54544147 ;_initBlock_14+4
0x3406	0x0A0D303D ;_initBlock_14+8
0x340A	0x2B544100 ;_initBlock_14+12 : ?ICS?lstr5_uart at 0x340B
0x340E	0x4C474D43 ;_initBlock_14+16
0x3412	0x4552223D ;_initBlock_14+20
0x3416	0x4E552043 ;_initBlock_14+24
0x341A	0x44414552 ;_initBlock_14+28
0x341E	0x000A0D22 ;_initBlock_14+32
; end of _initBlock_14
;,0 :: _initBlock_15 [166]
; Containing: ?ICS_receivedFlag [1]
;             ?ICS?lstr6_uart [12]
;             ?ICS?lstr7_uart [38]
;             ?ICS?lstr8_uart [38]
;             ?ICS?lstr9_uart [38]
;             ?ICS?lstr10_uart [39]
0x3422	0x2B544100 ;_initBlock_15+0 : ?ICS_receivedFlag at 0x3422 : ?ICS?lstr6_uart at 0x3423
0x3426	0x46474D43 ;_initBlock_15+4
0x342A	0x0A0D313D ;_initBlock_15+8
0x342E	0x6F725000 ;_initBlock_15+12 : ?ICS?lstr7_uart at 0x342F
0x3432	0x6A6E656D ;_initBlock_15+16
0x3436	0x20616E65 ;_initBlock_15+20
0x343A	0x63657270 ;_initBlock_15+24
0x343E	0x6F6E7A69 ;_initBlock_15+28
0x3442	0x6E207473 ;_initBlock_15+32
0x3446	0x31203A61 ;_initBlock_15+36
0x344A	0x7320322F ;_initBlock_15+40
0x344E	0x65706574 ;_initBlock_15+44
0x3452	0x5000616E ;_initBlock_15+48 : ?ICS?lstr8_uart at 0x3455
0x3456	0x656D6F72 ;_initBlock_15+52
0x345A	0x6E656A6E ;_initBlock_15+56
0x345E	0x72702061 ;_initBlock_15+60
0x3462	0x7A696365 ;_initBlock_15+64
0x3466	0x74736F6E ;_initBlock_15+68
0x346A	0x3A616E20 ;_initBlock_15+72
0x346E	0x342F3120 ;_initBlock_15+76
0x3472	0x65747320 ;_initBlock_15+80
0x3476	0x616E6570 ;_initBlock_15+84
0x347A	0x6F725000 ;_initBlock_15+88 : ?ICS?lstr9_uart at 0x347B
0x347E	0x6A6E656D ;_initBlock_15+92
0x3482	0x20616E65 ;_initBlock_15+96
0x3486	0x63657270 ;_initBlock_15+100
0x348A	0x6F6E7A69 ;_initBlock_15+104
0x348E	0x6E207473 ;_initBlock_15+108
0x3492	0x31203A61 ;_initBlock_15+112
0x3496	0x7320382F ;_initBlock_15+116
0x349A	0x65706574 ;_initBlock_15+120
0x349E	0x5000616E ;_initBlock_15+124 : ?ICS?lstr10_uart at 0x34A1
0x34A2	0x656D6F72 ;_initBlock_15+128
0x34A6	0x6E656A6E ;_initBlock_15+132
0x34AA	0x72702061 ;_initBlock_15+136
0x34AE	0x7A696365 ;_initBlock_15+140
0x34B2	0x74736F6E ;_initBlock_15+144
0x34B6	0x3A616E20 ;_initBlock_15+148
0x34BA	0x312F3120 ;_initBlock_15+152
0x34BE	0x74732036 ;_initBlock_15+156
0x34C2	0x6E657065 ;_initBlock_15+160
0x34C6	0x0061 ;_initBlock_15+164
; end of _initBlock_15
;,0 :: _initBlock_16 [110]
; Containing: ?ICS?lstr11_uart [101]
;             ?ICS?lstr3_uart [9]
0x34C8	0x73657247 ;_initBlock_16+0 : ?ICS?lstr11_uart at 0x34C8
0x34CC	0x203A616B ;_initBlock_16+4
0x34D0	0x65646F70 ;_initBlock_16+8
0x34D4	0x61766173 ;_initBlock_16+12
0x34D8	0x20656A6E ;_initBlock_16+16
0x34DC	0x656A696E ;_initBlock_16+20
0x34E0	0x676F6D20 ;_initBlock_16+24
0x34E4	0x20656375 ;_initBlock_16+28
0x34E8	0x6D6F7270 ;_initBlock_16+32
0x34EC	0x74696E65 ;_initBlock_16+36
0x34F0	0x200A2C69 ;_initBlock_16+40
0x34F4	0x74736F70 ;_initBlock_16+44
0x34F8	0x6A6C7661 ;_initBlock_16+48
0x34FC	0x206F6E65 ;_initBlock_16+52
0x3500	0x7020656A ;_initBlock_16+56
0x3504	0x6172646F ;_initBlock_16+60
0x3508	0x656D757A ;_initBlock_16+64
0x350C	0x6F6E6176 ;_initBlock_16+68
0x3510	0x646F7020 ;_initBlock_16+72
0x3514	0x76617365 ;_initBlock_16+76
0x3518	0x656A6E61 ;_initBlock_16+80
0x351C	0x20616E20 ;_initBlock_16+84
0x3520	0x36312F31 ;_initBlock_16+88
0x3524	0x65747320 ;_initBlock_16+92
0x3528	0x616E6170 ;_initBlock_16+96
0x352C	0x2B544100 ;_initBlock_16+100 : ?ICS?lstr3_uart at 0x352D
0x3530	0x44474D43 ;_initBlock_16+104
0x3534	0x003D ;_initBlock_16+108
; end of _initBlock_16
;,0 :: _initBlock_17 [165]
; Containing: ?ICS?lstr4_uart [5]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr2___Lib_Conversions [2]
;             ?ICS?lstr3___Lib_Conversions [4]
;             ?ICSsendData_url_L0 [150]
0x3536	0x0A0D302C ;_initBlock_17+0 : ?ICS?lstr4_uart at 0x3536
0x353A	0x4E614E00 ;_initBlock_17+4 : ?ICS?lstr1___Lib_Conversions at 0x353B
0x353E	0x49003000 ;_initBlock_17+8 : ?ICS?lstr2___Lib_Conversions at 0x353F : ?ICS?lstr3___Lib_Conversions at 0x3541
0x3542	0x4100464E ;_initBlock_17+12 : ?ICSsendData_url_L0 at 0x3545
0x3546	0x54482B54 ;_initBlock_17+16
0x354A	0x41505054 ;_initBlock_17+20
0x354E	0x223D4152 ;_initBlock_17+24
0x3552	0x224C5255 ;_initBlock_17+28
0x3556	0x7468222C ;_initBlock_17+32
0x355A	0x2F3A7074 ;_initBlock_17+36
0x355E	0x617A612F ;_initBlock_17+40
0x3562	0x2E636972 ;_initBlock_17+44
0x3566	0x73757361 ;_initBlock_17+48
0x356A	0x6D6D6F63 ;_initBlock_17+52
0x356E	0x6D6F632E ;_initBlock_17+56
0x3572	0x3939393A ;_initBlock_17+60
0x3576	0x696D2F38 ;_initBlock_17+64
0x357A	0x6C2F7370 ;_initBlock_17+68
0x357E	0x743F676F ;_initBlock_17+72
0x3582	0x3D706D65 ;_initBlock_17+76
0x3586	0x00000000 ;_initBlock_17+80
0x358A	0x00000000 ;_initBlock_17+84
0x358E	0x00000000 ;_initBlock_17+88
0x3592	0x00000000 ;_initBlock_17+92
0x3596	0x00000000 ;_initBlock_17+96
0x359A	0x00000000 ;_initBlock_17+100
0x359E	0x00000000 ;_initBlock_17+104
0x35A2	0x00000000 ;_initBlock_17+108
0x35A6	0x00000000 ;_initBlock_17+112
0x35AA	0x00000000 ;_initBlock_17+116
0x35AE	0x00000000 ;_initBlock_17+120
0x35B2	0x00000000 ;_initBlock_17+124
0x35B6	0x00000000 ;_initBlock_17+128
0x35BA	0x00000000 ;_initBlock_17+132
0x35BE	0x00000000 ;_initBlock_17+136
0x35C2	0x00000000 ;_initBlock_17+140
0x35C6	0x00000000 ;_initBlock_17+144
0x35CA	0x00000000 ;_initBlock_17+148
0x35CE	0x00000000 ;_initBlock_17+152
0x35D2	0x00000000 ;_initBlock_17+156
0x35D6	0x00000000 ;_initBlock_17+160
0x35DA	0x00 ;_initBlock_17+164
; end of _initBlock_17
;__Lib_GPIO_32F4xx_Defs.c,785 :: __GPIO_MODULE_I2C3_PA8_PC9 [108]
0x35DC	0x00000408 ;__GPIO_MODULE_I2C3_PA8_PC9+0
0x35E0	0x00000429 ;__GPIO_MODULE_I2C3_PA8_PC9+4
0x35E4	0xFFFFFFFF ;__GPIO_MODULE_I2C3_PA8_PC9+8
0x35E8	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+12
0x35EC	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+16
0x35F0	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+20
0x35F4	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+24
0x35F8	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+28
0x35FC	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+32
0x3600	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+36
0x3604	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+40
0x3608	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+44
0x360C	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+48
0x3610	0x00001028 ;__GPIO_MODULE_I2C3_PA8_PC9+52
0x3614	0x00001028 ;__GPIO_MODULE_I2C3_PA8_PC9+56
0x3618	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+60
0x361C	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+64
0x3620	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+68
0x3624	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+72
0x3628	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+76
0x362C	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+80
0x3630	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+84
0x3634	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+88
0x3638	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+92
0x363C	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+96
0x3640	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+100
0x3644	0x00000000 ;__GPIO_MODULE_I2C3_PA8_PC9+104
; end of __GPIO_MODULE_I2C3_PA8_PC9
;humidity.c,0 :: ?ICScalcHumTemp_i_L0 [4]
0x3648	0x00000000 ;?ICScalcHumTemp_i_L0+0
; end of ?ICScalcHumTemp_i_L0
;humidity.c,0 :: ?ICScalcHumTemp_checksum_L0 [4]
0x364C	0x00000000 ;?ICScalcHumTemp_checksum_L0+0
; end of ?ICScalcHumTemp_checksum_L0
;humidity.c,0 :: ?ICScalcHumTemp_res_L0 [4]
0x3650	0x00000000 ;?ICScalcHumTemp_res_L0+0
; end of ?ICScalcHumTemp_res_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [24]    _I2Cx_Is_Idle
0x01A0      [26]    _I2Cx_Get_Status
0x01BC     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x02B8      [12]    _Get_Fosc_kHz
0x02C4      [36]    _ChekXForEvent
0x02E8      [26]    __Lib_I2C_123_I2Cx_Wait_For_Idle
0x0304      [70]    _GPIO_Alternate_Function_Enable
0x034C     [132]    _RCC_GetClocksFrequency
0x03D0      [68]    _I2Cx_Start
0x0414     [652]    _I2Cx_Read
0x06A0     [180]    _I2Cx_Write
0x0754      [24]    _I2C3_Start
0x076C     [468]    _I2Cx_Init_Advanced
0x0940     [168]    _GPIO_Clk_Enable
0x09E8     [112]    _USART2_Send
0x0A58      [36]    _I2C3_Write
0x0A7C      [36]    _I2C3_Read
0x0AA0      [40]    _BME_Write
0x0AC8      [24]    _Delay_5500us
0x0AE0      [92]    _oneWireWriteBit
0x0B3C      [80]    _BME_Read_DigS
0x0B90     [364]    _sendSMS
0x0CFC      [12]    _setPrecision
0x0D08     [152]    _USART2_Receive
0x0DA0      [40]    _strcpy
0x0DC8     [112]    _BME_Read
0x0E38      [40]    _Lcd_Chr_CP
0x0E60      [28]    _strlen
0x0E7C      [28]    _I2C3_Init_Advanced
0x0E98      [24]    _my_Delay_us
0x0EB0     [128]    _NVIC_SetIntPriority
0x0F30      [24]    _Delay_1us
0x0F48      [24]    _GPIO_Digital_Input
0x0F60      [84]    _BME280_compensate_T_int32
0x0FB4     [560]    _GPIO_Config
0x11E8      [24]    _Delay_50us
0x1200     [104]    _oneWireReadBit
0x1268      [28]    _GPIO_Digital_Output
0x1284      [80]    _BME_Read_DigU
0x12D4     [120]    _NVIC_IntEnable
0x134C     [116]    _Lcd_Out
0x13C0     [204]    _Lcd_Cmd
0x148C     [460]    _receive_SMS
0x1658     [224]    _BME280_compensate_P_int32
0x1738     [144]    _oneWireReset
0x17C8      [68]    _oneWireWrite
0x180C      [96]    _getTemperature
0x186C      [72]    _crc8
0x18B4      [60]    _oneWireRead
0x18F0     [288]    _USART2_Init
0x1A10     [244]    _BME280_Init
0x1B04      [24]    _my_Delay_ms
0x1B1C     [260]    _RTCInit
0x1C20     [148]    _USART2_Send_Text
0x1CB4      [96]    _InitTimerUs
0x1D14      [20]    ___CC2DW
0x1D28      [88]    _InitTimerMs
0x1D80      [40]    _initUltrasonic
0x1DA8      [68]    _initLCD
0x1DEC      [36]    _getReceiveTxt
0x1E10     [492]    _FloatToStr
0x1FFC      [88]    _checkReceiveTxt
0x2054     [588]    _Lcd_Init
0x22A0     [468]    _calcHumTemp
0x2474     [104]    _getDistance
0x24DC      [48]    _showText
0x250C      [58]    ___FillZeros
0x2548     [128]    _initProg
0x25C8     [924]    _sendData
0x2964     [100]    _getPressure
0x29C8      [76]    __Lib_System_4XX_SystemClockSetDefault
0x2A14     [304]    _calcTemp
0x2B44     [120]    _showTempLCD
0x2BBC      [56]    _checkSMS
0x2BF4     [204]    _interruptUART
0x2CC0      [36]    __Lib_System_4XX_InitialSetUpFosc
0x2CE4       [8]    ___GenExcept
0x2CEC      [72]    _main
0x2D34     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x3094      [44]    _Timer3_interrupt
0x30C0     [440]    _interRTC
0x3278      [42]    ___EnableFPU
0x32A4      [44]    _Timer2_interrupt
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_sendData_temp
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_showTempLCD_temp
0x0004       [4]    FARG_showTempLCD_hum
0x0004       [4]    FARG_sendData_hum
0x0008       [4]    FARG_sendData_pres
0x000C       [4]    FARG_sendData_dist
0x20000000      [10]    ?lstr1_uart
0x2000000A      [12]    ?lstr2_uart
0x20000016      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000026       [6]    ?lstr1_lcd
0x2000002C       [5]    ?lstr2_lcd
0x20000031       [1]    _rtcCounter
0x20000032       [6]    ?lstr1_main
0x20000038       [5]    ?lstr2_main
0x2000003D       [1]    temperature_precision
0x2000003E      [11]    ?lstr12_uart
0x20000049      [13]    ?lstr13_uart
0x20000056      [13]    ?lstr14_uart
0x20000063      [32]    ?lstr15_uart
0x20000083      [32]    ?lstr16_uart
0x200000A3      [28]    ?lstr17_uart
0x200000BF      [15]    ?lstr18_uart
0x200000CE      [14]    ?lstr19_uart
0x200000DC      [14]    ?lstr20_uart
0x200000EA      [22]    ?lstr21_uart
0x20000100      [18]    ?lstr22_uart
0x20000112      [13]    ?lstr23_uart
0x2000011F      [15]    ?lstr24_uart
0x2000012E      [13]    ?lstr25_uart
0x2000013B      [23]    ?lstr5_uart
0x20000152       [1]    _receivedFlag
0x20000153      [12]    ?lstr6_uart
0x2000015F      [38]    ?lstr7_uart
0x20000185      [38]    ?lstr8_uart
0x200001AB      [38]    ?lstr9_uart
0x200001D1      [39]    ?lstr10_uart
0x200001F8     [101]    ?lstr11_uart
0x2000025D       [9]    ?lstr3_uart
0x20000266       [5]    ?lstr4_uart
0x2000026B       [4]    ?lstr1___Lib_Conversions
0x2000026F       [2]    ?lstr2___Lib_Conversions
0x20000271       [4]    ?lstr3___Lib_Conversions
0x20000275      [10]    _data_
0x2000027F      [10]    _output
0x20000289       [1]    _cnt
0x2000028A       [2]    _dig_T1
0x2000028C       [2]    _dig_T2
0x2000028E       [2]    _dig_T3
0x20000290       [2]    _dig_P1
0x20000292       [2]    _dig_P2
0x20000294       [2]    _dig_P3
0x20000296       [2]    _dig_P4
0x20000298       [2]    _dig_P5
0x2000029A       [2]    _dig_P6
0x2000029C       [2]    _dig_P7
0x2000029E       [2]    _dig_P8
0x200002A0       [2]    _dig_P9
0x200002A2       [1]    _ok
0x200002A3       [0]    __Lib_Lcd_cmd_status
0x200002A4       [4]    _tick_ms
0x200002A8       [4]    _tick_us
0x200002AC    [1008]    _receiveUART
0x2000069C    [1006]    _transmitUART
0x20000A8C       [4]    ___System_CLOCK_IN_KHZ
0x20000A90       [4]    _I2C_Start_Ptr
0x20000A94       [4]    _I2C_Read_Ptr
0x20000A98       [4]    _I2C_Write_Ptr
0x20000A9C       [4]    __VOLTAGE_RANGE
0x20000AA0       [4]    _t_fine
0x20000AA4       [4]    _press
0x20000AA8       [4]    _temp
0x20000AAC       [4]    _hum
0x20000AB0       [4]    _dist
0x20000AB4       [9]    _scratchpad
0x20000ABD     [300]    _receivedTxt
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x32D0      [10]    ?ICS?lstr1_uart
0x32DA      [12]    ?ICS?lstr2_uart
0x32E6      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x32F6       [6]    ?ICS?lstr1_lcd
0x32FC       [5]    ?ICS?lstr2_lcd
0x3301       [1]    ?ICS_rtcCounter
0x3302       [6]    ?ICS?lstr1_main
0x3308       [5]    ?ICS?lstr2_main
0x330D       [1]    ?ICStemperature_precision
0x330E      [11]    ?ICS?lstr12_uart
0x3319      [13]    ?ICS?lstr13_uart
0x3326      [13]    ?ICS?lstr14_uart
0x3333      [32]    ?ICS?lstr15_uart
0x3353      [32]    ?ICS?lstr16_uart
0x3373      [28]    ?ICS?lstr17_uart
0x338F      [15]    ?ICS?lstr18_uart
0x339E      [14]    ?ICS?lstr19_uart
0x33AC      [14]    ?ICS?lstr20_uart
0x33BA      [22]    ?ICS?lstr21_uart
0x33D0      [18]    ?ICS?lstr22_uart
0x33E2      [13]    ?ICS?lstr23_uart
0x33EF      [15]    ?ICS?lstr24_uart
0x33FE      [13]    ?ICS?lstr25_uart
0x340B      [23]    ?ICS?lstr5_uart
0x3422       [1]    ?ICS_receivedFlag
0x3423      [12]    ?ICS?lstr6_uart
0x342F      [38]    ?ICS?lstr7_uart
0x3455      [38]    ?ICS?lstr8_uart
0x347B      [38]    ?ICS?lstr9_uart
0x34A1      [39]    ?ICS?lstr10_uart
0x34C8     [101]    ?ICS?lstr11_uart
0x352D       [9]    ?ICS?lstr3_uart
0x3536       [5]    ?ICS?lstr4_uart
0x353B       [4]    ?ICS?lstr1___Lib_Conversions
0x353F       [2]    ?ICS?lstr2___Lib_Conversions
0x3541       [4]    ?ICS?lstr3___Lib_Conversions
0x3545     [150]    ?ICSsendData_url_L0
0x35DC     [108]    __GPIO_MODULE_I2C3_PA8_PC9
0x3648       [4]    ?ICScalcHumTemp_i_L0
0x364C       [4]    ?ICScalcHumTemp_checksum_L0
0x3650       [4]    ?ICScalcHumTemp_res_L0
