Analysis & Synthesis report for vgalab1
Mon Mar 24 20:21:35 2014
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |vgalab1
 16. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_sync:u1
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "color_blocker:colorer"
 20. Port Connectivity Checks: "block:outer[3].inner[3].b"
 21. Port Connectivity Checks: "block:outer[3].inner[2].b"
 22. Port Connectivity Checks: "block:outer[3].inner[1].b"
 23. Port Connectivity Checks: "block:outer[3].inner[0].b"
 24. Port Connectivity Checks: "block:outer[2].inner[3].b"
 25. Port Connectivity Checks: "block:outer[2].inner[2].b"
 26. Port Connectivity Checks: "block:outer[2].inner[1].b"
 27. Port Connectivity Checks: "block:outer[2].inner[0].b"
 28. Port Connectivity Checks: "block:outer[1].inner[3].b"
 29. Port Connectivity Checks: "block:outer[1].inner[2].b"
 30. Port Connectivity Checks: "block:outer[1].inner[1].b"
 31. Port Connectivity Checks: "block:outer[1].inner[0].b"
 32. Port Connectivity Checks: "block:outer[0].inner[3].b"
 33. Port Connectivity Checks: "block:outer[0].inner[2].b"
 34. Port Connectivity Checks: "block:outer[0].inner[1].b"
 35. Port Connectivity Checks: "block:outer[0].inner[0].b"
 36. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 24 20:21:34 2014          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; vgalab1                                        ;
; Top-level Entity Name              ; vgalab1                                        ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 289                                            ;
;     Total combinational functions  ; 289                                            ;
;     Dedicated logic registers      ; 47                                             ;
; Total registers                    ; 47                                             ;
; Total pins                         ; 87                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; vgalab1            ; vgalab1            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+---------------------------------------------------------------+-----------------+-----------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                     ;
+---------------------------------------------------------------+-----------------+-----------------------------+------------------------------------------------------------------+
; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/reset_delay.v   ; yes             ; User Verilog HDL File       ; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/reset_delay.v      ;
; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v ; yes             ; User Wizard-Generated File  ; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v    ;
; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/vga_sync.v      ; yes             ; User Verilog HDL File       ; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/vga_sync.v         ;
; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v       ; yes             ; User Verilog HDL File       ; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/vgalab1.v          ;
; altpll.tdf                                                    ; yes             ; Megafunction                ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf        ;
; aglobal111.inc                                                ; yes             ; Megafunction                ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc    ;
; stratix_pll.inc                                               ; yes             ; Megafunction                ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc   ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;
+---------------------------------------------------------------+-----------------+-----------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 289                                            ;
;                                             ;                                                ;
; Total combinational functions               ; 289                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 129                                            ;
;     -- 3 input functions                    ; 92                                             ;
;     -- <=2 input functions                  ; 68                                             ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 247                                            ;
;     -- arithmetic mode                      ; 42                                             ;
;                                             ;                                                ;
; Total registers                             ; 47                                             ;
;     -- Dedicated logic registers            ; 47                                             ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 87                                             ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 23                                             ;
; Total fan-out                               ; 1126                                           ;
; Average fan-out                             ; 2.66                                           ;
+---------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; |vgalab1                        ; 289 (155)         ; 47 (4)       ; 0           ; 0            ; 0       ; 0         ; 87   ; 0            ; |vgalab1                                          ;              ;
;    |Reset_Delay:r0|             ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|Reset_Delay:r0                           ;              ;
;    |VGA_Audio_PLL:p1|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|VGA_Audio_PLL:p1                         ;              ;
;       |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|VGA_Audio_PLL:p1|altpll:altpll_component ;              ;
;    |block:outer[0].inner[0].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[0].inner[0].b                ;              ;
;    |block:outer[0].inner[1].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[0].inner[1].b                ;              ;
;    |block:outer[0].inner[2].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[0].inner[2].b                ;              ;
;    |block:outer[0].inner[3].b|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[0].inner[3].b                ;              ;
;    |block:outer[1].inner[0].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[1].inner[0].b                ;              ;
;    |block:outer[1].inner[1].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[1].inner[1].b                ;              ;
;    |block:outer[1].inner[3].b|  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[1].inner[3].b                ;              ;
;    |block:outer[2].inner[1].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[2].inner[1].b                ;              ;
;    |block:outer[2].inner[2].b|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[2].inner[2].b                ;              ;
;    |block:outer[2].inner[3].b|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[2].inner[3].b                ;              ;
;    |block:outer[3].inner[0].b|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[3].inner[0].b                ;              ;
;    |block:outer[3].inner[1].b|  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[3].inner[1].b                ;              ;
;    |block:outer[3].inner[2].b|  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[3].inner[2].b                ;              ;
;    |block:outer[3].inner[3].b|  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|block:outer[3].inner[3].b                ;              ;
;    |color_blocker:colorer|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|color_blocker:colorer                    ;              ;
;    |vga_sync:u1|                ; 42 (42)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vgalab1|vga_sync:u1                              ;              ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |vgalab1|VGA_Audio_PLL:p1 ; //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; color_blocker:colorer|v1[0]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[1]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[2]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[3]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[4]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[5]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[6]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[7]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[8]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v1[9]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[0]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[1]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[2]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[3]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[4]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[5]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[6]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[7]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[8]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v2[9]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[0]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[1]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[2]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[3]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[4]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[5]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[6]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[7]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[8]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; color_blocker:colorer|v3[9]                         ; color_blocker:colorer|WideOr0 ; yes                    ;
; datagrid[0][0][1]                                   ; concat                        ; yes                    ;
; datagrid[3][3][1]                                   ; concat                        ; yes                    ;
; datagrid[3][2][1]                                   ; concat                        ; yes                    ;
; datagrid[3][1][1]                                   ; concat                        ; yes                    ;
; datagrid[3][0][1]                                   ; concat                        ; yes                    ;
; datagrid[2][3][1]                                   ; concat                        ; yes                    ;
; datagrid[2][2][1]                                   ; concat                        ; yes                    ;
; datagrid[2][1][1]                                   ; concat                        ; yes                    ;
; datagrid[2][0][1]                                   ; concat                        ; yes                    ;
; datagrid[1][3][1]                                   ; concat                        ; yes                    ;
; datagrid[1][2][1]                                   ; concat                        ; yes                    ;
; datagrid[1][1][1]                                   ; concat                        ; yes                    ;
; datagrid[1][0][1]                                   ; concat                        ; yes                    ;
; datagrid[0][3][1]                                   ; concat                        ; yes                    ;
; datagrid[0][2][1]                                   ; concat                        ; yes                    ;
; datagrid[0][1][1]                                   ; concat                        ; yes                    ;
; datagrid[0][0][2]                                   ; concat                        ; yes                    ;
; datagrid[3][3][2]                                   ; concat                        ; yes                    ;
; datagrid[3][2][2]                                   ; concat                        ; yes                    ;
; datagrid[3][1][2]                                   ; concat                        ; yes                    ;
; datagrid[3][0][2]                                   ; concat                        ; yes                    ;
; datagrid[2][3][2]                                   ; concat                        ; yes                    ;
; datagrid[2][2][2]                                   ; concat                        ; yes                    ;
; datagrid[2][1][2]                                   ; concat                        ; yes                    ;
; datagrid[2][0][2]                                   ; concat                        ; yes                    ;
; datagrid[1][3][2]                                   ; concat                        ; yes                    ;
; datagrid[1][2][2]                                   ; concat                        ; yes                    ;
; datagrid[1][1][2]                                   ; concat                        ; yes                    ;
; datagrid[1][0][2]                                   ; concat                        ; yes                    ;
; datagrid[0][3][2]                                   ; concat                        ; yes                    ;
; datagrid[0][2][2]                                   ; concat                        ; yes                    ;
; datagrid[0][1][2]                                   ; concat                        ; yes                    ;
; datagrid[0][0][0]                                   ; concat                        ; yes                    ;
; datagrid[3][3][0]                                   ; concat                        ; yes                    ;
; datagrid[3][2][0]                                   ; concat                        ; yes                    ;
; datagrid[3][1][0]                                   ; concat                        ; yes                    ;
; datagrid[3][0][0]                                   ; concat                        ; yes                    ;
; datagrid[2][3][0]                                   ; concat                        ; yes                    ;
; datagrid[2][2][0]                                   ; concat                        ; yes                    ;
; datagrid[2][1][0]                                   ; concat                        ; yes                    ;
; datagrid[2][0][0]                                   ; concat                        ; yes                    ;
; datagrid[1][3][0]                                   ; concat                        ; yes                    ;
; datagrid[1][2][0]                                   ; concat                        ; yes                    ;
; datagrid[1][1][0]                                   ; concat                        ; yes                    ;
; datagrid[1][0][0]                                   ; concat                        ; yes                    ;
; datagrid[0][3][0]                                   ; concat                        ; yes                    ;
; datagrid[0][2][0]                                   ; concat                        ; yes                    ;
; datagrid[0][1][0]                                   ; concat                        ; yes                    ;
; Number of user-specified and inferred latches = 78  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Add2                                                   ;   ;
; Add2                                                   ;   ;
; Add2                                                   ;   ;
; Add2                                                   ;   ;
; Add2                                                   ;   ;
; Add2                                                   ;   ;
; Add2                                                   ;   ;
; Number of logic cells representing combinational loops ; 7 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; YYY[2]                                ; Stuck at GND due to stuck port data_in ;
; XXX[2]                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 47    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 29    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; XXX[0]                                 ; 19      ;
; YYY[0]                                 ; 19      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered        ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------+----------------------------+
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; |vgalab1|count[6] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vgalab1 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; blockdim         ; 100   ; Signed Integer                               ;
; margins          ; 10    ; Signed Integer                               ;
; xoff             ; 100   ; Signed Integer                               ;
; yoff             ; 20    ; Signed Integer                               ;
; rectangle_radius ; 3     ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:u1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_SYNC_TOTAL   ; 800   ; Signed Integer                  ;
; H_PIXELS       ; 640   ; Signed Integer                  ;
; H_SYNC_START   ; 659   ; Signed Integer                  ;
; H_SYNC_WIDTH   ; 96    ; Signed Integer                  ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                  ;
; V_PIXELS       ; 480   ; Signed Integer                  ;
; V_SYNC_START   ; 493   ; Signed Integer                  ;
; V_SYNC_WIDTH   ; 2     ; Signed Integer                  ;
; H_START        ; 699   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "color_blocker:colorer" ;
+----------------+-------+----------+---------------+
; Port           ; Type  ; Severity ; Details       ;
+----------------+-------+----------+---------------+
; color_class[3] ; Input ; Info     ; Stuck at GND  ;
+----------------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[3].inner[3].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[5..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[3].inner[2].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[5..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[7..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[3].inner[1].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[5..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[6..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[3].inner[0].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[5..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[4..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..5]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[2].inner[3].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[5..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[2].inner[2].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[5..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[7..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[2].inner[1].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[5..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[6..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[2].inner[0].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[5..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[4..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..5]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[1].inner[3].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[4..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[1].inner[2].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[4..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[7..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[1].inner[1].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[4..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[6..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[1].inner[0].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[4..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[4..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..5]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[0].inner[3].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..7]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[0].inner[2].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..7]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[7..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[0].inner[1].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..7]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[6..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "block:outer[0].inner[0].b"                                                                                                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_off[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; x_off[9..7]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_off[4..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y_off[9..5]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y_off[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dim[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dim[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[4..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dim[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; radius[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; radius[9..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; value        ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; pxout        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "pxout[3..3]" have no fanouts                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Mar 24 20:21:20 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgalab1 -c vgalab1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v
    Info (12023): Found entity 1: vga_sync
Warning (10229): Verilog HDL Expression warning at vgalab1.v(241): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at vgalab1.v(242): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at vgalab1.v(245): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at vgalab1.v(247): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at vgalab1.v(250): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at vgalab1.v(251): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at vgalab1.v(257): truncated literal to match 10 bits
Info (12021): Found 3 design units, including 3 entities, in source file vgalab1.v
    Info (12023): Found entity 1: vgalab1
    Info (12023): Found entity 2: block
    Info (12023): Found entity 3: color_blocker
Info (12021): Found 1 design units, including 1 entities, in source file bars.v
    Info (12023): Found entity 1: bars
Info (12127): Elaborating entity "vgalab1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vgalab1.v(30): object "RST" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vgalab1.v(76): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at vgalab1.v(78): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at vgalab1.v(87): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vgalab1.v(93): truncated value with size 32 to match size of target (3)
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(99): variable "XXX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(99): variable "YYY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(100): variable "XXX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(100): variable "YYY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(101): variable "XXX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(101): variable "YYY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(102): variable "XXX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(102): variable "YYY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(103): variable "XXX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(103): variable "YYY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(104): variable "XXX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vgalab1.v(104): variable "YYY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at vgalab1.v(155): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at vgalab1.v(160): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at vgalab1.v(162): truncated value with size 32 to match size of target (6)
Warning (10034): Output port "LEDR[17..7]" at vgalab1.v(10) has no driver
Warning (10034): Output port "LEDR[3]" at vgalab1.v(10) has no driver
Info (10041): Inferred latch for "datagrid[0][0][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][0][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][0][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][0][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][0][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][0][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][1][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][1][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][1][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][1][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][1][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][1][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][2][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][2][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][2][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][2][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][2][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][2][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][3][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][3][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][3][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][3][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][3][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[0][3][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][0][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][0][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][0][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][0][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][0][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][0][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][1][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][1][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][1][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][1][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][1][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][1][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][2][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][2][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][2][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][2][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][2][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][2][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][3][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][3][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][3][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][3][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][3][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[1][3][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][0][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][0][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][0][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][0][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][0][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][0][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][1][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][1][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][1][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][1][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][1][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][1][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][2][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][2][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][2][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][2][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][2][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][2][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][3][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][3][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][3][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][3][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][3][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[2][3][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][0][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][0][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][0][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][0][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][0][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][0][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][1][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][1][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][1][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][1][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][1][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][1][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][2][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][2][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][2][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][2][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][2][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][2][5]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][3][0]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][3][1]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][3][2]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][3][3]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][3][4]" at vgalab1.v(98)
Info (10041): Inferred latch for "datagrid[3][3][5]" at vgalab1.v(98)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "datagrid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "outstreams" into its bus
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "block" for hierarchy "block:outer[0].inner[0].b"
Info (12128): Elaborating entity "color_blocker" for hierarchy "color_blocker:colorer"
Warning (10270): Verilog HDL Case Statement warning at vgalab1.v(233): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at vgalab1.v(233): inferring latch(es) for variable "v1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vgalab1.v(233): inferring latch(es) for variable "v2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vgalab1.v(233): inferring latch(es) for variable "v3", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "v3[0]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[1]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[2]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[3]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[4]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[5]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[6]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[7]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[8]" at vgalab1.v(233)
Info (10041): Inferred latch for "v3[9]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[0]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[1]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[2]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[3]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[4]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[5]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[6]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[7]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[8]" at vgalab1.v(233)
Info (10041): Inferred latch for "v2[9]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[0]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[1]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[2]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[3]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[4]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[5]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[6]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[7]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[8]" at vgalab1.v(233)
Info (10041): Inferred latch for "v1[9]" at vgalab1.v(233)
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:u1"
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[9]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[8]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[7]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[6]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[5]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[4]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[3]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[2]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v1[1]" merged with LATCH primitive "color_blocker:colorer|v1[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[9]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[8]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[7]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[6]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[5]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[4]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[3]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[2]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v2[1]" merged with LATCH primitive "color_blocker:colorer|v2[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[9]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[8]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[7]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[6]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[5]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[4]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[3]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[2]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
    Info (13026): Duplicate LATCH primitive "color_blocker:colorer|v3[1]" merged with LATCH primitive "color_blocker:colorer|v3[0]"
Warning (13012): Latch color_blocker:colorer|v1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datagrid[0][0][1]
Warning (13012): Latch color_blocker:colorer|v2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datagrid[0][0][0]
Warning (13012): Latch color_blocker:colorer|v3[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datagrid[0][0][2]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info (144001): Generated suppressed messages file //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/vgalab1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "VGA_Audio_PLL:p1|altpll:altpll_component|pll"
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 377 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 289 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Mon Mar 24 20:21:35 2014
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVA/Homes$/aishihan/Desktop/Old Stuff/hngb/vgalab1.map.smsg.


