{"auto_keywords": [{"score": 0.025424528646536156, "phrase": "gpu"}, {"score": 0.00481495049065317, "phrase": "dense_linear_systems"}, {"score": 0.0033919477901198716, "phrase": "resulting_solution"}, {"score": 0.0029069972482610403, "phrase": "conventional_processors"}, {"score": 0.0027483472371835865, "phrase": "exotic_technologies"}, {"score": 0.00263505298504827, "phrase": "field_programmable_gate_arrays"}, {"score": 0.002456486927713543, "phrase": "graphical_processing_units"}, {"score": 0.002226592967032469, "phrase": "cell_be_processor"}, {"score": 0.0021049977753042253, "phrase": "modern_processor_architectures"}], "paper_keywords": ["mixed-precision", " iterative", " refinement", " LU", " Cholesky factorization"], "paper_abstract": "By using a combination of 32-bit and 64-bit floating point arithmetic, the performance of many dense and sparse linear algebra algorithms can be significantly enhanced while maintaining the 64-bit accuracy of the resulting solution. The approach presented here can apply not only to conventional processors but also to exotic technologies such as Field Programmable Gate Arrays (FPGA), Graphical Processing Units (GPU), and the Cell BE processor. Results on modern processor architectures and the Cell BE are presented.", "paper_title": "Mixed precision iterative refinement techniques for the solution of dense linear systems", "paper_id": "WOS:000250718500007"}