Analysis & Synthesis report for color_recognize_menu
Sat Jul 13 12:44:17 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state
 11. State Machine - |color_recognize|ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse
 12. State Machine - |color_recognize|ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c
 13. State Machine - |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state
 14. State Machine - |color_recognize|ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|select_index
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst
 24. Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|counter:counter_inst
 25. Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst
 26. Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst
 27. Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Port Connectivity Checks: "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"
 30. Signal Tap Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 13 12:44:17 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; color_recognize_menu                            ;
; Top-level Entity Name              ; color_recognize                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,484                                           ;
;     Total combinational functions  ; 4,119                                           ;
;     Dedicated logic registers      ; 888                                             ;
; Total registers                    ; 888                                             ;
; Total pins                         ; 11                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,920                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; EP4CE6F17C8        ;                      ;
; Top-level entity name                                            ; color_recognize    ; color_recognize_menu ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; ../../rtl/rtl_menu/beep_bgm.v                                      ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v                                                         ;             ;
; ../../rtl/rtl_menu/ws2812_draw.v                                   ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v                                                      ;             ;
; ../../rtl/rtl_menu/counter.v                                       ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/counter.v                                                          ;             ;
; ../../rtl/rtl_menu/ws2812_top.v                                    ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v                                                       ;             ;
; ../../rtl/rtl_menu/ws2812_select.v                                 ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v                                                    ;             ;
; ../../rtl/rtl_menu/ws2812_ctrl.v                                   ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v                                                      ;             ;
; ../../rtl/rtl_menu/i2c_ctrl.v                                      ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v                                                         ;             ;
; ../../rtl/rtl_menu/FSM_KEY.v                                       ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v                                                          ;             ;
; ../../rtl/rtl_menu/color_recognize.v                               ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v                                                  ;             ;
; ../../rtl/rtl_menu/cls381_top_multi.v                              ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v                                                 ;             ;
; ../../rtl/rtl_menu/cls381_cfg_ctrl.v                               ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_2524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/altsyncram_2524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld2ef08be3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 4,484           ;
;                                             ;                 ;
; Total combinational functions               ; 4119            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2977            ;
;     -- 3 input functions                    ; 773             ;
;     -- <=2 input functions                  ; 369             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 3859            ;
;     -- arithmetic mode                      ; 260             ;
;                                             ;                 ;
; Total registers                             ; 888             ;
;     -- Dedicated logic registers            ; 888             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 11              ;
; Total memory bits                           ; 1920            ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 1308            ;
; Total fan-out                               ; 18260           ;
; Average fan-out                             ; 3.61            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |color_recognize                                                                                                                        ; 4119 (1)            ; 888 (0)                   ; 1920        ; 0            ; 0       ; 0         ; 11   ; 0            ; |color_recognize                                                                                                                                                                                                                                                                                                                                            ; color_recognize                   ; work         ;
;    |cls381_top_multi:cls381_top_inst|                                                                                                   ; 157 (0)             ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top_multi:cls381_top_inst                                                                                                                                                                                                                                                                                                           ; cls381_top_multi                  ; work         ;
;       |cls381_cfg_ctrl:cls381_cfg_ctrl_inst|                                                                                            ; 38 (38)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst                                                                                                                                                                                                                                                                      ; cls381_cfg_ctrl                   ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                                                                                                          ; 119 (119)           ; 125 (125)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                                                                                                                                                    ; i2c_ctrl                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 340 (2)             ; 451 (30)                  ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 338 (0)             ; 421 (0)                   ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 338 (88)            ; 421 (134)                 ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2524:auto_generated                                                                                                                                                 ; altsyncram_2524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 37 (1)              ; 91 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)              ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 76 (9)              ; 61 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |ws2812_top:ws2812_top_inst|                                                                                                         ; 3496 (20)           ; 200 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst                                                                                                                                                                                                                                                                                                                 ; ws2812_top                        ; work         ;
;       |FSM_KEY:FSM_KEY_inst|                                                                                                            ; 71 (71)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst                                                                                                                                                                                                                                                                                            ; FSM_KEY                           ; work         ;
;       |beep_bgm:beep_bgm_inst|                                                                                                          ; 317 (317)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst                                                                                                                                                                                                                                                                                          ; beep_bgm                          ; work         ;
;       |counter:counter_inst|                                                                                                            ; 47 (47)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|counter:counter_inst                                                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;       |ws2812_ctrl:ws2812_ctrl_inst|                                                                                                    ; 91 (91)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst                                                                                                                                                                                                                                                                                    ; ws2812_ctrl                       ; work         ;
;       |ws2812_draw:ws2812_cfg_ctrl_draw_inst|                                                                                           ; 2677 (2677)         ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst                                                                                                                                                                                                                                                                           ; ws2812_draw                       ; work         ;
;       |ws2812_select:ws2812_cfg_ctrl_select_inst|                                                                                       ; 273 (273)           ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst                                                                                                                                                                                                                                                                       ; ws2812_select                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state                                                                                                      ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; Name               ; c_state.WAIT ; c_state.NACK ; c_state.STOP ; c_state.ACK_3 ; c_state.DATA ; c_state.ACK_2 ; c_state.REG_ADDR ; c_state.ACK_1 ; c_state.SLAVE_ADDR ; c_state.START ; c_state.IDLE ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; c_state.IDLE       ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 0            ;
; c_state.START      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 1             ; 1            ;
; c_state.SLAVE_ADDR ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 1                  ; 0             ; 1            ;
; c_state.ACK_1      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 1             ; 0                  ; 0             ; 1            ;
; c_state.REG_ADDR   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_2      ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.DATA       ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_3      ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.STOP       ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.NACK       ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.WAIT       ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse ;
+------------------+-----------------------------------------------------------------------------+
; Name             ; key_out_pulse.01                                                            ;
+------------------+-----------------------------------------------------------------------------+
; key_out_pulse.00 ; 0                                                                           ;
; key_out_pulse.01 ; 1                                                                           ;
+------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c ;
+--------------+------------+--------------+--------------+--------------------------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE                   ;
+--------------+------------+--------------+--------------+--------------------------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0                              ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1                              ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1                              ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1                              ;
+--------------+------------+--------------+--------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state        ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+
; Name              ; c_state.SEND_ONE ; c_state.SEND_ZERO ; c_state.ARBIT ; c_state.IDLE ; c_state.RST_N ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+
; c_state.IDLE      ; 0                ; 0                 ; 0             ; 0            ; 0             ;
; c_state.ARBIT     ; 0                ; 0                 ; 1             ; 1            ; 0             ;
; c_state.SEND_ZERO ; 0                ; 1                 ; 0             ; 1            ; 0             ;
; c_state.SEND_ONE  ; 1                ; 0                 ; 0             ; 1            ; 0             ;
; c_state.RST_N     ; 0                ; 0                 ; 0             ; 1            ; 1             ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|select_index ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------+
; Name            ; select_index.00 ; select_index.10 ; select_index.01                                              ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------+
; select_index.00 ; 0               ; 0               ; 0                                                            ;
; select_index.01 ; 1               ; 0               ; 1                                                            ;
; select_index.10 ; 1               ; 1               ; 0                                                            ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                       ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 69                              ;                                                                  ;                                            ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; Latch Name                                                                               ; Latch Enable Signal                                             ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]                       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]                       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]                       ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]                      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]                      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]                      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]                      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]                      ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0]                    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[19][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[35][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[3][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[51][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[42][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[26][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[10][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[58][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[18][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[34][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[2][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[50][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[43][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[27][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[11][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[59][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[21][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[37][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[5][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[53][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[44][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[28][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[12][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[60][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[20][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[36][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[4][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[52][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[45][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[29][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[13][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[61][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[17][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[33][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[1][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[49][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[40][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[24][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[8][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[56][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[16][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[32][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[0][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[48][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[41][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[25][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[9][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[57][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[23][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[15][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[7][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[31][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[54][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[46][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[38][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[62][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[22][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[14][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[6][23]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[30][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[55][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[47][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[39][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[63][23] ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[37][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[41][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[33][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[45][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[25][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[21][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[17][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[29][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[9][7]   ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[5][7]   ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[1][7]   ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[13][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[57][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[53][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[49][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[61][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[50][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[42][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[34][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[58][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[22][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[14][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[6][7]   ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[30][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[18][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[10][7]  ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|data_background[2][7]   ; ws2812_top:ws2812_top_inst|key_draw[4]                          ; yes                    ;
; Number of user-specified and inferred latches = 969                                      ;                                                                 ;                        ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|MUSIC_LEN[0,4..6]               ; Stuck at GND due to stuck port data_in                                                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_g                    ; Merged with cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_r                    ; Merged with cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cfg_num[5]   ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cfg_num[5]   ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cfg_num[4]   ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cfg_num[4]   ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cfg_num[3]   ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cfg_num[3]   ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cfg_num[2]   ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cfg_num[2]   ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cfg_num[1]   ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cfg_num[1]   ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cfg_num[0]   ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cfg_num[0]   ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|MUSIC_LEN[2,3,7]                ; Merged with ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|MUSIC_LEN[1]                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~4                 ; Lost fanout                                                                               ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~5                 ; Lost fanout                                                                               ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~6                 ; Lost fanout                                                                               ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~7                 ; Lost fanout                                                                               ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse~7                   ; Lost fanout                                                                               ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state~4                 ; Lost fanout                                                                               ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state~5                 ; Lost fanout                                                                               ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|ws2812_start ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|ws2812_start ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|start_en     ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|start_en     ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[19] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[19] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[18] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[18] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[17] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[17] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[16] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[16] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[15] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[15] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[14] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[14] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[13] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[13] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[12] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[12] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[11] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[11] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[10] ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[10] ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[9]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[9]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[8]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[8]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[7]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[7]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[6]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[6]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[5]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[5]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[4]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[4]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[3]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[3]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[2]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[2]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[1]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[1]  ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|cnt_wait[0]  ; Merged with ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|cnt_wait[0]  ;
; Total Number of Removed Registers = 44                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 888   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 535   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 476   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|pwm                                                                                                                                                                                                                                                                           ; 2       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[4]                                                                                                                                                                                                                                                                       ; 3       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[2]                                                                                                                                                                                                                                                                       ; 3       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[3]                                                                                                                                                                                                                                                                       ; 3       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4]                                                                                                                                                                                                                                                                       ; 4       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[0]                                                                                                                                                                                                                                                                       ; 5       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[3]                                                                                                                                                                                                                                                                       ; 4       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[2]                                                                                                                                                                                                                                                                       ; 4       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[1]                                                                                                                                                                                                                                                                       ; 4       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[0]                                                                                                                                                                                                                                                                       ; 3       ;
; ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt1[16]                       ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|now_index[0]    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst|now_index[5]    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]               ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                ;
; 1:1                ; 5 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux7                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+---------------------------+-------+------+-------------------------------------+
; Assignment                ; Value ; From ; To                                  ;
+---------------------------+-------+------+-------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[0]                       ;
+---------------------------+-------+------+-------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; len            ; 0100  ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|counter:counter_inst ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; TIME_1S        ; 25000000 ; Signed Integer                                                   ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; len            ; 0100  ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst ;
+----------------+---------+-------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                              ;
+----------------+---------+-------------------------------------------------------------------+
; TIME_20MS      ; 1000000 ; Signed Integer                                                    ;
; width          ; 5       ; Signed Integer                                                    ;
+----------------+---------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; CLK_PRE        ; 50000000 ; Signed Integer                                                     ;
; TIME_300MS     ; 10000000 ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 15                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 15                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                  ; Untyped        ;
; sld_sample_depth                                ; 128                                                                ; Untyped        ;
; sld_segment_size                                ; 128                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                               ; String         ;
; sld_inversion_mask_length                       ; 66                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 15                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_r[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_r[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_g[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_g[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 15                  ; 15               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 346                         ;
;     CLR               ; 134                         ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 35                          ;
;     ENA CLR           ; 131                         ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA CLR SLD       ; 2                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3654                        ;
;     arith             ; 187                         ;
;         2 data inputs ; 159                         ;
;         3 data inputs ; 28                          ;
;     normal            ; 3467                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 609                         ;
;         4 data inputs ; 2775                        ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                        ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; Name                                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; pwm                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|pwm~_wirecell              ; N/A     ;
; pwm                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|pwm~_wirecell              ; N/A     ;
; sys_clk                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                      ; N/A     ;
; sys_rst_n                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_rst_n                                                                    ; N/A     ;
; sys_rst_n                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_rst_n                                                                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[0]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[0]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[1]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[1]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[2]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[2]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[3]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[3]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[4]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[4]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[5]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[5]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[6]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[6]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[7]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|cnt3[7]                    ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|en        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|en                         ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|en        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|en                         ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[0]                  ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[0]                  ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[1]                  ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_c[1]                  ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_n[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|mode[0] ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_n[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|mode[0] ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_n[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|mode[1] ; N/A     ;
; ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst|mode_n[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|mode[1] ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Jul 13 12:43:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v
    Info (12023): Found entity 1: beep_bgm File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 1
Warning (10229): Verilog HDL Expression warning at ws2812_draw.v(33): truncated literal to match 6 bits File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 33
Warning (10229): Verilog HDL Expression warning at ws2812_draw.v(41): truncated literal to match 6 bits File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_draw.v
    Info (12023): Found entity 1: ws2812_draw File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/counter.v
    Info (12023): Found entity 1: counter File: D:/study/FPGA/color_recognize/rtl/rtl_menu/counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v
    Info (12023): Found entity 1: ws2812_top File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_select.v
    Info (12023): Found entity 1: ws2812_select File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v
    Info (12023): Found entity 1: ws2812_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v
    Info (12023): Found entity 1: FSM_KEY File: D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v
    Info (12023): Found entity 1: color_recognize File: D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v
    Info (12023): Found entity 1: cls381_top_multi File: D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v
    Info (12023): Found entity 1: cls381_cfg_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at beep_bgm.v(54): Parameter Declaration in module "beep_bgm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at FSM_KEY.v(21): Parameter Declaration in module "FSM_KEY" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v Line: 21
Info (12127): Elaborating entity "color_recognize" for the top level hierarchy
Info (12128): Elaborating entity "ws2812_top" for hierarchy "ws2812_top:ws2812_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v Line: 29
Info (12128): Elaborating entity "ws2812_select" for hierarchy "ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 46
Info (10264): Verilog HDL Case Statement information at ws2812_select.v(32): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v Line: 32
Info (12128): Elaborating entity "ws2812_ctrl" for hierarchy "ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 57
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(110): truncated value with size 6 to match size of target (5) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v Line: 110
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(139): truncated value with size 6 to match size of target (5) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v Line: 139
Info (10264): Verilog HDL Case Statement information at ws2812_ctrl.v(83): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v Line: 83
Info (12128): Elaborating entity "counter" for hierarchy "ws2812_top:ws2812_top_inst|counter:counter_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 63
Info (12128): Elaborating entity "ws2812_draw" for hierarchy "ws2812_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_draw_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 78
Info (10264): Verilog HDL Case Statement information at ws2812_draw.v(30): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 30
Info (10041): Inferred latch for "data_background[63][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v Line: 134
Info (12128): Elaborating entity "FSM_KEY" for hierarchy "ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 85
Info (12128): Elaborating entity "beep_bgm" for hierarchy "ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v Line: 94
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(180): truncated value with size 24 to match size of target (8) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 180
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(199): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 199
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(200): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 200
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(203): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 203
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(205): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 205
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(208): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 208
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(211): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 211
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(214): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 214
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(215): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 215
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(220): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 220
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(223): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 223
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(226): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 226
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(227): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 227
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(235): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 235
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(238): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 238
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(239): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 239
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(242): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 242
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(244): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 244
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(245): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 245
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(248): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 248
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(251): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 251
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(254): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 254
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(257): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 257
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(272): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 272
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(275): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 275
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(276): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 276
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(284): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 284
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(287): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 287
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(288): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 288
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(291): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 291
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(293): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 293
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(294): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 294
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(296): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 296
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(299): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 299
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(302): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 302
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(305): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 305
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(320): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 320
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(323): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 323
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(324): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 324
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(332): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 332
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(333): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 333
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(335): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 335
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(336): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 336
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(339): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 339
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(341): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 341
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(342): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 342
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(345): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 345
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(348): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 348
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(351): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 351
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(366): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 366
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(369): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 369
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(371): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 371
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(378): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 378
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(381): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 381
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(383): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 383
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(386): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 386
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(387): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 387
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(389): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 389
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(390): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 390
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(393): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 393
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(396): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 396
Warning (10230): Verilog HDL assignment warning at beep_bgm.v(399): truncated value with size 32 to match size of target (17) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 399
Info (12128): Elaborating entity "cls381_top_multi" for hierarchy "cls381_top_multi:cls381_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v Line: 40
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "slave_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "reg_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "wr_data", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 520
Info (10041): Inferred latch for "wr_data[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 70
Info (12128): Elaborating entity "cls381_cfg_ctrl" for hierarchy "cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2524.tdf
    Info (12023): Found entity 1: altsyncram_2524 File: D:/study/FPGA/color_recognize/prj/prj_menu/db/altsyncram_2524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/study/FPGA/color_recognize/prj/prj_menu/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/study/FPGA/color_recognize/prj/prj_menu/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.13.12:44:01 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4531 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4500 logic cells
    Info (21064): Implemented 15 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Sat Jul 13 12:44:17 2024
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg.


