// Seed: 2129656947
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  logic id_5;
  assign #(1'd0) id_1 = 1 && id_2;
  logic id_6;
  logic id_7;
endmodule
