// Seed: 928409678
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input supply0 id_2,
    output logic id_3
);
  always @(1 / 1) id_1 <= 1;
  always @*
    if (1)
      #0 begin
        id_3 = 1;
      end
  always_latch @(*) id_3 <= 1;
  wire id_5 = id_5;
  supply0 id_6 = 1'b0 !== (1);
  module_0(
      id_5, id_6
  );
endmodule
