Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 00:28:53 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (20)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk_butons/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.783       -8.354                     12                  252        0.189        0.000                      0                  252        3.000        0.000                       0                   134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.804        0.000                      0                   65        0.263        0.000                      0                   65        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0       -0.783       -8.354                     12                  187        0.189        0.000                      0                  187        4.130        0.000                       0                    96  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.329ns (40.782%)  route 3.382ns (59.218%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    10.793    clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.329ns (40.782%)  route 3.382ns (59.218%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    10.793    clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.329ns (40.782%)  route 3.382ns (59.218%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    10.793    clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.329ns (40.782%)  route 3.382ns (59.218%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.177    10.793    clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 2.453ns (40.350%)  route 3.626ns (59.650%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.422    11.038    clk_butons/clear
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    11.162 r  clk_butons/clk_i_1/O
                         net (fo=1, routed)           0.000    11.162    clk_butons/clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_butons/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X36Y46         FDRE                                         r  clk_butons/clk_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.055    clk_butons/clk_reg
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.329ns (41.566%)  route 3.274ns (58.434%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.685    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[0]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.329ns (41.566%)  route 3.274ns (58.434%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.685    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[1]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.329ns (41.566%)  route 3.274ns (58.434%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.685    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[2]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.329ns (41.566%)  route 3.274ns (58.434%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.070    10.685    clk_butons/clear
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[3]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    clk_butons/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 2.329ns (41.896%)  route 3.230ns (58.104%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk_butons/nr_reg[5]/Q
                         net (fo=2, routed)           0.594     6.132    clk_butons/nr_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.788    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.902    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.016    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.244    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.382    clk_butons/p_0_in[26]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.303     8.685 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.807     9.492    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.616 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.025    10.641    clk_butons/clear
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk_butons/nr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  3.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    clk_butons/nr_reg[19]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_butons/nr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_butons/nr_reg[16]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y41         FDRE                                         r  clk_butons/nr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    clk_butons/nr_reg[23]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_butons/nr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_butons/nr_reg[20]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  clk_butons/nr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y41         FDRE                                         r  clk_butons/nr_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    clk_butons/nr_reg[27]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_butons/nr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_butons/nr_reg[24]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y42         FDRE                                         r  clk_butons/nr_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_butons/nr_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    clk_butons/nr_reg[31]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_butons/nr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_butons/nr_reg[28]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_butons/nr_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    clk_butons/nr_reg[3]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_butons/nr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_butons/nr_reg[0]_i_2_n_4
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_butons/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_butons/nr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    clk_butons/nr_reg[7]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_butons/nr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_butons/nr_reg[4]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    clk_butons/clk_in1
    SLICE_X37Y37         FDRE                                         r  clk_butons/nr_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_butons/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    clk_butons/clk_in1
    SLICE_X37Y38         FDRE                                         r  clk_butons/nr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_butons/nr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    clk_butons/nr_reg[11]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_butons/nr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_butons/nr_reg[8]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  clk_butons/nr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    clk_butons/clk_in1
    SLICE_X37Y38         FDRE                                         r  clk_butons/nr_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_butons/nr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    clk_butons/clk_in1
    SLICE_X37Y39         FDRE                                         r  clk_butons/nr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_butons/nr_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    clk_butons/nr_reg[15]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_butons/nr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_butons/nr_reg[12]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  clk_butons/nr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    clk_butons/clk_in1
    SLICE_X37Y39         FDRE                                         r  clk_butons/nr_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_butons/nr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_butons/nr_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    clk_butons/nr_reg[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  clk_butons/nr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.815    clk_butons/nr_reg[0]_i_2_n_5
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_butons/clk_in1
    SLICE_X37Y36         FDRE                                         r  clk_butons/nr_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_butons/nr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_butons/nr_reg[18]/Q
                         net (fo=2, routed)           0.120     1.707    clk_butons/nr_reg[18]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clk_butons/nr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    clk_butons/nr_reg[16]_i_1_n_5
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_butons/clk_in1
    SLICE_X37Y40         FDRE                                         r  clk_butons/nr_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_butons/nr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y46     clk_butons/clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y36     clk_butons/nr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     clk_butons/nr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     clk_butons/nr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     clk_butons/nr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     clk_butons/nr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     clk_butons/nr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y39     clk_butons/nr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     clk_butons/clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     clk_butons/clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     clk_butons/nr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     clk_butons/nr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     clk_butons/clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     clk_butons/clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     clk_butons/nr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     clk_butons/nr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     clk_butons/nr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.783ns,  Total Violation       -8.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.013ns  (logic 2.920ns (29.163%)  route 7.093ns (70.837%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.663    14.977    vga_red[3]_i_2_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    15.101 r  vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    15.101    vga_red[1]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X10Y3          FDRE (Setup_fdre_C_D)        0.079    14.318    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 2.920ns (29.160%)  route 7.094ns (70.840%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.664    14.978    vga_red[3]_i_2_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    15.102 r  vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    15.102    vga_blue[1]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X10Y3          FDRE (Setup_fdre_C_D)        0.081    14.320    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 2.920ns (29.273%)  route 7.055ns (70.727%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.625    14.939    vga_red[3]_i_2_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    15.063 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    15.063    vga_blue[2]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X10Y3          FDRE (Setup_fdre_C_D)        0.077    14.316    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 2.916ns (29.276%)  route 7.044ns (70.724%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.615    14.929    vga_red[3]_i_2_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.120    15.049 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    15.049    vga_blue[0]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.450    14.051    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.075    14.313    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -15.049    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.915ns  (logic 2.920ns (29.451%)  route 6.995ns (70.549%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.565    14.879    vga_red[3]_i_2_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I0_O)        0.124    15.003 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000    15.003    vga_green[1]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.029    14.268    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 2.920ns (29.460%)  route 6.992ns (70.540%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.562    14.876    vga_red[3]_i_2_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I0_O)        0.124    15.000 r  vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    15.000    vga_green[2]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.031    14.270    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.676ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.855ns  (logic 2.920ns (29.628%)  route 6.935ns (70.372%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.506    14.820    vga_red[3]_i_2_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124    14.944 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    14.944    vga_blue[3]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.450    14.051    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.029    14.267    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 -0.676    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 2.920ns (29.637%)  route 6.932ns (70.363%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.503    14.817    vga_red[3]_i_2_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124    14.941 r  vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    14.941    vga_red[0]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.450    14.051    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.031    14.269    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 2.920ns (29.687%)  route 6.916ns (70.313%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.486    14.800    vga_red[3]_i_2_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I0_O)        0.124    14.924 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    14.924    vga_green[0]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.032    14.271    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 vPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 2.920ns (29.654%)  route 6.927ns (70.346%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.567     5.088    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vPos_reg[4]/Q
                         net (fo=13, routed)          0.464     6.071    vPos_reg[4]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  vga_red[3]_i_540/O
                         net (fo=1, routed)           0.000     6.195    vga_red[3]_i_540_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.727 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000     6.727    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.949 f  vga_red_reg[3]_i_245/O[0]
                         net (fo=265, routed)         1.310     8.259    sel[8]
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.329     8.588 r  vga_red[3]_i_1292/O
                         net (fo=7, routed)           0.682     9.270    vga_red[3]_i_1292_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.327     9.597 r  vga_red[3]_i_920/O
                         net (fo=1, routed)           0.711    10.308    vga_red[3]_i_920_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  vga_red[3]_i_443/O
                         net (fo=1, routed)           1.026    11.458    vga_red[3]_i_443_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.582 r  vga_red[3]_i_209/O
                         net (fo=1, routed)           0.631    12.213    vga_red[3]_i_209_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642    12.978    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    13.770    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    13.894 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    14.190    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.314 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.497    14.811    vga_red[3]_i_2_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.124    14.935 r  vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    14.935    vga_red[3]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451    14.052    clk_out1
    SLICE_X10Y4          FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.077    14.316    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -0.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 debd/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.138%)  route 0.135ns (48.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.593     1.476    debd/B1/clk_out1
    SLICE_X0Y10          FDRE                                         r  debd/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  debd/B1/Q_reg/Q
                         net (fo=3, routed)           0.135     1.752    debd/B2/N1
    SLICE_X0Y8           FDRE                                         r  debd/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.865     1.992    debd/B2/clk_out1
    SLICE_X0Y8           FDRE                                         r  debd/B2/Q_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.070     1.563    debd/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debm/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B2/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.175     1.807    debm/B3/N2
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.854     1.981    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.090     1.558    debm/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ebu/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ebu/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.593     1.476    ebu/B2/clk_out1
    SLICE_X0Y11          FDRE                                         r  ebu/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ebu/B2/Q_reg/Q
                         net (fo=3, routed)           0.181     1.798    ebu/B3/N2
    SLICE_X0Y11          FDRE                                         r  ebu/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.864     1.991    ebu/B3/clk_out1
    SLICE_X0Y11          FDRE                                         r  ebu/B3/Q_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.070     1.546    ebu/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.556%)  route 0.183ns (56.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.594     1.477    debd/B2/clk_out1
    SLICE_X0Y8           FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debd/B2/Q_reg/Q
                         net (fo=3, routed)           0.183     1.801    debd/B3/N2
    SLICE_X0Y8           FDRE                                         r  debd/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.865     1.992    debd/B3/clk_out1
    SLICE_X0Y8           FDRE                                         r  debd/B3/Q_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.066     1.543    debd/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ebu/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ebu/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.593     1.476    ebu/B1/clk_out1
    SLICE_X0Y11          FDRE                                         r  ebu/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ebu/B1/Q_reg/Q
                         net (fo=3, routed)           0.185     1.802    ebu/B2/N1
    SLICE_X0Y11          FDRE                                         r  ebu/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.864     1.991    ebu/B2/clk_out1
    SLICE_X0Y11          FDRE                                         r  ebu/B2/Q_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.066     1.542    ebu/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vPos_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.562     1.445    clk_out1
    SLICE_X14Y13         FDRE                                         r  vPos_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vPos_reg[22]/Q
                         net (fo=10, routed)          0.127     1.736    vPos_reg[22]
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  vPos_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    vPos_reg[20]_i_1_n_5
    SLICE_X14Y13         FDRE                                         r  vPos_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.831     1.958    clk_out1
    SLICE_X14Y13         FDRE                                         r  vPos_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    vPos_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.564     1.447    clk_out1
    SLICE_X14Y11         FDRE                                         r  vPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vPos_reg[14]/Q
                         net (fo=10, routed)          0.127     1.738    vPos_reg[14]
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  vPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    vPos_reg[12]_i_1_n_5
    SLICE_X14Y11         FDRE                                         r  vPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.834     1.961    clk_out1
    SLICE_X14Y11         FDRE                                         r  vPos_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.134     1.581    vPos_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.562     1.445    clk_out1
    SLICE_X14Y14         FDRE                                         r  vPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vPos_reg[26]/Q
                         net (fo=10, routed)          0.139     1.748    vPos_reg[26]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  vPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    vPos_reg[24]_i_1_n_5
    SLICE_X14Y14         FDRE                                         r  vPos_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.831     1.958    clk_out1
    SLICE_X14Y14         FDRE                                         r  vPos_reg[26]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    vPos_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.565     1.448    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vPos_reg[6]/Q
                         net (fo=13, routed)          0.139     1.751    vPos_reg[6]
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  vPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    vPos_reg[4]_i_1_n_5
    SLICE_X14Y9          FDRE                                         r  vPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.835     1.962    clk_out1
    SLICE_X14Y9          FDRE                                         r  vPos_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.134     1.582    vPos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vPos_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.563     1.446    clk_out1
    SLICE_X14Y12         FDRE                                         r  vPos_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vPos_reg[18]/Q
                         net (fo=10, routed)          0.139     1.749    vPos_reg[18]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  vPos_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    vPos_reg[16]_i_1_n_5
    SLICE_X14Y12         FDRE                                         r  vPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.832     1.959    clk_out1
    SLICE_X14Y12         FDRE                                         r  vPos_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    vPos_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y9       HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y8       VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y9       hPos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y15      hPos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y15      hPos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y15      hPos_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y16      hPos_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y16      hPos_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y9       HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y9       HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y8       VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y8       VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y9       hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y9       hPos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y9       HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y9       HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y8       VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y8       VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y9       hPos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y9       hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y15      hPos_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 1.138ns (12.373%)  route 8.059ns (87.627%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          2.125     9.197    debm_n_0
    SLICE_X1Y9           FDRE                                         r  yPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 1.138ns (12.742%)  route 7.793ns (87.258%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.859     8.931    debm_n_0
    SLICE_X3Y8           FDRE                                         r  yPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 1.138ns (12.742%)  route 7.793ns (87.258%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.859     8.931    debm_n_0
    SLICE_X3Y8           FDRE                                         r  yPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 1.138ns (12.856%)  route 7.714ns (87.144%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.780     8.852    debm_n_0
    SLICE_X7Y8           FDRE                                         r  yPos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.709ns  (logic 1.138ns (13.067%)  route 7.571ns (86.933%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.637     8.709    debm_n_0
    SLICE_X7Y10          FDRE                                         r  yPos_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 1.138ns (13.241%)  route 7.456ns (86.759%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.522     8.594    debm_n_0
    SLICE_X5Y8           FDRE                                         r  yPos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 1.138ns (13.251%)  route 7.450ns (86.749%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.516     8.588    debm_n_0
    SLICE_X2Y9           FDRE                                         r  yPos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 1.138ns (13.251%)  route 7.450ns (86.749%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.516     8.588    debm_n_0
    SLICE_X2Y9           FDRE                                         r  yPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 1.138ns (13.251%)  route 7.450ns (86.749%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.516     8.588    debm_n_0
    SLICE_X2Y9           FDRE                                         r  yPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 1.138ns (13.251%)  route 7.450ns (86.749%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  yPos_reg[26]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  yPos_reg[26]/Q
                         net (fo=9, routed)           1.049     1.567    yPos_reg_n_0_[26]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.691 r  yPos[30]_i_18/O
                         net (fo=1, routed)           1.092     2.783    yPos[30]_i_18_n_0
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.907 r  yPos[30]_i_12/O
                         net (fo=1, routed)           0.807     3.715    yPos[30]_i_12_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  yPos[30]_i_5/O
                         net (fo=3, routed)           1.342     5.181    debd/B3/yPos_reg[1]_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  debd/B3/yPos[30]_i_8/O
                         net (fo=32, routed)          1.643     6.948    debm/B1/yPos_reg[0]_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.072 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          1.516     8.588    debm_n_0
    SLICE_X2Y9           FDRE                                         r  yPos_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  xPos_reg[0]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  xPos_reg[0]/Q
                         net (fo=13, routed)          0.168     0.309    debl/B1/Q[0]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  debl/B1/xPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_1_in[0]
    SLICE_X5Y20          FDRE                                         r  xPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.306%)  route 0.244ns (56.694%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  yPos_reg[0]/Q
                         net (fo=12, routed)          0.244     0.385    ebu/B1/Q[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  ebu/B1/yPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    ebu_n_3
    SLICE_X1Y9           FDRE                                         r  yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.359ns (64.574%)  route 0.197ns (35.426%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE                         0.000     0.000 r  xPos_reg[27]/C
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  xPos_reg[27]/Q
                         net (fo=9, routed)           0.089     0.230    xPos_reg_n_0_[27]
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.045     0.275 r  xPos[28]_i_5/O
                         net (fo=1, routed)           0.000     0.275    xPos[28]_i_5_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.340 r  xPos_reg[28]_i_3/O[2]
                         net (fo=1, routed)           0.108     0.448    debl/B1/xPos00_in[26]
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.108     0.556 r  debl/B1/xPos[27]_i_1/O
                         net (fo=1, routed)           0.000     0.556    p_1_in[27]
    SLICE_X7Y22          FDRE                                         r  xPos_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.363ns (61.773%)  route 0.225ns (38.227%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  yPos_reg[5]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  yPos_reg[5]/Q
                         net (fo=13, routed)          0.125     0.266    yPos_reg_n_0_[5]
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.311 r  yPos[8]_i_7/O
                         net (fo=1, routed)           0.000     0.311    yPos[8]_i_7_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.381 r  yPos_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.100     0.481    debd/B3/yPos00_in[4]
    SLICE_X5Y12          LUT4 (Prop_lut4_I2_O)        0.107     0.588 r  debd/B3/yPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.588    debd_n_27
    SLICE_X5Y12          FDRE                                         r  yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.361ns (60.623%)  route 0.234ns (39.377%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  xPos_reg[12]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  xPos_reg[12]/Q
                         net (fo=10, routed)          0.135     0.276    xPos_reg_n_0_[12]
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.321 r  xPos[12]_i_4/O
                         net (fo=1, routed)           0.000     0.321    xPos[12]_i_4_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.385 r  xPos_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.100     0.484    debl/B1/xPos00_in[11]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.111     0.595 r  debl/B1/xPos[12]_i_1/O
                         net (fo=1, routed)           0.000     0.595    p_1_in[12]
    SLICE_X5Y18          FDRE                                         r  xPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.231ns (37.928%)  route 0.378ns (62.072%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[0]/Q
                         net (fo=12, routed)          0.121     0.262    yPos_reg_n_0_[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.307 f  yPos[30]_i_7/O
                         net (fo=2, routed)           0.110     0.417    ebu/B1/yPos_reg[0]_1
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.045     0.462 r  ebu/B1/yPos[30]_i_1/O
                         net (fo=31, routed)          0.147     0.609    yPos
    SLICE_X3Y8           FDRE                                         r  yPos_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.231ns (37.928%)  route 0.378ns (62.072%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[0]/Q
                         net (fo=12, routed)          0.121     0.262    yPos_reg_n_0_[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.307 f  yPos[30]_i_7/O
                         net (fo=2, routed)           0.110     0.417    ebu/B1/yPos_reg[0]_1
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.045     0.462 r  ebu/B1/yPos[30]_i_1/O
                         net (fo=31, routed)          0.147     0.609    yPos
    SLICE_X3Y8           FDRE                                         r  yPos_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.359ns (58.780%)  route 0.252ns (41.220%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  xPos_reg[19]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  xPos_reg[19]/Q
                         net (fo=9, routed)           0.112     0.253    xPos_reg_n_0_[19]
    SLICE_X6Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.298 r  xPos[20]_i_5/O
                         net (fo=1, routed)           0.000     0.298    xPos[20]_i_5_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.363 r  xPos_reg[20]_i_3/O[2]
                         net (fo=1, routed)           0.140     0.503    debl/B1/xPos00_in[18]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.108     0.611 r  debl/B1/xPos[19]_i_1/O
                         net (fo=1, routed)           0.000     0.611    p_1_in[19]
    SLICE_X7Y20          FDRE                                         r  xPos_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.360ns (58.606%)  route 0.254ns (41.394%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  xPos_reg[18]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  xPos_reg[18]/Q
                         net (fo=9, routed)           0.092     0.233    xPos_reg_n_0_[18]
    SLICE_X6Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.278 r  xPos[20]_i_6/O
                         net (fo=1, routed)           0.000     0.278    xPos[20]_i_6_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.344 r  xPos_reg[20]_i_3/O[1]
                         net (fo=1, routed)           0.163     0.506    debl/B1/xPos00_in[17]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.108     0.614 r  debl/B1/xPos[18]_i_1/O
                         net (fo=1, routed)           0.000     0.614    p_1_in[18]
    SLICE_X7Y20          FDRE                                         r  xPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.360ns (57.628%)  route 0.265ns (42.372%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  yPos_reg[2]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[2]/Q
                         net (fo=11, routed)          0.112     0.253    yPos_reg_n_0_[2]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.364 r  yPos_reg[4]_i_3/O[1]
                         net (fo=1, routed)           0.152     0.517    debd/B3/yPos0[1]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.108     0.625 r  debd/B3/yPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.625    debd_n_30
    SLICE_X5Y8           FDRE                                         r  yPos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debr/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.110ns (52.869%)  route 3.664ns (47.131%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.630     5.151    debr/B1/clk_out1
    SLICE_X0Y16          FDRE                                         r  debr/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  debr/B1/Q_reg/Q
                         net (fo=3, routed)           1.318     6.925    debr/B3/N1
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.049 r  debr/B3/LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.345     9.395    LED3_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.925 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    12.925    LED3
    E19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 4.048ns (54.510%)  route 3.378ns (45.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.569     5.090    clk_out1
    SLICE_X10Y4          FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           3.378     8.987    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.517 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.517    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 4.315ns (59.897%)  route 2.889ns (40.103%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.637     5.158    debd/B2/clk_out1
    SLICE_X0Y8           FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  debd/B2/Q_reg/Q
                         net (fo=3, routed)           1.017     6.631    debd/B3/N2
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.152     6.783 r  debd/B3/LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     8.655    LED4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.362 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    12.362    LED4
    U16                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 4.037ns (55.782%)  route 3.200ns (44.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.569     5.090    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           3.200     8.809    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.328 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.328    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.042ns (57.113%)  route 3.035ns (42.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.569     5.090    clk_out1
    SLICE_X10Y4          FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           3.035     8.643    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.167 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.167    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 4.021ns (57.414%)  route 2.983ns (42.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.569     5.090    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           2.983     8.591    VGA_BLUE_O_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.094 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.094    VGA_BLUE_O[1]
    L18                                                               r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.985ns (56.945%)  route 3.013ns (43.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.569     5.090    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           3.013     8.559    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.088 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.088    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.980ns (56.911%)  route 3.013ns (43.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.569     5.090    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     5.546 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           3.013     8.559    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.083 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.083    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 4.089ns (59.383%)  route 2.797ns (40.617%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.629     5.150    debl/B1/clk_out1
    SLICE_X0Y17          FDRE                                         r  debl/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  debl/B1/Q_reg/Q
                         net (fo=3, routed)           1.109     6.715    debl/B3/N1
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.124     6.839 r  debl/B3/LED1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.688     8.527    LED1_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.036 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    12.036    LED1
    V19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ebu/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 4.081ns (59.894%)  route 2.733ns (40.106%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.635     5.156    ebu/B2/clk_out1
    SLICE_X0Y11          FDRE                                         r  ebu/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  ebu/B2/Q_reg/Q
                         net (fo=3, routed)           0.825     6.437    ebu/B3/N2
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     6.561 r  ebu/B3/LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     8.469    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.970 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    11.970    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.209ns (50.575%)  route 0.204ns (49.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.140     1.881    debm_n_0
    SLICE_X7Y19          FDRE                                         r  yPos_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.209ns (50.575%)  route 0.204ns (49.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.140     1.881    debm_n_0
    SLICE_X7Y19          FDRE                                         r  yPos_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.209ns (50.575%)  route 0.204ns (49.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.140     1.881    debm_n_0
    SLICE_X7Y19          FDRE                                         r  yPos_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.209ns (41.240%)  route 0.298ns (58.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.234     1.975    debm_n_0
    SLICE_X5Y17          FDRE                                         r  yPos_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.209ns (38.142%)  route 0.339ns (61.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.275     2.016    debm_n_0
    SLICE_X8Y18          FDRE                                         r  yPos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.209ns (38.142%)  route 0.339ns (61.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.275     2.016    debm_n_0
    SLICE_X8Y18          FDRE                                         r  yPos_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.209ns (38.142%)  route 0.339ns (61.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.275     2.016    debm_n_0
    SLICE_X8Y18          FDRE                                         r  yPos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            yPos_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.209ns (38.142%)  route 0.339ns (61.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B3/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B3/Q_reg/Q
                         net (fo=2, routed)           0.064     1.696    debm/B1/N3
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  debm/B1/yPos[30]_i_2/O
                         net (fo=31, routed)          0.275     2.016    debm_n_0
    SLICE_X8Y18          FDRE                                         r  yPos_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.209ns (36.568%)  route 0.363ns (63.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B2/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.223     1.855    debm/B1/N2
    SLICE_X5Y19          LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  debm/B1/xPos[30]_i_2/O
                         net (fo=31, routed)          0.140     2.040    debm_n_1
    SLICE_X5Y19          FDRE                                         r  xPos_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.209ns (36.568%)  route 0.363ns (63.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.585     1.468    debm/B2/clk_out1
    SLICE_X6Y19          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  debm/B2/Q_reg/Q
                         net (fo=3, routed)           0.223     1.855    debm/B1/N2
    SLICE_X5Y19          LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  debm/B1/xPos[30]_i_2/O
                         net (fo=31, routed)          0.140     2.040    debm_n_1
    SLICE_X5Y19          FDRE                                         r  xPos_reg[14]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575    10.096    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.677ns  (logic 2.741ns (23.473%)  route 8.936ns (76.527%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.664    11.553    vga_red[3]_i_2_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    11.677 r  vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    11.677    vga_blue[1]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.676ns  (logic 2.741ns (23.475%)  route 8.935ns (76.525%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.663    11.552    vga_red[3]_i_2_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    11.676 r  vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    11.676    vga_red[1]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.639ns  (logic 2.741ns (23.551%)  route 8.898ns (76.449%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.625    11.515    vga_red[3]_i_2_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    11.639    vga_blue[2]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.624ns  (logic 2.737ns (23.546%)  route 8.887ns (76.454%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.615    11.504    vga_red[3]_i_2_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.120    11.624 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    11.624    vga_blue[0]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.450     4.791    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.578ns  (logic 2.741ns (23.674%)  route 8.837ns (76.326%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.565    11.454    vga_red[3]_i_2_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.578 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000    11.578    vga_green[1]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 2.741ns (23.680%)  route 8.834ns (76.320%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.562    11.451    vga_red[3]_i_2_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.575 r  vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    11.575    vga_green[2]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.519ns  (logic 2.741ns (23.795%)  route 8.778ns (76.205%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.506    11.395    vga_red[3]_i_2_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124    11.519 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    11.519    vga_blue[3]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.450     4.791    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.516ns  (logic 2.741ns (23.802%)  route 8.775ns (76.198%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.503    11.392    vga_red[3]_i_2_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124    11.516 r  vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    11.516    vga_red[0]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.450     4.791    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.511ns  (logic 2.741ns (23.813%)  route 8.770ns (76.187%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.497    11.387    vga_red[3]_i_2_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.511 r  vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    11.511    vga_red[3]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X10Y4          FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.508ns  (logic 2.741ns (23.819%)  route 8.767ns (76.181%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[0]/Q
                         net (fo=12, routed)          2.002     2.458    yPos_reg_n_0_[0]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.582 r  vga_red[3]_i_536/O
                         net (fo=1, routed)           0.000     2.582    vga_red[3]_i_536_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.114 r  vga_red_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     3.114    vga_red_reg[3]_i_242_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.448 f  vga_red_reg[3]_i_244/O[1]
                         net (fo=211, routed)         0.998     4.446    sel[5]
    SLICE_X15Y16         LUT3 (Prop_lut3_I0_O)        0.303     4.749 f  vga_red[3]_i_243/O
                         net (fo=74, routed)          1.167     5.917    vga_red[3]_i_243_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.041 r  vga_red[3]_i_887/O
                         net (fo=2, routed)           1.043     7.083    vga_red[3]_i_887_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  vga_red[3]_i_430/O
                         net (fo=1, routed)           0.842     8.049    vga_red[3]_i_430_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  vga_red[3]_i_206/O
                         net (fo=1, routed)           0.615     8.788    vga_red[3]_i_206_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  vga_red[3]_i_84/O
                         net (fo=1, routed)           0.642     9.554    vga_red[3]_i_84_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  vga_red[3]_i_19/O
                         net (fo=1, routed)           0.667    10.345    vga_red[3]_i_19_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.469 r  vga_red[3]_i_7/O
                         net (fo=1, routed)           0.296    10.765    vga_red[3]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.889 r  vga_red[3]_i_2/O
                         net (fo=12, routed)          0.494    11.384    vga_red[3]_i_2_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.508 r  vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000    11.508    vga_green[3]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          1.451     4.792    clk_out1
    SLICE_X10Y4          FDRE                                         r  vga_green_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debr/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.219ns (35.019%)  route 0.407ns (64.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    debr/B1/BTNR_IBUF
    SLICE_X0Y16          FDRE                                         r  debr/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.859     1.986    debr/B1/clk_out1
    SLICE_X0Y16          FDRE                                         r  debr/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            debl/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.219ns (35.029%)  route 0.407ns (64.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.626    debl/B1/BTNL_IBUF
    SLICE_X0Y17          FDRE                                         r  debl/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.858     1.985    debl/B1/clk_out1
    SLICE_X0Y17          FDRE                                         r  debl/B1/Q_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debd/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.221ns (33.810%)  route 0.432ns (66.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.432     0.652    debd/B1/BTND_IBUF
    SLICE_X0Y10          FDRE                                         r  debd/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.864     1.991    debd/B1/clk_out1
    SLICE_X0Y10          FDRE                                         r  debd/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ebu/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.222ns (33.770%)  route 0.435ns (66.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.435     0.657    ebu/B1/BTNU_IBUF
    SLICE_X0Y11          FDRE                                         r  ebu/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.864     1.991    ebu/B1/clk_out1
    SLICE_X0Y11          FDRE                                         r  ebu/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNM
                            (input port)
  Destination:            debm/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.210ns (30.291%)  route 0.482ns (69.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTNM (IN)
                         net (fo=0)                   0.000     0.000    BTNM
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTNM_IBUF_inst/O
                         net (fo=1, routed)           0.482     0.692    debm/B1/BTNM_IBUF
    SLICE_X1Y16          FDRE                                         r  debm/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.859     1.986    debm/B1/clk_out1
    SLICE_X1Y16          FDRE                                         r  debm/B1/Q_reg/C

Slack:                    inf
  Source:                 VGA_BLUE_I[1]
                            (input port)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.263ns (32.853%)  route 0.537ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  VGA_BLUE_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  VGA_BLUE_I_IBUF[1]_inst/O
                         net (fo=1, routed)           0.537     0.755    VGA_BLUE_I_IBUF[1]
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.800 r  vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    vga_blue[1]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.836     1.963    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.264ns (30.763%)  route 0.594ns (69.237%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=1, routed)           0.594     0.813    VGA_BLUE_I_IBUF[3]
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.045     0.858 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.858    vga_blue[3]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.836     1.963    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[0]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.270ns (27.090%)  route 0.726ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  VGA_BLUE_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  VGA_BLUE_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.726     0.953    VGA_BLUE_I_IBUF[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.043     0.996 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga_blue[0]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.836     1.963    clk_out1
    SLICE_X9Y4           FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[2]
                            (input port)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.279ns (27.329%)  route 0.742ns (72.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  VGA_BLUE_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  VGA_BLUE_I_IBUF[2]_inst/O
                         net (fo=1, routed)           0.742     0.976    VGA_BLUE_I_IBUF[2]
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.045     1.021 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.021    vga_blue[2]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.836     1.963    clk_out1
    SLICE_X10Y3          FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 MODE
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.277ns (22.211%)  route 0.969ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  MODE (IN)
                         net (fo=0)                   0.000     0.000    MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  MODE_IBUF_inst/O
                         net (fo=17, routed)          0.969     1.201    MODE_IBUF
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.246 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.246    vga_green[0]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=94, routed)          0.836     1.963    clk_out1
    SLICE_X11Y4          FDRE                                         r  vga_green_reg[0]/C





