

================================================================
== Vivado HLS Report for 'initialize_memory'
================================================================
* Date:           Sat Nov 30 16:14:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82| 0.820 us | 0.820 us |   82|   82|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       80|       80|         2|          2|          1|    40|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    936|    -|
|Register         |        -|      -|      22|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      22|    986|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |r_fu_1411_p2           |     +    |      0|  0|  15|           6|           1|
    |icmp_ln34_fu_1405_p2   |   icmp   |      0|  0|  11|           6|           6|
    |or_ln203_4_fu_1503_p2  |    or    |      0|  0|   8|           8|           2|
    |or_ln203_5_fu_1546_p2  |    or    |      0|  0|   8|           8|           2|
    |or_ln203_fu_1459_p2    |    or    |      0|  0|   8|           8|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  50|          36|          12|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  27|          5|    1|          5|
    |input_0_0_V_address0  |  15|          3|    8|         24|
    |input_0_0_V_address1  |  15|          3|    8|         24|
    |input_0_1_V_address0  |  15|          3|    8|         24|
    |input_0_1_V_address1  |  15|          3|    8|         24|
    |input_0_2_V_address0  |  15|          3|    8|         24|
    |input_0_2_V_address1  |  15|          3|    8|         24|
    |input_1_0_V_address0  |  15|          3|    8|         24|
    |input_1_0_V_address1  |  15|          3|    8|         24|
    |input_1_1_V_address0  |  15|          3|    8|         24|
    |input_1_1_V_address1  |  15|          3|    8|         24|
    |input_1_2_V_address0  |  15|          3|    8|         24|
    |input_1_2_V_address1  |  15|          3|    8|         24|
    |input_2_0_V_address0  |  15|          3|    8|         24|
    |input_2_0_V_address1  |  15|          3|    8|         24|
    |input_2_1_V_address0  |  15|          3|    8|         24|
    |input_2_1_V_address1  |  15|          3|    8|         24|
    |input_2_2_V_address0  |  15|          3|    8|         24|
    |input_2_2_V_address1  |  15|          3|    8|         24|
    |input_3_0_V_address0  |  15|          3|    8|         24|
    |input_3_0_V_address1  |  15|          3|    8|         24|
    |input_3_1_V_address0  |  15|          3|    8|         24|
    |input_3_1_V_address1  |  15|          3|    8|         24|
    |input_3_2_V_address0  |  15|          3|    8|         24|
    |input_3_2_V_address1  |  15|          3|    8|         24|
    |input_4_0_V_address0  |  15|          3|    8|         24|
    |input_4_0_V_address1  |  15|          3|    8|         24|
    |input_4_1_V_address0  |  15|          3|    8|         24|
    |input_4_1_V_address1  |  15|          3|    8|         24|
    |input_4_2_V_address0  |  15|          3|    8|         24|
    |input_4_2_V_address1  |  15|          3|    8|         24|
    |input_5_0_V_address0  |  15|          3|    8|         24|
    |input_5_0_V_address1  |  15|          3|    8|         24|
    |input_5_1_V_address0  |  15|          3|    8|         24|
    |input_5_1_V_address1  |  15|          3|    8|         24|
    |input_5_2_V_address0  |  15|          3|    8|         24|
    |input_5_2_V_address1  |  15|          3|    8|         24|
    |input_6_0_V_address0  |  15|          3|    8|         24|
    |input_6_0_V_address1  |  15|          3|    8|         24|
    |input_6_1_V_address0  |  15|          3|    8|         24|
    |input_6_1_V_address1  |  15|          3|    8|         24|
    |input_6_2_V_address0  |  15|          3|    8|         24|
    |input_6_2_V_address1  |  15|          3|    8|         24|
    |input_7_0_V_address0  |  15|          3|    8|         24|
    |input_7_0_V_address1  |  15|          3|    8|         24|
    |input_7_1_V_address0  |  15|          3|    8|         24|
    |input_7_1_V_address1  |  15|          3|    8|         24|
    |input_7_2_V_address0  |  15|          3|    8|         24|
    |input_7_2_V_address1  |  15|          3|    8|         24|
    |input_8_0_V_address0  |  15|          3|    8|         24|
    |input_8_0_V_address1  |  15|          3|    8|         24|
    |input_8_1_V_address0  |  15|          3|    8|         24|
    |input_8_1_V_address1  |  15|          3|    8|         24|
    |input_8_2_V_address0  |  15|          3|    8|         24|
    |input_8_2_V_address1  |  15|          3|    8|         24|
    |input_9_0_V_address0  |  15|          3|    8|         24|
    |input_9_0_V_address1  |  15|          3|    8|         24|
    |input_9_1_V_address0  |  15|          3|    8|         24|
    |input_9_1_V_address1  |  15|          3|    8|         24|
    |input_9_2_V_address0  |  15|          3|    8|         24|
    |input_9_2_V_address1  |  15|          3|    8|         24|
    |r_0_reg_1394          |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 936|        187|  487|       1457|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  4|   0|    4|          0|
    |r_0_reg_1394    |  6|   0|    6|          0|
    |r_reg_1592      |  6|   0|    6|          0|
    |tmp_s_reg_1597  |  6|   0|    8|          2|
    +----------------+---+----+-----+-----------+
    |Total           | 22|   0|   24|          2|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_start              |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_done               | out |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_idle               | out |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_ready              | out |    1| ap_ctrl_hs | initialize_memory | return value |
|input_0_0_V_address0  | out |    8|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_ce0       | out |    1|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_we0       | out |    1|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_d0        | out |   20|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_address1  | out |    8|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_ce1       | out |    1|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_we1       | out |    1|  ap_memory |    input_0_0_V    |     array    |
|input_0_0_V_d1        | out |   20|  ap_memory |    input_0_0_V    |     array    |
|input_0_1_V_address0  | out |    8|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_ce0       | out |    1|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_we0       | out |    1|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_d0        | out |   20|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_address1  | out |    8|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_ce1       | out |    1|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_we1       | out |    1|  ap_memory |    input_0_1_V    |     array    |
|input_0_1_V_d1        | out |   20|  ap_memory |    input_0_1_V    |     array    |
|input_0_2_V_address0  | out |    8|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_ce0       | out |    1|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_we0       | out |    1|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_d0        | out |   20|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_address1  | out |    8|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_ce1       | out |    1|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_we1       | out |    1|  ap_memory |    input_0_2_V    |     array    |
|input_0_2_V_d1        | out |   20|  ap_memory |    input_0_2_V    |     array    |
|input_1_0_V_address0  | out |    8|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_ce0       | out |    1|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_we0       | out |    1|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_d0        | out |   20|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_address1  | out |    8|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_ce1       | out |    1|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_we1       | out |    1|  ap_memory |    input_1_0_V    |     array    |
|input_1_0_V_d1        | out |   20|  ap_memory |    input_1_0_V    |     array    |
|input_1_1_V_address0  | out |    8|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_ce0       | out |    1|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_we0       | out |    1|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_d0        | out |   20|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_address1  | out |    8|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_ce1       | out |    1|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_we1       | out |    1|  ap_memory |    input_1_1_V    |     array    |
|input_1_1_V_d1        | out |   20|  ap_memory |    input_1_1_V    |     array    |
|input_1_2_V_address0  | out |    8|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_ce0       | out |    1|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_we0       | out |    1|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_d0        | out |   20|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_address1  | out |    8|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_ce1       | out |    1|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_we1       | out |    1|  ap_memory |    input_1_2_V    |     array    |
|input_1_2_V_d1        | out |   20|  ap_memory |    input_1_2_V    |     array    |
|input_2_0_V_address0  | out |    8|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_ce0       | out |    1|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_we0       | out |    1|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_d0        | out |   20|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_address1  | out |    8|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_ce1       | out |    1|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_we1       | out |    1|  ap_memory |    input_2_0_V    |     array    |
|input_2_0_V_d1        | out |   20|  ap_memory |    input_2_0_V    |     array    |
|input_2_1_V_address0  | out |    8|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_ce0       | out |    1|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_we0       | out |    1|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_d0        | out |   20|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_address1  | out |    8|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_ce1       | out |    1|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_we1       | out |    1|  ap_memory |    input_2_1_V    |     array    |
|input_2_1_V_d1        | out |   20|  ap_memory |    input_2_1_V    |     array    |
|input_2_2_V_address0  | out |    8|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_ce0       | out |    1|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_we0       | out |    1|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_d0        | out |   20|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_address1  | out |    8|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_ce1       | out |    1|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_we1       | out |    1|  ap_memory |    input_2_2_V    |     array    |
|input_2_2_V_d1        | out |   20|  ap_memory |    input_2_2_V    |     array    |
|input_3_0_V_address0  | out |    8|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_ce0       | out |    1|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_we0       | out |    1|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_d0        | out |   20|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_address1  | out |    8|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_ce1       | out |    1|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_we1       | out |    1|  ap_memory |    input_3_0_V    |     array    |
|input_3_0_V_d1        | out |   20|  ap_memory |    input_3_0_V    |     array    |
|input_3_1_V_address0  | out |    8|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_ce0       | out |    1|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_we0       | out |    1|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_d0        | out |   20|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_address1  | out |    8|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_ce1       | out |    1|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_we1       | out |    1|  ap_memory |    input_3_1_V    |     array    |
|input_3_1_V_d1        | out |   20|  ap_memory |    input_3_1_V    |     array    |
|input_3_2_V_address0  | out |    8|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_ce0       | out |    1|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_we0       | out |    1|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_d0        | out |   20|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_address1  | out |    8|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_ce1       | out |    1|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_we1       | out |    1|  ap_memory |    input_3_2_V    |     array    |
|input_3_2_V_d1        | out |   20|  ap_memory |    input_3_2_V    |     array    |
|input_4_0_V_address0  | out |    8|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_ce0       | out |    1|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_we0       | out |    1|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_d0        | out |   20|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_address1  | out |    8|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_ce1       | out |    1|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_we1       | out |    1|  ap_memory |    input_4_0_V    |     array    |
|input_4_0_V_d1        | out |   20|  ap_memory |    input_4_0_V    |     array    |
|input_4_1_V_address0  | out |    8|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_ce0       | out |    1|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_we0       | out |    1|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_d0        | out |   20|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_address1  | out |    8|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_ce1       | out |    1|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_we1       | out |    1|  ap_memory |    input_4_1_V    |     array    |
|input_4_1_V_d1        | out |   20|  ap_memory |    input_4_1_V    |     array    |
|input_4_2_V_address0  | out |    8|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_ce0       | out |    1|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_we0       | out |    1|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_d0        | out |   20|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_address1  | out |    8|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_ce1       | out |    1|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_we1       | out |    1|  ap_memory |    input_4_2_V    |     array    |
|input_4_2_V_d1        | out |   20|  ap_memory |    input_4_2_V    |     array    |
|input_5_0_V_address0  | out |    8|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_ce0       | out |    1|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_we0       | out |    1|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_d0        | out |   20|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_address1  | out |    8|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_ce1       | out |    1|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_we1       | out |    1|  ap_memory |    input_5_0_V    |     array    |
|input_5_0_V_d1        | out |   20|  ap_memory |    input_5_0_V    |     array    |
|input_5_1_V_address0  | out |    8|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_ce0       | out |    1|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_we0       | out |    1|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_d0        | out |   20|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_address1  | out |    8|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_ce1       | out |    1|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_we1       | out |    1|  ap_memory |    input_5_1_V    |     array    |
|input_5_1_V_d1        | out |   20|  ap_memory |    input_5_1_V    |     array    |
|input_5_2_V_address0  | out |    8|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_ce0       | out |    1|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_we0       | out |    1|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_d0        | out |   20|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_address1  | out |    8|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_ce1       | out |    1|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_we1       | out |    1|  ap_memory |    input_5_2_V    |     array    |
|input_5_2_V_d1        | out |   20|  ap_memory |    input_5_2_V    |     array    |
|input_6_0_V_address0  | out |    8|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_ce0       | out |    1|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_we0       | out |    1|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_d0        | out |   20|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_address1  | out |    8|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_ce1       | out |    1|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_we1       | out |    1|  ap_memory |    input_6_0_V    |     array    |
|input_6_0_V_d1        | out |   20|  ap_memory |    input_6_0_V    |     array    |
|input_6_1_V_address0  | out |    8|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_ce0       | out |    1|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_we0       | out |    1|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_d0        | out |   20|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_address1  | out |    8|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_ce1       | out |    1|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_we1       | out |    1|  ap_memory |    input_6_1_V    |     array    |
|input_6_1_V_d1        | out |   20|  ap_memory |    input_6_1_V    |     array    |
|input_6_2_V_address0  | out |    8|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_ce0       | out |    1|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_we0       | out |    1|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_d0        | out |   20|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_address1  | out |    8|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_ce1       | out |    1|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_we1       | out |    1|  ap_memory |    input_6_2_V    |     array    |
|input_6_2_V_d1        | out |   20|  ap_memory |    input_6_2_V    |     array    |
|input_7_0_V_address0  | out |    8|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_ce0       | out |    1|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_we0       | out |    1|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_d0        | out |   20|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_address1  | out |    8|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_ce1       | out |    1|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_we1       | out |    1|  ap_memory |    input_7_0_V    |     array    |
|input_7_0_V_d1        | out |   20|  ap_memory |    input_7_0_V    |     array    |
|input_7_1_V_address0  | out |    8|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_ce0       | out |    1|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_we0       | out |    1|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_d0        | out |   20|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_address1  | out |    8|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_ce1       | out |    1|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_we1       | out |    1|  ap_memory |    input_7_1_V    |     array    |
|input_7_1_V_d1        | out |   20|  ap_memory |    input_7_1_V    |     array    |
|input_7_2_V_address0  | out |    8|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_ce0       | out |    1|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_we0       | out |    1|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_d0        | out |   20|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_address1  | out |    8|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_ce1       | out |    1|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_we1       | out |    1|  ap_memory |    input_7_2_V    |     array    |
|input_7_2_V_d1        | out |   20|  ap_memory |    input_7_2_V    |     array    |
|input_8_0_V_address0  | out |    8|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_ce0       | out |    1|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_we0       | out |    1|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_d0        | out |   20|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_address1  | out |    8|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_ce1       | out |    1|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_we1       | out |    1|  ap_memory |    input_8_0_V    |     array    |
|input_8_0_V_d1        | out |   20|  ap_memory |    input_8_0_V    |     array    |
|input_8_1_V_address0  | out |    8|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_ce0       | out |    1|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_we0       | out |    1|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_d0        | out |   20|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_address1  | out |    8|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_ce1       | out |    1|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_we1       | out |    1|  ap_memory |    input_8_1_V    |     array    |
|input_8_1_V_d1        | out |   20|  ap_memory |    input_8_1_V    |     array    |
|input_8_2_V_address0  | out |    8|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_ce0       | out |    1|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_we0       | out |    1|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_d0        | out |   20|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_address1  | out |    8|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_ce1       | out |    1|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_we1       | out |    1|  ap_memory |    input_8_2_V    |     array    |
|input_8_2_V_d1        | out |   20|  ap_memory |    input_8_2_V    |     array    |
|input_9_0_V_address0  | out |    8|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_ce0       | out |    1|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_we0       | out |    1|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_d0        | out |   20|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_address1  | out |    8|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_ce1       | out |    1|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_we1       | out |    1|  ap_memory |    input_9_0_V    |     array    |
|input_9_0_V_d1        | out |   20|  ap_memory |    input_9_0_V    |     array    |
|input_9_1_V_address0  | out |    8|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_ce0       | out |    1|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_we0       | out |    1|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_d0        | out |   20|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_address1  | out |    8|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_ce1       | out |    1|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_we1       | out |    1|  ap_memory |    input_9_1_V    |     array    |
|input_9_1_V_d1        | out |   20|  ap_memory |    input_9_1_V    |     array    |
|input_9_2_V_address0  | out |    8|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_ce0       | out |    1|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_we0       | out |    1|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_d0        | out |   20|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_address1  | out |    8|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_ce1       | out |    1|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_we1       | out |    1|  ap_memory |    input_9_2_V    |     array    |
|input_9_2_V_d1        | out |   20|  ap_memory |    input_9_2_V    |     array    |
+----------------------+-----+-----+------------+-------------------+--------------+

