Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 20:01:51 on Dec 09,2024
vlog "+define+RANDSEED=3" -work __work DMWB_latch.v EXDM_latch.v IDEX_latch.v IFID_latch.v alu.v alu_control.v bit_2shift.v bit_4shift.v bit_8shift.v bit_shift.v brchcnd.v cache.v cache_controller.v cla_16b.v cla_1b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v final_memory.v forwarding.v four_bank_mem.v mem_system.v memc.v memory.v memory2c.v memory2c_align.v memv.v nand2.v nand3.v nor2.v nor3.v not1.v proc.v proc_hier.v proc_hier_pbench.v regFile.v regFile_bypass.v register.v shifter.v stall_mech.v stallmem.v wb.v xor2.v xor3.v 
-- Compiling module DMWB_latch
-- Compiling module EXDM_latch
-- Compiling module IDEX_latch
-- Compiling module IFID_latch
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module bit_2shift
-- Compiling module bit_4shift
-- Compiling module bit_8shift
-- Compiling module bit_shift
-- Compiling module brchcnd
-- Compiling module cache
-- Compiling module cache_controller
-- Compiling module cla_16b
-- Compiling module cla_1b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module final_memory
-- Compiling module forwarding
-- Compiling module four_bank_mem
-- Compiling module mem_system
-- Compiling module memc
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module register
-- Compiling module shifter
-- Compiling module stall_mech
-- Compiling module stallmem
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	memory2c
	memory2c_align
	nand3
	nor2
	nor3
	not1
	proc_hier_pbench
	stallmem
	xor3
End time: 20:01:51 on Dec 09,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:51 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:52 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:53 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:53 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:54 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:54 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:55 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:55 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:56 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:56 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:57 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:58 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:01:58 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:01:59 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:00 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:00 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:01 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:01 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:03 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:04 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:05 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:06 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:07 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:07 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:08 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:09 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:09 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:10 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:11 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 8205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:11 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:12 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:12 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:13 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:14 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:15 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:17 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:18 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:19 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:19 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 8305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:20 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:21 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:21 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:22 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 4605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:23 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:24 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:25 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:26 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:27 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:28 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:29 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:30 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:30 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:32 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:32 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:33 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:33 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:34 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:35 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:35 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:36 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:37 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:38 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:39 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:40 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:41 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:41 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:42 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:43 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:44 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:44 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:45 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:45 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:46 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:46 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:47 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:48 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:49 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:50 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:51 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:51 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:52 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:54 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:54 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:55 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:55 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:56 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:57 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:57 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:58 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:02:59 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:02:59 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:00 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:00 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:01 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:01 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:02 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:03 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:04 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:05 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:06 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:07 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:08 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:08 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:09 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:10 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:10 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:11 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:11 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:12 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:12 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:13 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:14 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:14 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:15 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:16 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:16 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:17 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:18 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:18 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:19 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:20 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:20 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:21 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:22 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:22 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:23 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:24 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:25 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:26 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:27 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:28 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:28 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:29 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:30 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:30 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:31 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:32 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:32 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:33 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:33 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:34 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:35 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:36 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:37 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:38 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:39 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:41 on Dec 09,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:42 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:42 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:43 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:44 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:45 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:45 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:46 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:46 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:47 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:48 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:49 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:50 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:50 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:51 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 4805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:51 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:52 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:53 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:53 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:55 on Dec 09,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:56 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:56 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:03:58 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:03:58 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:00 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:00 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:01 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:01 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:02 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:03 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:03 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:04 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:05 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:05 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:06 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:07 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:08 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:09 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:09 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:10 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:11 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:11 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:12 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:12 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:14 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:16 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:17 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:17 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:18 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:19 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:20 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:21 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:21 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:22 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:22 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:23 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 5205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:24 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:24 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:25 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:26 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 10305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:26 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:27 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:28 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:28 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:29 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:30 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:31 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:31 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:32 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:32 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:33 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:33 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:34 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:35 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:35 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:36 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:37 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:38 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:39 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:40 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 10305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:40 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:41 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:42 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:43 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:44 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:44 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:45 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 20605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:46 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:47 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:47 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:48 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:48 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:49 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:50 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:51 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:51 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:52 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:53 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:53 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:54 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:54 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:55 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:55 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/seq_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:56 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:56 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/siic_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:57 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:58 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:04:59 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:04:59 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:00 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:00 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slbi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:01 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:02 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:02 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 11205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:03 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:04 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:04 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:05 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:06 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:06 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:07 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:08 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:08 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:09 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:09 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sle_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:10 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:11 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srl_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:12 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:12 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srl_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:13 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:13 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srl_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:14 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:15 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srl_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:15 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:16 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srl_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:17 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sll_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:18 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:18 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sll_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:19 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sll_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:21 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:21 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sll_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:22 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:23 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sll_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:24 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:25 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:26 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:27 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:28 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:28 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slt_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:29 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slt_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:30 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:31 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slt_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:31 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:32 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/slt_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:34 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:35 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:37 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:38 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/srli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:39 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:41 on Dec 09,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:42 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:42 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:43 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:44 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:45 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:45 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:46 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:48 on Dec 09,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:49 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:50 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:50 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:51 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:52 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:52 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:53 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:54 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:54 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:55 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:56 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:57 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/st_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:58 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:59 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/stu_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:59 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:01 on Dec 09,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/stu_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:01 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:02 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/stu_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:03 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:04 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:05 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:05 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:06 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:07 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:07 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:08 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:09 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:10 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:10 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:12 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:12 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:13 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:14 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/sub_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:14 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:15 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/subi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:16 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:16 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/subi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:17 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/subi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:18 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:19 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:19 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:20 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:21 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:21 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:22 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:22 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:24 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:25 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:26 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:27 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xor_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:27 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:28 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:29 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:30 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:30 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:31 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:32 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:32 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:33 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:34 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:35 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:35 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:36 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:37 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:38 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:39 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:40 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:40 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:41 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:41 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:42 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:42 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:43 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:44 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:45 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:45 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/xori_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:06:46 on Dec 09,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 11 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.fetch
# Loading __work.register
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.forwarding
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# log -howmany -rec /* 
# 10365
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(114)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:06:46 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
