.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SW */
.set SW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SW__0__MASK, 0x04
.set SW__0__PC, CYREG_PRT2_PC2
.set SW__0__PORT, 2
.set SW__0__SHIFT, 2
.set SW__AG, CYREG_PRT2_AG
.set SW__AMUX, CYREG_PRT2_AMUX
.set SW__BIE, CYREG_PRT2_BIE
.set SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SW__BYP, CYREG_PRT2_BYP
.set SW__CTL, CYREG_PRT2_CTL
.set SW__DM0, CYREG_PRT2_DM0
.set SW__DM1, CYREG_PRT2_DM1
.set SW__DM2, CYREG_PRT2_DM2
.set SW__DR, CYREG_PRT2_DR
.set SW__INP_DIS, CYREG_PRT2_INP_DIS
.set SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SW__LCD_EN, CYREG_PRT2_LCD_EN
.set SW__MASK, 0x04
.set SW__PORT, 2
.set SW__PRT, CYREG_PRT2_PRT
.set SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SW__PS, CYREG_PRT2_PS
.set SW__SHIFT, 2
.set SW__SLW, CYREG_PRT2_SLW

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT2_PC0
.set SCL__0__PORT, 2
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT2_AG
.set SCL__AMUX, CYREG_PRT2_AMUX
.set SCL__BIE, CYREG_PRT2_BIE
.set SCL__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCL__BYP, CYREG_PRT2_BYP
.set SCL__CTL, CYREG_PRT2_CTL
.set SCL__DM0, CYREG_PRT2_DM0
.set SCL__DM1, CYREG_PRT2_DM1
.set SCL__DM2, CYREG_PRT2_DM2
.set SCL__DR, CYREG_PRT2_DR
.set SCL__INP_DIS, CYREG_PRT2_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCL__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCL__LCD_EN, CYREG_PRT2_LCD_EN
.set SCL__MASK, 0x01
.set SCL__PORT, 2
.set SCL__PRT, CYREG_PRT2_PRT
.set SCL__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCL__PS, CYREG_PRT2_PS
.set SCL__SHIFT, 0
.set SCL__SLW, CYREG_PRT2_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SDA__0__MASK, 0x08
.set SDA__0__PC, CYREG_PRT2_PC3
.set SDA__0__PORT, 2
.set SDA__0__SHIFT, 3
.set SDA__AG, CYREG_PRT2_AG
.set SDA__AMUX, CYREG_PRT2_AMUX
.set SDA__BIE, CYREG_PRT2_BIE
.set SDA__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SDA__BYP, CYREG_PRT2_BYP
.set SDA__CTL, CYREG_PRT2_CTL
.set SDA__DM0, CYREG_PRT2_DM0
.set SDA__DM1, CYREG_PRT2_DM1
.set SDA__DM2, CYREG_PRT2_DM2
.set SDA__DR, CYREG_PRT2_DR
.set SDA__INP_DIS, CYREG_PRT2_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SDA__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SDA__LCD_EN, CYREG_PRT2_LCD_EN
.set SDA__MASK, 0x08
.set SDA__PORT, 2
.set SDA__PRT, CYREG_PRT2_PRT
.set SDA__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SDA__PS, CYREG_PRT2_PS
.set SDA__SHIFT, 3
.set SDA__SLW, CYREG_PRT2_SLW

/* IN_1 */
.set IN_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set IN_1__0__MASK, 0x08
.set IN_1__0__PC, CYREG_PRT12_PC3
.set IN_1__0__PORT, 12
.set IN_1__0__SHIFT, 3
.set IN_1__AG, CYREG_PRT12_AG
.set IN_1__BIE, CYREG_PRT12_BIE
.set IN_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IN_1__BYP, CYREG_PRT12_BYP
.set IN_1__DM0, CYREG_PRT12_DM0
.set IN_1__DM1, CYREG_PRT12_DM1
.set IN_1__DM2, CYREG_PRT12_DM2
.set IN_1__DR, CYREG_PRT12_DR
.set IN_1__INP_DIS, CYREG_PRT12_INP_DIS
.set IN_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IN_1__MASK, 0x08
.set IN_1__PORT, 12
.set IN_1__PRT, CYREG_PRT12_PRT
.set IN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IN_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IN_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IN_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IN_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IN_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IN_1__PS, CYREG_PRT12_PS
.set IN_1__SHIFT, 3
.set IN_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IN_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IN_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IN_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IN_1__SLW, CYREG_PRT12_SLW

/* IN_2 */
.set IN_2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set IN_2__0__MASK, 0x04
.set IN_2__0__PC, CYREG_PRT12_PC2
.set IN_2__0__PORT, 12
.set IN_2__0__SHIFT, 2
.set IN_2__AG, CYREG_PRT12_AG
.set IN_2__BIE, CYREG_PRT12_BIE
.set IN_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IN_2__BYP, CYREG_PRT12_BYP
.set IN_2__DM0, CYREG_PRT12_DM0
.set IN_2__DM1, CYREG_PRT12_DM1
.set IN_2__DM2, CYREG_PRT12_DM2
.set IN_2__DR, CYREG_PRT12_DR
.set IN_2__INP_DIS, CYREG_PRT12_INP_DIS
.set IN_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IN_2__MASK, 0x04
.set IN_2__PORT, 12
.set IN_2__PRT, CYREG_PRT12_PRT
.set IN_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IN_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IN_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IN_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IN_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IN_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IN_2__PS, CYREG_PRT12_PS
.set IN_2__SHIFT, 2
.set IN_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IN_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IN_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IN_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IN_2__SLW, CYREG_PRT12_SLW

/* IN_H */
.set IN_H__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set IN_H__0__MASK, 0x10
.set IN_H__0__PC, CYREG_PRT1_PC4
.set IN_H__0__PORT, 1
.set IN_H__0__SHIFT, 4
.set IN_H__AG, CYREG_PRT1_AG
.set IN_H__AMUX, CYREG_PRT1_AMUX
.set IN_H__BIE, CYREG_PRT1_BIE
.set IN_H__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IN_H__BYP, CYREG_PRT1_BYP
.set IN_H__CTL, CYREG_PRT1_CTL
.set IN_H__DM0, CYREG_PRT1_DM0
.set IN_H__DM1, CYREG_PRT1_DM1
.set IN_H__DM2, CYREG_PRT1_DM2
.set IN_H__DR, CYREG_PRT1_DR
.set IN_H__INP_DIS, CYREG_PRT1_INP_DIS
.set IN_H__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IN_H__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IN_H__LCD_EN, CYREG_PRT1_LCD_EN
.set IN_H__MASK, 0x10
.set IN_H__PORT, 1
.set IN_H__PRT, CYREG_PRT1_PRT
.set IN_H__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IN_H__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IN_H__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IN_H__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IN_H__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IN_H__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IN_H__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IN_H__PS, CYREG_PRT1_PS
.set IN_H__SHIFT, 4
.set IN_H__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* in_A */
.set in_A__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set in_A__0__MASK, 0x40
.set in_A__0__PC, CYREG_PRT3_PC6
.set in_A__0__PORT, 3
.set in_A__0__SHIFT, 6
.set in_A__AG, CYREG_PRT3_AG
.set in_A__AMUX, CYREG_PRT3_AMUX
.set in_A__BIE, CYREG_PRT3_BIE
.set in_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set in_A__BYP, CYREG_PRT3_BYP
.set in_A__CTL, CYREG_PRT3_CTL
.set in_A__DM0, CYREG_PRT3_DM0
.set in_A__DM1, CYREG_PRT3_DM1
.set in_A__DM2, CYREG_PRT3_DM2
.set in_A__DR, CYREG_PRT3_DR
.set in_A__INP_DIS, CYREG_PRT3_INP_DIS
.set in_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set in_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set in_A__LCD_EN, CYREG_PRT3_LCD_EN
.set in_A__MASK, 0x40
.set in_A__PORT, 3
.set in_A__PRT, CYREG_PRT3_PRT
.set in_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set in_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set in_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set in_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set in_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set in_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set in_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set in_A__PS, CYREG_PRT3_PS
.set in_A__SHIFT, 6
.set in_A__SLW, CYREG_PRT3_SLW

/* in_B */
.set in_B__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set in_B__0__MASK, 0x40
.set in_B__0__PC, CYREG_PRT0_PC6
.set in_B__0__PORT, 0
.set in_B__0__SHIFT, 6
.set in_B__AG, CYREG_PRT0_AG
.set in_B__AMUX, CYREG_PRT0_AMUX
.set in_B__BIE, CYREG_PRT0_BIE
.set in_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set in_B__BYP, CYREG_PRT0_BYP
.set in_B__CTL, CYREG_PRT0_CTL
.set in_B__DM0, CYREG_PRT0_DM0
.set in_B__DM1, CYREG_PRT0_DM1
.set in_B__DM2, CYREG_PRT0_DM2
.set in_B__DR, CYREG_PRT0_DR
.set in_B__INP_DIS, CYREG_PRT0_INP_DIS
.set in_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set in_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set in_B__LCD_EN, CYREG_PRT0_LCD_EN
.set in_B__MASK, 0x40
.set in_B__PORT, 0
.set in_B__PRT, CYREG_PRT0_PRT
.set in_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set in_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set in_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set in_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set in_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set in_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set in_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set in_B__PS, CYREG_PRT0_PS
.set in_B__SHIFT, 6
.set in_B__SLW, CYREG_PRT0_SLW

/* in_Z */
.set in_Z__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set in_Z__0__MASK, 0x80
.set in_Z__0__PC, CYREG_PRT0_PC7
.set in_Z__0__PORT, 0
.set in_Z__0__SHIFT, 7
.set in_Z__AG, CYREG_PRT0_AG
.set in_Z__AMUX, CYREG_PRT0_AMUX
.set in_Z__BIE, CYREG_PRT0_BIE
.set in_Z__BIT_MASK, CYREG_PRT0_BIT_MASK
.set in_Z__BYP, CYREG_PRT0_BYP
.set in_Z__CTL, CYREG_PRT0_CTL
.set in_Z__DM0, CYREG_PRT0_DM0
.set in_Z__DM1, CYREG_PRT0_DM1
.set in_Z__DM2, CYREG_PRT0_DM2
.set in_Z__DR, CYREG_PRT0_DR
.set in_Z__INP_DIS, CYREG_PRT0_INP_DIS
.set in_Z__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set in_Z__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set in_Z__LCD_EN, CYREG_PRT0_LCD_EN
.set in_Z__MASK, 0x80
.set in_Z__PORT, 0
.set in_Z__PRT, CYREG_PRT0_PRT
.set in_Z__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set in_Z__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set in_Z__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set in_Z__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set in_Z__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set in_Z__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set in_Z__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set in_Z__PS, CYREG_PRT0_PS
.set in_Z__SHIFT, 7
.set in_Z__SLW, CYREG_PRT0_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_2__0__MASK, 0x40
.set Pin_2__0__PC, CYREG_PRT2_PC6
.set Pin_2__0__PORT, 2
.set Pin_2__0__SHIFT, 6
.set Pin_2__AG, CYREG_PRT2_AG
.set Pin_2__AMUX, CYREG_PRT2_AMUX
.set Pin_2__BIE, CYREG_PRT2_BIE
.set Pin_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_2__BYP, CYREG_PRT2_BYP
.set Pin_2__CTL, CYREG_PRT2_CTL
.set Pin_2__DM0, CYREG_PRT2_DM0
.set Pin_2__DM1, CYREG_PRT2_DM1
.set Pin_2__DM2, CYREG_PRT2_DM2
.set Pin_2__DR, CYREG_PRT2_DR
.set Pin_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_2__MASK, 0x40
.set Pin_2__PORT, 2
.set Pin_2__PRT, CYREG_PRT2_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_2__PS, CYREG_PRT2_PS
.set Pin_2__SHIFT, 6
.set Pin_2__SLW, CYREG_PRT2_SLW

/* UART_1_BUART */
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x03
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x08
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x08

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x04
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x10
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x10

/* isr_flag */
.set isr_flag__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_flag__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_flag__INTC_MASK, 0x04
.set isr_flag__INTC_NUMBER, 2
.set isr_flag__INTC_PRIOR_NUM, 7
.set isr_flag__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_flag__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_flag__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_motor_PWMUDB */
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_motor_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_motor_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_motor_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_motor_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_motor_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_motor_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_motor_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_motor_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_motor_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_motor_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_motor_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_motor_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_motor_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_motor_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_motor_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* QuadDec_1_bQuadDec */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB02_ST

/* QuadDec_1_Cnt16_CounterUDB */
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* ADC_SAR_Seq_ADC_SAR */
.set ADC_SAR_Seq_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_Seq_Bypass */
.set ADC_SAR_Seq_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_Seq_Bypass__0__MASK, 0x04
.set ADC_SAR_Seq_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_Seq_Bypass__0__PORT, 0
.set ADC_SAR_Seq_Bypass__0__SHIFT, 2
.set ADC_SAR_Seq_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Seq_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Seq_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Seq_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Seq_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Seq_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Seq_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Seq_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Seq_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Seq_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Seq_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Seq_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Seq_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Seq_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Seq_Bypass__MASK, 0x04
.set ADC_SAR_Seq_Bypass__PORT, 0
.set ADC_SAR_Seq_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Seq_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Seq_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Seq_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Seq_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Seq_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Seq_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Seq_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Seq_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Seq_Bypass__SHIFT, 2
.set ADC_SAR_Seq_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_Seq_IRQ */
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_theACLK */
.set ADC_SAR_Seq_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_Seq_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_Seq_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_Seq_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_theACLK__INDEX, 0x01
.set ADC_SAR_Seq_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_theACLK__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
