{
  "design": {
    "design_info": {
      "boundary_crc": "0xB5AD182A8DB87F05",
      "device": "xcvu37p-fsvh2892-2-e-es1",
      "name": "DMA1_HBM1_bd",
      "synth_flow_mode": "Singular",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_dma_capi_0": "",
      "smartconnect_2": "",
      "axi_dma_capi2hbm_0": "",
      "axis_register_slice_capi_0": "",
      "axis_register_slice_hbm_1": "",
      "axi_register_slice_0": "",
      "axi_register_slice_1": "",
      "axis_register_slice_hbm_0": "",
      "axis_register_slice_capi_1": "",
      "axi_register_slice_2": ""
    },
    "interface_ports": {
      "m00_axi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "DMA1_HBM1_bd_ap_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "s_axi_control": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "DMA1_HBM1_bd_ap_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "m_axi_host_mem": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "DMA1_HBM1_bd_ap_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "1024"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m00_axi:m01_axi:s_axi_control:m02_axi:m03_axi:m04_axi:m05_axi:m06_axi:m07_axi:m08_axi:m09_axi:m10_axi:m11_axi:m12_axi:m13_axi:m14_axi:m15_axi:m_axi_host_mem"
          },
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "DMA1_HBM1_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_dma_capi_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "DMA1_HBM1_bd_axi_dma_capi_0_0",
        "parameters": {
          "c_addr_width": {
            "value": "64"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "1024"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "1024"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "256"
          },
          "c_mm2s_burst_size": {
            "value": "32"
          },
          "c_s2mm_burst_size": {
            "value": "32"
          },
          "c_single_interface": {
            "value": "1"
          }
        }
      },
      "smartconnect_2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "DMA1_HBM1_bd_smartconnect_2_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_dma_capi2hbm_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "DMA1_HBM1_bd_axi_dma_capi2hbm_0_0",
        "parameters": {
          "c_addr_width": {
            "value": "64"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "256"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "256"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "256"
          },
          "c_mm2s_burst_size": {
            "value": "32"
          },
          "c_s2mm_burst_size": {
            "value": "32"
          },
          "c_single_interface": {
            "value": "1"
          }
        }
      },
      "axis_register_slice_capi_0": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "DMA1_HBM1_bd_axis_register_slice_0_0",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER": {
            "value": "2"
          },
          "PIPELINES_SLAVE": {
            "value": "2"
          },
          "REG_CONFIG": {
            "value": "15"
          }
        }
      },
      "axis_register_slice_hbm_1": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "DMA1_HBM1_bd_axis_register_slice_0_1",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER": {
            "value": "2"
          },
          "PIPELINES_SLAVE": {
            "value": "2"
          },
          "REG_CONFIG": {
            "value": "15"
          }
        }
      },
      "axi_register_slice_0": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "DMA1_HBM1_bd_axi_register_slice_0_2",
        "parameters": {
          "REG_AR": {
            "value": "10"
          },
          "REG_AW": {
            "value": "10"
          },
          "REG_B": {
            "value": "10"
          },
          "REG_R": {
            "value": "10"
          },
          "REG_W": {
            "value": "10"
          }
        }
      },
      "axi_register_slice_1": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "DMA1_HBM1_bd_axi_register_slice_0_3",
        "parameters": {
          "REG_AR": {
            "value": "10"
          },
          "REG_AW": {
            "value": "10"
          },
          "REG_B": {
            "value": "10"
          },
          "REG_R": {
            "value": "10"
          },
          "REG_W": {
            "value": "10"
          }
        }
      },
      "axis_register_slice_hbm_0": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "DMA1_HBM1_bd_axis_register_slice_0_2",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER": {
            "value": "2"
          },
          "PIPELINES_SLAVE": {
            "value": "2"
          },
          "REG_CONFIG": {
            "value": "15"
          }
        }
      },
      "axis_register_slice_capi_1": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "DMA1_HBM1_bd_axis_register_slice_1_0",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER": {
            "value": "2"
          },
          "PIPELINES_SLAVE": {
            "value": "2"
          },
          "REG_CONFIG": {
            "value": "15"
          }
        }
      },
      "axi_register_slice_2": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "DMA1_HBM1_bd_axi_register_slice_2_0",
        "parameters": {
          "REG_AR": {
            "value": "1"
          },
          "REG_AW": {
            "value": "1"
          },
          "REG_B": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_register_slice_2_M_AXI": {
        "interface_ports": [
          "m_axi_host_mem",
          "axi_register_slice_2/M_AXI"
        ]
      },
      "axis_register_slice_2_M_AXIS": {
        "interface_ports": [
          "axis_register_slice_hbm_0/M_AXIS",
          "axi_dma_capi2hbm_0/S_AXIS_S2MM"
        ]
      },
      "smartconnect_2_M01_AXI": {
        "interface_ports": [
          "smartconnect_2/M01_AXI",
          "axi_register_slice_0/S_AXI"
        ]
      },
      "axis_register_slice_0_M_AXIS": {
        "interface_ports": [
          "axis_register_slice_capi_0/M_AXIS",
          "axis_register_slice_hbm_0/S_AXIS"
        ]
      },
      "smartconnect_2_M00_AXI": {
        "interface_ports": [
          "smartconnect_2/M00_AXI",
          "axi_register_slice_1/S_AXI"
        ]
      },
      "axis_register_slice_3_M_AXIS": {
        "interface_ports": [
          "axis_register_slice_capi_1/M_AXIS",
          "axi_dma_capi_0/S_AXIS_S2MM"
        ]
      },
      "axis_register_slice_1_M_AXIS": {
        "interface_ports": [
          "axis_register_slice_hbm_1/M_AXIS",
          "axis_register_slice_capi_1/S_AXIS"
        ]
      },
      "s_axi_control_1": {
        "interface_ports": [
          "s_axi_control",
          "smartconnect_2/S00_AXI"
        ]
      },
      "axi_dma_capi2hbm_0_M_AXI": {
        "interface_ports": [
          "m00_axi",
          "axi_dma_capi2hbm_0/M_AXI"
        ]
      },
      "axi_dma_capi_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_capi_0/M_AXIS_MM2S",
          "axis_register_slice_capi_0/S_AXIS"
        ]
      },
      "axi_register_slice_1_M_AXI": {
        "interface_ports": [
          "axi_register_slice_1/M_AXI",
          "axi_dma_capi_0/S_AXI_LITE"
        ]
      },
      "axi_register_slice_0_M_AXI": {
        "interface_ports": [
          "axi_register_slice_0/M_AXI",
          "axi_dma_capi2hbm_0/S_AXI_LITE"
        ]
      },
      "axi_dma_capi2hbm_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_capi2hbm_0/M_AXIS_MM2S",
          "axis_register_slice_hbm_1/S_AXIS"
        ]
      },
      "axi_dma_capi_0_M_AXI": {
        "interface_ports": [
          "axi_dma_capi_0/M_AXI",
          "axi_register_slice_2/S_AXI"
        ]
      }
    },
    "nets": {
      "ap_clk_1": {
        "ports": [
          "ap_clk",
          "axi_dma_capi_0/s_axi_lite_aclk",
          "axi_dma_capi_0/m_axi_mm2s_aclk",
          "smartconnect_2/aclk",
          "axi_dma_capi2hbm_0/s_axi_lite_aclk",
          "axi_dma_capi2hbm_0/m_axi_mm2s_aclk",
          "axi_dma_capi2hbm_0/m_axi_s2mm_aclk",
          "axi_dma_capi_0/m_axi_s2mm_aclk",
          "axis_register_slice_capi_0/aclk",
          "axis_register_slice_hbm_1/aclk",
          "axi_register_slice_1/aclk",
          "axi_register_slice_0/aclk",
          "axis_register_slice_capi_1/aclk",
          "axis_register_slice_hbm_0/aclk",
          "axi_register_slice_2/aclk"
        ]
      },
      "ap_rst_n_1": {
        "ports": [
          "ap_rst_n",
          "axi_dma_capi_0/axi_resetn",
          "smartconnect_2/aresetn",
          "axi_dma_capi2hbm_0/axi_resetn",
          "axis_register_slice_capi_0/aresetn",
          "axis_register_slice_hbm_1/aresetn",
          "axi_register_slice_1/aresetn",
          "axi_register_slice_0/aresetn",
          "axis_register_slice_capi_1/aresetn",
          "axis_register_slice_hbm_0/aresetn",
          "axi_register_slice_2/aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_control": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_capi2hbm_0_Reg": {
                "address_block": "/axi_dma_capi2hbm_0/S_AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "4K"
              },
              "SEG_axi_dma_capi_0_Reg": {
                "address_block": "/axi_dma_capi_0/S_AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "m00_axi": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          },
          "m_axi_host_mem": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_dma_capi_0": {
        "address_spaces": {
          "Data": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_m_axi_host_mem_Reg": {
                "address_block": "/m_axi_host_mem/Reg",
                "offset": "0x0000000060000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_capi2hbm_0": {
        "address_spaces": {
          "Data": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_m00_axi_Reg": {
                "address_block": "/m00_axi/Reg",
                "offset": "0x0000000064000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}