{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509531167167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509531167184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 18:12:47 2017 " "Processing started: Wed Nov 01 18:12:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509531167184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531167184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off an9134_test -c an9134_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531167184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509531167424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509531167424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/an9134_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/an9134_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 an9134_test " "Found entity 1: an9134_test" {  } { { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "src/i2c_config.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_module/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_module/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "src/i2c_module/i2c_master_top.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175032 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/i2c_module/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at src/i2c_module/i2c_master_byte_ctrl.v(199)" {  } { { "src/i2c_module/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_module/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_module/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "src/i2c_module/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175034 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/i2c_module/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at src/i2c_module/i2c_master_bit_ctrl.v(185)" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_module/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_module/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_module/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_module/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_module/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_module/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut_9134.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lut_9134.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_9134 " "Found entity 1: lut_9134" {  } { { "src/lut_9134.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/lut_9134.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern " "Found entity 1: mv_pattern" {  } { { "src/mv_pattern.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_timing_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_timing_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_timing_xy " "Found entity 1: mv_timing_xy" {  } { { "src/mv_timing_xy.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_timing_xy.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_video_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_video_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_video_timing " "Found entity 1: mv_video_timing" {  } { { "src/mv_video_timing.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_video_timing.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern0 " "Found entity 1: mv_pattern0" {  } { { "src/mv_pattern0.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern1 " "Found entity 1: mv_pattern1" {  } { { "src/mv_pattern1.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern2 " "Found entity 1: mv_pattern2" {  } { { "src/mv_pattern2.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern3 " "Found entity 1: mv_pattern3" {  } { { "src/mv_pattern3.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern4 " "Found entity 1: mv_pattern4" {  } { { "src/mv_pattern4.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern4.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern5 " "Found entity 1: mv_pattern5" {  } { { "src/mv_pattern5.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern5.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern6.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern6 " "Found entity 1: mv_pattern6" {  } { { "src/mv_pattern6.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern6.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset_power_on.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset_power_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_power_on " "Found entity 1: reset_power_on" {  } { { "src/reset_power_on.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/reset_power_on.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "video_pll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/video_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "an9134_test " "Elaborating entity \"an9134_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509531175081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_m0\"" {  } { { "src/an9134_test.v" "video_pll_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "video_pll.v" "altpll_component" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "video_pll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509531175114 ""}  } { { "video_pll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509531175114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509531175152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531175152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_power_on reset_power_on:reset_power_on_m0 " "Elaborating entity \"reset_power_on\" for hierarchy \"reset_power_on:reset_power_on_m0\"" {  } { { "src/an9134_test.v" "reset_power_on_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:i2c_config_m0 " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:i2c_config_m0\"" {  } { { "src/an9134_test.v" "i2c_config_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\"" {  } { { "src/i2c_config.v" "i2c_master_top_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_config.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175156 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_top.v(246) " "Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot" {  } { { "src/i2c_module/i2c_master_top.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_top.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509531175156 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "src/i2c_module/i2c_master_top.v" "byte_controller" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "src/i2c_module/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509531175159 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509531175159 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1509531175159 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509531175159 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/i2c_module/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/i2c_module/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1509531175159 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_9134 lut_9134:lut_9134_m0 " "Elaborating entity \"lut_9134\" for hierarchy \"lut_9134:lut_9134_m0\"" {  } { { "src/an9134_test.v" "lut_9134_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "src/an9134_test.v" "ax_debounce_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern mv_pattern:mv_pattern_m0 " "Elaborating entity \"mv_pattern\" for hierarchy \"mv_pattern:mv_pattern_m0\"" {  } { { "src/an9134_test.v" "mv_pattern_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_video_timing mv_pattern:mv_pattern_m0\|mv_video_timing:mv_video_timing_m0 " "Elaborating entity \"mv_video_timing\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_video_timing:mv_video_timing_m0\"" {  } { { "src/mv_pattern.v" "mv_video_timing_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_timing_xy mv_pattern:mv_pattern_m0\|mv_timing_xy:mv_timing_xy_m0 " "Elaborating entity \"mv_timing_xy\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_timing_xy:mv_timing_xy_m0\"" {  } { { "src/mv_pattern.v" "mv_timing_xy_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern0 mv_pattern:mv_pattern_m0\|mv_pattern0:mv_pattern0_m0 " "Elaborating entity \"mv_pattern0\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern0:mv_pattern0_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern0_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern1 mv_pattern:mv_pattern_m0\|mv_pattern1:mv_pattern1_m0 " "Elaborating entity \"mv_pattern1\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern1:mv_pattern1_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern1_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern2 mv_pattern:mv_pattern_m0\|mv_pattern2:mv_pattern2_m0 " "Elaborating entity \"mv_pattern2\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern2:mv_pattern2_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern2_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern3 mv_pattern:mv_pattern_m0\|mv_pattern3:mv_pattern3_m0 " "Elaborating entity \"mv_pattern3\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern3:mv_pattern3_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern3_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern4 mv_pattern:mv_pattern_m0\|mv_pattern4:mv_pattern4_m0 " "Elaborating entity \"mv_pattern4\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern4:mv_pattern4_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern4_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern5 mv_pattern:mv_pattern_m0\|mv_pattern5:mv_pattern5_m0 " "Elaborating entity \"mv_pattern5\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern5:mv_pattern5_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern5_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern6 mv_pattern:mv_pattern_m0\|mv_pattern6:mv_pattern6_m0 " "Elaborating entity \"mv_pattern6\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern6:mv_pattern6_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern6_m0" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/mv_pattern.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531175174 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509531176008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509531176376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509531177467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509531177619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509531177619 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509531177706 "|an9134_test|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509531177706 "|an9134_test|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509531177706 "|an9134_test|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509531177706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "982 " "Implemented 982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509531177706 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509531177706 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509531177706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "945 " "Implemented 945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509531177706 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509531177706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509531177706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509531177722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 18:12:57 2017 " "Processing ended: Wed Nov 01 18:12:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509531177722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509531177722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509531177722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509531177722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509531178846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509531178861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 18:12:58 2017 " "Processing started: Wed Nov 01 18:12:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509531178861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509531178861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509531178861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509531178936 ""}
{ "Info" "0" "" "Project  = an9134_test" {  } {  } 0 0 "Project  = an9134_test" 0 0 "Fitter" 0 0 1509531178936 ""}
{ "Info" "0" "" "Revision = an9134_test" {  } {  } 0 0 "Revision = an9134_test" 0 0 "Fitter" 0 0 1509531178936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509531179001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509531179002 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "an9134_test EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"an9134_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509531179023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509531179084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509531179084 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 297 multiplication of 95 " "Can't achieve requested value multiplication of 297 for clock output video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 95" {  } { { "db/video_pll_altpll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/db/video_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1509531179128 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] division of 100 division of 32 " "Can't achieve requested value division of 100 for clock output video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 32" {  } { { "db/video_pll_altpll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/db/video_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1509531179128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 95 32 0 0 " "Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/db/video_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509531179128 ""}  } { { "db/video_pll_altpll.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/db/video_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1509531179128 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509531179202 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509531179275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509531179275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509531179275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509531179275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509531179275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509531179275 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509531179277 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509531179277 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509531179277 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509531179277 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509531179278 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "hdmi_sda 2 3.0-V LVTTL 3.0V 3.3V " "Pin hdmi_sda with I/O standard assignment 3.0-V LVTTL is incompatible with I/O bank 2. I/O standard 3.0-V LVTTL, has a VCCIO requirement of 3.0V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_nreset 2 3.3V " "Pin hdmi_nreset in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_nreset } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_nreset" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_clk 2 3.3V " "Pin hdmi_clk in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_clk } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_clk" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_hs 2 3.3V " "Pin hdmi_hs in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_hs } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_hs" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_vs 2 3.3V " "Pin hdmi_vs in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_vs } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_vs" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_de 2 3.3V " "Pin hdmi_de in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_de } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_de" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[0\] 2 3.3V " "Pin hdmi_d\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[0\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[1\] 2 3.3V " "Pin hdmi_d\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[1\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[2\] 2 3.3V " "Pin hdmi_d\[2\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[2\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[3\] 2 3.3V " "Pin hdmi_d\[3\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[3\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[4\] 2 3.3V " "Pin hdmi_d\[4\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[4\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[5\] 2 3.3V " "Pin hdmi_d\[5\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[5\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[6\] 2 3.3V " "Pin hdmi_d\[6\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[6\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[7\] 2 3.3V " "Pin hdmi_d\[7\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[7\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[8\] 2 3.3V " "Pin hdmi_d\[8\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[8\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[9\] 2 3.3V " "Pin hdmi_d\[9\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[9\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[10\] 2 3.3V " "Pin hdmi_d\[10\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[10\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[11\] 2 3.3V " "Pin hdmi_d\[11\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[11\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[12\] 2 3.3V " "Pin hdmi_d\[12\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[12\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[13\] 2 3.3V " "Pin hdmi_d\[13\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[13\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[14\] 2 3.3V " "Pin hdmi_d\[14\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[14\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[15\] 2 3.3V " "Pin hdmi_d\[15\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[15\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[16\] 2 3.3V " "Pin hdmi_d\[16\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[16] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[16\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[17\] 2 3.3V " "Pin hdmi_d\[17\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[17] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[17\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[18\] 2 3.3V " "Pin hdmi_d\[18\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[18] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[18\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[19\] 2 3.3V " "Pin hdmi_d\[19\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[19] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[19\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[20\] 2 3.3V " "Pin hdmi_d\[20\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[20] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[20\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[21\] 2 3.3V " "Pin hdmi_d\[21\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[21] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[21\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[22\] 2 3.3V " "Pin hdmi_d\[22\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[22] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[22\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_d\[23\] 2 3.3V " "Pin hdmi_d\[23\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_d[23] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_d\[23\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "hdmi_scl 2 3.3V " "Pin hdmi_scl in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_scl } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_scl" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1509531179651 ""}  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_sda } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_sda" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1509531179651 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509531179654 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509531180104 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1509531180128 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL A19 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509531180129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVTTL D17 " "Pin key\[2\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { key[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509531180129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVTTL E13 " "Pin key\[3\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { key[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509531180129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hdmi_scl 3.3-V LVTTL Y2 " "Pin hdmi_scl uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { hdmi_scl } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_scl" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509531180129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T21 " "Pin clk uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509531180129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL C17 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "src/an9134_test.v" "" { Text "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/17.0/quartus/project/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509531180129 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1509531180129 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509531180223 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 01 18:13:00 2017 " "Processing ended: Wed Nov 01 18:13:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509531180223 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509531180223 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509531180223 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509531180223 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509531180817 ""}
