// Seed: 565299067
module module_0;
  wire id_1;
  genvar id_2, id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input  wor  id_2,
    input  tri  id_3
);
  tri0 id_5;
  integer id_6;
  assign id_5 = id_6 - 1'b0;
  module_0();
endmodule
module module_3 (
    input wor id_0,
    output wor id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    output logic id_5,
    output wand id_6,
    input logic id_7,
    output wor id_8,
    input supply0 id_9
);
  supply0 id_11;
  assign id_8 = id_4;
  assign id_8 = 1;
  assign id_6 = 1;
  initial id_5 <= id_7;
  module_0(); id_12 :
  assert property (@(posedge 1 or 1'h0) 1) $display(id_12, id_11, id_11 <-> &1, 1);
  assign id_6 = id_4;
  wire id_13;
  wire id_14, id_15;
  supply0 id_16 = id_12;
  wire id_17, id_18;
  wire id_19;
endmodule
