<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/conf/jib-profiles.js.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1025,10 ***</span>
<span class="line-new-header">--- 1025,17 ---</span>
      // count one adr and one far branch instruction
      return 4 * NativeInstruction::instruction_size;
    }
  };
  
<span class="line-added">+ class Node::PD {</span>
<span class="line-added">+ public:</span>
<span class="line-added">+   enum NodeFlags {</span>
<span class="line-added">+     _last_flag = Node::_last_flag</span>
<span class="line-added">+   };</span>
<span class="line-added">+ };</span>
<span class="line-added">+ </span>
   bool is_CAS(int opcode, bool maybe_volatile);
  
    // predicates controlling emit of ldr&lt;x&gt;/ldar&lt;x&gt; and associated dmb
  
    bool unnecessary_acquire(const Node *barrier);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1049,10 ***</span>
<span class="line-new-header">--- 1056,21 ---</span>
  
  source %{
  
    // Derived RegMask with conditionally allocatable registers
  
<span class="line-added">+   void PhaseOutput::pd_perform_mach_node_analysis() {</span>
<span class="line-added">+   }</span>
<span class="line-added">+ </span>
<span class="line-added">+   int MachNode::pd_alignment_required() const {</span>
<span class="line-added">+     return 1;</span>
<span class="line-added">+   }</span>
<span class="line-added">+ </span>
<span class="line-added">+   int MachNode::compute_padding(int current_offset) const {</span>
<span class="line-added">+     return 0;</span>
<span class="line-added">+   }</span>
<span class="line-added">+ </span>
    RegMask _ANY_REG32_mask;
    RegMask _ANY_REG_mask;
    RegMask _PTR_REG_mask;
    RegMask _NO_SPECIAL_REG32_mask;
    RegMask _NO_SPECIAL_REG_mask;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1668,11 ***</span>
      st-&gt;print(&quot;ldp  lr, rfp, [sp],#%d\n\t&quot;, (2 * wordSize));
    }
  
    if (do_polling() &amp;&amp; C-&gt;is_method_compilation()) {
      st-&gt;print(&quot;# touch polling page\n\t&quot;);
<span class="line-modified">!     st-&gt;print(&quot;mov  rscratch1, #0x%lx\n\t&quot;, p2i(os::get_polling_page()));</span>
      st-&gt;print(&quot;ldr zr, [rscratch1]&quot;);
    }
  }
  #endif
  
<span class="line-new-header">--- 1686,11 ---</span>
      st-&gt;print(&quot;ldp  lr, rfp, [sp],#%d\n\t&quot;, (2 * wordSize));
    }
  
    if (do_polling() &amp;&amp; C-&gt;is_method_compilation()) {
      st-&gt;print(&quot;# touch polling page\n\t&quot;);
<span class="line-modified">!     st-&gt;print(&quot;ldr rscratch1, [rthread],#polling_page_offset\n\t&quot;);</span>
      st-&gt;print(&quot;ldr zr, [rscratch1]&quot;);
    }
  }
  #endif
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1686,11 ***</span>
    if (StackReservedPages &gt; 0 &amp;&amp; C-&gt;has_reserved_stack_access()) {
      __ reserved_stack_check();
    }
  
    if (do_polling() &amp;&amp; C-&gt;is_method_compilation()) {
<span class="line-modified">!     __ read_polling_page(rscratch1, os::get_polling_page(), relocInfo::poll_return_type);</span>
    }
  }
  
  uint MachEpilogNode::size(PhaseRegAlloc *ra_) const {
    // Variable size. Determine dynamically.
<span class="line-new-header">--- 1704,11 ---</span>
    if (StackReservedPages &gt; 0 &amp;&amp; C-&gt;has_reserved_stack_access()) {
      __ reserved_stack_check();
    }
  
    if (do_polling() &amp;&amp; C-&gt;is_method_compilation()) {
<span class="line-modified">!     __ fetch_and_read_polling_page(rscratch1, relocInfo::poll_return_type);</span>
    }
  }
  
  uint MachEpilogNode::size(PhaseRegAlloc *ra_) const {
    // Variable size. Determine dynamically.
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1704,18 ***</span>
  
  const Pipeline * MachEpilogNode::pipeline() const {
    return MachNode::pipeline_class();
  }
  
<span class="line-removed">- // This method seems to be obsolete. It is declared in machnode.hpp</span>
<span class="line-removed">- // and defined in all *.ad files, but it is never called. Should we</span>
<span class="line-removed">- // get rid of it?</span>
<span class="line-removed">- int MachEpilogNode::safepoint_offset() const {</span>
<span class="line-removed">-   assert(do_polling(), &quot;no return for this epilog node&quot;);</span>
<span class="line-removed">-   return 4;</span>
<span class="line-removed">- }</span>
<span class="line-removed">- </span>
  //=============================================================================
  
  // Figure out which register class each belongs in: rc_int, rc_float or
  // rc_stack.
  enum RC { rc_bad, rc_int, rc_float, rc_stack };
<span class="line-new-header">--- 1722,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 3188,19 ***</span>
      C2_MacroAssembler _masm(&amp;cbuf);
      Register dst_reg = as_Register($dst$$reg);
      __ mov(dst_reg, (u_int64_t)1);
    %}
  
<span class="line-removed">-   enc_class aarch64_enc_mov_poll_page(iRegP dst, immPollPage src) %{</span>
<span class="line-removed">-     C2_MacroAssembler _masm(&amp;cbuf);</span>
<span class="line-removed">-     address page = (address)$src$$constant;</span>
<span class="line-removed">-     Register dst_reg = as_Register($dst$$reg);</span>
<span class="line-removed">-     unsigned long off;</span>
<span class="line-removed">-     __ adrp(dst_reg, Address(page, relocInfo::poll_type), off);</span>
<span class="line-removed">-     assert(off == 0, &quot;assumed offset == 0&quot;);</span>
<span class="line-removed">-   %}</span>
<span class="line-removed">- </span>
    enc_class aarch64_enc_mov_byte_map_base(iRegP dst, immByteMapBase src) %{
      C2_MacroAssembler _masm(&amp;cbuf);
      __ load_byte_map_base($dst$$Register);
    %}
  
<span class="line-new-header">--- 3198,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 4389,21 ***</span>
    op_cost(0);
    format %{ %}
    interface(CONST_INTER);
  %}
  
<span class="line-removed">- // Polling Page Pointer Immediate</span>
<span class="line-removed">- operand immPollPage()</span>
<span class="line-removed">- %{</span>
<span class="line-removed">-   predicate((address)n-&gt;get_ptr() == os::get_polling_page());</span>
<span class="line-removed">-   match(ConP);</span>
<span class="line-removed">- </span>
<span class="line-removed">-   op_cost(0);</span>
<span class="line-removed">-   format %{ %}</span>
<span class="line-removed">-   interface(CONST_INTER);</span>
<span class="line-removed">- %}</span>
<span class="line-removed">- </span>
  // Card Table Byte Map Base
  operand immByteMapBase()
  %{
    // Get base of card map
    predicate(BarrierSet::barrier_set()-&gt;is_a(BarrierSet::CardTableBarrierSet) &amp;&amp;
<span class="line-new-header">--- 4390,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 7196,24 ***</span>
    ins_encode(aarch64_enc_mov_p1(dst, con));
  
    ins_pipe(ialu_imm);
  %}
  
<span class="line-removed">- // Load Poll Page Constant</span>
<span class="line-removed">- </span>
<span class="line-removed">- instruct loadConPollPage(iRegPNoSp dst, immPollPage con)</span>
<span class="line-removed">- %{</span>
<span class="line-removed">-   match(Set dst con);</span>
<span class="line-removed">- </span>
<span class="line-removed">-   ins_cost(INSN_COST);</span>
<span class="line-removed">-   format %{ &quot;adr  $dst, $con\t# Poll Page Ptr&quot; %}</span>
<span class="line-removed">- </span>
<span class="line-removed">-   ins_encode(aarch64_enc_mov_poll_page(dst, con));</span>
<span class="line-removed">- </span>
<span class="line-removed">-   ins_pipe(ialu_imm);</span>
<span class="line-removed">- %}</span>
<span class="line-removed">- </span>
  // Load Byte Map Base Constant
  
  instruct loadByteMapBase(iRegPNoSp dst, immByteMapBase con)
  %{
    match(Set dst con);
<span class="line-new-header">--- 7186,10 ---</span>
</pre>
<hr />
<pre>
<span class="line-old-header">*** 18074,10 ***</span>
<span class="line-new-header">--- 18050,48 ---</span>
      }
    %}
    ins_pipe(vdop_fp128);
  %}
  
<span class="line-added">+ instruct vpopcount4I(vecX dst, vecX src) %{</span>
<span class="line-added">+   predicate(UsePopCountInstruction &amp;&amp; n-&gt;as_Vector()-&gt;length() == 4);</span>
<span class="line-added">+   match(Set dst (PopCountVI src));</span>
<span class="line-added">+   format %{</span>
<span class="line-added">+     &quot;cnt     $dst, $src\t# vector (16B)\n\t&quot;</span>
<span class="line-added">+     &quot;uaddlp  $dst, $dst\t# vector (16B)\n\t&quot;</span>
<span class="line-added">+     &quot;uaddlp  $dst, $dst\t# vector (8H)&quot;</span>
<span class="line-added">+   %}</span>
<span class="line-added">+   ins_encode %{</span>
<span class="line-added">+      __ cnt(as_FloatRegister($dst$$reg), __ T16B,</span>
<span class="line-added">+             as_FloatRegister($src$$reg));</span>
<span class="line-added">+      __ uaddlp(as_FloatRegister($dst$$reg), __ T16B,</span>
<span class="line-added">+                as_FloatRegister($dst$$reg));</span>
<span class="line-added">+      __ uaddlp(as_FloatRegister($dst$$reg), __ T8H,</span>
<span class="line-added">+                as_FloatRegister($dst$$reg));</span>
<span class="line-added">+   %}</span>
<span class="line-added">+   ins_pipe(pipe_class_default);</span>
<span class="line-added">+ %}</span>
<span class="line-added">+ </span>
<span class="line-added">+ instruct vpopcount2I(vecD dst, vecD src) %{</span>
<span class="line-added">+   predicate(UsePopCountInstruction &amp;&amp; n-&gt;as_Vector()-&gt;length() == 2);</span>
<span class="line-added">+   match(Set dst (PopCountVI src));</span>
<span class="line-added">+   format %{</span>
<span class="line-added">+     &quot;cnt     $dst, $src\t# vector (8B)\n\t&quot;</span>
<span class="line-added">+     &quot;uaddlp  $dst, $dst\t# vector (8B)\n\t&quot;</span>
<span class="line-added">+     &quot;uaddlp  $dst, $dst\t# vector (4H)&quot;</span>
<span class="line-added">+   %}</span>
<span class="line-added">+   ins_encode %{</span>
<span class="line-added">+      __ cnt(as_FloatRegister($dst$$reg), __ T8B,</span>
<span class="line-added">+             as_FloatRegister($src$$reg));</span>
<span class="line-added">+      __ uaddlp(as_FloatRegister($dst$$reg), __ T8B,</span>
<span class="line-added">+                as_FloatRegister($dst$$reg));</span>
<span class="line-added">+      __ uaddlp(as_FloatRegister($dst$$reg), __ T4H,</span>
<span class="line-added">+                as_FloatRegister($dst$$reg));</span>
<span class="line-added">+   %}</span>
<span class="line-added">+   ins_pipe(pipe_class_default);</span>
<span class="line-added">+ %}</span>
<span class="line-added">+ </span>
  //----------PEEPHOLE RULES-----------------------------------------------------
  // These must follow all instruction definitions as they use the names
  // defined in the instructions definitions.
  //
  // peepmatch ( root_instr_name [preceding_instruction]* );
</pre>
<center><a href="../../../../make/conf/jib-profiles.js.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>