<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetSchedule.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TargetSchedule.h</div></div>
</div><!--header-->
<div class="contents">
<a href="TargetSchedule_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- llvm/CodeGen/TargetSchedule.h - Sched Machine Model ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines a wrapper around MCSchedModel that allows the interface to</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// benefit from information currently only available in TargetInstrInfo.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Ideally, the scheduling interface would be fully defined in the MC layer.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#ifndef LLVM_CODEGEN_TARGETSCHEDULE_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#define LLVM_CODEGEN_TARGETSCHEDULE_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrItineraries_8h.html">llvm/MC/MCInstrItineraries.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"></span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/// Provide an instruction scheduling machine model to CodeGen passes.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html">   31</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <span class="comment">// For efficiency, hold a copy of the statically defined MCSchedModel for this</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="comment">// processor.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> SchedModel;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> InstrItins;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ResourceFactors;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordtype">unsigned</span> MicroOpFactor; <span class="comment">// Multiply to normalize microops to resource units.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keywordtype">unsigned</span> ResourceLCM;   <span class="comment">// Resource units per cycle. Latency normalization factor.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <span class="keywordtype">unsigned</span> computeInstrLatency(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a93036cf35721ff24a7b09b33f5b368de">   46</a></span>  <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a93036cf35721ff24a7b09b33f5b368de">TargetSchedModel</a>() : SchedModel(<a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a>::GetDefaultSchedModel()) {}</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"></span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">  /// Initialize the machine model for instruction scheduling.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">  /// The machine model API keeps a copy of the top-level MCSchedModel table</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  /// indices and may query TargetSubtargetInfo and TargetInstrInfo to resolve</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  /// dynamic properties.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">init</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *TSInfo);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">  /// Return the MCSchedClassDesc for this instruction.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"></span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">  /// TargetSubtargetInfo getter.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#af25644330a6584380b762e4c65482236">   59</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#af25644330a6584380b762e4c65482236">getSubtargetInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> STI; }</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"></span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">  /// TargetInstrInfo getter.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a1bc8094c82bd7861466b876796ce3a56">   62</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a1bc8094c82bd7861466b876796ce3a56">getInstrInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>; }</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"></span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">  /// Return true if this machine model includes an instruction-level</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">  /// scheduling model.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /// This is more detailed than the course grain IssueWidth and default</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">  /// latency properties, but separate from the per-cycle itinerary data.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a11045ef5588d8e92398df194fbb667da">   71</a></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a11045ef5588d8e92398df194fbb667da">getMCSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> &amp;SchedModel; }</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">  /// Return true if this machine model includes cycle-to-cycle itinerary</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">  /// data.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// This models scheduling at each stage in the processor pipeline.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">   79</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">getInstrItineraries</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>())</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>      <span class="keywordflow">return</span> &amp;InstrItins;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  }</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"></span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">  /// Return true if this machine model includes an instruction-level</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">  /// scheduling model or cycle-to-cycle itinerary data.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#ac870e1850c5ff410c0dea3600da980c2">   87</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ac870e1850c5ff410c0dea3600da980c2">hasInstrSchedModelOrItineraries</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>() || <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>();</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  }</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">  /// Identify the processor corresponding to the current subtarget.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#af18042a0439c06f5e5d0ccf53e8b312f">   92</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#af18042a0439c06f5e5d0ccf53e8b312f">getProcessorID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">getProcessorID</a>(); }</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"></span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">  /// Maximum number of micro-ops that may be scheduled per cycle.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">   95</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SchedModel.<a class="code hl_variable" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>; }</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"></span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">  /// Return true if new group must begin.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a731c9c6fb702cf7ea6ae592e2d30126b">mustBeginGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">  /// Return true if current group must end.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a1de64b19d5863e1dbbdd3c0ae81ecdb3">mustEndGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"></span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">  /// Return the number of issue slots required for this MI.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"></span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">  /// Get the number of kinds of resources for this target.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#aefe560ffcce905bc34e2d46becb54e84">  109</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aefe560ffcce905bc34e2d46becb54e84">getNumProcResourceKinds</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">return</span> SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">getNumProcResourceKinds</a>();</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"></span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">  /// Get a processor resource by ID for convenience.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#aea6b86c09906bafae5cdf3393ba05f9a">  114</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aea6b86c09906bafae5cdf3393ba05f9a">getProcResource</a>(<span class="keywordtype">unsigned</span> PIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keywordflow">return</span> SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(PIdx);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  }</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a0c4f7c8efe6089fc458df3df0acbd9be">  119</a></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a0c4f7c8efe6089fc458df3df0acbd9be">getResourceName</a>(<span class="keywordtype">unsigned</span> PIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keywordflow">if</span> (!PIdx)</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      <span class="keywordflow">return</span> <span class="stringliteral">&quot;MOps&quot;</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keywordflow">return</span> SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(PIdx)-&gt;<a class="code hl_variable" href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">Name</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  }</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a7b653a507e8307775b33e01655d3b8d8">  126</a></span>  <span class="keyword">using </span><a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">ProcResIter</a> = <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="comment">// Get an iterator into the processor resources consumed by this</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="comment">// scheduling class.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">  130</a></span>  <a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">ProcResIter</a> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">getWriteProcResBegin</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// The subtarget holds a single resource table for all processors.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="keywordflow">return</span> STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#af31aa7690c77c36f2ffeb083b9917804">getWriteProcResBegin</a>(SC);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  }</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">  134</a></span>  <a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">ProcResIter</a> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">getWriteProcResEnd</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordflow">return</span> STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a08d8cf817aece246e6f804227cfbea77">getWriteProcResEnd</a>(SC);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"></span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// Multiply the number of units consumed for a resource by this factor</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  /// to normalize it relative to other resources.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a9c30a0cd9c2311a92add146b8def5eea">  140</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a9c30a0cd9c2311a92add146b8def5eea">getResourceFactor</a>(<span class="keywordtype">unsigned</span> ResIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordflow">return</span> ResourceFactors[ResIdx];</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  }</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"></span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">  /// Multiply number of micro-ops by this factor to normalize it</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">  /// relative to other resources.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">  146</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">getMicroOpFactor</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keywordflow">return</span> MicroOpFactor;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  }</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"></span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">  /// Multiply cycle count by this factor to normalize it relative to</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">  /// other resources. This is the number of resource units per cycle.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">  152</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">getLatencyFactor</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordflow">return</span> ResourceLCM;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  }</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"></span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">  /// Number of micro-ops that may be buffered for OOO execution.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#ace32bee19ef48cedd4a647706f35b609">  157</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace32bee19ef48cedd4a647706f35b609">getMicroOpBufferSize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SchedModel.<a class="code hl_variable" href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a>; }</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"></span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">  /// Number of resource units that may be buffered for OOO execution.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">  /// \return The buffer size in resource units or -1 for unlimited.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a55b9ff225b786fc187522aa94befc0b8">  161</a></span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a55b9ff225b786fc187522aa94befc0b8">getResourceBufferSize</a>(<span class="keywordtype">unsigned</span> PIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keywordflow">return</span> SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(PIdx)-&gt;<a class="code hl_variable" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  }</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"></span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// Compute operand latency based on the available machine model.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">  /// Compute and return the latency of the given data dependent def and use</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">  /// when the operand indices are already known. UseMI may be NULL for an</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">  /// unknown user.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">computeOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefOperIdx,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <span class="keywordtype">unsigned</span> UseOperIdx)</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="keyword">const</span>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"></span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">  /// Compute the instruction latency based on the available machine</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">  /// model.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">  /// Compute and return the expected latency of this instruction independent of</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">  /// a particular use. computeOperandLatency is the preferred API, but this is</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">  /// occasionally useful to help estimate instruction cost.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// If UseDefaultDefLatency is false and no new machine sched model is</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// present this method falls back to TII-&gt;getInstrLatency with an empty</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// instruction itinerary (this is so we preserve the previous behavior of the</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  /// if converter after moving it to TargetSchedModel).</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> computeInstrLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                               <span class="keywordtype">bool</span> UseDefaultDefLatency = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordtype">unsigned</span> computeInstrLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordtype">unsigned</span> computeInstrLatency(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">  /// Output dependency latency of a pair of defs of the same register.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">  /// This is typically one cycle.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">computeOutputLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefOperIdx,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DepMI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"></span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">  /// Compute the reciprocal throughput of the given instruction.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"></span>  <span class="keywordtype">double</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">computeReciprocalThroughput</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keywordtype">double</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">computeReciprocalThroughput</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordtype">double</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">computeReciprocalThroughput</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>};</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_CODEGEN_TARGETSCHEDULE_H</span></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCInstrItineraries_8h_html"><div class="ttname"><a href="MCInstrItineraries_8h.html">MCInstrItineraries.h</a></div></div>
<div class="ttc" id="aMCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="aOptional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a08d8cf817aece246e6f804227cfbea77"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a08d8cf817aece246e6f804227cfbea77">llvm::MCSubtargetInfo::getWriteProcResEnd</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResEnd(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00164">MCSubtargetInfo.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_af31aa7690c77c36f2ffeb083b9917804"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af31aa7690c77c36f2ffeb083b9917804">llvm::MCSubtargetInfo::getWriteProcResBegin</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResBegin(const MCSchedClassDesc *SC) const</div><div class="ttdoc">Return an iterator at the first process resource consumed by the given scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00160">MCSubtargetInfo.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a0c4f7c8efe6089fc458df3df0acbd9be"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a0c4f7c8efe6089fc458df3df0acbd9be">llvm::TargetSchedModel::getResourceName</a></div><div class="ttdeci">const char * getResourceName(unsigned PIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00119">TargetSchedule.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a11045ef5588d8e92398df194fbb667da"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a11045ef5588d8e92398df194fbb667da">llvm::TargetSchedModel::getMCSchedModel</a></div><div class="ttdeci">const MCSchedModel * getMCSchedModel() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00071">TargetSchedule.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a1bc8094c82bd7861466b876796ce3a56"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a1bc8094c82bd7861466b876796ce3a56">llvm::TargetSchedModel::getInstrInfo</a></div><div class="ttdeci">const TargetInstrInfo * getInstrInfo() const</div><div class="ttdoc">TargetInstrInfo getter.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00062">TargetSchedule.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a1de64b19d5863e1dbbdd3c0ae81ecdb3"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a1de64b19d5863e1dbbdd3c0ae81ecdb3">llvm::TargetSchedModel::mustEndGroup</a></div><div class="ttdeci">bool mustEndGroup(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return true if current group must end.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00096">TargetSchedule.cpp:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a2fdb857df4be03c47fa40a69110b84a8"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">llvm::TargetSchedModel::getIssueWidth</a></div><div class="ttdeci">unsigned getIssueWidth() const</div><div class="ttdoc">Maximum number of micro-ops that may be scheduled per cycle.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00095">TargetSchedule.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a3803fd752ed113c37d71580a50888f26"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">llvm::TargetSchedModel::getMicroOpFactor</a></div><div class="ttdeci">unsigned getMicroOpFactor() const</div><div class="ttdoc">Multiply number of micro-ops by this factor to normalize it relative to other resources.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00146">TargetSchedule.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a3e53e3e37d8a810d38ffb83268103b23"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">llvm::TargetSchedModel::getWriteProcResEnd</a></div><div class="ttdeci">ProcResIter getWriteProcResEnd(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00134">TargetSchedule.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a55b9ff225b786fc187522aa94befc0b8"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a55b9ff225b786fc187522aa94befc0b8">llvm::TargetSchedModel::getResourceBufferSize</a></div><div class="ttdeci">int getResourceBufferSize(unsigned PIdx) const</div><div class="ttdoc">Number of resource units that may be buffered for OOO execution.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00161">TargetSchedule.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a572a0c9d17306d9414106ad1cf4c8052"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00039">TargetSchedule.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a5a00ff1e3eb19fe4001d742d93f8fade"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">llvm::TargetSchedModel::computeOutputLatency</a></div><div class="ttdeci">unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *DepMI) const</div><div class="ttdoc">Output dependency latency of a pair of defs of the same register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00289">TargetSchedule.cpp:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a731c9c6fb702cf7ea6ae592e2d30126b"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a731c9c6fb702cf7ea6ae592e2d30126b">llvm::TargetSchedModel::mustBeginGroup</a></div><div class="ttdeci">bool mustBeginGroup(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return true if new group must begin.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00085">TargetSchedule.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a7d3d8b3123f4f5060b648a5e15961630"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">llvm::TargetSchedModel::getLatencyFactor</a></div><div class="ttdeci">unsigned getLatencyFactor() const</div><div class="ttdoc">Multiply cycle count by this factor to normalize it relative to other resources.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00152">TargetSchedule.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a93036cf35721ff24a7b09b33f5b368de"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a93036cf35721ff24a7b09b33f5b368de">llvm::TargetSchedModel::TargetSchedModel</a></div><div class="ttdeci">TargetSchedModel()</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00046">TargetSchedule.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a9c30a0cd9c2311a92add146b8def5eea"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a9c30a0cd9c2311a92add146b8def5eea">llvm::TargetSchedModel::getResourceFactor</a></div><div class="ttdeci">unsigned getResourceFactor(unsigned ResIdx) const</div><div class="ttdoc">Multiply the number of units consumed for a resource by this factor to normalize it relative to other...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00140">TargetSchedule.h:140</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_aad3a46af0e50906ff7193aa923b80c65"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const</div><div class="ttdoc">Return the MCSchedClassDesc for this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00132">TargetSchedule.cpp:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ab357b39c47df52a19882a831feda1b6f"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">llvm::TargetSchedModel::init</a></div><div class="ttdeci">void init(const TargetSubtargetInfo *TSInfo)</div><div class="ttdoc">Initialize the machine model for instruction scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00063">TargetSchedule.cpp:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_abe764852febe90b22412f1acf299fb9e"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">llvm::TargetSchedModel::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const</div><div class="ttdoc">Compute operand latency based on the available machine model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00184">TargetSchedule.cpp:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ac870e1850c5ff410c0dea3600da980c2"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ac870e1850c5ff410c0dea3600da980c2">llvm::TargetSchedModel::hasInstrSchedModelOrItineraries</a></div><div class="ttdeci">bool hasInstrSchedModelOrItineraries() const</div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model or cycle-to-cycle it...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00087">TargetSchedule.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ace32bee19ef48cedd4a647706f35b609"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ace32bee19ef48cedd4a647706f35b609">llvm::TargetSchedModel::getMicroOpBufferSize</a></div><div class="ttdeci">unsigned getMicroOpBufferSize() const</div><div class="ttdoc">Number of micro-ops that may be buffered for OOO execution.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00157">TargetSchedule.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ace4f0c2aacc5c769605f6af20cbb91f3"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">llvm::TargetSchedModel::computeReciprocalThroughput</a></div><div class="ttdeci">double computeReciprocalThroughput(const MachineInstr *MI) const</div><div class="ttdoc">Compute the reciprocal throughput of the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00325">TargetSchedule.cpp:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_adc6870d8a702ca4f480785afd7a1eba7"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">llvm::TargetSchedModel::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return the number of issue slots required for this MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00107">TargetSchedule.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_aea6b86c09906bafae5cdf3393ba05f9a"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#aea6b86c09906bafae5cdf3393ba05f9a">llvm::TargetSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned PIdx) const</div><div class="ttdoc">Get a processor resource by ID for convenience.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00114">TargetSchedule.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_aefe560ffcce905bc34e2d46becb54e84"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#aefe560ffcce905bc34e2d46becb54e84">llvm::TargetSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const</div><div class="ttdoc">Get the number of kinds of resources for this target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00109">TargetSchedule.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_af18042a0439c06f5e5d0ccf53e8b312f"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af18042a0439c06f5e5d0ccf53e8b312f">llvm::TargetSchedModel::getProcessorID</a></div><div class="ttdeci">unsigned getProcessorID() const</div><div class="ttdoc">Identify the processor corresponding to the current subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00092">TargetSchedule.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_af1cd45c8a7d602373b7da7b5e00527d1"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">llvm::TargetSchedModel::getInstrItineraries</a></div><div class="ttdeci">const InstrItineraryData * getInstrItineraries() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00079">TargetSchedule.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_af25644330a6584380b762e4c65482236"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af25644330a6584380b762e4c65482236">llvm::TargetSchedModel::getSubtargetInfo</a></div><div class="ttdeci">const TargetSubtargetInfo * getSubtargetInfo() const</div><div class="ttdoc">TargetSubtargetInfo getter.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00059">TargetSchedule.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_af7c94f0b04c1a466ee77ca749cd8dc50"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">llvm::TargetSchedModel::getWriteProcResBegin</a></div><div class="ttdeci">ProcResIter getWriteProcResBegin(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00130">TargetSchedule.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_afbb7dc7a2944d22184b4b57a56a167d6"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const</div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00043">TargetSchedule.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1MCProcResourceDesc_html"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html">llvm::MCProcResourceDesc</a></div><div class="ttdoc">Define a kind of processor resource that will be modeled by the scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00032">MCSchedule.h:32</a></div></div>
<div class="ttc" id="astructllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00049">MCSchedule.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1MCProcResourceDesc_html_a51dc4747a7d39650884bcf19daaf5f54"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">llvm::MCProcResourceDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00033">MCSchedule.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a45ecfe5545130090b71f09f178effa55"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">llvm::MCSchedModel::getProcessorID</a></div><div class="ttdeci">unsigned getProcessorID() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00317">MCSchedule.h:317</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a5268bc4b5673e84a8f75df74b024d374"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00335">MCSchedule.h:335</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_aaaca528ae14befaac95c11df31faf36b"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">llvm::MCSchedModel::MicroOpBufferSize</a></div><div class="ttdeci">unsigned MicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00273">MCSchedule.h:273</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00256">MCSchedule.h:256</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_ac7376c4db05cd0fbb107dd0b1fecc9ba"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00339">MCSchedule.h:339</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:21:05 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
