#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001940cd25e40 .scope module, "flopenr" "flopenr" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_000001940ccf98a0 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o000001940cd60088 .functor BUFZ 1, C4<z>; HiZ drive
v000001940cd27a50_0 .net "clk", 0 0, o000001940cd60088;  0 drivers
o000001940cd600b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001940cd26650_0 .net "d", 7 0, o000001940cd600b8;  0 drivers
o000001940cd600e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001940cd27230_0 .net "en", 0 0, o000001940cd600e8;  0 drivers
v000001940cd27190_0 .var "q", 7 0;
o000001940cd60148 .functor BUFZ 1, C4<z>; HiZ drive
v000001940cd27af0_0 .net "reset", 0 0, o000001940cd60148;  0 drivers
E_000001940ccf9ea0 .event posedge, v000001940cd27af0_0, v000001940cd27a50_0;
S_000001940cce9f00 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_000001940ccf99a0 .param/l "ARR_LENGTH" 0 3 30, +C4<00000000000000000000000000010100>;
v000001940cd91fe0_0 .net "DataAdr", 31 0, v000001940cd574c0_0;  1 drivers
v000001940cd92f80_0 .net "MemWrite", 0 0, v000001940cd27f50_0;  1 drivers
v000001940cd91c20_0 .net "WriteData", 31 0, L_000001940cd92440;  1 drivers
v000001940cd92940_0 .var "clk", 0 0;
v000001940cd91f40_0 .var/i "i", 31 0;
v000001940cd919a0_0 .var "reset", 0 0;
E_000001940ccf9260 .event negedge, v000001940cd26c90_0;
S_000001940ccea090 .scope module, "uut" "top" 3 7, 4 1 0, S_000001940cce9f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001940cd5c840_0 .net "DataAdr", 31 0, v000001940cd574c0_0;  alias, 1 drivers
v000001940cd5c8e0_0 .net "Instr", 31 0, L_000001940cceb430;  1 drivers
v000001940cd5c980_0 .net "MemWrite", 0 0, v000001940cd27f50_0;  alias, 1 drivers
v000001940cd5ca20_0 .net "PC", 31 0, v000001940cd57380_0;  1 drivers
v000001940cd5cac0_0 .net "ReadData", 31 0, L_000001940cceb4a0;  1 drivers
v000001940cd935c0_0 .net "WriteData", 31 0, L_000001940cd92440;  alias, 1 drivers
v000001940cd924e0_0 .net "clk", 0 0, v000001940cd92940_0;  1 drivers
v000001940cd92080_0 .net "reset", 0 0, v000001940cd919a0_0;  1 drivers
S_000001940ccd68e0 .scope module, "dmem" "dmem" 4 17, 5 1 0, S_000001940ccea090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001940cceb4a0 .functor BUFZ 32, L_000001940cd92e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001940cd26ab0 .array "RAM", 63 0, 31 0;
v000001940cd27690_0 .net *"_ivl_0", 31 0, L_000001940cd92e40;  1 drivers
v000001940cd27b90_0 .net *"_ivl_3", 29 0, L_000001940cd92ee0;  1 drivers
v000001940cd26b50_0 .net "a", 31 0, v000001940cd574c0_0;  alias, 1 drivers
v000001940cd26c90_0 .net "clk", 0 0, v000001940cd92940_0;  alias, 1 drivers
v000001940cd26970_0 .net "rd", 31 0, L_000001940cceb4a0;  alias, 1 drivers
v000001940cd27c30_0 .net "wd", 31 0, L_000001940cd92440;  alias, 1 drivers
v000001940cd26290_0 .net "we", 0 0, v000001940cd27f50_0;  alias, 1 drivers
E_000001940ccf93a0 .event posedge, v000001940cd26c90_0;
L_000001940cd92e40 .array/port v000001940cd26ab0, L_000001940cd92ee0;
L_000001940cd92ee0 .part v000001940cd574c0_0, 2, 30;
S_000001940ccd6a70 .scope module, "imem" "imem" 4 13, 6 1 0, S_000001940ccea090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001940cceb430 .functor BUFZ 32, L_000001940cd92a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001940cd272d0 .array "RAM", 0 63, 31 0;
v000001940cd27cd0_0 .net *"_ivl_0", 31 0, L_000001940cd92a80;  1 drivers
v000001940cd27d70_0 .net *"_ivl_3", 29 0, L_000001940cd92800;  1 drivers
v000001940cd261f0_0 .net "a", 31 0, v000001940cd57380_0;  alias, 1 drivers
v000001940cd27e10_0 .net "rd", 31 0, L_000001940cceb430;  alias, 1 drivers
L_000001940cd92a80 .array/port v000001940cd272d0, L_000001940cd92800;
L_000001940cd92800 .part v000001940cd57380_0, 2, 30;
S_000001940ccd0040 .scope module, "rvsingle" "riscvsingle" 4 8, 7 1 0, S_000001940ccea090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001940cd5c340_0 .net "ALUControl", 2 0, v000001940cd26830_0;  1 drivers
v000001940cd5b9e0_0 .net "ALUResult", 31 0, v000001940cd574c0_0;  alias, 1 drivers
v000001940cd5bbc0_0 .net "ALUSrc", 0 0, v000001940cd26d30_0;  1 drivers
v000001940cd5bc60_0 .net "ImmSrc", 1 0, v000001940cd28090_0;  1 drivers
v000001940cd5b580_0 .net "Instr", 31 0, L_000001940cceb430;  alias, 1 drivers
v000001940cd5b300_0 .net "Jump", 0 0, v000001940cd26330_0;  1 drivers
v000001940cd5c200_0 .net "MemWrite", 0 0, v000001940cd27f50_0;  alias, 1 drivers
v000001940cd5b3a0_0 .net "PC", 31 0, v000001940cd57380_0;  alias, 1 drivers
v000001940cd5b620_0 .net "PCSrc", 0 0, L_000001940cceb040;  1 drivers
v000001940cd5b6c0_0 .net "ReadData", 31 0, L_000001940cceb4a0;  alias, 1 drivers
v000001940cd5c3e0_0 .net "RegWrite", 0 0, v000001940cd266f0_0;  1 drivers
v000001940cd5bda0_0 .net "ResultSrc", 1 0, v000001940cd26fb0_0;  1 drivers
v000001940cd5c700_0 .net "WriteData", 31 0, L_000001940cd92440;  alias, 1 drivers
v000001940cd5c7a0_0 .net "Zero", 0 0, L_000001940cd92da0;  1 drivers
v000001940cd5bd00_0 .net "clk", 0 0, v000001940cd92940_0;  alias, 1 drivers
v000001940cd5be40_0 .net "reset", 0 0, v000001940cd919a0_0;  alias, 1 drivers
L_000001940cd92580 .part L_000001940cceb430, 0, 7;
L_000001940cd923a0 .part L_000001940cceb430, 12, 3;
L_000001940cd93160 .part L_000001940cceb430, 30, 1;
S_000001940ccd01d0 .scope module, "c" "controller" 7 13, 8 1 0, S_000001940ccd0040;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_000001940cceafd0 .functor AND 1, v000001940cd27550_0, L_000001940cd92da0, C4<1>, C4<1>;
L_000001940cceb040 .functor OR 1, L_000001940cceafd0, v000001940cd26330_0, C4<0>, C4<0>;
v000001940cd26f10_0 .net "ALUControl", 2 0, v000001940cd26830_0;  alias, 1 drivers
v000001940cd26e70_0 .net "ALUOp", 1 0, v000001940cd274b0_0;  1 drivers
v000001940cd270f0_0 .net "ALUSrc", 0 0, v000001940cd26d30_0;  alias, 1 drivers
v000001940cd27ff0_0 .net "Branch", 0 0, v000001940cd27550_0;  1 drivers
v000001940cd263d0_0 .net "ImmSrc", 1 0, v000001940cd28090_0;  alias, 1 drivers
v000001940cd268d0_0 .net "Jump", 0 0, v000001940cd26330_0;  alias, 1 drivers
v000001940cd26470_0 .net "MemWrite", 0 0, v000001940cd27f50_0;  alias, 1 drivers
v000001940cd275f0_0 .net "PCSrc", 0 0, L_000001940cceb040;  alias, 1 drivers
v000001940cd277d0_0 .net "RegWrite", 0 0, v000001940cd266f0_0;  alias, 1 drivers
v000001940cd27870_0 .net "ResultSrc", 1 0, v000001940cd26fb0_0;  alias, 1 drivers
v000001940cd26510_0 .net "Zero", 0 0, L_000001940cd92da0;  alias, 1 drivers
v000001940cd265b0_0 .net *"_ivl_2", 0 0, L_000001940cceafd0;  1 drivers
v000001940cd26790_0 .net "funct3", 2 0, L_000001940cd923a0;  1 drivers
v000001940cd214e0_0 .net "funct7b5", 0 0, L_000001940cd93160;  1 drivers
v000001940cd58320_0 .net "op", 6 0, L_000001940cd92580;  1 drivers
L_000001940cd930c0 .part L_000001940cd92580, 5, 1;
S_000001940cccfb10 .scope module, "ad" "aludec" 8 21, 9 1 0, S_000001940ccd01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_000001940cceaf60 .functor AND 1, L_000001940cd93160, L_000001940cd930c0, C4<1>, C4<1>;
v000001940cd26830_0 .var "ALUControl", 2 0;
v000001940cd27370_0 .net "ALUOp", 1 0, v000001940cd274b0_0;  alias, 1 drivers
v000001940cd27730_0 .net "RtypeSub", 0 0, L_000001940cceaf60;  1 drivers
v000001940cd27eb0_0 .net "funct3", 2 0, L_000001940cd923a0;  alias, 1 drivers
v000001940cd27050_0 .net "funct7b5", 0 0, L_000001940cd93160;  alias, 1 drivers
v000001940cd27410_0 .net "opb5", 0 0, L_000001940cd930c0;  1 drivers
E_000001940ccf9760 .event anyedge, v000001940cd27370_0, v000001940cd27eb0_0, v000001940cd27730_0;
S_000001940cccfca0 .scope module, "md" "maindec" 8 16, 10 1 0, S_000001940ccd01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001940cd274b0_0 .var "ALUOp", 1 0;
v000001940cd26d30_0 .var "ALUSrc", 0 0;
v000001940cd27550_0 .var "Branch", 0 0;
v000001940cd28090_0 .var "ImmSrc", 1 0;
v000001940cd26330_0 .var "Jump", 0 0;
v000001940cd27f50_0 .var "MemWrite", 0 0;
v000001940cd266f0_0 .var "RegWrite", 0 0;
v000001940cd26fb0_0 .var "ResultSrc", 1 0;
v000001940cd26dd0_0 .net "op", 6 0, L_000001940cd92580;  alias, 1 drivers
E_000001940ccf9b20 .event anyedge, v000001940cd26dd0_0;
S_000001940ccafea0 .scope module, "dp" "datapath" 7 20, 11 1 0, S_000001940ccd0040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001940cd5c160_0 .net "ALUControl", 2 0, v000001940cd26830_0;  alias, 1 drivers
v000001940cd5bf80_0 .net "ALUResult", 31 0, v000001940cd574c0_0;  alias, 1 drivers
v000001940cd5c5c0_0 .net "ALUSrc", 0 0, v000001940cd26d30_0;  alias, 1 drivers
v000001940cd5b1c0_0 .net "ImmExt", 31 0, v000001940cd58960_0;  1 drivers
v000001940cd5c020_0 .net "ImmSrc", 1 0, v000001940cd28090_0;  alias, 1 drivers
v000001940cd5cde0_0 .net "Instr", 31 0, L_000001940cceb430;  alias, 1 drivers
v000001940cd5ce80_0 .net "PC", 31 0, v000001940cd57380_0;  alias, 1 drivers
v000001940cd5cb60_0 .net "PCNext", 31 0, L_000001940cd91e00;  1 drivers
v000001940cd5b4e0_0 .net "PCPlus4", 31 0, L_000001940cd921c0;  1 drivers
v000001940cd5ba80_0 .net "PCSrc", 0 0, L_000001940cceb040;  alias, 1 drivers
v000001940cd5b080_0 .net "PCTarget", 31 0, L_000001940cd93020;  1 drivers
v000001940cd5b8a0_0 .net "ReadData", 31 0, L_000001940cceb4a0;  alias, 1 drivers
v000001940cd5c660_0 .net "RegWrite", 0 0, v000001940cd266f0_0;  alias, 1 drivers
v000001940cd5c0c0_0 .net "Result", 31 0, v000001940cd57f60_0;  1 drivers
v000001940cd5c480_0 .net "ResultSrc", 1 0, v000001940cd26fb0_0;  alias, 1 drivers
v000001940cd5cca0_0 .net "SrcA", 31 0, L_000001940cd929e0;  1 drivers
v000001940cd5cf20_0 .net "SrcB", 31 0, L_000001940cd92300;  1 drivers
v000001940cd5b940_0 .net "WriteData", 31 0, L_000001940cd92440;  alias, 1 drivers
v000001940cd5b760_0 .net "Zero", 0 0, L_000001940cd92da0;  alias, 1 drivers
v000001940cd5bb20_0 .net "clk", 0 0, v000001940cd92940_0;  alias, 1 drivers
v000001940cd5b120_0 .net "reset", 0 0, v000001940cd919a0_0;  alias, 1 drivers
L_000001940cd92620 .part L_000001940cceb430, 15, 5;
L_000001940cd93660 .part L_000001940cceb430, 20, 5;
L_000001940cd933e0 .part L_000001940cceb430, 7, 5;
L_000001940cd91a40 .part L_000001940cceb430, 7, 25;
S_000001940ccb0030 .scope module, "alu" "alu" 11 37, 12 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_000001940cd93b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd583c0_0 .net/2u *"_ivl_0", 31 0, L_000001940cd93b50;  1 drivers
v000001940cd581e0_0 .net "a", 31 0, L_000001940cd929e0;  alias, 1 drivers
v000001940cd57880_0 .net "b", 31 0, L_000001940cd92300;  alias, 1 drivers
v000001940cd588c0_0 .net "sel", 2 0, v000001940cd26830_0;  alias, 1 drivers
v000001940cd574c0_0 .var "y", 31 0;
v000001940cd58f00_0 .net "zero", 0 0, L_000001940cd92da0;  alias, 1 drivers
E_000001940ccf9ee0 .event anyedge, v000001940cd26830_0, v000001940cd581e0_0, v000001940cd57880_0;
L_000001940cd92da0 .cmp/eq 32, v000001940cd574c0_0, L_000001940cd93b50;
S_000001940ccd58d0 .scope module, "ext" "extend" 11 33, 13 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001940cd58960_0 .var "immext", 31 0;
v000001940cd58be0_0 .net "immsrc", 1 0, v000001940cd28090_0;  alias, 1 drivers
v000001940cd586e0_0 .net "instr", 31 7, L_000001940cd91a40;  1 drivers
E_000001940ccf92a0 .event anyedge, v000001940cd28090_0, v000001940cd586e0_0;
S_000001940ccd5a60 .scope module, "pcadd4" "adder" 11 21, 14 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001940cd57a60_0 .net "a", 31 0, v000001940cd57380_0;  alias, 1 drivers
L_000001940cd938c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001940cd58a00_0 .net "b", 31 0, L_000001940cd938c8;  1 drivers
v000001940cd57560_0 .net "y", 31 0, L_000001940cd921c0;  alias, 1 drivers
L_000001940cd921c0 .arith/sum 32, v000001940cd57380_0, L_000001940cd938c8;
S_000001940ccca730 .scope module, "pcaddbranch" "adder" 11 22, 14 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001940cd58780_0 .net "a", 31 0, v000001940cd57380_0;  alias, 1 drivers
v000001940cd57ce0_0 .net "b", 31 0, v000001940cd58960_0;  alias, 1 drivers
v000001940cd58820_0 .net "y", 31 0, L_000001940cd93020;  alias, 1 drivers
L_000001940cd93020 .arith/sum 32, v000001940cd57380_0, v000001940cd58960_0;
S_000001940ccca8c0 .scope module, "pcmux" "mux2" 11 23, 15 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001940ccfad20 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001940cd57ec0_0 .net "d0", 31 0, L_000001940cd921c0;  alias, 1 drivers
v000001940cd58280_0 .net "d1", 31 0, L_000001940cd93020;  alias, 1 drivers
v000001940cd57ba0_0 .net "s", 0 0, L_000001940cceb040;  alias, 1 drivers
v000001940cd57920_0 .net "y", 31 0, L_000001940cd91e00;  alias, 1 drivers
L_000001940cd91e00 .functor MUXZ 32, L_000001940cd921c0, L_000001940cd93020, L_000001940cceb040, C4<>;
S_000001940cccaf00 .scope module, "pcreg" "flopr" 11 20, 16 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001940ccfa420 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v000001940cd57e20_0 .net "clk", 0 0, v000001940cd92940_0;  alias, 1 drivers
v000001940cd579c0_0 .net "d", 31 0, L_000001940cd91e00;  alias, 1 drivers
v000001940cd57380_0 .var "q", 31 0;
v000001940cd57100_0 .net "reset", 0 0, v000001940cd919a0_0;  alias, 1 drivers
E_000001940ccfa620 .event posedge, v000001940cd57100_0, v000001940cd26c90_0;
S_000001940cccb090 .scope module, "resultmux" "mux3" 11 38, 17 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001940ccfa8a0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v000001940cd58aa0_0 .net "d0", 31 0, v000001940cd574c0_0;  alias, 1 drivers
v000001940cd58500_0 .net "d1", 31 0, L_000001940cceb4a0;  alias, 1 drivers
v000001940cd58000_0 .net "d2", 31 0, L_000001940cd921c0;  alias, 1 drivers
v000001940cd57b00_0 .net "s", 1 0, v000001940cd26fb0_0;  alias, 1 drivers
v000001940cd57f60_0 .var "y", 31 0;
E_000001940ccfabe0 .event anyedge, v000001940cd26fb0_0, v000001940cd26b50_0, v000001940cd26970_0, v000001940cd57560_0;
S_000001940cd908f0 .scope module, "rf" "regfile" 11 26, 18 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001940cd58640_0 .net *"_ivl_0", 31 0, L_000001940cd91900;  1 drivers
v000001940cd58b40_0 .net *"_ivl_10", 6 0, L_000001940cd926c0;  1 drivers
L_000001940cd939a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001940cd57c40_0 .net *"_ivl_13", 1 0, L_000001940cd939a0;  1 drivers
L_000001940cd939e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd57d80_0 .net/2u *"_ivl_14", 31 0, L_000001940cd939e8;  1 drivers
v000001940cd58c80_0 .net *"_ivl_18", 31 0, L_000001940cd932a0;  1 drivers
L_000001940cd93a30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd58d20_0 .net *"_ivl_21", 26 0, L_000001940cd93a30;  1 drivers
L_000001940cd93a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd580a0_0 .net/2u *"_ivl_22", 31 0, L_000001940cd93a78;  1 drivers
v000001940cd57600_0 .net *"_ivl_24", 0 0, L_000001940cd93480;  1 drivers
v000001940cd585a0_0 .net *"_ivl_26", 31 0, L_000001940cd92760;  1 drivers
v000001940cd58140_0 .net *"_ivl_28", 6 0, L_000001940cd92d00;  1 drivers
L_000001940cd93910 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd58460_0 .net *"_ivl_3", 26 0, L_000001940cd93910;  1 drivers
L_000001940cd93ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001940cd58dc0_0 .net *"_ivl_31", 1 0, L_000001940cd93ac0;  1 drivers
L_000001940cd93b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd576a0_0 .net/2u *"_ivl_32", 31 0, L_000001940cd93b08;  1 drivers
L_000001940cd93958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001940cd57740_0 .net/2u *"_ivl_4", 31 0, L_000001940cd93958;  1 drivers
v000001940cd58e60_0 .net *"_ivl_6", 0 0, L_000001940cd91d60;  1 drivers
v000001940cd57060_0 .net *"_ivl_8", 31 0, L_000001940cd92b20;  1 drivers
v000001940cd577e0_0 .net "a1", 4 0, L_000001940cd92620;  1 drivers
v000001940cd571a0_0 .net "a2", 4 0, L_000001940cd93660;  1 drivers
v000001940cd572e0_0 .net "a3", 4 0, L_000001940cd933e0;  1 drivers
v000001940cd57240_0 .net "clk", 0 0, v000001940cd92940_0;  alias, 1 drivers
v000001940cd57420_0 .net "rd1", 31 0, L_000001940cd929e0;  alias, 1 drivers
v000001940cd5cd40_0 .net "rd2", 31 0, L_000001940cd92440;  alias, 1 drivers
v000001940cd5b260 .array "rf", 0 31, 31 0;
v000001940cd5bee0_0 .net "wd3", 31 0, v000001940cd57f60_0;  alias, 1 drivers
v000001940cd5cc00_0 .net "we3", 0 0, v000001940cd266f0_0;  alias, 1 drivers
L_000001940cd91900 .concat [ 5 27 0 0], L_000001940cd92620, L_000001940cd93910;
L_000001940cd91d60 .cmp/ne 32, L_000001940cd91900, L_000001940cd93958;
L_000001940cd92b20 .array/port v000001940cd5b260, L_000001940cd926c0;
L_000001940cd926c0 .concat [ 5 2 0 0], L_000001940cd92620, L_000001940cd939a0;
L_000001940cd929e0 .functor MUXZ 32, L_000001940cd939e8, L_000001940cd92b20, L_000001940cd91d60, C4<>;
L_000001940cd932a0 .concat [ 5 27 0 0], L_000001940cd93660, L_000001940cd93a30;
L_000001940cd93480 .cmp/ne 32, L_000001940cd932a0, L_000001940cd93a78;
L_000001940cd92760 .array/port v000001940cd5b260, L_000001940cd92d00;
L_000001940cd92d00 .concat [ 5 2 0 0], L_000001940cd93660, L_000001940cd93ac0;
L_000001940cd92440 .functor MUXZ 32, L_000001940cd93b08, L_000001940cd92760, L_000001940cd93480, C4<>;
S_000001940cd91570 .scope module, "srcbmux" "mux2" 11 36, 15 1 0, S_000001940ccafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001940ccfae20 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001940cd5b440_0 .net "d0", 31 0, L_000001940cd92440;  alias, 1 drivers
v000001940cd5b800_0 .net "d1", 31 0, v000001940cd58960_0;  alias, 1 drivers
v000001940cd5c2a0_0 .net "s", 0 0, v000001940cd26d30_0;  alias, 1 drivers
v000001940cd5c520_0 .net "y", 31 0, L_000001940cd92300;  alias, 1 drivers
L_000001940cd92300 .functor MUXZ 32, L_000001940cd92440, v000001940cd58960_0, v000001940cd26d30_0, C4<>;
    .scope S_000001940cd25e40;
T_0 ;
    %wait E_000001940ccf9ea0;
    %load/vec4 v000001940cd27af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001940cd27190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001940cd27230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001940cd26650_0;
    %assign/vec4 v000001940cd27190_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001940cccfca0;
T_1 ;
    %wait E_000001940ccf9b20;
    %load/vec4 v000001940cd26dd0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1168, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 448, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1796, 768, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 522, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1156, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1825, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001940cd26330_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd274b0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27550_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd26fb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001940cd27f50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001940cd26d30_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001940cd28090_0, 0, 2;
    %store/vec4 v000001940cd266f0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001940cccfb10;
T_2 ;
    %wait E_000001940ccf9760;
    %load/vec4 v000001940cd27370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000001940cd27eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000001940cd27730_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001940cd26830_0, 0, 3;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001940cccaf00;
T_3 ;
    %wait E_000001940ccfa620;
    %load/vec4 v000001940cd57100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001940cd57380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001940cd579c0_0;
    %assign/vec4 v000001940cd57380_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001940cd908f0;
T_4 ;
    %wait E_000001940ccf93a0;
    %load/vec4 v000001940cd5cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001940cd5bee0_0;
    %load/vec4 v000001940cd572e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd5b260, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001940ccd58d0;
T_5 ;
    %wait E_000001940ccf92a0;
    %load/vec4 v000001940cd58be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001940cd58960_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001940cd58960_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001940cd586e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001940cd58960_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001940cd586e0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001940cd586e0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001940cd58960_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001940cd586e0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001940cd586e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001940cd586e0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001940cd58960_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001940ccb0030;
T_6 ;
    %wait E_000001940ccf9ee0;
    %load/vec4 v000001940cd588c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001940cd574c0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000001940cd581e0_0;
    %load/vec4 v000001940cd57880_0;
    %add;
    %store/vec4 v000001940cd574c0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000001940cd581e0_0;
    %load/vec4 v000001940cd57880_0;
    %sub;
    %store/vec4 v000001940cd574c0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001940cd581e0_0;
    %load/vec4 v000001940cd57880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v000001940cd574c0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001940cd581e0_0;
    %load/vec4 v000001940cd57880_0;
    %or;
    %store/vec4 v000001940cd574c0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001940cd581e0_0;
    %load/vec4 v000001940cd57880_0;
    %and;
    %store/vec4 v000001940cd574c0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001940cccb090;
T_7 ;
    %wait E_000001940ccfabe0;
    %load/vec4 v000001940cd57b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001940cd57f60_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001940cd58aa0_0;
    %store/vec4 v000001940cd57f60_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001940cd58500_0;
    %store/vec4 v000001940cd57f60_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001940cd58000_0;
    %store/vec4 v000001940cd57f60_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001940ccd6a70;
T_8 ;
    %vpi_call 6 8 "$readmemh", "riscvtest.txt", v000001940cd272d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001940ccd68e0;
T_9 ;
    %wait E_000001940ccf93a0;
    %load/vec4 v000001940cd26290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001940cd27c30_0;
    %load/vec4 v000001940cd26b50_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001940ccd68e0;
T_10 ;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 1000, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 999, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 90, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 100, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 200, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 3300, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 250, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 75, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001940cd26ab0, 0, 4;
    %end;
    .thread T_10;
    .scope S_000001940cce9f00;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001940cd91f40_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_000001940cce9f00;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001940cd919a0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001940cd919a0_0, 0;
    %end;
    .thread T_12;
    .scope S_000001940cce9f00;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001940cd92940_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001940cd92940_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001940cce9f00;
T_14 ;
    %wait E_000001940ccf9260;
    %vpi_call 3 35 "$display", "At time %t: DataAdr = %0d, WriteData = %0d, MemWrite = %0b", $time, v000001940cd91fe0_0, v000001940cd91c20_0, v000001940cd92f80_0 {0 0 0};
    %load/vec4 v000001940cd92f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001940cd91f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001940cd91f40_0, 0, 32;
    %vpi_call 3 38 "$display", "Memory Write: Address = %0d, Data = %0d", v000001940cd91fe0_0, v000001940cd91c20_0 {0 0 0};
T_14.0 ;
    %load/vec4 v000001940cd91f40_0;
    %cmpi/s 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.2, 5;
    %vpi_call 3 42 "$display", "Simulation succeeded after %0d iterations", P_000001940ccf99a0 {0 0 0};
    %vpi_call 3 43 "$finish" {0 0 0};
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001940cce9f00;
T_15 ;
    %vpi_call 3 49 "$dumpfile", "riscvtest.vcd" {0 0 0};
    %vpi_call 3 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001940cce9f00 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "testbench.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "riscvsingle.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "mux3.v";
    "regfile.v";
