#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 19 19:45:29 2023
# Process ID: 3044
# Current directory: C:/Users/pc/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7200 C:\Users\pc\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/pc/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/pc/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/FPGA-main/TP2/TP2.xpr
update_compile_order -fileset sources_1
save_project_as TP3 C:/Users/pc/Desktop/FPGA-main/TP3 -force
open_bd_design {C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd}
save_bd_design_as TP3
report_ip_status -name ip_status 
upgrade_ip [get_ips  {TP2_axi_gpio_0_1 TP2_rst_clk_wiz_1_100M_0 TP2_axi_gpio_0_0 TP2_clk_wiz_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {TP2_axi_gpio_0_1 TP2_rst_clk_wiz_1_100M_0 TP2_axi_gpio_0_0 TP2_clk_wiz_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd]
