#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 07 20:12:12 2018
# Process ID: 3040
# Log file: E:/CPU_Design/The_redirect_line_CPU_FPGA/vivado.log
# Journal file: E:/CPU_Design/The_redirect_line_CPU_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 701.828 ; gain = 148.719
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 718.551 ; gain = 5.914
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 723.266 ; gain = 4.715
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 723.266 ; gain = 10.629
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
add_files -fileset constrs_1 -norecurse E:/logisim-evolution/cpu_redirect_FPGA/TEST/verilog/cpu_verilog/Nexys4DDR_Master.xdc
import_files -fileset constrs_1 E:/logisim-evolution/cpu_redirect_FPGA/TEST/verilog/cpu_verilog/Nexys4DDR_Master.xdc
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 763.766 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 763.766 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 763.766 ; gain = 0.000
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
save_wave_config {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg}
run 100 ns
set_property top Dashboard [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v w ]
add_files -fileset sim_1 E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v
update_compile_order -fileset sim_1
set_property top Dashboard_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/CPU_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Dashboard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj Dashboard_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDisplay
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dashboard_tb_behav xil_defaultlib.Dashboard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_total_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_jump_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_branch_sucess_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_load_use_times [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:58]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data1 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data2 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data3 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data4 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(n=1)
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Multiplexer_4
Compiling module xil_defaultlib.DigitDisplay
Compiling module xil_defaultlib.SegmentDisplay
Compiling module xil_defaultlib.Dashboard
Compiling module xil_defaultlib.Dashboard_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Dashboard_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 787.641 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dashboard_tb_behav -key {Behavioral:sim_1:Functional:Dashboard_tb} -tclbatch {Dashboard_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/clk was not found in the design.
WARNING: Simulation object /CPU_tb/RST was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IFtoID/IF_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IDtoEX/ID_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/EXtoMEM/EX_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/MEM_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/SyscallOut was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/syscall was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/lock was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/goto was not found in the design.
WARNING: Simulation object /CPU_tb/v_total_cycles was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch_succeed_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_W was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_OP was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rA was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rB was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[31] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[30] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[29] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[28] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[27] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[26] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[25] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[24] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[23] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[22] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[21] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[20] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[19] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[18] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[17] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[16] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[15] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[14] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[13] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[12] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[11] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[10] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[9] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[8] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[7] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[6] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[5] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[4] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[3] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[2] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[1] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[0] was not found in the design.
source Dashboard_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dashboard_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 787.641 ; gain = 0.000
run all
$finish called at time : 8250 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" Line 56
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8250 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" Line 56
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8250 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" Line 56
add_wave {{/Dashboard_tb/dashboard/mipsCPU/v_total_cycles}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8250 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" Line 56
run 100 ns
run 100 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_wave {{/Dashboard_tb/dashboard/mipsCPU/clk}} 
add_wave {{/Dashboard_tb/dashboard/timeDivide2/clkout}} 
add_wave {{/Dashboard_tb/dashboard/timeDivide/clkout}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8250 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" Line 56
save_wave_config {E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg
set_property xsim.view {E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/CPU_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Dashboard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj Dashboard_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDisplay
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dashboard_tb_behav xil_defaultlib.Dashboard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_total_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_jump_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_branch_sucess_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_load_use_times [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:58]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data1 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data2 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data3 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data4 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(n=2)
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Multiplexer_4
Compiling module xil_defaultlib.DigitDisplay
Compiling module xil_defaultlib.SegmentDisplay
Compiling module xil_defaultlib.Dashboard
Compiling module xil_defaultlib.Dashboard_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Dashboard_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dashboard_tb_behav -key {Behavioral:sim_1:Functional:Dashboard_tb} -tclbatch {Dashboard_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/clk was not found in the design.
WARNING: Simulation object /CPU_tb/RST was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IFtoID/IF_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IDtoEX/ID_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/EXtoMEM/EX_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/MEM_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/SyscallOut was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/syscall was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/lock was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/goto was not found in the design.
WARNING: Simulation object /CPU_tb/v_total_cycles was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch_succeed_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_W was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_OP was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rA was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rB was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[31] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[30] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[29] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[28] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[27] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[26] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[25] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[24] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[23] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[22] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[21] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[20] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[19] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[18] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[17] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[16] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[15] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[14] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[13] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[12] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[11] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[10] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[9] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[8] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[7] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[6] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[5] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[4] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[3] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[2] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[1] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[0] was not found in the design.
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg
source Dashboard_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dashboard_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 819.035 ; gain = 0.000
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/CPU_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Dashboard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj Dashboard_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDisplay
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dashboard_tb_behav xil_defaultlib.Dashboard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_total_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_jump_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_branch_sucess_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_load_use_times [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:58]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data1 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data2 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data3 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data4 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(n=2)
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Multiplexer_4
Compiling module xil_defaultlib.DigitDisplay
Compiling module xil_defaultlib.SegmentDisplay
Compiling module xil_defaultlib.Dashboard
Compiling module xil_defaultlib.Dashboard_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Dashboard_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dashboard_tb_behav -key {Behavioral:sim_1:Functional:Dashboard_tb} -tclbatch {Dashboard_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/clk was not found in the design.
WARNING: Simulation object /CPU_tb/RST was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IFtoID/IF_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IDtoEX/ID_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/EXtoMEM/EX_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/MEM_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/SyscallOut was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/syscall was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/lock was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/goto was not found in the design.
WARNING: Simulation object /CPU_tb/v_total_cycles was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch_succeed_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_W was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_OP was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rA was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rB was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[31] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[30] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[29] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[28] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[27] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[26] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[25] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[24] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[23] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[22] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[21] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[20] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[19] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[18] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[17] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[16] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[15] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[14] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[13] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[12] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[11] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[10] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[9] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[8] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[7] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[6] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[5] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[4] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[3] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[2] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[1] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[0] was not found in the design.
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg
source Dashboard_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dashboard_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 819.035 ; gain = 0.000
run all
$finish called at time : 80250 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" Line 56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/CPU_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Dashboard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj Dashboard_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDisplay
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/Dashboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dashboard_tb_behav xil_defaultlib.Dashboard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_total_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_jump_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_branch_sucess_cycles [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port v_load_use_times [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:58]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data1 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:66]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data2 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:67]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data3 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:68]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port data4 [E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider(n=2)
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Multiplexer_4
Compiling module xil_defaultlib.DigitDisplay
Compiling module xil_defaultlib.SegmentDisplay
Compiling module xil_defaultlib.Dashboard
Compiling module xil_defaultlib.Dashboard_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Dashboard_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dashboard_tb_behav -key {Behavioral:sim_1:Functional:Dashboard_tb} -tclbatch {Dashboard_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/clk was not found in the design.
WARNING: Simulation object /CPU_tb/RST was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IFtoID/IF_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IDtoEX/ID_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/EXtoMEM/EX_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/MEM_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/SyscallOut was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/syscall was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/lock was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/goto was not found in the design.
WARNING: Simulation object /CPU_tb/v_total_cycles was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch_succeed_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_W was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_OP was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rA was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rB was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[31] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[30] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[29] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[28] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[27] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[26] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[25] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[24] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[23] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[22] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[21] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[20] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[19] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[18] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[17] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[16] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[15] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[14] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[13] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[12] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[11] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[10] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[9] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[8] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[7] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[6] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[5] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[4] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[3] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[2] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[1] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[0] was not found in the design.
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg
source Dashboard_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dashboard_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 819.035 ; gain = 0.000
run 20 us
run 5 us
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
save_wave_config {E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/CPU_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Dashboard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj Dashboard_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDisplay
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dashboard
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top CPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/Dashboard_tb_behav.wcfg
WARNING: Simulation object /Dashboard_tb/clk was not found in the design.
WARNING: Simulation object /Dashboard_tb/BTNC was not found in the design.
WARNING: Simulation object /Dashboard_tb/BTNU was not found in the design.
WARNING: Simulation object /Dashboard_tb/BTND was not found in the design.
WARNING: Simulation object /Dashboard_tb/BTNL was not found in the design.
WARNING: Simulation object /Dashboard_tb/BTNR was not found in the design.
WARNING: Simulation object /Dashboard_tb/SW was not found in the design.
WARNING: Simulation object /Dashboard_tb/anodes was not found in the design.
WARNING: Simulation object /Dashboard_tb/cathodes was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/displaySelect4/data1 was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/displaySelect4/data2 was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/displaySelect4/data3 was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/displaySelect4/data4 was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/displaySelect4/sel was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/displaySelect4/dataout was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/mipsCPU/v_total_cycles was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/mipsCPU/clk was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/timeDivide2/clkout was not found in the design.
WARNING: Simulation object /Dashboard_tb/dashboard/timeDivide/clkout was not found in the design.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 819.035 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 819.035 ; gain = 0.000
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 21:41:33 2018...
