---
title: SystemVerilog
author: lonelywatch
date: 2024-5-6 7:48 +0800
categories: [LANGUAGE]
tags: [CPU,VERILOG] 
---

# SystemVerilog

SystemVerilog是一门硬件描述语言，其基于Verilog并扩展，用于硬件设计、验证和测试。

## 语法



