<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>On the Non-Suitability of Non-Volatilty</p>
    <p>John Bent, EMC</p>
  </div>
  <div class="page">
    <p>Los Alamos National Lab  Brad Settlemyer  Nathan DeBardeleben</p>
    <p>EMC  Sorin Faibish  Uday Gupta  Dennis Ting  Percy Tzelnic</p>
    <p>CO-AUTHORS</p>
  </div>
  <div class="page"/>
  <div class="page">
    <p>simulation</p>
    <p>HIGH-PERFORMANCE COMPUTING</p>
  </div>
  <div class="page"/>
  <div class="page">
    <p>failure</p>
  </div>
  <div class="page">
    <p>checkpointing (and restart)</p>
  </div>
  <div class="page"/>
  <div class="page">
    <p>Scratch Parallel File System [Lustre, GPFS, PanFS, BeeGFS, OrangeFS]</p>
    <p>HPC CHECKPOINTING C om</p>
    <p>p u te</p>
    <p>N</p>
    <p>od es</p>
  </div>
  <div class="page">
    <p>Congressionally dictated efficiency  100 TB/s</p>
  </div>
  <div class="page">
    <p>HPC HAS A HARDWARE PROBLEM</p>
    <p>[Graph and analysis:</p>
    <p>Gary Grider, LANL]</p>
    <p>Projected Storage Requirement in 2018: 1 EB Capacity and 100 TB/sec</p>
  </div>
  <div class="page">
    <p>Burst Buffer</p>
    <p>-- Cornell Wright, LANL</p>
  </div>
  <div class="page">
    <p>CPU</p>
    <p>S p</p>
    <p>e e d</p>
    <p>a n</p>
    <p>d C</p>
    <p>o st</p>
    <p>i n</p>
    <p>cr e a se</p>
    <p>s</p>
    <p>S iz</p>
    <p>e I</p>
    <p>n cr</p>
    <p>e a se</p>
    <p>s On Chip Nanosecond Latency L1-L4 [MB]</p>
    <p>Main Memory DRAM [GB]</p>
    <p>Lustre, et al [PB]</p>
    <p>Burst Buffer [TB]</p>
    <p>-- John Patchett, LANL</p>
  </div>
  <div class="page">
    <p>CHECKPOINT WITH BURST BUFFERS C om</p>
    <p>p u te</p>
    <p>N</p>
    <p>od es</p>
    <p>B u rs</p>
    <p>t B u ff er</p>
    <p>GPUs GPUs</p>
    <p>Note: In-transit analysis on burst-buffers can allow some data to never migrate.</p>
    <p>Parallel File System</p>
  </div>
  <div class="page">
    <p>PROTOTYPE BURST BUFFER [LANL/EMC]</p>
    <p>Without BB</p>
    <p>With BB LANL wind turbine workload</p>
    <p>showing 8 phases of compute, checkpoint, and vizualization running on EMC prototype aBBa.</p>
    <p>[http://johnbent.com/Pubs/bent_msst12.pdf]</p>
  </div>
  <div class="page">
    <p>An extension of memory?  Data can be lost due to failure</p>
    <p>An extension of storage?  Data must be protected and recoverable following failure</p>
    <p>Built with NVRAM so they look like storage</p>
    <p>However, BAD-FS and Tachyon remind us that  Lost data can also be recovered via recomputation</p>
    <p>WHAT ARE BURST BUFFERS?</p>
  </div>
  <div class="page">
    <p>Burst Buffer Workflows</p>
    <p>Workflow w/ unreliable burst buffer</p>
    <p>Workflow w/ reliable burst buffer</p>
  </div>
  <div class="page">
    <p>WHY DOES RELIABILITY ADD OVERHEAD?</p>
    <p>Reliable BB</p>
    <p>Nonreliable BB Data Data Data Data Data</p>
    <p>Data Data Data Data Parity</p>
  </div>
  <div class="page">
    <p>OUR MODEL</p>
    <p>Compute Nodes 100K</p>
    <p>Compute Cores 1 billion Checkpoint Data 1EB / day Compute Node : Burst Buffer Node</p>
    <p>Burst Time 5 minutes Drain Time 60 minutes</p>
    <p>Compute Phase 60 minutes</p>
    <p>MTBI 24 hours</p>
    <p>Important variables  CN : BBN ratio  Burst time  Drain time  Compute phase  MTBI</p>
    <p>Important assumptions  Decoupled failure domains  Deterministic computation  Coherent failure detection</p>
  </div>
  <div class="page">
    <p>Reliability adds Overhead C h ec</p>
    <p>kp oi</p>
    <p>n t/</p>
    <p>R es</p>
    <p>ta rt</p>
    <p>O ve</p>
    <p>rh ea</p>
    <p>d (</p>
    <p>% )</p>
    <p>Nonreliable BB</p>
  </div>
  <div class="page">
    <p>Reliability is Not Normally Needed C h ec</p>
    <p>kp oi</p>
    <p>n t/</p>
    <p>R es</p>
    <p>ta rt</p>
    <p>O ve</p>
    <p>rh ea</p>
    <p>d (</p>
    <p>% )</p>
    <p>Non relia</p>
    <p>ble B B</p>
    <p>Expected Value for LANL Trinity</p>
  </div>
  <div class="page">
    <p>General  Dont optimize the infrequent at the expense of the frequent</p>
    <p>Specific  Dont be misled by the N in NVRAM</p>
    <p>Thanks!  On to MDHIM!</p>
    <p>CONCLUSIONS</p>
    <p>john.bent@emc.com</p>
  </div>
  <div class="page">
    <p>john.bent@emc.com</p>
  </div>
</Presentation>
