23:22:29 INFO  : Registering command handlers for Vitis TCF services
23:22:29 INFO  : Platform repository initialization has completed.
23:22:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis_v2\temp_xsdb_launch_script.tcl
23:22:32 INFO  : XSCT server has started successfully.
23:22:32 INFO  : Successfully done setting XSCT server connection channel  
23:22:32 INFO  : plnx-install-location is set to ''
23:22:32 INFO  : Successfully done setting workspace for the tool. 
23:22:32 INFO  : Successfully done query RDI_DATADIR 
23:25:02 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:25:02 INFO  : Result from executing command 'getPlatforms': 
23:25:02 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:25:03 INFO  : Platform 'design_2_wrapper' is added to custom repositories.
23:25:16 INFO  : Platform 'design_2_wrapper' is added to custom repositories.
23:28:36 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:28:36 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;design_2_wrapper;example_dma;example_dma_system
23:28:36 WARN  : Failed to closehw "C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa"
Reason: C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:28:36 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;design_2_wrapper;example_dma;example_dma_system
23:28:36 ERROR : Failed to openhw "C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa"
Reason: C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:28:36 ERROR : Failed to update application flags from BSP for 'example_dma'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:36:20 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:36:20 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:36:34 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:36:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:38:58 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:39:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:43:50 INFO  : Build configuration of 'example_dma' is updated to 'Release'
23:43:50 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:43:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:48:11 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:48:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:48:46 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:48:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:49:19 INFO  : 'jtag frequency' command is executed.
23:49:19 INFO  : Context for 'APU' is selected.
23:49:19 INFO  : System reset is completed.
23:49:23 INFO  : 'after 3000' command is executed.
23:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:49:25 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
23:49:25 INFO  : Context for 'APU' is selected.
23:49:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:25 INFO  : Context for 'APU' is selected.
23:49:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
23:49:27 INFO  : 'ps7_init' command is executed.
23:49:27 INFO  : 'ps7_post_config' command is executed.
23:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:28 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:29 INFO  : 'con' command is executed.
23:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:49:29 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
23:50:51 INFO  : Disconnected from the channel tcfchan#9.
23:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:50:52 INFO  : 'jtag frequency' command is executed.
23:50:52 INFO  : Context for 'APU' is selected.
23:50:52 INFO  : System reset is completed.
23:50:55 INFO  : 'after 3000' command is executed.
23:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:50:58 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
23:50:58 INFO  : Context for 'APU' is selected.
23:50:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:58 INFO  : Context for 'APU' is selected.
23:50:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
23:50:59 INFO  : 'ps7_init' command is executed.
23:50:59 INFO  : 'ps7_post_config' command is executed.
23:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:00 INFO  : 'con' command is executed.
23:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:00 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
23:56:46 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:56:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:57:31 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:57:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:58:10 INFO  : Disconnected from the channel tcfchan#10.
23:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:58:11 INFO  : 'jtag frequency' command is executed.
23:58:11 INFO  : Context for 'APU' is selected.
23:58:11 INFO  : System reset is completed.
23:58:14 INFO  : 'after 3000' command is executed.
23:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:58:17 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
23:58:17 INFO  : Context for 'APU' is selected.
23:58:17 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:17 INFO  : Context for 'APU' is selected.
23:58:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
23:58:18 INFO  : 'ps7_init' command is executed.
23:58:18 INFO  : 'ps7_post_config' command is executed.
23:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:19 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:20 INFO  : 'con' command is executed.
23:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:20 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
23:58:56 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
23:58:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

23:59:09 INFO  : Disconnected from the channel tcfchan#13.
23:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:59:10 INFO  : 'jtag frequency' command is executed.
23:59:10 INFO  : Context for 'APU' is selected.
23:59:10 INFO  : System reset is completed.
23:59:13 INFO  : 'after 3000' command is executed.
23:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:59:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
23:59:16 INFO  : Context for 'APU' is selected.
23:59:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:16 INFO  : Context for 'APU' is selected.
23:59:16 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
23:59:17 INFO  : 'ps7_init' command is executed.
23:59:17 INFO  : 'ps7_post_config' command is executed.
23:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:17 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:18 INFO  : 'con' command is executed.
23:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:18 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
00:00:25 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:00:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

00:00:38 INFO  : Disconnected from the channel tcfchan#15.
00:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:39 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:00:39 INFO  : 'jtag frequency' command is executed.
00:00:39 INFO  : Context for 'APU' is selected.
00:00:39 INFO  : System reset is completed.
00:00:42 INFO  : 'after 3000' command is executed.
00:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:00:44 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
00:00:44 INFO  : Context for 'APU' is selected.
00:00:45 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:45 INFO  : Context for 'APU' is selected.
00:00:45 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
00:00:46 INFO  : 'ps7_init' command is executed.
00:00:46 INFO  : 'ps7_post_config' command is executed.
00:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:46 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:47 INFO  : 'con' command is executed.
00:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:00:47 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
00:02:52 INFO  : Disconnected from the channel tcfchan#17.
00:04:22 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:08:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis_v2\temp_xsdb_launch_script.tcl
00:08:12 INFO  : XSCT server has started successfully.
00:08:12 INFO  : Registering command handlers for Vitis TCF services
00:08:12 INFO  : Platform repository initialization has completed.
00:08:12 INFO  : Successfully done setting XSCT server connection channel  
00:08:12 INFO  : plnx-install-location is set to ''
00:08:12 INFO  : Successfully done query RDI_DATADIR 
00:08:12 INFO  : Successfully done setting workspace for the tool. 
00:09:28 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:09:28 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
00:09:28 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:13:30 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:14:47 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:15:11 INFO  : 'jtag frequency' command is executed.
00:15:11 INFO  : Context for 'APU' is selected.
00:15:11 INFO  : System reset is completed.
00:15:14 INFO  : 'after 3000' command is executed.
00:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:15:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
00:15:17 INFO  : Context for 'APU' is selected.
00:15:17 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:17 INFO  : Context for 'APU' is selected.
00:15:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
00:15:19 INFO  : 'ps7_init' command is executed.
00:15:19 INFO  : 'ps7_post_config' command is executed.
00:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:19 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:20 INFO  : 'con' command is executed.
00:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:15:20 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
00:21:39 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:21:52 INFO  : Disconnected from the channel tcfchan#5.
00:22:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis_v2\temp_xsdb_launch_script.tcl
00:22:57 INFO  : Platform repository initialization has completed.
00:22:59 INFO  : XSCT server has started successfully.
00:22:59 INFO  : plnx-install-location is set to ''
00:22:59 INFO  : Successfully done setting XSCT server connection channel  
00:22:59 INFO  : Successfully done setting workspace for the tool. 
00:22:59 INFO  : Successfully done query RDI_DATADIR 
00:23:00 INFO  : Registering command handlers for Vitis TCF services
00:23:19 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:23:19 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
00:23:20 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:24:16 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:25:23 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:17 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:26:17 INFO  : 'jtag frequency' command is executed.
00:26:17 INFO  : Context for 'APU' is selected.
00:26:17 INFO  : System reset is completed.
00:26:20 INFO  : 'after 3000' command is executed.
00:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:26:23 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
00:26:23 INFO  : Context for 'APU' is selected.
00:26:23 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:23 INFO  : Context for 'APU' is selected.
00:26:23 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
00:26:25 INFO  : 'ps7_init' command is executed.
00:26:25 INFO  : 'ps7_post_config' command is executed.
00:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:25 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:26 INFO  : 'con' command is executed.
00:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:26:26 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
00:26:51 INFO  : Disconnected from the channel tcfchan#5.
00:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:26:52 INFO  : 'jtag frequency' command is executed.
00:26:52 INFO  : Context for 'APU' is selected.
00:26:52 INFO  : System reset is completed.
00:26:55 INFO  : 'after 3000' command is executed.
00:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:26:57 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
00:26:57 INFO  : Context for 'APU' is selected.
00:26:57 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:57 INFO  : Context for 'APU' is selected.
00:26:57 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
00:26:59 INFO  : 'ps7_init' command is executed.
00:27:00 INFO  : 'ps7_post_config' command is executed.
00:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:00 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:01 INFO  : 'con' command is executed.
00:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:27:01 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
00:28:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis_v2\temp_xsdb_launch_script.tcl
00:28:28 INFO  : Platform repository initialization has completed.
00:28:30 INFO  : XSCT server has started successfully.
00:28:30 INFO  : plnx-install-location is set to ''
00:28:30 INFO  : Successfully done setting XSCT server connection channel  
00:28:30 INFO  : Successfully done setting workspace for the tool. 
00:28:31 INFO  : Successfully done query RDI_DATADIR 
00:28:31 INFO  : Registering command handlers for Vitis TCF services
00:29:02 INFO  : Result from executing command 'getProjects': design_2_wrapper
00:29:02 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
00:29:02 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:29:50 INFO  : Checking for BSP changes to sync application flags for project 'example_dma'...
00:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:31:41 INFO  : 'jtag frequency' command is executed.
00:31:41 INFO  : Context for 'APU' is selected.
00:31:41 INFO  : System reset is completed.
00:31:44 INFO  : 'after 3000' command is executed.
00:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:31:47 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit"
00:31:47 INFO  : Context for 'APU' is selected.
00:31:47 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:47 INFO  : Context for 'APU' is selected.
00:31:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl' is done.
00:31:48 INFO  : 'ps7_init' command is executed.
00:31:48 INFO  : 'ps7_post_config' command is executed.
00:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis_v2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis_v2/example_dma/Release/example_dma.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:50 INFO  : 'con' command is executed.
00:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:31:50 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis_v2\example_dma_system\_ide\scripts\systemdebugger_example_dma_system_standalone.tcl'
