|frequencyDivider
clock_in => clock_out~reg0.CLK
clock_in => temp_counter[0].CLK
clock_in => temp_counter[1].CLK
clock_in => temp_counter[2].CLK
clock_in => temp_counter[3].CLK
clock_in => temp_counter[4].CLK
clock_in => temp_counter[5].CLK
clock_in => temp_counter[6].CLK
clock_in => temp_counter[7].CLK
clock_in => temp_counter[8].CLK
clock_in => temp_counter[9].CLK
clock_in => temp_counter[10].CLK
clock_in => temp_counter[11].CLK
clock_in => temp_counter[12].CLK
clock_in => temp_counter[13].CLK
clock_in => temp_counter[14].CLK
clock_in => temp_counter[15].CLK
clock_in => temp_counter[16].CLK
clock_in => temp_counter[17].CLK
clock_in => temp_counter[18].CLK
clock_in => temp_counter[19].CLK
clock_in => temp_counter[20].CLK
clock_in => temp_counter[21].CLK
clock_in => temp_counter[22].CLK
clock_in => temp_counter[23].CLK
clock_in => temp_counter[24].CLK
clock_in => temp_counter[25].CLK
clock_in => temp_counter[26].CLK
clock_in => temp_counter[27].CLK
clock_in => temp_counter[28].CLK
clock_in => temp_counter[29].CLK
clock_in => temp_counter[30].CLK
clock_in => temp_counter[31].CLK
rate_value[0] => LessThan0.IN64
rate_value[0] => Add1.IN62
rate_value[1] => LessThan0.IN63
rate_value[1] => Add1.IN61
rate_value[2] => LessThan0.IN62
rate_value[2] => Add1.IN60
rate_value[3] => LessThan0.IN61
rate_value[3] => Add1.IN59
rate_value[4] => LessThan0.IN60
rate_value[4] => Add1.IN58
rate_value[5] => LessThan0.IN59
rate_value[5] => Add1.IN57
rate_value[6] => LessThan0.IN58
rate_value[6] => Add1.IN56
rate_value[7] => LessThan0.IN57
rate_value[7] => Add1.IN55
rate_value[8] => LessThan0.IN56
rate_value[8] => Add1.IN54
rate_value[9] => LessThan0.IN55
rate_value[9] => Add1.IN53
rate_value[10] => LessThan0.IN54
rate_value[10] => Add1.IN52
rate_value[11] => LessThan0.IN53
rate_value[11] => Add1.IN51
reset => clock_out~reg0.ACLR
reset => temp_counter[0].ACLR
reset => temp_counter[1].ACLR
reset => temp_counter[2].ACLR
reset => temp_counter[3].ACLR
reset => temp_counter[4].ACLR
reset => temp_counter[5].ACLR
reset => temp_counter[6].ACLR
reset => temp_counter[7].ACLR
reset => temp_counter[8].ACLR
reset => temp_counter[9].ACLR
reset => temp_counter[10].ACLR
reset => temp_counter[11].ACLR
reset => temp_counter[12].ACLR
reset => temp_counter[13].ACLR
reset => temp_counter[14].ACLR
reset => temp_counter[15].ACLR
reset => temp_counter[16].ACLR
reset => temp_counter[17].ACLR
reset => temp_counter[18].ACLR
reset => temp_counter[19].ACLR
reset => temp_counter[20].ACLR
reset => temp_counter[21].ACLR
reset => temp_counter[22].ACLR
reset => temp_counter[23].ACLR
reset => temp_counter[24].ACLR
reset => temp_counter[25].ACLR
reset => temp_counter[26].ACLR
reset => temp_counter[27].ACLR
reset => temp_counter[28].ACLR
reset => temp_counter[29].ACLR
reset => temp_counter[30].ACLR
reset => temp_counter[31].ACLR
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


