Loading plugins phase: Elapsed time ==> 0s.347ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -d CY8C5868AXI-LP035 -s U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.883ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.111ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CY_CKIT_TEST.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -dcpsoc3 CY_CKIT_TEST.v -verilog
======================================================================

======================================================================
Compiling:  CY_CKIT_TEST.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -dcpsoc3 CY_CKIT_TEST.v -verilog
======================================================================

======================================================================
Compiling:  CY_CKIT_TEST.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -dcpsoc3 -verilog CY_CKIT_TEST.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 02 08:43:30 2025


======================================================================
Compiling:  CY_CKIT_TEST.v
Program  :   vpp
Options  :    -yv2 -q10 CY_CKIT_TEST.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 02 08:43:30 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CY_CKIT_TEST.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CY_CKIT_TEST.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -dcpsoc3 -verilog CY_CKIT_TEST.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 02 08:43:31 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\codegentemp\CY_CKIT_TEST.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\codegentemp\CY_CKIT_TEST.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  CY_CKIT_TEST.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -dcpsoc3 -verilog CY_CKIT_TEST.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 02 08:43:32 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\codegentemp\CY_CKIT_TEST.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\codegentemp\CY_CKIT_TEST.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_BACK:PWMUDB:km_run\
	\PWM_BACK:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BACK:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BACK:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BACK:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BACK:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BACK:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BACK:PWMUDB:capt_rising\
	\PWM_BACK:PWMUDB:capt_falling\
	\PWM_BACK:PWMUDB:trig_rise\
	\PWM_BACK:PWMUDB:trig_fall\
	\PWM_BACK:PWMUDB:sc_kill\
	\PWM_BACK:PWMUDB:min_kill\
	\PWM_BACK:PWMUDB:km_tc\
	\PWM_BACK:PWMUDB:db_tc\
	\PWM_BACK:PWMUDB:dith_sel\
	\PWM_BACK:Net_101\
	\PWM_BACK:Net_96\
	\PWM_BACK:PWMUDB:MODULE_1:b_31\
	\PWM_BACK:PWMUDB:MODULE_1:b_30\
	\PWM_BACK:PWMUDB:MODULE_1:b_29\
	\PWM_BACK:PWMUDB:MODULE_1:b_28\
	\PWM_BACK:PWMUDB:MODULE_1:b_27\
	\PWM_BACK:PWMUDB:MODULE_1:b_26\
	\PWM_BACK:PWMUDB:MODULE_1:b_25\
	\PWM_BACK:PWMUDB:MODULE_1:b_24\
	\PWM_BACK:PWMUDB:MODULE_1:b_23\
	\PWM_BACK:PWMUDB:MODULE_1:b_22\
	\PWM_BACK:PWMUDB:MODULE_1:b_21\
	\PWM_BACK:PWMUDB:MODULE_1:b_20\
	\PWM_BACK:PWMUDB:MODULE_1:b_19\
	\PWM_BACK:PWMUDB:MODULE_1:b_18\
	\PWM_BACK:PWMUDB:MODULE_1:b_17\
	\PWM_BACK:PWMUDB:MODULE_1:b_16\
	\PWM_BACK:PWMUDB:MODULE_1:b_15\
	\PWM_BACK:PWMUDB:MODULE_1:b_14\
	\PWM_BACK:PWMUDB:MODULE_1:b_13\
	\PWM_BACK:PWMUDB:MODULE_1:b_12\
	\PWM_BACK:PWMUDB:MODULE_1:b_11\
	\PWM_BACK:PWMUDB:MODULE_1:b_10\
	\PWM_BACK:PWMUDB:MODULE_1:b_9\
	\PWM_BACK:PWMUDB:MODULE_1:b_8\
	\PWM_BACK:PWMUDB:MODULE_1:b_7\
	\PWM_BACK:PWMUDB:MODULE_1:b_6\
	\PWM_BACK:PWMUDB:MODULE_1:b_5\
	\PWM_BACK:PWMUDB:MODULE_1:b_4\
	\PWM_BACK:PWMUDB:MODULE_1:b_3\
	\PWM_BACK:PWMUDB:MODULE_1:b_2\
	\PWM_BACK:PWMUDB:MODULE_1:b_1\
	\PWM_BACK:PWMUDB:MODULE_1:b_0\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_746
	Net_742
	Net_749
	\PWM_BACK:Net_113\
	\PWM_BACK:Net_107\
	\PWM_BACK:Net_114\
	\PWM_FRONT:PWMUDB:km_run\
	\PWM_FRONT:PWMUDB:ctrl_cmpmode2_2\
	\PWM_FRONT:PWMUDB:ctrl_cmpmode2_1\
	\PWM_FRONT:PWMUDB:ctrl_cmpmode2_0\
	\PWM_FRONT:PWMUDB:ctrl_cmpmode1_2\
	\PWM_FRONT:PWMUDB:ctrl_cmpmode1_1\
	\PWM_FRONT:PWMUDB:ctrl_cmpmode1_0\
	\PWM_FRONT:PWMUDB:capt_rising\
	\PWM_FRONT:PWMUDB:capt_falling\
	\PWM_FRONT:PWMUDB:trig_rise\
	\PWM_FRONT:PWMUDB:trig_fall\
	\PWM_FRONT:PWMUDB:sc_kill\
	\PWM_FRONT:PWMUDB:min_kill\
	\PWM_FRONT:PWMUDB:km_tc\
	\PWM_FRONT:PWMUDB:db_tc\
	\PWM_FRONT:PWMUDB:dith_sel\
	\PWM_FRONT:Net_101\
	\PWM_FRONT:Net_96\
	\PWM_FRONT:PWMUDB:MODULE_2:b_31\
	\PWM_FRONT:PWMUDB:MODULE_2:b_30\
	\PWM_FRONT:PWMUDB:MODULE_2:b_29\
	\PWM_FRONT:PWMUDB:MODULE_2:b_28\
	\PWM_FRONT:PWMUDB:MODULE_2:b_27\
	\PWM_FRONT:PWMUDB:MODULE_2:b_26\
	\PWM_FRONT:PWMUDB:MODULE_2:b_25\
	\PWM_FRONT:PWMUDB:MODULE_2:b_24\
	\PWM_FRONT:PWMUDB:MODULE_2:b_23\
	\PWM_FRONT:PWMUDB:MODULE_2:b_22\
	\PWM_FRONT:PWMUDB:MODULE_2:b_21\
	\PWM_FRONT:PWMUDB:MODULE_2:b_20\
	\PWM_FRONT:PWMUDB:MODULE_2:b_19\
	\PWM_FRONT:PWMUDB:MODULE_2:b_18\
	\PWM_FRONT:PWMUDB:MODULE_2:b_17\
	\PWM_FRONT:PWMUDB:MODULE_2:b_16\
	\PWM_FRONT:PWMUDB:MODULE_2:b_15\
	\PWM_FRONT:PWMUDB:MODULE_2:b_14\
	\PWM_FRONT:PWMUDB:MODULE_2:b_13\
	\PWM_FRONT:PWMUDB:MODULE_2:b_12\
	\PWM_FRONT:PWMUDB:MODULE_2:b_11\
	\PWM_FRONT:PWMUDB:MODULE_2:b_10\
	\PWM_FRONT:PWMUDB:MODULE_2:b_9\
	\PWM_FRONT:PWMUDB:MODULE_2:b_8\
	\PWM_FRONT:PWMUDB:MODULE_2:b_7\
	\PWM_FRONT:PWMUDB:MODULE_2:b_6\
	\PWM_FRONT:PWMUDB:MODULE_2:b_5\
	\PWM_FRONT:PWMUDB:MODULE_2:b_4\
	\PWM_FRONT:PWMUDB:MODULE_2:b_3\
	\PWM_FRONT:PWMUDB:MODULE_2:b_2\
	\PWM_FRONT:PWMUDB:MODULE_2:b_1\
	\PWM_FRONT:PWMUDB:MODULE_2:b_0\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_780
	Net_776
	Net_782
	\PWM_FRONT:Net_113\
	\PWM_FRONT:Net_107\
	\PWM_FRONT:Net_114\
	\UART_1:BUART:reset_sr\
	Net_797
	Net_801
	Net_796
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_792
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\

    Synthesized names
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 294 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BACK:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BACK:PWMUDB:trig_out\ to one
Aliasing \PWM_BACK:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:final_kill\ to one
Aliasing \PWM_BACK:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:reset\ to zero
Aliasing \PWM_BACK:PWMUDB:status_6\ to zero
Aliasing \PWM_BACK:PWMUDB:status_4\ to zero
Aliasing \PWM_BACK:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_BACK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BACK:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_BACK:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to one
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__IN_B2_net_0 to one
Aliasing tmpOE__ADC1_input_net_0 to one
Aliasing tmpOE__IN_A2_net_0 to one
Aliasing tmpOE__PWM2_output_1_net_0 to one
Aliasing tmpOE__PWM1_output_1_net_0 to one
Aliasing tmpOE__IN_A1_net_0 to one
Aliasing tmpOE__IN_B1_net_0 to one
Aliasing \PWM_FRONT:PWMUDB:hwCapture\ to zero
Aliasing \PWM_FRONT:PWMUDB:trig_out\ to one
Aliasing \PWM_FRONT:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:final_kill\ to one
Aliasing \PWM_FRONT:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:reset\ to zero
Aliasing \PWM_FRONT:PWMUDB:status_6\ to zero
Aliasing \PWM_FRONT:PWMUDB:status_4\ to zero
Aliasing \PWM_FRONT:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_FRONT:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_FRONT:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_FRONT:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__PWM2_output_2_net_0 to one
Aliasing tmpOE__PWM1_output_2_net_0 to one
Aliasing tmpOE__IN_A2_1_net_0 to one
Aliasing tmpOE__IN_B2_1_net_0 to one
Aliasing tmpOE__IN_A1_1_net_0 to one
Aliasing tmpOE__IN_B1_1_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing \PWM_BACK:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_BACK:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BACK:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BACK:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_BACK:PWMUDB:tc_i_reg\\D\ to \PWM_BACK:PWMUDB:status_2\
Aliasing \PWM_FRONT:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_FRONT:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_FRONT:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_FRONT:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_FRONT:PWMUDB:tc_i_reg\\D\ to \PWM_FRONT:PWMUDB:status_2\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \PWM_BACK:PWMUDB:ctrl_enable\[16] = \PWM_BACK:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_BACK:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:hwEnable\[27] = \PWM_BACK:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_BACK:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_BACK:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:final_enable\[35] = \PWM_BACK:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_BACK:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_1\[290]
Removing Lhs of wire \PWM_BACK:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_0\[291]
Removing Lhs of wire \PWM_BACK:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_BACK:PWMUDB:status_5\[60] = \PWM_BACK:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \PWM_BACK:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_BACK:PWMUDB:status_3\[62] = \PWM_BACK:PWMUDB:fifo_full\[82]
Removing Rhs of wire \PWM_BACK:PWMUDB:status_1\[64] = \PWM_BACK:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \PWM_BACK:PWMUDB:status_0\[65] = \PWM_BACK:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \PWM_BACK:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:cs_addr_2\[83] = \PWM_BACK:PWMUDB:tc_i\[37]
Removing Lhs of wire \PWM_BACK:PWMUDB:cs_addr_1\[84] = \PWM_BACK:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_BACK:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:compare1\[118] = \PWM_BACK:PWMUDB:cmp1_less\[89]
Removing Lhs of wire \PWM_BACK:PWMUDB:compare2\[119] = \PWM_BACK:PWMUDB:cmp2_less\[92]
Removing Rhs of wire Net_693[129] = \PWM_BACK:PWMUDB:pwm1_i_reg\[122]
Removing Rhs of wire Net_747[130] = \PWM_BACK:PWMUDB:pwm2_i_reg\[124]
Removing Lhs of wire \PWM_BACK:PWMUDB:pwm_temp\[131] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_23\[172] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_22\[173] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_21\[174] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_20\[175] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_19\[176] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_18\[177] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_17\[178] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_16\[179] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_15\[180] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_14\[181] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_13\[182] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_12\[183] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_11\[184] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_10\[185] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_9\[186] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_8\[187] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_7\[188] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_6\[189] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_5\[190] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_4\[191] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_3\[192] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_2\[193] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_1\[194] = \PWM_BACK:PWMUDB:MODIN1_1\[195]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODIN1_1\[195] = \PWM_BACK:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:a_0\[196] = \PWM_BACK:PWMUDB:MODIN1_0\[197]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODIN1_0\[197] = \PWM_BACK:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[329] = one[4]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[330] = one[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[342] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[343] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[344] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[345] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[346] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[347] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[348] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[349] = zero[7]
Removing Rhs of wire \ADC_SAR_1:Net_188\[353] = \ADC_SAR_1:Net_221\[354]
Removing Lhs of wire \ADC_SAR_1:soc\[360] = zero[7]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[378] = one[4]
Removing Lhs of wire \ADC_SAR_1:Net_383\[393] = zero[7]
Removing Lhs of wire tmpOE__IN_B2_net_0[395] = one[4]
Removing Lhs of wire tmpOE__ADC1_input_net_0[401] = one[4]
Removing Lhs of wire tmpOE__IN_A2_net_0[408] = one[4]
Removing Lhs of wire tmpOE__PWM2_output_1_net_0[414] = one[4]
Removing Lhs of wire tmpOE__PWM1_output_1_net_0[420] = one[4]
Removing Lhs of wire tmpOE__IN_A1_net_0[426] = one[4]
Removing Lhs of wire tmpOE__IN_B1_net_0[432] = one[4]
Removing Lhs of wire \PWM_FRONT:PWMUDB:ctrl_enable\[450] = \PWM_FRONT:PWMUDB:control_7\[442]
Removing Lhs of wire \PWM_FRONT:PWMUDB:hwCapture\[460] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:hwEnable\[461] = \PWM_FRONT:PWMUDB:control_7\[442]
Removing Lhs of wire \PWM_FRONT:PWMUDB:trig_out\[465] = one[4]
Removing Lhs of wire \PWM_FRONT:PWMUDB:runmode_enable\\R\[467] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:runmode_enable\\S\[468] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:final_enable\[469] = \PWM_FRONT:PWMUDB:runmode_enable\[466]
Removing Lhs of wire \PWM_FRONT:PWMUDB:ltch_kill_reg\\R\[473] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:ltch_kill_reg\\S\[474] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:min_kill_reg\\R\[475] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:min_kill_reg\\S\[476] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:final_kill\[479] = one[4]
Removing Lhs of wire \PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_1\[483] = \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_1\[724]
Removing Lhs of wire \PWM_FRONT:PWMUDB:add_vi_vv_MODGEN_2_0\[485] = \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_0\[725]
Removing Lhs of wire \PWM_FRONT:PWMUDB:dith_count_1\\R\[486] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:dith_count_1\\S\[487] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:dith_count_0\\R\[488] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:dith_count_0\\S\[489] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:reset\[492] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:status_6\[493] = zero[7]
Removing Rhs of wire \PWM_FRONT:PWMUDB:status_5\[494] = \PWM_FRONT:PWMUDB:final_kill_reg\[509]
Removing Lhs of wire \PWM_FRONT:PWMUDB:status_4\[495] = zero[7]
Removing Rhs of wire \PWM_FRONT:PWMUDB:status_3\[496] = \PWM_FRONT:PWMUDB:fifo_full\[516]
Removing Rhs of wire \PWM_FRONT:PWMUDB:status_1\[498] = \PWM_FRONT:PWMUDB:cmp2_status_reg\[508]
Removing Rhs of wire \PWM_FRONT:PWMUDB:status_0\[499] = \PWM_FRONT:PWMUDB:cmp1_status_reg\[507]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cmp1_status_reg\\R\[510] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cmp1_status_reg\\S\[511] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cmp2_status_reg\\R\[512] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cmp2_status_reg\\S\[513] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:final_kill_reg\\R\[514] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:final_kill_reg\\S\[515] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cs_addr_2\[517] = \PWM_FRONT:PWMUDB:tc_i\[471]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cs_addr_1\[518] = \PWM_FRONT:PWMUDB:runmode_enable\[466]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cs_addr_0\[519] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:compare1\[552] = \PWM_FRONT:PWMUDB:cmp1_less\[523]
Removing Lhs of wire \PWM_FRONT:PWMUDB:compare2\[553] = \PWM_FRONT:PWMUDB:cmp2_less\[526]
Removing Rhs of wire Net_766[563] = \PWM_FRONT:PWMUDB:pwm1_i_reg\[556]
Removing Rhs of wire Net_767[564] = \PWM_FRONT:PWMUDB:pwm2_i_reg\[558]
Removing Lhs of wire \PWM_FRONT:PWMUDB:pwm_temp\[565] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_23\[606] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_22\[607] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_21\[608] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_20\[609] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_19\[610] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_18\[611] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_17\[612] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_16\[613] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_15\[614] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_14\[615] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_13\[616] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_12\[617] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_11\[618] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_10\[619] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_9\[620] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_8\[621] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_7\[622] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_6\[623] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_5\[624] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_4\[625] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_3\[626] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_2\[627] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_1\[628] = \PWM_FRONT:PWMUDB:MODIN2_1\[629]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODIN2_1\[629] = \PWM_FRONT:PWMUDB:dith_count_1\[482]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:a_0\[630] = \PWM_FRONT:PWMUDB:MODIN2_0\[631]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODIN2_0\[631] = \PWM_FRONT:PWMUDB:dith_count_0\[484]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[763] = one[4]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[764] = one[4]
Removing Lhs of wire \UART_1:Net_61\[773] = \UART_1:Net_9\[772]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[777] = zero[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[778] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[779] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[780] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[781] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[782] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[783] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[784] = zero[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[796] = \UART_1:BUART:tx_bitclk_dp\[832]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[842] = \UART_1:BUART:tx_counter_dp\[833]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[843] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[844] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[845] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[847] = \UART_1:BUART:tx_fifo_empty\[810]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[849] = \UART_1:BUART:tx_fifo_notfull\[809]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[909] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[917] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[928]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[919] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[920] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[945]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[921] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[922] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[923]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[923] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[924] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[925]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[925] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[931] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[932] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[933] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[934] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[935] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[936] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[937] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[938] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[939] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[940] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[941] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[942] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[947] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[948] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[949] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[950] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[951] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[952] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[953] = \UART_1:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[954] = \UART_1:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[955] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[956] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[963] = zero[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[964] = \UART_1:BUART:rx_parity_error_status\[965]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[966] = \UART_1:BUART:rx_stop_bit_error\[967]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[977] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[1026]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[981] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[1048]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[982] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[983] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[984] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[985] = \UART_1:BUART:sRX:MODIN6_6\[986]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[986] = \UART_1:BUART:rx_count_6\[904]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[987] = \UART_1:BUART:sRX:MODIN6_5\[988]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[988] = \UART_1:BUART:rx_count_5\[905]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[989] = \UART_1:BUART:sRX:MODIN6_4\[990]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[990] = \UART_1:BUART:rx_count_4\[906]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[991] = \UART_1:BUART:sRX:MODIN6_3\[992]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[992] = \UART_1:BUART:rx_count_3\[907]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[993] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[994] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[995] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[996] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[997] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[998] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[999] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1000] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1001] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1002] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1003] = \UART_1:BUART:rx_count_6\[904]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1004] = \UART_1:BUART:rx_count_5\[905]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1005] = \UART_1:BUART:rx_count_4\[906]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1006] = \UART_1:BUART:rx_count_3\[907]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[1007] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[1008] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[1009] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[1010] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[1011] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[1012] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[1013] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[1028] = \UART_1:BUART:rx_postpoll\[863]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[1029] = \UART_1:BUART:rx_parity_bit\[980]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1030] = \UART_1:BUART:rx_postpoll\[863]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[1031] = \UART_1:BUART:rx_parity_bit\[980]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1032] = \UART_1:BUART:rx_postpoll\[863]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1033] = \UART_1:BUART:rx_parity_bit\[980]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1035] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1036] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1034]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1037] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1034]
Removing Lhs of wire tmpOE__PWM2_output_2_net_0[1059] = one[4]
Removing Lhs of wire tmpOE__PWM1_output_2_net_0[1065] = one[4]
Removing Lhs of wire tmpOE__IN_A2_1_net_0[1071] = one[4]
Removing Lhs of wire tmpOE__IN_B2_1_net_0[1077] = one[4]
Removing Lhs of wire tmpOE__IN_A1_1_net_0[1083] = one[4]
Removing Lhs of wire tmpOE__IN_B1_1_net_0[1089] = one[4]
Removing Lhs of wire tmpOE__Rx_1_net_0[1095] = one[4]
Removing Lhs of wire \PWM_BACK:PWMUDB:min_kill_reg\\D\[1102] = one[4]
Removing Lhs of wire \PWM_BACK:PWMUDB:prevCapture\\D\[1103] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:trig_last\\D\[1104] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:ltch_kill_reg\\D\[1107] = one[4]
Removing Lhs of wire \PWM_BACK:PWMUDB:prevCompare1\\D\[1110] = \PWM_BACK:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_BACK:PWMUDB:prevCompare2\\D\[1111] = \PWM_BACK:PWMUDB:cmp2\[71]
Removing Lhs of wire \PWM_BACK:PWMUDB:cmp1_status_reg\\D\[1112] = \PWM_BACK:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_BACK:PWMUDB:cmp2_status_reg\\D\[1113] = \PWM_BACK:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \PWM_BACK:PWMUDB:pwm_i_reg\\D\[1115] = \PWM_BACK:PWMUDB:pwm_i\[121]
Removing Lhs of wire \PWM_BACK:PWMUDB:pwm1_i_reg\\D\[1116] = \PWM_BACK:PWMUDB:pwm1_i\[123]
Removing Lhs of wire \PWM_BACK:PWMUDB:pwm2_i_reg\\D\[1117] = \PWM_BACK:PWMUDB:pwm2_i\[125]
Removing Lhs of wire \PWM_BACK:PWMUDB:tc_i_reg\\D\[1118] = \PWM_BACK:PWMUDB:status_2\[63]
Removing Lhs of wire \PWM_FRONT:PWMUDB:min_kill_reg\\D\[1119] = one[4]
Removing Lhs of wire \PWM_FRONT:PWMUDB:prevCapture\\D\[1120] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:trig_last\\D\[1121] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:ltch_kill_reg\\D\[1124] = one[4]
Removing Lhs of wire \PWM_FRONT:PWMUDB:prevCompare1\\D\[1127] = \PWM_FRONT:PWMUDB:cmp1\[502]
Removing Lhs of wire \PWM_FRONT:PWMUDB:prevCompare2\\D\[1128] = \PWM_FRONT:PWMUDB:cmp2\[505]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cmp1_status_reg\\D\[1129] = \PWM_FRONT:PWMUDB:cmp1_status\[503]
Removing Lhs of wire \PWM_FRONT:PWMUDB:cmp2_status_reg\\D\[1130] = \PWM_FRONT:PWMUDB:cmp2_status\[506]
Removing Lhs of wire \PWM_FRONT:PWMUDB:pwm_i_reg\\D\[1132] = \PWM_FRONT:PWMUDB:pwm_i\[555]
Removing Lhs of wire \PWM_FRONT:PWMUDB:pwm1_i_reg\\D\[1133] = \PWM_FRONT:PWMUDB:pwm1_i\[557]
Removing Lhs of wire \PWM_FRONT:PWMUDB:pwm2_i_reg\\D\[1134] = \PWM_FRONT:PWMUDB:pwm2_i\[559]
Removing Lhs of wire \PWM_FRONT:PWMUDB:tc_i_reg\\D\[1135] = \PWM_FRONT:PWMUDB:status_2\[497]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1136] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1151] = \UART_1:BUART:rx_bitclk_pre\[898]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1160] = \UART_1:BUART:rx_parity_error_pre\[975]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1161] = zero[7]

------------------------------------------------------
Aliased 0 equations, 281 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:cmp1\' (cost = 0):
\PWM_BACK:PWMUDB:cmp1\ <= (\PWM_BACK:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:cmp2\' (cost = 0):
\PWM_BACK:PWMUDB:cmp2\ <= (\PWM_BACK:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BACK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_BACK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BACK:PWMUDB:dith_count_1\ and \PWM_BACK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:cmp1\' (cost = 0):
\PWM_FRONT:PWMUDB:cmp1\ <= (\PWM_FRONT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:cmp2\' (cost = 0):
\PWM_FRONT:PWMUDB:cmp2\ <= (\PWM_FRONT:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_FRONT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_FRONT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_FRONT:PWMUDB:dith_count_1\ and \PWM_FRONT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_BACK:PWMUDB:dith_count_0\ and \PWM_BACK:PWMUDB:dith_count_1\)
	OR (not \PWM_BACK:PWMUDB:dith_count_1\ and \PWM_BACK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_FRONT:PWMUDB:dith_count_0\ and \PWM_FRONT:PWMUDB:dith_count_1\)
	OR (not \PWM_FRONT:PWMUDB:dith_count_1\ and \PWM_FRONT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_793 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_793 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_793 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_793 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_793 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BACK:PWMUDB:final_capture\ to zero
Aliasing \PWM_BACK:PWMUDB:pwm_i\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_FRONT:PWMUDB:final_capture\ to zero
Aliasing \PWM_FRONT:PWMUDB:pwm_i\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_BACK:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_FRONT:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_BACK:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:pwm_i\[121] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[300] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[310] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[320] = zero[7]
Removing Lhs of wire \ADC_SAR_1:Net_188\[353] = \ADC_SAR_1:Net_385\[351]
Removing Lhs of wire \PWM_FRONT:PWMUDB:final_capture\[521] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:pwm_i\[555] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[734] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[744] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[754] = zero[7]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[862] = \UART_1:BUART:rx_bitclk\[910]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[961] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[970] = zero[7]
Removing Lhs of wire \PWM_BACK:PWMUDB:runmode_enable\\D\[1105] = \PWM_BACK:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_BACK:PWMUDB:final_kill_reg\\D\[1114] = zero[7]
Removing Lhs of wire \PWM_FRONT:PWMUDB:runmode_enable\\D\[1122] = \PWM_FRONT:PWMUDB:control_7\[442]
Removing Lhs of wire \PWM_FRONT:PWMUDB:final_kill_reg\\D\[1131] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1143] = \UART_1:BUART:tx_ctrl_mark_last\[853]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1155] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1156] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1158] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1159] = \UART_1:BUART:rx_markspace_pre\[974]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1164] = \UART_1:BUART:rx_parity_bit\[980]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_793 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_793 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -dcpsoc3 CY_CKIT_TEST.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.259ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 02 December 2025 08:43:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -d CY8C5868AXI-LP035 CY_CKIT_TEST.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BACK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_FRONT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_BACK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BACK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BACK:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BACK:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FRONT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FRONT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FRONT:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FRONT:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_701
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_802
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_BACK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_FRONT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );

    Pin : Name = IN_B2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_B2(0)__PA ,
            pad => IN_B2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADC1_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC1_input(0)__PA ,
            analog_term => Net_29 ,
            pad => ADC1_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_A2(0)__PA ,
            pad => IN_A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM2_output_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM2_output_1(0)__PA ,
            pin_input => Net_693 ,
            pad => PWM2_output_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM1_output_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM1_output_1(0)__PA ,
            pin_input => Net_747 ,
            pad => PWM1_output_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_A1(0)__PA ,
            pad => IN_A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_B1(0)__PA ,
            pad => IN_B1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM2_output_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM2_output_2(0)__PA ,
            pin_input => Net_766 ,
            pad => PWM2_output_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM1_output_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM1_output_2(0)__PA ,
            pin_input => Net_767 ,
            pad => PWM1_output_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_A2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_A2_1(0)__PA ,
            pad => IN_A2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_B2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_B2_1(0)__PA ,
            pad => IN_B2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_A1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_A1_1(0)__PA ,
            pad => IN_A1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_B1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_B1_1(0)__PA ,
            pad => IN_B1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_793 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_BACK:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:runmode_enable\ * \PWM_BACK:PWMUDB:tc_i\
        );
        Output = \PWM_BACK:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_FRONT:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:runmode_enable\ * \PWM_FRONT:PWMUDB:tc_i\
        );
        Output = \PWM_FRONT:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_793 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_BACK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:control_7\
        );
        Output = \PWM_BACK:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_BACK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:cmp1_less\
        );
        Output = \PWM_BACK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BACK:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:cmp2_less\
        );
        Output = \PWM_BACK:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_BACK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BACK:PWMUDB:prevCompare1\ * \PWM_BACK:PWMUDB:cmp1_less\
        );
        Output = \PWM_BACK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BACK:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BACK:PWMUDB:prevCompare2\ * \PWM_BACK:PWMUDB:cmp2_less\
        );
        Output = \PWM_BACK:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_693, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:runmode_enable\ * \PWM_BACK:PWMUDB:cmp1_less\
        );
        Output = Net_693 (fanout=1)

    MacroCell: Name=Net_747, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:runmode_enable\ * \PWM_BACK:PWMUDB:cmp2_less\
        );
        Output = Net_747 (fanout=1)

    MacroCell: Name=\PWM_FRONT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:control_7\
        );
        Output = \PWM_FRONT:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_FRONT:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:cmp1_less\
        );
        Output = \PWM_FRONT:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_FRONT:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:cmp2_less\
        );
        Output = \PWM_FRONT:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_FRONT:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FRONT:PWMUDB:prevCompare1\ * \PWM_FRONT:PWMUDB:cmp1_less\
        );
        Output = \PWM_FRONT:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_FRONT:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FRONT:PWMUDB:prevCompare2\ * \PWM_FRONT:PWMUDB:cmp2_less\
        );
        Output = \PWM_FRONT:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_766, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:runmode_enable\ * 
              \PWM_FRONT:PWMUDB:cmp1_less\
        );
        Output = Net_766 (fanout=1)

    MacroCell: Name=Net_767, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:runmode_enable\ * 
              \PWM_FRONT:PWMUDB:cmp2_less\
        );
        Output = Net_767 (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_793
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_793 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_793 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_793
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_793 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_793 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_793
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_793
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_BACK:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_701 ,
            cs_addr_2 => \PWM_BACK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BACK:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BACK:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_BACK:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_BACK:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_BACK:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_701 ,
            cs_addr_2 => \PWM_FRONT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_FRONT:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_FRONT:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_FRONT:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_FRONT:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_FRONT:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_BACK:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_701 ,
            status_3 => \PWM_BACK:PWMUDB:status_3\ ,
            status_2 => \PWM_BACK:PWMUDB:status_2\ ,
            status_1 => \PWM_BACK:PWMUDB:status_1\ ,
            status_0 => \PWM_BACK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_FRONT:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_701 ,
            status_3 => \PWM_FRONT:PWMUDB:status_3\ ,
            status_2 => \PWM_FRONT:PWMUDB:status_2\ ,
            status_1 => \PWM_FRONT:PWMUDB:status_1\ ,
            status_0 => \PWM_FRONT:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_BACK:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_701 ,
            control_7 => \PWM_BACK:PWMUDB:control_7\ ,
            control_6 => \PWM_BACK:PWMUDB:control_6\ ,
            control_5 => \PWM_BACK:PWMUDB:control_5\ ,
            control_4 => \PWM_BACK:PWMUDB:control_4\ ,
            control_3 => \PWM_BACK:PWMUDB:control_3\ ,
            control_2 => \PWM_BACK:PWMUDB:control_2\ ,
            control_1 => \PWM_BACK:PWMUDB:control_1\ ,
            control_0 => \PWM_BACK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_FRONT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_701 ,
            control_7 => \PWM_FRONT:PWMUDB:control_7\ ,
            control_6 => \PWM_FRONT:PWMUDB:control_6\ ,
            control_5 => \PWM_FRONT:PWMUDB:control_5\ ,
            control_4 => \PWM_FRONT:PWMUDB:control_4\ ,
            control_3 => \PWM_FRONT:PWMUDB:control_3\ ,
            control_2 => \PWM_FRONT:PWMUDB:control_2\ ,
            control_1 => \PWM_FRONT:PWMUDB:control_1\ ,
            control_0 => \PWM_FRONT:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_751 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =inter_uart
        PORT MAP (
            interrupt => Net_802_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   18 :   54 :   72 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   39 :  153 :  192 : 20.31 %
  Unique P-terms              :   59 :  325 :  384 : 15.36 %
  Total P-terms               :   68 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 13s.427ms
Tech Mapping phase: Elapsed time ==> 13s.521ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(6)][IoId=(5)] : ADC1_input(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : IN_A1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : IN_A1_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IN_A2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : IN_A2_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : IN_B1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : IN_B1_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IN_B2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : IN_B2_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : PWM1_output_1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PWM1_output_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWM2_output_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PWM2_output_2(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Rx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
Analog Placement Results:
IO_5@[IOP=(6)][IoId=(5)] : ADC1_input(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : IN_A1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : IN_A1_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IN_A2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : IN_A2_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : IN_B1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : IN_B1_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IN_B2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : IN_B2_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : PWM1_output_1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PWM1_output_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWM2_output_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PWM2_output_2(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Rx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_29 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p6_5
    p6_5
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_1:Net_233\ {
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_29
  agr1_x_sar_1_vplus                               -> Net_29
  agr1                                             -> Net_29
  agl1_x_agr1                                      -> Net_29
  agl1                                             -> Net_29
  agl1_x_p6_5                                      -> Net_29
  p6_5                                             -> Net_29
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_2                                             -> \ADC_SAR_1:Net_210\
  p0_2_exvref                                      -> \ADC_SAR_1:Net_210\
  common_vref_1024                                 -> \ADC_SAR_1:Net_233\
  sar_1_vref_1024                                  -> \ADC_SAR_1:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_1:Net_233\
  sar_1_vref                                       -> \ADC_SAR_1:Net_233\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.27
                   Pterms :            4.27
               Macrocells :            2.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.50 :       4.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_767, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:runmode_enable\ * 
              \PWM_FRONT:PWMUDB:cmp2_less\
        );
        Output = Net_767 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_FRONT:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:cmp2_less\
        );
        Output = \PWM_FRONT:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_FRONT:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FRONT:PWMUDB:prevCompare2\ * \PWM_FRONT:PWMUDB:cmp2_less\
        );
        Output = \PWM_FRONT:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_FRONT:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:runmode_enable\ * \PWM_FRONT:PWMUDB:tc_i\
        );
        Output = \PWM_FRONT:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_766, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:runmode_enable\ * 
              \PWM_FRONT:PWMUDB:cmp1_less\
        );
        Output = Net_766 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_FRONT:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:cmp1_less\
        );
        Output = \PWM_FRONT:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_FRONT:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FRONT:PWMUDB:prevCompare1\ * \PWM_FRONT:PWMUDB:cmp1_less\
        );
        Output = \PWM_FRONT:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_FRONT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FRONT:PWMUDB:control_7\
        );
        Output = \PWM_FRONT:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_701 ,
        cs_addr_2 => \PWM_FRONT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_FRONT:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_FRONT:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_FRONT:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_FRONT:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_FRONT:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_FRONT:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_701 ,
        status_3 => \PWM_FRONT:PWMUDB:status_3\ ,
        status_2 => \PWM_FRONT:PWMUDB:status_2\ ,
        status_1 => \PWM_FRONT:PWMUDB:status_1\ ,
        status_0 => \PWM_FRONT:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_FRONT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_701 ,
        control_7 => \PWM_FRONT:PWMUDB:control_7\ ,
        control_6 => \PWM_FRONT:PWMUDB:control_6\ ,
        control_5 => \PWM_FRONT:PWMUDB:control_5\ ,
        control_4 => \PWM_FRONT:PWMUDB:control_4\ ,
        control_3 => \PWM_FRONT:PWMUDB:control_3\ ,
        control_2 => \PWM_FRONT:PWMUDB:control_2\ ,
        control_1 => \PWM_FRONT:PWMUDB:control_1\ ,
        control_0 => \PWM_FRONT:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_793 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_793
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_793 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_793 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_793
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_793 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_793
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_793 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_793
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_BACK:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:runmode_enable\ * \PWM_BACK:PWMUDB:tc_i\
        );
        Output = \PWM_BACK:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_693, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:runmode_enable\ * \PWM_BACK:PWMUDB:cmp1_less\
        );
        Output = Net_693 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BACK:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:cmp2_less\
        );
        Output = \PWM_BACK:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BACK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:cmp1_less\
        );
        Output = \PWM_BACK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BACK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:control_7\
        );
        Output = \PWM_BACK:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_747, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BACK:PWMUDB:runmode_enable\ * \PWM_BACK:PWMUDB:cmp2_less\
        );
        Output = Net_747 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_BACK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BACK:PWMUDB:prevCompare1\ * \PWM_BACK:PWMUDB:cmp1_less\
        );
        Output = \PWM_BACK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_BACK:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_701) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BACK:PWMUDB:prevCompare2\ * \PWM_BACK:PWMUDB:cmp2_less\
        );
        Output = \PWM_BACK:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_BACK:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_701 ,
        cs_addr_2 => \PWM_BACK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BACK:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BACK:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_BACK:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_BACK:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_BACK:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_BACK:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_701 ,
        status_3 => \PWM_BACK:PWMUDB:status_3\ ,
        status_2 => \PWM_BACK:PWMUDB:status_2\ ,
        status_1 => \PWM_BACK:PWMUDB:status_1\ ,
        status_0 => \PWM_BACK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BACK:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_701 ,
        control_7 => \PWM_BACK:PWMUDB:control_7\ ,
        control_6 => \PWM_BACK:PWMUDB:control_6\ ,
        control_5 => \PWM_BACK:PWMUDB:control_5\ ,
        control_4 => \PWM_BACK:PWMUDB:control_4\ ,
        control_3 => \PWM_BACK:PWMUDB:control_3\ ,
        control_2 => \PWM_BACK:PWMUDB:control_2\ ,
        control_1 => \PWM_BACK:PWMUDB:control_1\ ,
        control_0 => \PWM_BACK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_751 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =inter_uart
        PORT MAP (
            interrupt => Net_802_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = IN_B2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_B2(0)__PA ,
        pad => IN_B2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IN_A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_A2(0)__PA ,
        pad => IN_A2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = PWM2_output_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM2_output_1(0)__PA ,
        pin_input => Net_693 ,
        pad => PWM2_output_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM1_output_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM1_output_1(0)__PA ,
        pin_input => Net_747 ,
        pad => PWM1_output_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN_B1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_B1(0)__PA ,
        pad => IN_B1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN_A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_A1(0)__PA ,
        pad => IN_A1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM2_output_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM2_output_2(0)__PA ,
        pin_input => Net_766 ,
        pad => PWM2_output_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IN_A2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_A2_1(0)__PA ,
        pad => IN_A2_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IN_B2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_B2_1(0)__PA ,
        pad => IN_B2_1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM1_output_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM1_output_2(0)__PA ,
        pin_input => Net_767 ,
        pad => PWM1_output_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN_A1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_A1_1(0)__PA ,
        pad => IN_A1_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN_B1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_B1_1(0)__PA ,
        pad => IN_B1_1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_793 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ADC1_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC1_input(0)__PA ,
        analog_term => Net_29 ,
        pad => ADC1_input(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_0 => \UART_1:Net_9\ ,
            dclk_0 => \UART_1:Net_9_local\ ,
            dclk_glb_1 => Net_701 ,
            dclk_1 => Net_701_local ,
            dclk_glb_2 => Net_802 ,
            dclk_2 => Net_802_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_29 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_233\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_35 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_751 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |              IN_B2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |              IN_A2(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |      PWM2_output_1(0) | In(Net_693)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |      PWM1_output_1(0) | In(Net_747)
     |   1 |     * |      NONE |         CMOS_OUT |              IN_B1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              IN_A1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      PWM2_output_2(0) | In(Net_766)
     |   6 |     * |      NONE |         CMOS_OUT |            IN_A2_1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            IN_B2_1(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |      PWM1_output_2(0) | In(Net_767)
     |   1 |     * |      NONE |         CMOS_OUT |            IN_A1_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |            IN_B1_1(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |               Rx_1(0) | FB(Net_793)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         ADC1_input(0) | Analog(Net_29)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 11s.867ms
Digital Placement phase: Elapsed time ==> 13s.626ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CY_CKIT_TEST_r.vh2" --pcf-path "CY_CKIT_TEST.pco" --des-name "CY_CKIT_TEST" --dsf-path "CY_CKIT_TEST.dsf" --sdc-path "CY_CKIT_TEST.sdc" --lib-path "CY_CKIT_TEST_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.949ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CY_CKIT_TEST_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.714ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 32s.972ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 32s.972ms
API generation phase: Elapsed time ==> 3s.720ms
Dependency generation phase: Elapsed time ==> 0s.063ms
Cleanup phase: Elapsed time ==> 0s.047ms
