// Seed: 2651687746
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7
);
  assign this = id_0 + id_0;
  assign module_1.id_5 = 0;
  assign id_2 = 1;
  wire [1 : 1] id_9, id_10;
  assign id_5 = -1 * 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd73,
    parameter id_4  = 32'd3
) (
    output wire id_0,
    input  wire id_1,
    input  tri0 id_2,
    output tri  id_3,
    input  tri1 _id_4,
    input  tri  id_5#(.id_7(-1), .id_8(1 - 1 + 1'h0), .id_9(1), .id_10(1), ._id_11(1))
);
  union packed {
    logic   id_12;
    logic   id_13;
    logic   id_14;
    logic   id_15;
    integer id_16;
  } id_17 = 1;
  logic [7:0][id_4] id_18;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_2,
      id_2
  );
  logic id_19;
endmodule
