
Loading design for application trce from file key02_key0.ncd.
Design name: key02
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat May 28 19:32:56 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key02_key0.twr -gui -msgset C:/Users/migue/OneDrive/Documentos/ADC/03-3CM12-3erParcial/01-Practicas/01-key02/promote.xml key02_key0.ncd key02_key0.prf 
Design file:     key02_key0.ncd
Preference file: key02_key0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "K0200/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[21]  (to K0200/clkaux +)

   Delay:              16.226ns  (37.0% logic, 63.0% route), 19 logic levels.

 Constraint Details:

     16.226ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.393ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO K0200/C01/SLICE_3
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI K0200/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO K0200/C01/SLICE_2
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI K0200/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 K0200/C01/SLICE_1
ROUTE         1     0.000     R18C25D.F0 to    R18C25D.DI0 K0200/C01/sdiv_11[21] (to K0200/clkaux)
                  --------
                   16.226   (37.0% logic, 63.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25D.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.487ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[20]  (to K0200/clkaux +)

   Delay:              16.132ns  (36.6% logic, 63.4% route), 18 logic levels.

 Constraint Details:

     16.132ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.487ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO K0200/C01/SLICE_3
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI K0200/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C25C.FCI to     R18C25C.F1 K0200/C01/SLICE_2
ROUTE         1     0.000     R18C25C.F1 to    R18C25C.DI1 K0200/C01/sdiv_11[20] (to K0200/clkaux)
                  --------
                   16.132   (36.6% logic, 63.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[19]  (to K0200/clkaux +)

   Delay:              16.080ns  (36.4% logic, 63.6% route), 18 logic levels.

 Constraint Details:

     16.080ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.539ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO K0200/C01/SLICE_3
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI K0200/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C25C.FCI to     R18C25C.F0 K0200/C01/SLICE_2
ROUTE         1     0.000     R18C25C.F0 to    R18C25C.DI0 K0200/C01/sdiv_11[19] (to K0200/clkaux)
                  --------
                   16.080   (36.4% logic, 63.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.633ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[18]  (to K0200/clkaux +)

   Delay:              15.986ns  (36.1% logic, 63.9% route), 17 logic levels.

 Constraint Details:

     15.986ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.633ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C25B.FCI to     R18C25B.F1 K0200/C01/SLICE_3
ROUTE         1     0.000     R18C25B.F1 to    R18C25B.DI1 K0200/C01/sdiv_11[18] (to K0200/clkaux)
                  --------
                   15.986   (36.1% logic, 63.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25B.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.685ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[17]  (to K0200/clkaux +)

   Delay:              15.934ns  (35.8% logic, 64.2% route), 17 logic levels.

 Constraint Details:

     15.934ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.685ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R18C25B.FCI to     R18C25B.F0 K0200/C01/SLICE_3
ROUTE         1     0.000     R18C25B.F0 to    R18C25B.DI0 K0200/C01/sdiv_11[17] (to K0200/clkaux)
                  --------
                   15.934   (35.8% logic, 64.2% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25B.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.779ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[16]  (to K0200/clkaux +)

   Delay:              15.840ns  (35.5% logic, 64.5% route), 16 logic levels.

 Constraint Details:

     15.840ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.779ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R18C25A.FCI to     R18C25A.F1 K0200/C01/SLICE_4
ROUTE         1     0.000     R18C25A.F1 to    R18C25A.DI1 K0200/C01/sdiv_11[16] (to K0200/clkaux)
                  --------
                   15.840   (35.5% logic, 64.5% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25A.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[21]  (to K0200/clkaux +)

   Delay:              15.805ns  (38.0% logic, 62.0% route), 19 logic levels.

 Constraint Details:

     15.805ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.814ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.704     R17C23C.F1 to     R16C23B.C0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23B.C0 to     R16C23B.F0 K0200/C01/SLICE_67
ROUTE         1     0.656     R16C23B.F0 to     R16C22C.C0 K0200/C01/oscout36
CTOF_DEL    ---     0.452     R16C22C.C0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO K0200/C01/SLICE_3
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI K0200/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO K0200/C01/SLICE_2
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI K0200/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 K0200/C01/SLICE_1
ROUTE         1     0.000     R18C25D.F0 to    R18C25D.DI0 K0200/C01/sdiv_11[21] (to K0200/clkaux)
                  --------
                   15.805   (38.0% logic, 62.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25D.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.831ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[15]  (to K0200/clkaux +)

   Delay:              15.788ns  (35.2% logic, 64.8% route), 16 logic levels.

 Constraint Details:

     15.788ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.831ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R18C25A.FCI to     R18C25A.F0 K0200/C01/SLICE_4
ROUTE         1     0.000     R18C25A.F0 to    R18C25A.DI0 K0200/C01/sdiv_11[15] (to K0200/clkaux)
                  --------
                   15.788   (35.2% logic, 64.8% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25A.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[20]  (to K0200/clkaux +)

   Delay:              15.711ns  (37.6% logic, 62.4% route), 18 logic levels.

 Constraint Details:

     15.711ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.908ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.704     R17C23C.F1 to     R16C23B.C0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23B.C0 to     R16C23B.F0 K0200/C01/SLICE_67
ROUTE         1     0.656     R16C23B.F0 to     R16C22C.C0 K0200/C01/oscout36
CTOF_DEL    ---     0.452     R16C22C.C0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO K0200/C01/SLICE_5
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI K0200/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO K0200/C01/SLICE_4
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI K0200/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO K0200/C01/SLICE_3
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI K0200/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C25C.FCI to     R18C25C.F1 K0200/C01/SLICE_2
ROUTE         1     0.000     R18C25C.F1 to    R18C25C.DI1 K0200/C01/sdiv_11[20] (to K0200/clkaux)
                  --------
                   15.711   (37.6% logic, 62.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C25C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[14]  (to K0200/clkaux +)

   Delay:              15.694ns  (34.9% logic, 65.1% route), 15 logic levels.

 Constraint Details:

     15.694ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.925ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     2.265     R18C24C.Q0 to     R17C24A.C1 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.452     R17C24A.C1 to     R17C24A.F1 K0200/C01/SLICE_72
ROUTE         3     1.245     R17C24A.F1 to     R17C23C.A1 K0200/C01/N_21_9
CTOF_DEL    ---     0.452     R17C23C.A1 to     R17C23C.F1 K0200/C01/SLICE_59
ROUTE         5     0.899     R17C23C.F1 to     R16C23A.A0 K0200/C01/N_3_19
CTOF_DEL    ---     0.452     R16C23A.A0 to     R16C23A.F0 K0200/C01/SLICE_66
ROUTE         1     0.882     R16C23A.F0 to     R16C22C.B0 K0200/C01/oscout28
CTOF_DEL    ---     0.452     R16C22C.B0 to     R16C22C.F0 K0200/C01/SLICE_62
ROUTE         2     2.317     R16C22C.F0 to     R14C20A.B1 K0200/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 K0200/C01/SLICE_50
ROUTE         2     1.363     R14C20A.F1 to     R15C23C.B0 K0200/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R15C23C.B0 to     R15C23C.F0 K0200/C01/SLICE_61
ROUTE         1     1.252     R15C23C.F0 to     R18C23A.A0 K0200/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R18C23A.A0 to    R18C23A.FCO K0200/C01/SLICE_0
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI K0200/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C23B.FCI to    R18C23B.FCO K0200/C01/SLICE_11
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI K0200/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C23C.FCI to    R18C23C.FCO K0200/C01/SLICE_10
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI K0200/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C23D.FCI to    R18C23D.FCO K0200/C01/SLICE_9
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI K0200/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C24A.FCI to    R18C24A.FCO K0200/C01/SLICE_8
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI K0200/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO K0200/C01/SLICE_7
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI K0200/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO K0200/C01/SLICE_6
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI K0200/C01/un1_sdiv_cry_12
FCITOF1_DE  ---     0.569    R18C24D.FCI to     R18C24D.F1 K0200/C01/SLICE_5
ROUTE         1     0.000     R18C24D.F1 to    R18C24D.DI1 K0200/C01/sdiv_11[14] (to K0200/clkaux)
                  --------
                   15.694   (34.9% logic, 65.1% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C24D.CLK K0200/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   61.065MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K0200/clkaux" 2.080000   |             |             |
MHz ;                                   |    2.080 MHz|   61.065 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: K0200/C01/SLICE_16.Q0   Loads: 31
   No transfer within this clock domain is found

Clock Domain: K0200/clkaux   Source: K0200/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "K0200/clkaux" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 556 connections (79.09% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat May 28 19:32:56 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key02_key0.twr -gui -msgset C:/Users/migue/OneDrive/Documentos/ADC/03-3CM12-3erParcial/01-Practicas/01-key02/promote.xml key02_key0.ncd key02_key0.prf 
Design file:     key02_key0.ncd
Preference file: key02_key0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "K0200/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[18]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[18]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_3 to K0200/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_3 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25B.CLK to     R18C25B.Q1 K0200/C01/SLICE_3 (from K0200/clkaux)
ROUTE         9     0.132     R18C25B.Q1 to     R18C25B.A1 K0200/C01/sdiv[18]
CTOF_DEL    ---     0.101     R18C25B.A1 to     R18C25B.F1 K0200/C01/SLICE_3
ROUTE         1     0.000     R18C25B.F1 to    R18C25B.DI1 K0200/C01/sdiv_11[18] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25B.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25B.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[17]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[17]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_3 to K0200/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_3 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25B.CLK to     R18C25B.Q0 K0200/C01/SLICE_3 (from K0200/clkaux)
ROUTE         7     0.132     R18C25B.Q0 to     R18C25B.A0 K0200/C01/sdiv[17]
CTOF_DEL    ---     0.101     R18C25B.A0 to     R18C25B.F0 K0200/C01/SLICE_3
ROUTE         1     0.000     R18C25B.F0 to    R18C25B.DI0 K0200/C01/sdiv_11[17] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25B.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25B.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[11]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[11]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_6 to K0200/C01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_6 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24C.CLK to     R18C24C.Q0 K0200/C01/SLICE_6 (from K0200/clkaux)
ROUTE         3     0.132     R18C24C.Q0 to     R18C24C.A0 K0200/C01/sdiv[11]
CTOF_DEL    ---     0.101     R18C24C.A0 to     R18C24C.F0 K0200/C01/SLICE_6
ROUTE         1     0.000     R18C24C.F0 to    R18C24C.DI0 K0200/C01/sdiv_11[11] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C24C.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[7]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[7]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_8 to K0200/C01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_8 to K0200/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24A.CLK to     R18C24A.Q0 K0200/C01/SLICE_8 (from K0200/clkaux)
ROUTE         2     0.132     R18C24A.Q0 to     R18C24A.A0 K0200/C01/sdiv[7]
CTOF_DEL    ---     0.101     R18C24A.A0 to     R18C24A.F0 K0200/C01/SLICE_8
ROUTE         1     0.000     R18C24A.F0 to    R18C24A.DI0 K0200/C01/sdiv_11[7] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C24A.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C24A.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[3]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[3]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_10 to K0200/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_10 to K0200/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23C.CLK to     R18C23C.Q0 K0200/C01/SLICE_10 (from K0200/clkaux)
ROUTE         2     0.132     R18C23C.Q0 to     R18C23C.A0 K0200/C01/sdiv[3]
CTOF_DEL    ---     0.101     R18C23C.A0 to     R18C23C.F0 K0200/C01/SLICE_10
ROUTE         1     0.000     R18C23C.F0 to    R18C23C.DI0 K0200/C01/sdiv_11[3] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C23C.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C23C.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/oscOut  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/oscOut  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_16 to K0200/C01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_16 to K0200/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 K0200/C01/SLICE_16 (from K0200/clkaux)
ROUTE        31     0.132      R2C19D.Q0 to      R2C19D.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 K0200/C01/SLICE_16
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 K0200/C01/oscOut_0 (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19D.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19D.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[15]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[15]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_4 to K0200/C01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_4 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25A.CLK to     R18C25A.Q0 K0200/C01/SLICE_4 (from K0200/clkaux)
ROUTE         5     0.132     R18C25A.Q0 to     R18C25A.A0 K0200/C01/sdiv[15]
CTOF_DEL    ---     0.101     R18C25A.A0 to     R18C25A.F0 K0200/C01/SLICE_4
ROUTE         1     0.000     R18C25A.F0 to    R18C25A.DI0 K0200/C01/sdiv_11[15] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25A.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25A.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[19]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[19]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_2 to K0200/C01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_2 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25C.CLK to     R18C25C.Q0 K0200/C01/SLICE_2 (from K0200/clkaux)
ROUTE         7     0.132     R18C25C.Q0 to     R18C25C.A0 K0200/C01/sdiv[19]
CTOF_DEL    ---     0.101     R18C25C.A0 to     R18C25C.F0 K0200/C01/SLICE_2
ROUTE         1     0.000     R18C25C.F0 to    R18C25C.DI0 K0200/C01/sdiv_11[19] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25C.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C25C.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[6]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[6]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_9 to K0200/C01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_9 to K0200/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23D.CLK to     R18C23D.Q1 K0200/C01/SLICE_9 (from K0200/clkaux)
ROUTE         2     0.132     R18C23D.Q1 to     R18C23D.A1 K0200/C01/sdiv[6]
CTOF_DEL    ---     0.101     R18C23D.A1 to     R18C23D.F1 K0200/C01/SLICE_9
ROUTE         1     0.000     R18C23D.F1 to    R18C23D.DI1 K0200/C01/sdiv_11[6] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C23D.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C23D.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/C01/sdiv[10]  (from K0200/clkaux +)
   Destination:    FF         Data in        K0200/C01/sdiv[10]  (to K0200/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/C01/SLICE_7 to K0200/C01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/C01/SLICE_7 to K0200/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24B.CLK to     R18C24B.Q1 K0200/C01/SLICE_7 (from K0200/clkaux)
ROUTE         3     0.132     R18C24B.Q1 to     R18C24B.A1 K0200/C01/sdiv[10]
CTOF_DEL    ---     0.101     R18C24B.A1 to     R18C24B.F1 K0200/C01/SLICE_7
ROUTE         1     0.000     R18C24B.F1 to    R18C24B.DI1 K0200/C01/sdiv_11[10] (to K0200/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C24B.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/C00/OSCInst0 to K0200/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C24B.CLK K0200/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K0200/clkaux" 2.080000   |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: K0200/C01/SLICE_16.Q0   Loads: 31
   No transfer within this clock domain is found

Clock Domain: K0200/clkaux   Source: K0200/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "K0200/clkaux" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 556 connections (79.09% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

