TILE: W_IO
PORTS: [
  # East ports (outputs)
  {side: EAST, name: E1BEG, inOut: output, wires: 4, terminal: false},
  {side: EAST, name: E2BEG, inOut: output, wires: 8, terminal: false},
  {side: EAST, name: E2BEGb, inOut: output, wires: 8, terminal: false},
  {side: EAST, name: EE4BEG, inOut: output, wires: 4, terminal: false},
  {side: EAST, name: E6BEG, inOut: output, wires: 2, terminal: false},
  
  # West ports (inputs)
  {side: WEST, name: W1END, inOut: input, wires: 4, terminal: false},
  {side: WEST, name: W2MID, inOut: input, wires: 8, terminal: false},
  {side: WEST, name: W2END, inOut: input, wires: 8, terminal: false},
  {side: WEST, name: WW4END, inOut: input, wires: 4, terminal: false},
  {side: WEST, name: W6END, inOut: input, wires: 2, terminal: false}
]

BELS: [
  {BEL: ./IO_1_bidirectional_frame_config_pass.v, prefix: A_},
  {BEL: ./IO_1_bidirectional_frame_config_pass.v, prefix: B_},
  {BEL: ./Config_access.v, prefix: A_config_},
  {BEL: ./Config_access.v, prefix: B_config_}
]

MATRIX: ./W_IO_switch_matrix.list
