{
  "models" : { "ILA" : "m0", "VERILOG" : "m1"},
  "state mapping" : {
    "ACC" : "m1.oc8051_sfr1.oc8051_acc1.data_out",
    "B" : "m1.oc8051_sfr1.oc8051_b_register.data_out",
    "DPH" : "m1.oc8051_sfr1.oc8051_dptr1.data_hi",
    "DPL" : "m1.oc8051_sfr1.oc8051_dptr1.data_lo",
    "IE" : "m1.oc8051_sfr1.oc8051_int1.ie",
    "IP" : "m1.oc8051_sfr1.oc8051_int1.ip",
    "P0" : "m1.oc8051_sfr1.oc8051_ports1.p0_out",
    "P1" : "m1.oc8051_sfr1.oc8051_ports1.p1_out",
    "P2" : "m1.oc8051_sfr1.oc8051_ports1.p2_out",
    "P3" : "m1.oc8051_sfr1.oc8051_ports1.p3_out",
    "PC" : "m1.oc8051_memory_interface1.pc", 
    "SP" : "m1.oc8051_sfr1.oc8051_sp1.sp_out",
    "TCON" : "m1.oc8051_sfr1.oc8051_int1.tcon",
    "XRAM_ADDR" : "m1.oc8051_memory_interface1.dadr_o",
    "XRAM_DATA_OUT" : "m1.oc8051_memory_interface1.ddat_o"
  },
  "interface mapping" : {
    "wb_rst_i"  : "**RESET**",
    "wb_clk_i"  : "**CLOCK**",
    "int0_i" : "**KEEP**",
    "int1_i" : "**KEEP**",
    "wbd_dat_i" : "**KEEP**",
    "wbd_we_o" : "**KEEP**",
    "wbd_dat_o" : "**KEEP**",
    "wbd_adr_o" : "**KEEP**",
    "wbd_err_i" : "**KEEP**",
    "wbd_ack_i" : "**KEEP**",
    "wbd_stb_o" : "**KEEP**",
    "wbd_cyc_o" : "**KEEP**",
    "wbi_adr_o" : "**KEEP**",
    "wbi_stb_o" : "**KEEP**",
    "wbi_ack_i" : "**KEEP**",
    "wbi_cyc_o" : "**KEEP**",
    "wbi_dat_i" : "**KEEP**",
    "wbi_err_i" : "**KEEP**",
    "cxrom_addr" : "**KEEP**",
    "cxrom_data_out" : "**KEEP**",
    "pc_change" : "**KEEP**",
    "pc" : "**SO**",
    "psw" : "**SO**",
    "sp" : "**SO**",
    "acc" : "**SO**",
    "b_reg" : "**SO**",
    "dptr" : "**SO**",
    "iram" : "**KEEP**",
    "op1" : "**KEEP**",
    "op2" : "**KEEP**",
    "op3" : "**KEEP**",
    "op1_d" : "**KEEP**",
    "p0_i" : "**KEEP**",
    "p0_o" : "**KEEP**",
    "p1_i" : "**KEEP**",
    "p1_o" : "**KEEP**",
    "p2_i" : "**KEEP**",
    "p2_o" : "**KEEP**",
    "p3_i" : "**KEEP**",
    "p3_o" : "**KEEP**",
    "ea_in" : "**KEEP**"
  },
  "mapping control" : [ "m1.ea_in == 1",
   "m1.iram[127:0] == m0.IRAM",
   "m1.op1 == m0.ROM_data_0",
   "m1.op2 == m0.ROM_data_1",
   "m1.op3 == m0.ROM_data_2",
   "m0.PSW[6:0] == m1.oc8051_sfr1.oc8051_psw1.data"
  ]
}
