
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_nn0_0_0/top_nn0_0_0.dcp' for cell 'top_i/nn0_0'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.dcp' for cell 'top_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp' for cell 'top_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.590 ; gain = 301.492 ; free physical = 1278 ; free virtual = 3249
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1361.605 ; gain = 54.895 ; free physical = 1256 ; free virtual = 3226
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1035667de

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f655b3ad

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 896 ; free virtual = 2866

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 19d5760d3

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 894 ; free virtual = 2864

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 784 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: 1c09426c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 894 ; free virtual = 2864

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 20707748d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 893 ; free virtual = 2863

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 893 ; free virtual = 2863
Ending Logic Optimization Task | Checksum: 20707748d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 893 ; free virtual = 2863

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20707748d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 893 ; free virtual = 2863
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1773.098 ; gain = 466.387 ; free physical = 893 ; free virtual = 2863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1797.105 ; gain = 0.000 ; free physical = 891 ; free virtual = 2863
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/top_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1805.113 ; gain = 0.000 ; free physical = 873 ; free virtual = 2844
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1805.113 ; gain = 0.000 ; free physical = 873 ; free virtual = 2844

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b8af8f41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1834.113 ; gain = 29.000 ; free physical = 870 ; free virtual = 2841

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1b5330fab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1844.754 ; gain = 39.641 ; free physical = 861 ; free virtual = 2832

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b5330fab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1844.754 ; gain = 39.641 ; free physical = 861 ; free virtual = 2832
Phase 1 Placer Initialization | Checksum: 1b5330fab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1844.754 ; gain = 39.641 ; free physical = 861 ; free virtual = 2832

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16deb0201

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 859 ; free virtual = 2831

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16deb0201

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 859 ; free virtual = 2831

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1582e7785

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 861 ; free virtual = 2832

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10ad6af56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 861 ; free virtual = 2832

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ad6af56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 861 ; free virtual = 2832

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: eca212a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 861 ; free virtual = 2832

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15af2883e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 860 ; free virtual = 2831

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12f544aef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 860 ; free virtual = 2831

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12f544aef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 860 ; free virtual = 2831
Phase 3 Detail Placement | Checksum: 12f544aef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 861 ; free virtual = 2832

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.522. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 145413580

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 856 ; free virtual = 2827
Phase 4.1 Post Commit Optimization | Checksum: 145413580

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 145413580

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 145413580

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ea7d7b0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ea7d7b0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827
Ending Placer Task | Checksum: 82b8dc5d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1868.766 ; gain = 63.652 ; free physical = 855 ; free virtual = 2827
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1868.766 ; gain = 0.000 ; free physical = 851 ; free virtual = 2827
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/top_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1868.766 ; gain = 0.000 ; free physical = 847 ; free virtual = 2819
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1868.766 ; gain = 0.000 ; free physical = 846 ; free virtual = 2818
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1868.766 ; gain = 0.000 ; free physical = 846 ; free virtual = 2818
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 43d36ddb ConstDB: 0 ShapeSum: 3ee56e82 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12e0acfbf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1884.758 ; gain = 15.992 ; free physical = 771 ; free virtual = 2744

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12e0acfbf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1884.762 ; gain = 15.996 ; free physical = 771 ; free virtual = 2743

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12e0acfbf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1884.762 ; gain = 15.996 ; free physical = 758 ; free virtual = 2730

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12e0acfbf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1884.762 ; gain = 15.996 ; free physical = 758 ; free virtual = 2730
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ec781253

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2720
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.465  | TNS=0.000  | WHS=-0.240 | THS=-35.450|

Phase 2 Router Initialization | Checksum: b02599f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2720

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18177254b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2720

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2724ea008

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.211  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21c7bdab1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719
Phase 4 Rip-up And Reroute | Checksum: 21c7bdab1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14f15c3f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.326  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14f15c3f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14f15c3f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719
Phase 5 Delay and Skew Optimization | Checksum: 14f15c3f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186cd6af0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.326  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15c889827

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719
Phase 6 Post Hold Fix | Checksum: 15c889827

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.702703 %
  Global Horizontal Routing Utilization  = 0.894301 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e2026408

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 747 ; free virtual = 2719

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e2026408

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 745 ; free virtual = 2717

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 215a22c51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 745 ; free virtual = 2717

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.326  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 215a22c51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 745 ; free virtual = 2717
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 745 ; free virtual = 2717

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1888.758 ; gain = 19.992 ; free physical = 745 ; free virtual = 2717
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1888.758 ; gain = 0.000 ; free physical = 739 ; free virtual = 2717
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/top_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr 20 19:38:33 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2231.797 ; gain = 271.965 ; free physical = 384 ; free virtual = 2357
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 19:38:33 2017...
