Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/testbench_isim_beh.exe -prj /home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 14
Turning on mult-threading, number of parallel sub-compilation jobs: 28 
Determining compilation order of HDL files
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/libcpu.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/teclado_mod.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/ram_mod.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/lcd_mod.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/control_unit_mod.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/alu_mod.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/cpu_module.vhd" into library work
Parsing VHDL file "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/cpu_testbench.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/cpu_testbench.vhd" Line 17: Formal port <LCD> does not exist in entity <cpu_module>.  Please compare the definition of block <cpu_module> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit testbench in library work failed
