// Seed: 14623193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  assign module_1.id_1 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic \id_6 ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output tri0 id_9
    , id_12,
    output supply1 id_10
);
  assign id_10 = -1 && -1'b0;
  logic [-1 : -1] id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
