# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:25:17 on Dec 19,2022
# vlog -reportprogress 300 -vlog01compat -work postlayout D:/project/program/QUARTUS/eda/HC194/designer/impl1/HC194_ba.v 
# -- Compiling module HC194
# 
# Top level modules:
# 	HC194
# End time: 00:25:17 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:25:17 on Dec 19,2022
# vlog -reportprogress 300 "+incdir+D:/project/program/QUARTUS/eda/HC194/stimulus" -vlog01compat -work postlayout D:/project/program/QUARTUS/eda/HC194/stimulus/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:25:17 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /HC194_0=D:/project/program/QUARTUS/eda/HC194/designer/impl1/HC194_ba.sdf postlayout.testbench 
# Start time: 00:25:17 on Dec 19,2022
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.testbench
# Loading postlayout.HC194
# Loading proasic3.IOIN_IB
# Loading proasic3.MX2
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.IOPAD_TRI
# Loading proasic3.IOPAD_IN
# Loading proasic3.DFN1C0
# Loading proasic3.CLKIO
# Loading proasic3.NOR2
# Loading proasic3.NOR2B
# Loading proasic3.GND
# Loading proasic3.VCC
# Loading instances from D:/project/program/QUARTUS/eda/HC194/designer/impl1/HC194_ba.sdf
# Loading proasic3.UDP_MUX2
# Loading proasic3.Dffpr
# Loading timing data from D:/project/program/QUARTUS/eda/HC194/designer/impl1/HC194_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/project/program/QUARTUS/eda/HC194/stimulus/testbench.v
# ** Note: $finish    : D:/project/program/QUARTUS/eda/HC194/stimulus/testbench.v(84)
#    Time: 500 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/project/program/QUARTUS/eda/HC194/stimulus/testbench.v line 84
# End time: 00:27:40 on Dec 19,2022, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
