# do ALU32.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU32
# 
# Top level modules:
# 	ALU32
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU32_vlg_sample_tst
# -- Compiling module ALU32_vlg_check_tst
# -- Compiling module ALU32_vlg_vec_tst
# 
# Top level modules:
# 	ALU32_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ALU32_vlg_vec_tst 
# Loading work.ALU32_vlg_vec_tst
# Loading work.ALU32
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.ALU32_vlg_sample_tst
# Loading work.ALU32_vlg_check_tst
# ERROR! Vector Mismatch for output port cout :: @time = 500000.000 ps
#      Expected value = 0
#      Real value = 1
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : ALU32.vt(293)
#    Time: 1 us  Iteration: 0  Instance: /ALU32_vlg_vec_tst/tb_out
