0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sim_1/new/testbench.v,1596190646,verilog,,,,testbench,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v,1595495798,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v,,Sin_Rom,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Square_Rom/sim/Square_Rom.v,1595495795,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v,,Square_Rom,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Triangle_Rom/sim/Triangle_Rom.v,1595495791,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Square_Rom/sim/Square_Rom.v,,Triangle_Rom,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10.v,1595495802,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Clk_Division.v,,clk_5_10,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v,1595495802,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10.v,,clk_5_10_clk_wiz,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Clk_Division.v,1589860084,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v,,Clk_Division,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v,1596155488,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v,,DAC_Demo,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v,1589860084,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Driver_DAC.v,,DDS_Addr_Generator,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Driver_DAC.v,1596155462,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/wave_generator.v,,Driver_DAC,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/wave_generator.v,1596190575,verilog,,D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sim_1/new/testbench.v,,wave_generator,,,../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10,,,,,
