{"Source Block": ["verilog-ethernet/rtl/axis_frame_length_adjust.v@435:483@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        short_counter_reg <= 0;\n        long_counter_reg <= 0;\n        input_axis_tready_reg <= 0;\n        last_word_data_reg <= 0;\n        last_word_keep_reg <= 0;\n        last_cycle_tuser_reg <= 0;\n        status_valid_reg <= 0;\n        status_frame_pad_reg <= 0;\n        status_frame_truncate_reg <= 0;\n        status_frame_length_reg <= 0;\n        status_frame_original_length_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        short_counter_reg <= short_counter_next;\n        long_counter_reg <= long_counter_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        last_cycle_tuser_reg <= last_cycle_tuser_next;\n\n        status_valid_reg <= status_valid_next;\n        status_frame_pad_reg <= status_frame_pad_next;\n        status_frame_truncate_reg <= status_frame_truncate_next;\n        status_frame_length_reg <= status_frame_length_next;\n        status_frame_original_length_reg <= status_frame_original_length_next;\n\n        if (store_last_word) begin\n            last_word_data_reg <= output_axis_tdata_int;\n            last_word_keep_reg <= output_axis_tkeep_int;\n        end\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[443, "        frame_ptr_reg <= 0;\n"], [444, "        short_counter_reg <= 0;\n"], [445, "        long_counter_reg <= 0;\n"], [446, "        input_axis_tready_reg <= 0;\n"], [447, "        last_word_data_reg <= 0;\n"], [448, "        last_word_keep_reg <= 0;\n"], [449, "        last_cycle_tuser_reg <= 0;\n"], [450, "        status_valid_reg <= 0;\n"], [451, "        status_frame_pad_reg <= 0;\n"], [452, "        status_frame_truncate_reg <= 0;\n"], [453, "        status_frame_length_reg <= 0;\n"], [454, "        status_frame_original_length_reg <= 0;\n"], [465, "        last_cycle_tuser_reg <= last_cycle_tuser_next;\n"], [468, "        status_frame_pad_reg <= status_frame_pad_next;\n"], [469, "        status_frame_truncate_reg <= status_frame_truncate_next;\n"], [470, "        status_frame_length_reg <= status_frame_length_next;\n"], [471, "        status_frame_original_length_reg <= status_frame_original_length_next;\n"], [473, "        if (store_last_word) begin\n"], [474, "            last_word_data_reg <= output_axis_tdata_int;\n"], [475, "            last_word_keep_reg <= output_axis_tkeep_int;\n"], [476, "        end\n"]], "Add": [[454, "        frame_ptr_reg <= 16'd0;\n"], [454, "        short_counter_reg <= 16'd0;\n"], [454, "        long_counter_reg <= 16'd0;\n"], [454, "        input_axis_tready_reg <= 1'b0;\n"], [454, "        status_valid_reg <= 1'b0;\n"], [476, "    end\n"], [476, "    last_cycle_tuser_reg <= last_cycle_tuser_next;\n"], [476, "    status_frame_pad_reg <= status_frame_pad_next;\n"], [476, "    status_frame_truncate_reg <= status_frame_truncate_next;\n"], [476, "    status_frame_length_reg <= status_frame_length_next;\n"], [476, "    status_frame_original_length_reg <= status_frame_original_length_next;\n"], [476, "    if (store_last_word) begin\n"], [476, "        last_word_data_reg <= output_axis_tdata_int;\n"], [476, "        last_word_keep_reg <= output_axis_tkeep_int;\n"]]}}