<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v</a>
defines: 
time_elapsed: 0.018s
ram usage: 9996 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/generate_for.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/generate_for.v</a>
module top;
	wire [2:0] out;
	wire [2:0] out1;
	wire [2:0] out2;
	genvar i;
	generate
		for (i = 0; i &lt; 3; i = i + 1) assign out[i] = i;
	endgenerate
	generate
		for (i = 0; i &lt; 3; i = i + 1) assign out1[i] = i;
	endgenerate
	generate
		for (i = 0; i &lt; 3; i = i + 1) begin : test1
			assign out2[i] = i;
		end
	endgenerate
endmodule

</pre>
</body>