@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.1/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Enyu Luo' on host 'enyubootcampwin' (Windows NT_amd64 version 6.2) on Thu Oct 29 22:10:55 -0500 2015
            in directory 'Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/hls'
@I [HLS-10] Opening project 'Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/hls/accelerator'.
@I [HLS-10] Adding design file 'accelerator/accelerator.c' to the project
@I [HLS-10] Adding design file 'accelerator/accelerator.h' to the project
@I [HLS-10] Adding design file 'accelerator/coeff.h' to the project
@I [HLS-10] Adding design file 'accelerator/dct.c' to the project
@I [HLS-10] Adding design file 'accelerator/dct.h' to the project
@I [HLS-10] Adding design file 'accelerator/matrixmath.c' to the project
@I [HLS-10] Adding design file 'accelerator/matrixmath.h' to the project
@I [HLS-10] Adding design file 'accelerator/quant.c' to the project
@I [HLS-10] Adding design file 'accelerator/quant.h' to the project
@I [HLS-10] Adding design file 'accelerator/vivado_hls.app' to the project
@I [HLS-10] Opening solution 'Z:/Documents/UIUC/ECE527/ECE_527_MP/mp4/hls/accelerator/solution2opt'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@W [HLS-40] Skipped source file 'vivado_hls.app'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file 'accelerator/quant.c' ... 
accelerator/quant.c:22:19: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                DOT_Multiply(X, stdQuantizationMatrix, Y);
                                ^~~~~~~~~~~~~~~~~~~~~
accelerator/matrixmath.h:16:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
accelerator/quant.c:26:17: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                DOT_Divide(X, stdQuantizationMatrix, Y);
                              ^~~~~~~~~~~~~~~~~~~~~
accelerator/matrixmath.h:19:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
2 warnings generated.
@I [HLS-10] Analyzing design file 'accelerator/matrixmath.c' ... 
@I [HLS-10] Analyzing design file 'accelerator/dct.c' ... 
accelerator/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
accelerator/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
accelerator/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
accelerator/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
accelerator/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
accelerator/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
accelerator/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
accelerator/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.
@I [HLS-10] Analyzing design file 'accelerator/accelerator.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (accelerator/matrixmath.c:44) in function 'MAT_Multiply2' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'LoadRow' (accelerator/matrixmath.c:11) in function 'MAT_Multiply' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (accelerator/matrixmath.c:19) in function 'MAT_Multiply' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'row' (accelerator/matrixmath.c:77) in function 'DOT_Divide' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'row' (accelerator/matrixmath.c:66) in function 'DOT_Multiply' for pipelining.
@I [XFORM-501] Unrolling loop 'Product' (accelerator/matrixmath.c:55) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'LoadCol' (accelerator/matrixmath.c:12) in function 'MAT_Multiply' completely.
@I [XFORM-501] Unrolling loop 'Product' (accelerator/matrixmath.c:24) in function 'MAT_Multiply' completely.
@I [XFORM-501] Unrolling loop 'col' (accelerator/matrixmath.c:78) in function 'DOT_Divide' completely.
@I [XFORM-501] Unrolling loop 'col' (accelerator/matrixmath.c:67) in function 'DOT_Multiply' completely.
@I [XFORM-101] Partitioning array 'Tinv'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'stdQuantizationMatrix'  in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_row_proc' (accelerator/matrixmath.c:66) to a process function for dataflow in function 'DOT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_row_proc' (accelerator/matrixmath.c:77) to a process function for dataflow in function 'DOT_Divide'.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (accelerator/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (accelerator/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (accelerator/matrixmath.c:40) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-721] Changing loop 'Loop_Col_proc' (accelerator/matrixmath.c:44) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-712] Applying dataflow to function 'DOT_Multiply' (accelerator/matrixmath.c:62), detected/extracted 1 process function(s):
	 'DOT_Multiply_Loop_row_proc'.
@I [XFORM-712] Applying dataflow to function 'DOT_Divide' (accelerator/matrixmath.c:73), detected/extracted 1 process function(s):
	 'DOT_Divide_Loop_row_proc'.
@I [XFORM-712] Applying dataflow to function 'Quant' (accelerator/quant.c:16), detected/extracted 1 process function(s):
	 'Quant_Block__proc'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply' (accelerator/matrixmath.c:4), detected/extracted 2 process function(s):
	 'MAT_Multiply_Loop_LoadRow_proc'
	 'MAT_Multiply_Loop_Row_proc'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply2' (accelerator/matrixmath.c:31), detected/extracted 2 process function(s):
	 'MAT_Multiply2_Loop_Row_proc'
	 'MAT_Multiply2_Loop_Col_proc'.
@I [XFORM-712] Applying dataflow to function 'DCT' (accelerator/dct.c:7), detected/extracted 1 process function(s):
	 'DCT_Block__proc'.
@I [XFORM-712] Applying dataflow to function 'Accelerator' (accelerator/accelerator.c:6), detected/extracted 1 process function(s):
	 'Block__proc'.
@I [XFORM-602] Inlining function 'MAT_Multiply2' into 'DCT_Block__proc' (accelerator/dct.c:16) automatically.
@I [XFORM-541] Flattening a loop nest 'Row' (accelerator/matrixmath.c:18:3) in function 'MAT_Multiply_Loop_Row_proc'.
@I [XFORM-541] Flattening a loop nest 'Row' (accelerator/matrixmath.c:40:3) in function 'MAT_Multiply2_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 94.968 seconds; current memory usage: 206 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Accelerator' ...
@W [SYN-103] Legalizing function name 'Accelerator_DCT_Block__proc' to 'Accelerator_DCT_Block_proc'.
@W [SYN-103] Legalizing function name 'Accelerator_Quant_Block__proc' to 'Accelerator_Quant_Block_proc'.
@W [SYN-103] Legalizing function name 'Accelerator_Block__proc' to 'Accelerator_Block_proc'.
@W [SYN-107] Renaming port name 'Accelerator/function' to 'Accelerator/function_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LoadRow'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between fifo read on port 'B' (accelerator/matrixmath.c:13) and fifo read on port 'B' (accelerator/matrixmath.c:13).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between fifo read on port 'B' (accelerator/matrixmath.c:13) and fifo read on port 'B' (accelerator/matrixmath.c:13).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between fifo read on port 'B' (accelerator/matrixmath.c:13) and fifo read on port 'B' (accelerator/matrixmath.c:13).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between fifo read on port 'B' (accelerator/matrixmath.c:13) and fifo read on port 'B' (accelerator/matrixmath.c:13).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 7, distance = 1)
   between fifo read on port 'B' (accelerator/matrixmath.c:13) and fifo read on port 'B' (accelerator/matrixmath.c:13).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 8, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.437 seconds; current memory usage: 208 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.079 seconds; current memory usage: 208 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_0_load_2') on array 'A_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 47.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.437 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.359 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.047 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_RowCaching'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.078 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply2_Loop_Col_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_cached_row_load_2', accelerator/matrixmath.c:56) on array 'A_cached_row' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 46.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.157 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply2_Loop_Col_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@E [SCHED-51] Unable to satisfy dataflow directive: Region contains control flow.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.202 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.173 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.046 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_DOT_Divide_Loop_row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'row'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:79) and fifo read on port 'A' (accelerator/matrixmath.c:79).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:79) and fifo read on port 'A' (accelerator/matrixmath.c:79).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:79) and fifo read on port 'A' (accelerator/matrixmath.c:79).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:79) and fifo read on port 'A' (accelerator/matrixmath.c:79).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 7, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:79) and fifo read on port 'A' (accelerator/matrixmath.c:79).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 8, Depth: 26.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.812 seconds; current memory usage: 212 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_DOT_Divide_Loop_row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 212 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_DOT_Divide' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.218 seconds; current memory usage: 211 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_DOT_Divide' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.032 seconds; current memory usage: 212 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_DOT_Multiply_Loop_row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'row'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:68) and fifo read on port 'A' (accelerator/matrixmath.c:68).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:68) and fifo read on port 'A' (accelerator/matrixmath.c:68).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:68) and fifo read on port 'A' (accelerator/matrixmath.c:68).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:68) and fifo read on port 'A' (accelerator/matrixmath.c:68).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 7, distance = 1)
   between fifo read on port 'A' (accelerator/matrixmath.c:68) and fifo read on port 'A' (accelerator/matrixmath.c:68).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 8, Depth: 14.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.765 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_DOT_Multiply_Loop_row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_DOT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_DOT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.031 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_Quant_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.172 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_Quant_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.063 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.062 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.048 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.061 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-111] Elapsed time: 0.187 seconds; current memory usage: 213 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_mux_8to1_sel3_32_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 1.156 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply'.
@I [HLS-111] Elapsed time: 1.876 seconds; current memory usage: 216 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply2_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply2_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 0.203 seconds; current memory usage: 216 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply2_Loop_Col_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply2_Loop_Col_proc'.
@I [HLS-111] Elapsed time: 0.469 seconds; current memory usage: 216 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_DCT_Block_proc'.
@I [HLS-111] Elapsed time: 1.499 seconds; current memory usage: 218 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_DCT'.
@I [HLS-111] Elapsed time: 0.5 seconds; current memory usage: 218 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_DOT_Divide_Loop_row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_mux_8to1_sel3_32_1': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_DOT_Divide_Loop_row_proc'.
@I [HLS-111] Elapsed time: 0.188 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_DOT_Divide' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_DOT_Divide'.
@I [HLS-111] Elapsed time: 0.968 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_DOT_Multiply_Loop_row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_mux_8to1_sel3_32_1': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_DOT_Multiply_Loop_row_proc'.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 220 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_DOT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_DOT_Multiply'.
@I [HLS-111] Elapsed time: 0.907 seconds; current memory usage: 220 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_Quant_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_Quant_Block_proc'.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 220 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_Quant'.
@I [HLS-111] Elapsed time: 0.265 seconds; current memory usage: 220 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_Block_proc'.
@I [HLS-111] Elapsed time: 0.188 seconds; current memory usage: 221 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Accelerator/X' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'Accelerator/function_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Accelerator/Y' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'Accelerator' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'Accelerator'.
@I [HLS-111] Elapsed time: 0.391 seconds; current memory usage: 222 MB.
@I [RTMG-278] Implementing memory 'Accelerator_MAT_Multiply_B_cached_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Accelerator_DCT_Block_proc_A_cached_row_i1_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'Accelerator_DCT_Block_proc_temp_ram' using block RAMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_0_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_1_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_3_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_4_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_5_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_6_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_Tinv_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_Tinv_7_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_0_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_1_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_3_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_4_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_5_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_6_rom' using distributed ROMs.
@W [RTMG-274] Memory 'Accelerator_DCT_Block_proc_T_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_DCT_Block_proc_T_7_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'Accelerator_DCT_Block_proc_Y_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Accelerator_Block_proc_temp_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'Accelerator'.
@I [WVHDL-304] Generating RTL VHDL for 'Accelerator'.
@I [WVLOG-307] Generating RTL Verilog for 'Accelerator'.
@I [HLS-112] Total elapsed time: 117.203 seconds; peak memory usage: 222 MB.
@I [LIC-101] Checked in feature [HLS]
