INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/fpu_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_addsub
INFO: [VRFC 10-311] analyzing module align_exp
INFO: [VRFC 10-311] analyzing module addsub_normalize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sim_1/new/addsub_normalize_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_normalize_tb
