/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [14:0] _05_;
  reg [30:0] _06_;
  wire [8:0] _07_;
  reg [3:0] _08_;
  wire [8:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [21:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_7z : _00_);
  assign celloutsig_0_10z = !(_02_ ? _01_ : celloutsig_0_9z[0]);
  assign celloutsig_0_12z = !(in_data[40] ? celloutsig_0_7z : celloutsig_0_8z);
  assign celloutsig_0_30z = _03_ | ~(celloutsig_0_28z);
  assign celloutsig_0_33z = celloutsig_0_26z[10] | ~(celloutsig_0_18z[1]);
  assign celloutsig_0_6z = celloutsig_0_0z | ~(celloutsig_0_5z);
  assign celloutsig_1_6z = celloutsig_1_4z[4] | ~(in_data[141]);
  assign celloutsig_1_18z = celloutsig_1_3z | ~(celloutsig_1_13z);
  assign celloutsig_0_15z = celloutsig_0_0z | ~(celloutsig_0_8z);
  assign celloutsig_0_59z = celloutsig_0_0z ^ celloutsig_0_17z;
  assign celloutsig_0_71z = ~(celloutsig_0_38z ^ celloutsig_0_59z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z ^ celloutsig_1_1z);
  assign celloutsig_0_21z = ~(celloutsig_0_13z[6] ^ celloutsig_0_3z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 31'h00000000;
    else _06_ <= in_data[165:135];
  reg [8:0] _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 9'h000;
    else _24_ <= { celloutsig_0_10z, celloutsig_0_9z };
  assign { _07_[8:3], _03_, _07_[1:0] } = _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 4'h0;
    else _08_ <= celloutsig_0_13z[9:6];
  reg [14:0] _26_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 15'h0000;
    else _26_ <= { in_data[43:30], celloutsig_0_0z };
  assign { _05_[14:12], _01_, _05_[10], _02_, _05_[8:7], _00_, _05_[5:0] } = _26_;
  reg [8:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 9'h000;
    else _27_ <= celloutsig_0_26z[9:1];
  assign { _09_[8:3], _04_, _09_[1:0] } = _27_;
  assign celloutsig_0_34z = in_data[95:90] & { _05_[5], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[166:163] == _06_[16:13];
  assign celloutsig_0_23z = { _01_, _05_[10], _02_, _05_[8] } == celloutsig_0_4z;
  assign celloutsig_0_38z = { in_data[93:92], celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_30z, _08_, celloutsig_0_0z } < { in_data[55:52], _09_[8:3], _04_, _09_[1:0] };
  assign celloutsig_0_11z = { _01_, _05_[10], _02_, _05_[8] } < { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_19z = { _08_[1:0], _08_ } < { _07_[8:5], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_20z[6:3], celloutsig_0_12z, celloutsig_0_12z, _08_, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_21z, _08_, celloutsig_0_11z, celloutsig_0_11z } < { celloutsig_0_13z[18:5], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, _08_, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_10z, _08_, celloutsig_0_26z, celloutsig_0_21z } < { celloutsig_0_24z[8:2], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(in_data[86]);
  assign celloutsig_0_7z = _05_[4] & ~(celloutsig_0_0z);
  assign celloutsig_1_19z = _06_[2] & ~(celloutsig_1_5z);
  assign celloutsig_0_17z = celloutsig_0_13z[8] & ~(celloutsig_0_0z);
  assign celloutsig_0_4z = { _05_[4:2], celloutsig_0_1z } % { 1'h1, _05_[7], _00_, _05_[5] };
  assign celloutsig_0_31z = - { in_data[56:52], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_44z = - { celloutsig_0_26z[10:1], celloutsig_0_33z };
  assign celloutsig_0_70z = - { celloutsig_0_44z[10:3], celloutsig_0_39z };
  assign celloutsig_1_4z = - in_data[187:173];
  assign celloutsig_0_20z = - { celloutsig_0_18z[5:0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_5z = ~^ _06_[26:24];
  assign celloutsig_1_10z = ~^ { in_data[130], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_0z = ^ in_data[9:1];
  assign celloutsig_0_39z = ^ celloutsig_0_37z[2:0];
  assign celloutsig_0_5z = ^ in_data[27:22];
  assign celloutsig_1_3z = ^ in_data[178:176];
  assign celloutsig_1_9z = celloutsig_1_4z[4:2] >> { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_4z[3:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_7z } >> { _05_[14:12], _01_, _05_[10], _02_, _05_[14:12], _01_, _05_[10], _02_, _05_[8:7], _00_, _05_[5:0] };
  assign celloutsig_0_18z = { _07_[8:3], _03_, _07_[1:0] } <<< { _07_[8:3], _03_, _07_[1:0] };
  assign celloutsig_0_24z = { celloutsig_0_4z[2:1], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_12z, _07_[8:3], _03_, _07_[1:0], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_21z } <<< { in_data[38:25], celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_20z[11:2], celloutsig_0_19z } <<< { celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_0_37z = { celloutsig_0_31z[8:5], celloutsig_0_34z, celloutsig_0_12z } >>> { _05_[4:3], _09_[8:3], _04_, _09_[1:0] };
  assign celloutsig_0_35z = celloutsig_0_4z - celloutsig_0_31z[7:4];
  assign celloutsig_1_2z = in_data[143:141] - _06_[23:21];
  assign celloutsig_0_9z = { _01_, _05_[10], _02_, _05_[8:7], _00_, _05_[5], celloutsig_0_6z } - { _05_[14:12], _01_, _05_[10], _02_, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign { _05_[11], _05_[9], _05_[6] } = { _01_, _02_, _00_ };
  assign _07_[2] = _03_;
  assign _09_[2] = _04_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
