#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 12 16:06:24 2025
# Process ID         : 2144
# Current directory  : C:/Users/mulla/Documents/thesis/hardware/ip_repo
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13048 C:\Users\mulla\Documents\thesis\hardware\ip_repo\edit_KF_v1_0.xpr
# Log file           : C:/Users/mulla/Documents/thesis/hardware/ip_repo/vivado.log
# Journal file       : C:/Users/mulla/Documents/thesis/hardware/ip_repo\vivado.jou
# Running On         : Laptop45877481
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1355U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 16876 MB
# Total Virtual      : 33753 MB
# Available Virtual  : 11907 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mulla/Documents/thesis/hardware/ip_repo/edit_KF_v1_0.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/edit_KF_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.715 ; gain = 442.855
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
set_property core_revision 41 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 42 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\vector_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_subtract.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 43 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 44 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
set_property core_revision 45 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 46 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 47 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 48 [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 49 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 50 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 51 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 52 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 53 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman.v:]
ipx::unload_core c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/component.xml
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ipx::open_ipxact_file {C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10000
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.621 ; gain = 463.449
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
ERROR: [Synth 8-36] 'mm_stage' is not declared [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:153]
INFO: [Synth 8-10285] module 'kalman_predict' is ignored due to previous errors [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:219]
INFO: [Synth 8-9084] Verilog file 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2473.789 ; gain = 561.617
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 5 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2473.789 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
ERROR: [Synth 8-685] variable 'Phat_flat' should not be used in output port connection [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:143]
ERROR: [Synth 8-6156] failed synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
ERROR: [Synth 8-6156] failed synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2523.719 ; gain = 49.930
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 105 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2531.262 ; gain = 5.676
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-11241] undeclared symbol 'x_out', assumed default net type 'wire' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:128]
INFO: [Synth 8-11241] undeclared symbol 'P_out', assumed default net type 'wire' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:146]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
WARNING: [Synth 8-3848] Net xhat_flat in module/entity kalman_predict does not have driver. [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:49]
WARNING: [Synth 8-3848] Net Phat_flat in module/entity kalman_predict does not have driver. [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:50]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:54]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
ERROR: [Synth 8-403] loop limit (65536) exceeded [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
ERROR: [Synth 8-6156] failed synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
ERROR: [Synth 8-6156] failed synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
ERROR: [Synth 8-6156] failed synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2708.312 ; gain = 182.727
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 129 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2708.312 ; gain = 182.727
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2708.312 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-11241] undeclared symbol 'x_out', assumed default net type 'wire' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:128]
INFO: [Synth 8-11241] undeclared symbol 'P_out', assumed default net type 'wire' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:146]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
WARNING: [Synth 8-3848] Net xhat_flat in module/entity kalman_predict does not have driver. [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:49]
WARNING: [Synth 8-3848] Net Phat_flat in module/entity kalman_predict does not have driver. [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:50]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:54]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (5#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
ERROR: [Synth 8-11365] for the instance 'mm_shared' of module 'matrix_multiplication' declared at 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17', named port connection 'rowsA' does not exist [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:58]
ERROR: [Synth 8-11365] for the instance 'mm_shared' of module 'matrix_multiplication' declared at 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17', named port connection 'colsA' does not exist [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:59]
ERROR: [Synth 8-11365] for the instance 'mm_shared' of module 'matrix_multiplication' declared at 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17', named port connection 'colsB' does not exist [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:60]
WARNING: [Synth 8-689] width (1152) of port connection 'Ain' does not match port width (41472) of module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:61]
WARNING: [Synth 8-689] width (1152) of port connection 'Bin' does not match port width (41472) of module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:62]
WARNING: [Synth 8-689] width (1152) of port connection 'Cout' does not match port width (41472) of module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:63]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:27]
ERROR: [Synth 8-6156] failed synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
ERROR: [Synth 8-6156] failed synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 8848.695 ; gain = 6140.383
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 132 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 8848.695 ; gain = 6140.383
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-11241] undeclared symbol 'x_out', assumed default net type 'wire' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:128]
INFO: [Synth 8-11241] undeclared symbol 'P_out', assumed default net type 'wire' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:146]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
WARNING: [Synth 8-3848] Net xhat_flat in module/entity kalman_predict does not have driver. [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:49]
WARNING: [Synth 8-3848] Net Phat_flat in module/entity kalman_predict does not have driver. [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:50]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (5#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_sub' (6#1) [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'Ain' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Bin' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Cout' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:77]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized6' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized6' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized7' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (576) of port connection 'Cout' does not match port width (1152) of module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:102]
WARNING: [Synth 8-689] width (576) of port connection 'Ain' does not match port width (1152) of module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:109]
INFO: [Synth 8-6157] synthesizing module 'matrix_subtract' [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:39]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'matrix_subtract' (7#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:134]
INFO: [Synth 8-6155] done synthesizing module 'kalman_update' (8#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman' (9#1) [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'KF_master_stream_v1_0_M00_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:112]
INFO: [Synth 8-6155] done synthesizing module 'KF_master_stream_v1_0_M00_AXIS' (10#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' (11#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF' (12#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 20:12:13 2025
| Host         : Laptop45877481 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 10           | 0        |
| ASSIGN-2  | CRITICAL WARNING | 6            | 0        |
| ASSIGN-5  | WARNING          | 8            | 0        |
| ASSIGN-6  | WARNING          | 4            | 0        |
| ASSIGN-9  | WARNING          | 2            | 0        |
| ASSIGN-10 | WARNING          | 1            | 0        |
| ASSIGN-11 | WARNING          | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'writes_done_in' declared and are not set.
RTL Name 'writes_done_in', Hierarchy 'KF', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v', Line 54.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 3) of add/sub cluster ending with expression '(read_pointer - 36)' could yield maximum size of 6, but only width of 3 is being used.
Hierarchy 'KF_master_stream_v1_0_M00_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v', Line 237.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'fifo_full_flag' declared and are not set.
RTL Name 'fifo_full_flag', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v', Line 70.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_AXIS_TSTRB' are not read. First unread bit index is 0. 
RTL Name 'S_AXIS_TSTRB', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'KF_slave_stream_v1_0_S01_AXIS.v', Line 36.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'Phat_flat' are not set. First unset bit index is 0. 
RTL Name 'Phat_flat', Hierarchy 'kalman', File 'kalman.v', Line 38.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'xhat_flat' are not set. First unset bit index is 0. 
RTL Name 'xhat_flat', Hierarchy 'kalman', File 'kalman.v', Line 37.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mm2_done' declared and are not set.
RTL Name 'mm2_done', Hierarchy 'kalman_predict', File 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mm3_done' declared and are not set.
RTL Name 'mm3_done', Hierarchy 'kalman_predict', File 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v', Line 67.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'start_mm2' declared and are not set.
RTL Name 'start_mm2', Hierarchy 'kalman_predict', File 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v', Line 64.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'start_mm3' declared and are not set.
RTL Name 'start_mm3', Hierarchy 'kalman_predict', File 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v', Line 64.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'P_out' was assigned but not read. 
RTL Name 'P_out', Hierarchy 'kalman_predict', File 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v', Line 146.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'Phat_wire' are not read. First unread bit index is 1. 
RTL Name 'Phat_wire', Hierarchy 'kalman_predict', File 'kalman_predict.v', Line 111.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'x_out' was assigned but not read. 
RTL Name 'x_out', Hierarchy 'kalman_predict', File 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v', Line 128.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'xhat_wire' are not read. First unread bit index is 1. 
RTL Name 'xhat_wire', Hierarchy 'kalman_predict', File 'kalman_predict.v', Line 112.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'Phat_flat' are not set. First unset bit index is 0. 
RTL Name 'Phat_flat', Hierarchy 'kalman_predict', File 'kalman_predict.v', Line 50.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'xhat_flat' are not set. First unset bit index is 0. 
RTL Name 'xhat_flat', Hierarchy 'kalman_predict', File 'kalman_predict.v', Line 49.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 4) of add/sub cluster ending with expression '((row * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 114.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((j * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 117.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((j * 4) + row)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 101
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 114
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 115
WARNING: [Synth 37-118] [ASSIGN-11]Mixed blocking and non-blocking assign on 'k'. 
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 137.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 3 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 4) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 2 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsA) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((k * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 77
INFO: [Synth 37-85] Total of 32 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 160 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'xhat_flat' is not permitted [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:128]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'Phat_flat' is not permitted [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:146]
INFO: [Synth 8-10285] module 'kalman_predict' is ignored due to previous errors [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:222]
INFO: [Synth 8-9084] Verilog file 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (5#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_sub' (6#1) [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'Ain' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Bin' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Cout' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:77]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized6' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized6' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized7' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (576) of port connection 'Cout' does not match port width (1152) of module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:102]
WARNING: [Synth 8-689] width (576) of port connection 'Ain' does not match port width (1152) of module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:109]
INFO: [Synth 8-6157] synthesizing module 'matrix_subtract' [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:39]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'matrix_subtract' (7#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:134]
INFO: [Synth 8-6155] done synthesizing module 'kalman_update' (8#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman' (9#1) [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'KF_master_stream_v1_0_M00_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:112]
INFO: [Synth 8-6155] done synthesizing module 'KF_master_stream_v1_0_M00_AXIS' (10#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' (11#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF' (12#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 20:18:11 2025
| Host         : Laptop45877481 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 10           | 0        |
| ASSIGN-2  | CRITICAL WARNING | 6            | 0        |
| ASSIGN-5  | WARNING          | 2            | 0        |
| ASSIGN-10 | WARNING          | 1            | 0        |
| ASSIGN-11 | WARNING          | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'writes_done_in' declared and are not set.
RTL Name 'writes_done_in', Hierarchy 'KF', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v', Line 54.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 3) of add/sub cluster ending with expression '(read_pointer - 36)' could yield maximum size of 6, but only width of 3 is being used.
Hierarchy 'KF_master_stream_v1_0_M00_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v', Line 237.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'fifo_full_flag' declared and are not set.
RTL Name 'fifo_full_flag', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v', Line 70.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_AXIS_TSTRB' are not read. First unread bit index is 0. 
RTL Name 'S_AXIS_TSTRB', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'KF_slave_stream_v1_0_S01_AXIS.v', Line 36.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((row * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 114.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 4) of add/sub cluster ending with expression '((j * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 117.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((j * 4) + row)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 101
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 114
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 115
WARNING: [Synth 37-118] [ASSIGN-11]Mixed blocking and non-blocking assign on 'k'. 
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 137.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 3 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 6) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 2 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsA) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((k * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 77
INFO: [Synth 37-85] Total of 20 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 146 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (5#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_sub' (6#1) [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'Ain' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Bin' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Cout' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:77]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized6' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized6' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized7' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (576) of port connection 'Cout' does not match port width (1152) of module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:102]
WARNING: [Synth 8-689] width (576) of port connection 'Ain' does not match port width (1152) of module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:109]
INFO: [Synth 8-6157] synthesizing module 'matrix_subtract' [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:39]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'matrix_subtract' (7#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:134]
INFO: [Synth 8-6155] done synthesizing module 'kalman_update' (8#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman' (9#1) [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'KF_master_stream_v1_0_M00_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:112]
INFO: [Synth 8-6155] done synthesizing module 'KF_master_stream_v1_0_M00_AXIS' (10#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' (11#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF' (12#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 20:20:25 2025
| Host         : Laptop45877481 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 10           | 0        |
| ASSIGN-2  | CRITICAL WARNING | 6            | 0        |
| ASSIGN-5  | WARNING          | 2            | 0        |
| ASSIGN-10 | WARNING          | 1            | 0        |
| ASSIGN-11 | WARNING          | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'writes_done_in' declared and are not set.
RTL Name 'writes_done_in', Hierarchy 'KF', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v', Line 54.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 3 6) of add/sub cluster ending with expression '(read_pointer - 36)' could yield maximum size of 6, but only width of 3 is being used.
Hierarchy 'KF_master_stream_v1_0_M00_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v', Line 237.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'fifo_full_flag' declared and are not set.
RTL Name 'fifo_full_flag', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v', Line 70.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_AXIS_TSTRB' are not read. First unread bit index is 0. 
RTL Name 'S_AXIS_TSTRB', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'KF_slave_stream_v1_0_S01_AXIS.v', Line 36.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 4) of add/sub cluster ending with expression '((row * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 114.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((j * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 117.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((j * 4) + row)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 101
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 114
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 115
WARNING: [Synth 37-118] [ASSIGN-11]Mixed blocking and non-blocking assign on 'k'. 
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 137.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 3 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 2 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsA) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((k * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 77
INFO: [Synth 37-85] Total of 20 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 146 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_predict.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_inverse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (5#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_sub' (6#1) [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'Ain' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Bin' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:76]
WARNING: [Synth 8-689] width (128) of port connection 'Cout' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:77]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized6' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized6' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized7' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (576) of port connection 'Cout' does not match port width (1152) of module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:102]
WARNING: [Synth 8-689] width (576) of port connection 'Ain' does not match port width (1152) of module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:109]
INFO: [Synth 8-6157] synthesizing module 'matrix_subtract' [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:39]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'matrix_subtract' (7#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:134]
INFO: [Synth 8-6155] done synthesizing module 'kalman_update' (8#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman' (9#1) [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'KF_master_stream_v1_0_M00_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:112]
INFO: [Synth 8-6155] done synthesizing module 'KF_master_stream_v1_0_M00_AXIS' (10#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' (11#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF' (12#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 20:22:28 2025
| Host         : Laptop45877481 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 10           | 0        |
| ASSIGN-2  | CRITICAL WARNING | 6            | 0        |
| ASSIGN-5  | WARNING          | 1            | 0        |
| ASSIGN-10 | WARNING          | 1            | 0        |
| ASSIGN-11 | WARNING          | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 3) of add/sub cluster ending with expression '(read_pointer - 36)' could yield maximum size of 6, but only width of 3 is being used.
Hierarchy 'KF_master_stream_v1_0_M00_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v', Line 237.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'fifo_full_flag' declared and are not set.
RTL Name 'fifo_full_flag', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v', Line 70.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_AXIS_TSTRB' are not read. First unread bit index is 0. 
RTL Name 'S_AXIS_TSTRB', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'KF_slave_stream_v1_0_S01_AXIS.v', Line 36.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((row * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 114.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((j * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 117.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((j * 4) + row)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 101
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 114
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 115
WARNING: [Synth 37-118] [ASSIGN-11]Mixed blocking and non-blocking assign on 'k'. 
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 137.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 3 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 2 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsA) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((k * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 77
INFO: [Synth 37-85] Total of 19 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 145 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 54 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
ERROR: [Synth 8-9143] ansi port H_flat cannot be redeclared in the header [C:/Users/mulla/Documents/thesis/verilog/gain.v:35]
INFO: [Synth 8-10285] module 'kalman_gain' is ignored due to previous errors [C:/Users/mulla/Documents/thesis/verilog/gain.v:234]
INFO: [Synth 8-9084] Verilog file 'C:/Users/mulla/Documents/thesis/verilog/gain.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'C:/Users/mulla/Documents/thesis/verilog/gain.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 5 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8848.695 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
synth_design -top KF -part xc7z007sclg400-1 -lint 
Command: synth_design -top KF -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
INFO: [Synth 8-6157] synthesizing module 'KF' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 8'b00000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:77]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (1#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (2#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:158]
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:186]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (3#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
	Parameter MAX_ELEMS bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (3#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:67]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:115]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (4#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (5#1) [C:/Users/mulla/Documents/thesis/verilog/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b100 
	Parameter colsA bound to: 3'b110 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (5#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (384) of port connection 'Ain' does not match port width (768) of module 'matrix_multiplication__parameterized5' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:69]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_sub' (6#1) [C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'Ain' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:78]
WARNING: [Synth 8-689] width (128) of port connection 'Bin' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:78]
WARNING: [Synth 8-689] width (128) of port connection 'Cout' does not match port width (192) of module 'vector_add_sub' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:79]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized6' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized6' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
	Parameter rowsA bound to: 3'b110 
	Parameter colsA bound to: 3'b100 
	Parameter colsB bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized7' (6#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (384) of port connection 'Bin' does not match port width (768) of module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:103]
WARNING: [Synth 8-689] width (576) of port connection 'Cout' does not match port width (1152) of module 'matrix_multiplication__parameterized7' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:104]
WARNING: [Synth 8-689] width (576) of port connection 'Ain' does not match port width (1152) of module 'matrix_multiplication__parameterized0' [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:111]
INFO: [Synth 8-6157] synthesizing module 'matrix_subtract' [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
	Parameter MAX_ELEMS bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:39]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'matrix_subtract' (7#1) [C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:136]
INFO: [Synth 8-6155] done synthesizing module 'kalman_update' (8#1) [C:/Users/mulla/Documents/thesis/verilog/kalman_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman' (9#1) [C:/Users/mulla/Documents/thesis/verilog/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'KF_master_stream_v1_0_M00_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:112]
INFO: [Synth 8-6155] done synthesizing module 'KF_master_stream_v1_0_M00_AXIS' (10#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' (11#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF' (12#1) [C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 20:34:17 2025
| Host         : Laptop45877481 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 10           | 0        |
| ASSIGN-2  | CRITICAL WARNING | 6            | 0        |
| ASSIGN-5  | WARNING          | 1            | 0        |
| ASSIGN-10 | WARNING          | 1            | 0        |
| ASSIGN-11 | WARNING          | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 3) of add/sub cluster ending with expression '(read_pointer - 36)' could yield maximum size of 6, but only width of 3 is being used.
Hierarchy 'KF_master_stream_v1_0_M00_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_master_stream_v1_0_M00_AXIS.v', Line 237.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'fifo_full_flag' declared and are not set.
RTL Name 'fifo_full_flag', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/hdl/KF_slave_stream_v1_0_S01_AXIS.v', Line 70.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'S_AXIS_TSTRB' are not read. First unread bit index is 0. 
RTL Name 'S_AXIS_TSTRB', Hierarchy 'KF_slave_stream_v1_0_S01_AXIS', File 'KF_slave_stream_v1_0_S01_AXIS.v', Line 36.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 4) of add/sub cluster ending with expression '((row * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 114.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((j * 4) + k)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 117.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((j * 4) + row)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 101
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 114
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((row * 4) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_inverse', File C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v, Line 115
WARNING: [Synth 37-118] [ASSIGN-11]Mixed blocking and non-blocking assign on 'k'. 
Hierarchy 'matrix_inverse', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v', Line 137.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 3 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 6 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 6 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 32) of add/sub cluster ending with expression '((i * colsA) + k)' could yield maximum size of 33, but only width of 5 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 4 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 32 32) of add/sub cluster ending with expression '((k * colsB) + j)' could yield maximum size of 33, but only width of 2 is being used.
Hierarchy 'matrix_multiplication', File 'C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v', Line 72.
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsA) + k)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((k * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 72
CRITICAL WARNING: [Synth 37-81] [ASSIGN-2]Operator '+' in expression '((i * colsB) + j)' has mixed signed and unsigned types on its operands, the result will be unsigned.
Hierarchy 'matrix_multiplication', File C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v, Line 77
INFO: [Synth 37-85] Total of 19 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 147 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8848.695 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 55 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
ipx::update_checksums [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
set_property core_revision 56 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\gain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_slave_stream_v1_0_S01_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\hdl\KF_master_stream_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 21:07:00 2025...
