0.7
2020.2
Nov 18 2020
09:20:35
/work/shared/users/phd/yd383/check_vitis/ubmark_hbm_vivado/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_hbm_0_0/hdl/rtl/defines.vh,1685139154,verilog,,,,,,,,,,,,
/work/shared/users/phd/yd383/check_vitis/ubmark_hbm_vivado/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e09e/hdl/hbm_v1_0_vl_rfs.sv,1685139154,systemVerilog,,,/work/shared/users/phd/yd383/check_vitis/ubmark_hbm_vivado/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_hbm_0_0/hdl/rtl/defines.vh,hbm_apb_arbiter;hbm_apb_mst;hbm_data_fetch;hbm_temp_rd;hbm_top,,axi_vip_v1_1_8;hbm_v1_0_9;uvm;xilinx_vip,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_hbm_0_0/hdl/rtl;../../../../project_2.gen/sources_1/bd/design_1/ipshared/d0f7;../../../../project_2.gen/sources_1/bd/design_1/ipshared/e09e/verif/model;../../../../project_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/opt/xilinx/Xilinx_Vivado_vitis_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
