

================================================================
== Vitis HLS Report for 'axi4_conv2D'
================================================================
* Date:           Thu Sep 28 15:25:31 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      310|      310|  3.100 us|  3.100 us|  311|  311|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106  |axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2  |      302|      302|  3.020 us|  3.020 us|  302|  302|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    710|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|    2638|   3615|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    138|    -|
|Register         |        -|    -|     871|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3509|   4463|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106  |axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2  |        0|   0|  1644|  1789|    0|
    |control_s_axi_U                                                  |control_s_axi                                         |        0|   0|   240|   424|    0|
    |gmem_m_axi_U                                                     |gmem_m_axi                                            |        0|   0|   754|  1402|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |        0|   0|  2638|  3615|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln186_11_fu_173_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln186_13_fu_179_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln186_15_fu_185_p2  |         +|   0|  0|  71|          64|           4|
    |add_ln186_18_fu_191_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln186_19_fu_197_p2  |         +|   0|  0|  71|          64|           4|
    |add_ln186_1_fu_143_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln186_3_fu_149_p2   |         +|   0|  0|  71|          64|           2|
    |add_ln186_5_fu_155_p2   |         +|   0|  0|  71|          64|           2|
    |add_ln186_7_fu_161_p2   |         +|   0|  0|  71|          64|           3|
    |add_ln186_9_fu_167_p2   |         +|   0|  0|  71|          64|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 710|         640|          28|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|         10|    1|         10|
    |gmem_ARVALID   |   9|          2|    1|          2|
    |gmem_AWADDR    |  13|          3|   64|        192|
    |gmem_AWLEN     |  13|          3|   32|         96|
    |gmem_AWVALID   |  13|          3|    1|          3|
    |gmem_BREADY    |  13|          3|    1|          3|
    |gmem_RREADY    |   9|          2|    1|          2|
    |gmem_WVALID    |   9|          2|    1|          2|
    |gmem_blk_n_AW  |   9|          2|    1|          2|
    |gmem_blk_n_B   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 138|         32|  104|        314|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln186_11_reg_269                                                          |  64|   0|   64|          0|
    |add_ln186_13_reg_274                                                          |  64|   0|   64|          0|
    |add_ln186_15_reg_279                                                          |  64|   0|   64|          0|
    |add_ln186_18_reg_284                                                          |  64|   0|   64|          0|
    |add_ln186_19_reg_289                                                          |  64|   0|   64|          0|
    |add_ln186_1_reg_244                                                           |  64|   0|   64|          0|
    |add_ln186_3_reg_249                                                           |  64|   0|   64|          0|
    |add_ln186_5_reg_254                                                           |  64|   0|   64|          0|
    |add_ln186_7_reg_259                                                           |  64|   0|   64|          0|
    |add_ln186_9_reg_264                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                     |   9|   0|    9|          0|
    |empty_reg_234                                                                 |  21|   0|   21|          0|
    |grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |image_in_read_reg_222                                                         |  64|   0|   64|          0|
    |image_out_read_reg_216                                                        |  64|   0|   64|          0|
    |trunc_ln840_reg_239                                                           |   8|   0|    8|          0|
    |weights_read_reg_203                                                          |  64|   0|   64|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 871|   0|  871|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|bias                   |   in|   32|     ap_none|          bias|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

