// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#include <linux/clk.h>
#include <linux/component.h>
#include <linux/of_device.h>
#include <linux/of_irq.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>

#ifndef DRM_CMDQ_DISABLE
#include <linux/soc/mediatek/mtk-cmdq-ext.h>
#else
#include "mtk-cmdq-ext.h"
#endif

#include "mtk_drm_crtc.h"
#include "mtk_drm_ddp_comp.h"
#include "mtk_drm_drv.h"
#include "mtk_disp_ccorr.h"
#include "mtk_disp_color.h"
#include "mtk_log.h"
#include "mtk_dump.h"
#include "mtk_drm_helper.h"
#include "platform/mtk_drm_platform.h"
#include "mtk_disp_pq_helper.h"
#if IS_ENABLED(CONFIG_DRM_MEDIATEK_AUTO) && IS_ENABLED(CONFIG_DRM_MTK_R2Y)
#include "mtk_disp_gamma.h"
#include "mtk_disp_aal.h"
#include "mtk_disp_dither.h"
#include "mtk_disp_c3d.h"
#endif

#ifdef CONFIG_LEDS_MTK_MODULE
#define CONFIG_LEDS_BRIGHTNESS_CHANGED
#include <linux/leds-mtk.h>
#else
#define mtk_leds_brightness_set(x, y, m, n) do { } while (0)
#endif

#define DISP_REG_CCORR_EN		(0x000)
#define DISP_REG_CCORR_INTEN		(0x008)
#define DISP_REG_CCORR_INTSTA		(0x00C)
#define DISP_REG_CCORR_CFG		(0x020)
#define DISP_REG_CCORR_SIZE		(0x030)
#define DISP_REG_CCORR_SHADOW		(0x0A0)
#define DISP_REG_CCORR_COLOR_OFFSET_0	(0x100)
#define DISP_REG_CCORR_COLOR_OFFSET_1	(0x104)
#define DISP_REG_CCORR_COLOR_OFFSET_2	(0x108)

#define CCORR_13BIT_MASK	(0x1FFF)
#define CCORR_COLOR_OFFSET_MASK	(0x3FFFFFF)

#define CCORR_CFG_RELAY_MODE REG_FLD_MSB_LSB(0, 0)
#define CCORR_CFG_ENGINE_EN  REG_FLD_MSB_LSB(1, 1)
#define CCORR_CFG_GAMMA_OFF  REG_FLD_MSB_LSB(2, 2)

#define CCORR_INVERSE_GAMMA   (0)
#define CCORR_BYPASS_GAMMA     (1)

#define CCORR_RELAY_MODE BIT(0)

#define CCORR_REG(idx) (idx * 4 + 0x80)
#define CCORR_CLIP(val, min, max) ((val >= max) ? \
	max : ((val <= min) ? min : val))

static struct drm_device *g_drm_dev;
#if IS_ENABLED(CONFIG_DRM_MEDIATEK_AUTO) && IS_ENABLED(CONFIG_DRM_MTK_R2Y)
static struct mtk_ddp_comp *default_comp;
static struct mtk_ddp_comp *default_comp1;
struct mtk_drm_crtc *global_r2y_mtk_crtc[2] = {NULL, NULL};
#endif

static int disp_ccorr_write_coef_reg(struct mtk_ddp_comp *comp,
	struct cmdq_pkt *handle, int lock);

static void disp_ccorr_bypass(struct mtk_ddp_comp *comp, int bypass,
	int caller, struct cmdq_pkt *handle);

inline struct mtk_disp_ccorr *comp_to_ccorr(struct mtk_ddp_comp *comp)
{
	return container_of(comp, struct mtk_disp_ccorr, ddp_comp);
}

static void disp_ccorr_multiply_3x3(struct mtk_ddp_comp *comp,
		unsigned int ccorrCoef[3][3], int color_matrix[3][3],
		unsigned int resultCoef[3][3])
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int temp_Result;
	int signedCcorrCoef[3][3];
	int i, j, k;

	for (i = 0; i < 3; i += 1) {
		DDPINFO("inputCcorrCoef[%d][0-2] = {%d, %d, %d}\n", i,
			ccorrCoef[i][0], ccorrCoef[i][1], ccorrCoef[i][2]);
	}

	for (i = 0; i < 3; i += 1) {
		DDPINFO("inputcolor_matrix[%d][0-2] = {%d, %d, %d}\n", i,
			color_matrix[i][0], color_matrix[i][1], color_matrix[i][2]);
	}

	/* convert unsigned 12 bit ccorr coefficient to signed 12 bit format */
	for (i = 0; i < 3; i += 1) {
		for (j = 0; j < 3; j += 1) {
			if (ccorrCoef[i][j] > primary_data->ccorr_max_positive)
				signedCcorrCoef[i][j] =
					(int)ccorrCoef[i][j] - (primary_data->ccorr_offset_base<<2);
			else
				signedCcorrCoef[i][j] = (int)ccorrCoef[i][j];
		}
	}

	for (i = 0; i < 3; i += 1) {
		DDPINFO("signedCcorrCoef[%d][0-2] = {%d, %d, %d}\n", i,
			signedCcorrCoef[i][0], signedCcorrCoef[i][1], signedCcorrCoef[i][2]);
	}

	for (i = 0; i < 3; i++) {
		for (j = 0; j < 3; j++) {
			temp_Result = 0;
			for (int k = 0; k < 3; k++)
				temp_Result += signedCcorrCoef[i][k] * color_matrix[k][j];

			temp_Result = (int)(temp_Result / primary_data->ccorr_offset_base);
			resultCoef[i][j] = CCORR_CLIP(temp_Result, primary_data->ccorr_max_negative,
				primary_data->ccorr_max_positive) & primary_data->ccorr_fullbit_mask;
		}
	}

	for (i = 0; i < 3; i += 1) {
		DDPINFO("resultCoef[%d][0-2] = {0x%x, 0x%x, 0x%x}\n", i,
			resultCoef[i][0], resultCoef[i][1], resultCoef[i][2]);
	}
}

static int disp_ccorr_write_coef_reg(struct mtk_ddp_comp *comp,
	struct cmdq_pkt *handle, int lock)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	struct DRM_DISP_CCORR_COEF_T *ccorr, *multiply_matrix;
	int ret = 0;
	unsigned int temp_matrix[3][3];
	unsigned int cfg_val = 0, cfg_mask = 0;
	int i, j;
	struct mtk_drm_crtc *mtk_crtc = comp->mtk_crtc;
	struct drm_crtc *crtc = &mtk_crtc->base;
	struct mtk_drm_private *priv = crtc->dev->dev_private;

#if IS_ENABLED(CONFIG_DRM_MEDIATEK_AUTO) && IS_ENABLED(CONFIG_DRM_MTK_R2Y)
	if (global_r2y_mtk_crtc[0] == comp->mtk_crtc || global_r2y_mtk_crtc[1] == comp->mtk_crtc) {
		DDPINFO("%s:, ccorr r2y is enable, not allow to set ccorr coef\n", __func__);
		return ret;
	}
#endif
	if (lock)
		mutex_lock(&primary_data->data_lock);

	DDPINFO("%s: %s, is_linear:%d, nonlinear:%d\n", __func__, mtk_dump_comp_str(comp),
		ccorr_data->is_linear, primary_data->disp_ccorr_without_gamma);
	/* to avoid different show of dual pipe, pipe1 use pipe0's config data */
	ccorr = primary_data->disp_ccorr_coef;
	if (ccorr == NULL) {
		DDPINFO("%s: %s is not initialized\n", __func__, mtk_dump_comp_str(comp));
		ret = -EFAULT;
		goto ccorr_write_coef_unlock;
	}

	multiply_matrix = &primary_data->multiply_matrix_coef;
	disp_ccorr_multiply_3x3(comp, ccorr->coef, primary_data->ccorr_color_matrix,
		temp_matrix);
	disp_ccorr_multiply_3x3(comp, temp_matrix, primary_data->rgb_matrix,
		multiply_matrix->coef);
	ccorr = multiply_matrix;

	ccorr->offset[0] = primary_data->disp_ccorr_coef->offset[0];
	ccorr->offset[1] = primary_data->disp_ccorr_coef->offset[1];
	ccorr->offset[2] = primary_data->disp_ccorr_coef->offset[2];

	// For 6885 need to left shift one bit
	if (priv->data->mmsys_id != MMSYS_MT6768 &&
		priv->data->mmsys_id != MMSYS_MT6765 &&
		priv->data->mmsys_id != MMSYS_MT6761) {
		DDPINFO("%s: shifting ccorr for bit:%d\n",
			__func__,  primary_data->disp_ccorr_caps.ccorr_bit);
		if (primary_data->disp_ccorr_caps.ccorr_bit == 12) {
			for (i = 0; i < 3; i++)
				for (j = 0; j < 3; j++)
					ccorr->coef[i][j] = ccorr->coef[i][j]<<1;
		}
	}

	if (handle) {
		SET_VAL_MASK(cfg_val, cfg_mask, 1, CCORR_CFG_ENGINE_EN);
		SET_VAL_MASK(cfg_val, cfg_mask, primary_data->disp_ccorr_without_gamma, CCORR_CFG_GAMMA_OFF);

		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(0),
			((ccorr->coef[0][0] & CCORR_13BIT_MASK) << 16) |
			(ccorr->coef[0][1] & CCORR_13BIT_MASK), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(1),
			((ccorr->coef[0][2] & CCORR_13BIT_MASK) << 16) |
			(ccorr->coef[1][0] & CCORR_13BIT_MASK), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(2),
			((ccorr->coef[1][1] & CCORR_13BIT_MASK) << 16) |
			(ccorr->coef[1][2] & CCORR_13BIT_MASK), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(3),
			((ccorr->coef[2][0] & CCORR_13BIT_MASK) << 16) |
			(ccorr->coef[2][1] & CCORR_13BIT_MASK), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(4),
			((ccorr->coef[2][2] & CCORR_13BIT_MASK) << 16), ~0);
		/* Ccorr Offset */
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_COLOR_OFFSET_0,
			(ccorr->offset[0] & CCORR_COLOR_OFFSET_MASK) |
			(0x1 << 31), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_COLOR_OFFSET_1,
			(ccorr->offset[1] & CCORR_COLOR_OFFSET_MASK), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_COLOR_OFFSET_2,
			(ccorr->offset[2] & CCORR_COLOR_OFFSET_MASK), ~0);
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_CFG, cfg_val, cfg_mask);
	}

	DDPINFO("%s: finish\n", __func__);
ccorr_write_coef_unlock:
	if (lock)
		mutex_unlock(&primary_data->data_lock);

	return ret;
}

static void disp_ccorr_on_start_of_frame(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;

	if (ccorr_data->path_order != 0)
		return;
	if (atomic_read(&primary_data->ccorr_irq_en) == 1 ||
			primary_data->sbd_on) {
		atomic_set(&primary_data->ccorr_get_irq, 1);
		wake_up_interruptible(&primary_data->ccorr_get_irq_wq);
	}
}

static int disp_ccorr_wait_irq(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret = 0;

	if (atomic_read(&primary_data->ccorr_get_irq) == 0) {
		DDPDBG("%s: wait_event_interruptible ++ ", __func__);
		ret = wait_event_interruptible(primary_data->ccorr_get_irq_wq,
			atomic_read(&primary_data->ccorr_get_irq) == 1);
		DDPDBG("%s: wait_event_interruptible -- ", __func__);
		DDPINFO("%s: get_irq = 1, waken up", __func__);
		DDPINFO("%s: get_irq = 1, ret = %d", __func__, ret);
	} else {
		/* If primary_data->ccorr_get_irq is already set, */
		/* means PQService was delayed */
		DDPINFO("%s: get_irq = 0", __func__);
	}

	atomic_set(&primary_data->ccorr_get_irq, 0);

	return ret;
}

static int disp_ccorr_set_coef(
	const struct DRM_DISP_CCORR_COEF_T *user_color_corr,
	struct mtk_ddp_comp *comp, struct cmdq_pkt *handle)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret = 0;
	struct DRM_DISP_CCORR_COEF_T *ccorr;

	if (primary_data->disp_ccorr_coef == NULL) {
		ccorr = kmalloc(sizeof(struct DRM_DISP_CCORR_COEF_T), GFP_KERNEL);
		if (ccorr == NULL) {
			DDPPR_ERR("%s: no memory\n", __func__);
			return -EFAULT;
		}
		primary_data->disp_ccorr_coef = ccorr;
	}

	if (user_color_corr == NULL)
		ret = -EFAULT;
	else {
		mutex_lock(&primary_data->data_lock);
		memcpy(primary_data->disp_ccorr_coef, user_color_corr,
			sizeof(struct DRM_DISP_CCORR_COEF_T));

		DDPINFO("%s: Set module(%s) coef\n", __func__, mtk_dump_comp_str(comp));

		ret = disp_ccorr_write_coef_reg(comp, handle, 0);
		mutex_unlock(&primary_data->data_lock);
		//mtk_crtc_check_trigger(comp->mtk_crtc, false, false);
	}

	return ret;
}

static int disp_ccorr_set_interrupt(struct mtk_ddp_comp *comp, void *data)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int enabled = *((int *)data);
	int ret = 0;

	if (enabled) {
		if (ccorr_data->path_order == 0)
			atomic_set(&primary_data->ccorr_irq_en, 1);
		DDPINFO("%s: Interrupt enabled\n", __func__);
	} else {
		/* Disable output frame end interrupt */
		if (ccorr_data->path_order == 0)
			atomic_set(&primary_data->ccorr_irq_en, 0);
		DDPINFO("%s: Interrupt disabled\n", __func__);
	}
	return ret;
}

/*
 * ret
 *     0 success
 *     1 skip for special case(disp_ccorr_number = 1)
 *     2 skip for linear setting
 *     -EFAULT error
 */
int disp_ccorr_set_color_matrix(struct mtk_ddp_comp *comp, struct cmdq_pkt *handle,
	int32_t matrix[16], int32_t hint, bool fte_flag, bool linear)
{
	int i, j;
	int ccorr_without_gamma = 0;
	bool need_refresh = false;
	bool identity_matrix = true;
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	struct DRM_DISP_CCORR_COEF_T *ccorr;
	#ifdef OPLUS_FEATURE_DISPLAY
	struct mtk_drm_crtc *mtk_crtc = comp->mtk_crtc;
	#endif /* OPLUS_FEATURE_DISPLAY */

	if (handle == NULL) {
		DDPPR_ERR("%s: cmdq can not be NULL\n", __func__);
		return -EFAULT;
	}

	if (ccorr_data->is_linear != linear) {
		DDPMSG("%s: hwc_linear = %d, comp_linear =%d, comp:%s\n", __func__,
			linear, ccorr_data->is_linear, mtk_dump_comp_str(comp));
		return 2;
	}

	if (primary_data->disp_ccorr_coef == NULL) {
		ccorr = kmalloc(sizeof(struct DRM_DISP_CCORR_COEF_T), GFP_KERNEL);
		if (ccorr == NULL) {
			DDPPR_ERR("%s: no memory\n", __func__);
			return -EFAULT;
		}
		primary_data->disp_ccorr_coef = ccorr;

		for (i = 0; i < 3; i++) {
			for (j = 0; j < 3; j++) {
				primary_data->disp_ccorr_coef->coef[i][j] = 0;
				if (i == j)
					primary_data->disp_ccorr_coef->coef[i][j] =
						primary_data->ccorr_offset_base;
			}
		}
	}

	mutex_lock(&primary_data->data_lock);

	for (i = 0; i < 3; i++) {
		for (j = 0; j < 3; j++) {
			/* Copy Color Matrix */
			primary_data->ccorr_color_matrix[i][j] = matrix[j*4 + i];

			/* early jump out */
			if (ccorr_without_gamma == 1)
				continue;

			if (i == j && primary_data->ccorr_color_matrix[i][j] !=
					primary_data->ccorr_offset_base) {
				ccorr_without_gamma = 1;
				identity_matrix = false;
			} else if (i != j && primary_data->ccorr_color_matrix[i][j] != 0) {
				ccorr_without_gamma = 1;
				identity_matrix = false;
			}
		}
	}

	DDPINFO("%s, ccorr linear:%d\n", __func__, linear);
	if (linear)
		ccorr_without_gamma = 0;
	else
		ccorr_without_gamma = 1;

	#ifdef OPLUS_FEATURE_DISPLAY
	if(mtk_crtc->panel_ext->params->oplus_panel_ccorr_gamma)
		ccorr_without_gamma = 0;
	#endif /* OPLUS_FEATURE_DISPLAY */

	// hint: 0: identity matrix; 1: arbitraty matrix
	// fte_flag: true: gpu overlay && hwc not identity matrix
	// arbitraty matrix maybe identity matrix or color transform matrix;
	// only when set identity matrix and not gpu overlay, open display color
	DDPINFO("hint: %d, identity: %d, fte_flag: %d, %s bypass color:%d\n",
		hint, identity_matrix, fte_flag, mtk_dump_comp_str(comp), ccorr_data->bypass_color);
	if (((hint == 0) || ((hint == 1) && identity_matrix)) && (!fte_flag)) {
		if (ccorr_data->bypass_color == true) {
			disp_color_bypass(ccorr_data->color_comp, 0, PQ_FEATURE_KRN_SET_COLOR_MATRIX, handle);
			ccorr_data->bypass_color = false;
		}
	} else {
		if ((ccorr_data->bypass_color == false) &&
				(primary_data->disp_ccorr_number == 1) &&
				(ccorr_data->is_linear != 1)) {
			disp_color_bypass(ccorr_data->color_comp, 1, PQ_FEATURE_KRN_SET_COLOR_MATRIX, handle);
			ccorr_data->bypass_color = true;
		}
	}

	primary_data->disp_ccorr_coef->offset[0] =
		(matrix[12] << 1) << primary_data->ccorr_offset_mask;
	primary_data->disp_ccorr_coef->offset[1] =
		(matrix[13] << 1) << primary_data->ccorr_offset_mask;
	primary_data->disp_ccorr_coef->offset[2] =
		(matrix[14] << 1) << primary_data->ccorr_offset_mask;

	for (i = 0; i < 3; i += 1) {
		DDPDBG("ccorr_color_matrix[%d][0-2] = {%d, %d, %d}\n",
				i,
				primary_data->ccorr_color_matrix[i][0],
				primary_data->ccorr_color_matrix[i][1],
				primary_data->ccorr_color_matrix[i][2]);
	}

	DDPDBG("ccorr_color_matrix offset {%d, %d, %d}, hint: %d\n",
		primary_data->disp_ccorr_coef->offset[0],
		primary_data->disp_ccorr_coef->offset[1],
		primary_data->disp_ccorr_coef->offset[2], hint);

	primary_data->disp_ccorr_without_gamma = ccorr_without_gamma;

	disp_ccorr_write_coef_reg(comp, handle, 0);
	if ((comp->mtk_crtc != NULL) && (comp->mtk_crtc->is_dual_pipe))
		disp_ccorr_write_coef_reg(ccorr_data->companion, handle, 0);

	for (i = 0; i < 3; i++) {
		for (j = 0; j < 3; j++) {
			if (primary_data->ccorr_prev_matrix[i][j]
				!= primary_data->ccorr_color_matrix[i][j]) {
				/* refresh when matrix changed */
				need_refresh = true;
			}
			/* Copy Color Matrix */
			primary_data->ccorr_prev_matrix[i][j] =
				primary_data->ccorr_color_matrix[i][j];
		}
	}

	for (i = 0; i < 3; i += 1) {
		DDPINFO("primary_data->ccorr_color_matrix[%d][0-2] = {%d, %d, %d}\n",
				i,
				primary_data->ccorr_color_matrix[i][0],
				primary_data->ccorr_color_matrix[i][1],
				primary_data->ccorr_color_matrix[i][2]);
	}

	DDPINFO("primary_data->disp_ccorr_without_gamma: [%d], need_refresh: [%d]\n",
		primary_data->disp_ccorr_without_gamma, need_refresh);

	mutex_unlock(&primary_data->data_lock);

	if (primary_data->ccorr_hw_valid == 0) {
		disp_ccorr_bypass(comp, 0, PQ_FEATURE_DEFAULT, handle);
		primary_data->ccorr_hw_valid = 1;
	}

	if (need_refresh == true && comp->mtk_crtc != NULL)
		mtk_crtc_check_trigger(comp->mtk_crtc, true, false);

	return 0;
}

#ifdef CONFIG_LEDS_BRIGHTNESS_CHANGED
static int disp_ccorr_copy_backlight_to_user(struct mtk_ddp_comp *comp, int *backlight)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret = 0;

	/* We assume only one thread will call this function */
	mutex_lock(&primary_data->bl_lock);
	primary_data->pq_backlight_db = primary_data->pq_backlight;

	if (primary_data->old_pq_backlight != primary_data->pq_backlight)
		primary_data->old_pq_backlight = primary_data->pq_backlight;

	mutex_unlock(&primary_data->bl_lock);

	memcpy(backlight, &primary_data->pq_backlight_db, sizeof(int));

	DDPINFO("%s: %d\n", __func__, ret);

	return ret;
}

void disp_ccorr_notify_backlight_changed(struct mtk_ddp_comp *comp, int bl_1024)
{
	struct mtk_drm_crtc *mtk_crtc = comp->mtk_crtc;
	struct pq_common_data *pq_data = mtk_crtc->pq_data;
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;

	mutex_lock(&primary_data->bl_lock);
	primary_data->old_pq_backlight = primary_data->pq_backlight;
	primary_data->pq_backlight = bl_1024;
	mutex_unlock(&primary_data->bl_lock);

	if (atomic_read(&primary_data->ccorr_is_init_valid) != 1)
		return;

	DDPINFO("%s: %d\n", __func__, bl_1024);

	if (pq_data->new_persist_property[DISP_PQ_CCORR_SILKY_BRIGHTNESS]) {
		if (primary_data->relay_state != 0) {
			mtk_crtc_check_trigger(mtk_crtc, true, true);
			DDPINFO("%s: trigger refresh when backlight changed", __func__);
		}
	} else {
		if (primary_data->old_pq_backlight == 0 || bl_1024 == 0) {

			mtk_crtc_check_trigger(mtk_crtc, true, true);
			DDPINFO("%s: trigger refresh when backlight ON/Off", __func__);
		}
	}
}
EXPORT_SYMBOL(disp_ccorr_notify_backlight_changed);

int led_brightness_changed_event_to_pq(struct notifier_block *nb, unsigned long event,
	void *v)
{
	int trans_level;
	struct led_conf_info *led_conf;
	struct drm_crtc *crtc = NULL;
	struct mtk_drm_crtc *mtk_crtc = NULL;
	struct mtk_ddp_comp *comp = NULL;

	led_conf = (struct led_conf_info *)v;
	if (!led_conf) {
		DDPPR_ERR("%s: led_conf is NULL!\n", __func__);
		return -1;
	}
	crtc = disp_pq_get_crtc_from_connector(led_conf->connector_id, g_drm_dev);
	if (crtc == NULL) {
		led_conf->aal_enable = 0;
		DDPPR_ERR("%s: failed to get crtc!\n", __func__);
		return -1;
	}
	mtk_crtc = to_mtk_crtc(crtc);
	if (!(mtk_crtc->crtc_caps.crtc_ability & ABILITY_PQ) ||
			atomic_read(&mtk_crtc->pq_data->pipe_info_filled) != 1) {
		DDPINFO("%s, bl %d no need pq, connector_id:%d, crtc_id:%d\n", __func__,
				led_conf->cdev.brightness, led_conf->connector_id, drm_crtc_index(crtc));
		led_conf->aal_enable = 0;
		return 0;
	}
	comp = mtk_ddp_comp_sel_in_cur_crtc_path(mtk_crtc, MTK_DISP_CCORR, 0);
	if (!comp) {
		led_conf->aal_enable = 0;
		DDPPR_ERR("%s, comp is null!\n", __func__);
		return -1;
	}

	switch (event) {
	case LED_BRIGHTNESS_CHANGED:
		trans_level = led_conf->cdev.brightness;

		if (led_conf->led_type == LED_TYPE_ATOMIC)
			break;

		disp_ccorr_notify_backlight_changed(comp, trans_level);
		DDPINFO("%s: brightness changed: %d(%d)\n",
			__func__, trans_level, led_conf->cdev.brightness);
		break;
	case LED_STATUS_SHUTDOWN:
		if (led_conf->led_type == LED_TYPE_ATOMIC)
			break;

		disp_ccorr_notify_backlight_changed(comp, 0);
		break;
	case LED_TYPE_CHANGED:
		DDPINFO("[leds -> ccorr] led type changed: %d", led_conf->led_type);
		break;
	default:
		break;
	}

	return NOTIFY_DONE;
}

static struct notifier_block leds_init_notifier = {
	.notifier_call = led_brightness_changed_event_to_pq,
};
#endif

int disp_ccorr_eventctl(struct mtk_ddp_comp *comp, void *data)
{
	int ret = 0;
	/* TODO: dual pipe */
	int *enabled = data;

	if (enabled)
		mtk_crtc_check_trigger(comp->mtk_crtc, true, true);

	if (enabled == NULL) {
		DDPPR_ERR("%s, null pointer!\n", __func__);
		return -1;
	}
	//mtk_crtc_user_cmd(crtc, comp, EVENTCTL, data);
	DDPINFO("ccorr_eventctl, enabled = %d\n", *enabled);
	disp_ccorr_set_interrupt(comp, enabled);

	return ret;
}

int disp_ccorr_set_RGB_gain(struct mtk_ddp_comp *comp,
	struct cmdq_pkt *handle,
	int r, int g, int b)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret;

	if (ccorr_data->is_linear != 1) {
		DDPMSG("%s: not linear, return\n", __func__);
		return 0;
	}

	mutex_lock(&primary_data->data_lock);
	primary_data->rgb_matrix[0][0] = r;
	primary_data->rgb_matrix[1][1] = g;
	primary_data->rgb_matrix[2][2] = b;

	DDPINFO("%s: r[%d], g[%d], b[%d]", __func__, r, g, b);
	ret = disp_ccorr_write_coef_reg(comp, handle, 0);
	if (comp->mtk_crtc->is_dual_pipe)
		ret = disp_ccorr_write_coef_reg(ccorr_data->companion, handle, 0);
	mutex_unlock(&primary_data->data_lock);

	if (primary_data->ccorr_hw_valid == 0) {
		disp_ccorr_bypass(comp, 0, PQ_FEATURE_DEFAULT, handle);
		primary_data->ccorr_hw_valid = 1;
	}

	return ret;
}

int disp_ccorr_cfg_set_ccorr(struct mtk_ddp_comp *comp,
	struct cmdq_pkt *handle, void *data, unsigned int data_size)
{
	struct mtk_drm_crtc *mtk_crtc = comp->mtk_crtc;
	struct pq_common_data *pq_data = mtk_crtc->pq_data;
	struct mtk_disp_ccorr *ccorr = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr->primary_data;
	struct DRM_DISP_CCORR_COEF_T *ccorr_config;
	struct mtk_ddp_comp *output_comp = NULL;
	unsigned int connector_id = 0;
	int ret = 0;

	output_comp = mtk_ddp_comp_request_output(mtk_crtc);
	if (output_comp == NULL) {
		DDPPR_ERR("%s: failed to get output_comp!\n", __func__);
		return -1;
	}
	mtk_ddp_comp_io_cmd(output_comp, NULL, GET_CONNECTOR_ID, &connector_id);

	ccorr_config = data;
	DDPINFO("%s: hal_linear = %d, comp_linear =%d, comp:%s\n", __func__,
			ccorr_config->linear, ccorr->is_linear, mtk_dump_comp_str(comp));

	if (ccorr_config->linear != ccorr->is_linear) {
		DDPMSG("%s: hal_linear = %d, comp_linear =%d, comp:%s\n", __func__,
			ccorr_config->linear, ccorr->is_linear, mtk_dump_comp_str(comp));
		return 0;
	}

	if (ccorr_config->linear == true)
		primary_data->disp_ccorr_without_gamma = CCORR_INVERSE_GAMMA;
	else
		primary_data->disp_ccorr_without_gamma = CCORR_BYPASS_GAMMA;

	if (disp_ccorr_set_coef(ccorr_config,
		comp, handle) < 0) {
		DDPPR_ERR("DISP_IOCTL_SET_CCORR: failed\n");
		return -EFAULT;
	}

	if (comp->mtk_crtc->is_dual_pipe) {
		struct mtk_ddp_comp *comp_ccorr1 = ccorr->companion;

		if (disp_ccorr_set_coef(ccorr_config, comp_ccorr1, handle) < 0) {
			DDPPR_ERR("DISP_IOCTL_SET_CCORR: failed\n");
			return -EFAULT;
		}
	}

	if (primary_data->ccorr_hw_valid == 0) {
		disp_ccorr_bypass(comp, 0, PQ_FEATURE_DEFAULT, handle);
		primary_data->ccorr_hw_valid = 1;
	}

	if (pq_data->new_persist_property[DISP_PQ_CCORR_SILKY_BRIGHTNESS]) {
		if ((ccorr_config->silky_bright_flag) == 1 &&
			ccorr_config->FinalBacklight != 0) {
			DDPINFO("connector_id:%d, brightness:%d, silky_bright_flag:%d",
				connector_id, ccorr_config->FinalBacklight,
				ccorr_config->silky_bright_flag);
			mtk_leds_brightness_set(connector_id,
				ccorr_config->FinalBacklight, 0, (0X01<<SET_BACKLIGHT_LEVEL));
		}
	}

	return ret;
}

int disp_ccorr_act_get_irq(struct mtk_ddp_comp *comp, void *data)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret = 0;

	atomic_set(&primary_data->ccorr_is_init_valid, 1);

	disp_ccorr_wait_irq(comp);

#ifdef CONFIG_LEDS_BRIGHTNESS_CHANGED
	if (disp_ccorr_copy_backlight_to_user(comp, (int *) data) < 0) {
		DDPPR_ERR("%s: failed", __func__);
		ret = -EFAULT;
	}
#endif

	return ret;
}

int disp_ccorr_act_sbd_cv_mode(struct mtk_ddp_comp *comp, void *data)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;

	primary_data->sbd_on = *(bool *)data;
	return 0;
}

int disp_ccorr_act_get_ccorr_caps(struct mtk_ddp_comp *comp, struct drm_mtk_ccorr_caps *ccorr_caps)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;

	memcpy(ccorr_caps, &primary_data->disp_ccorr_caps, sizeof(primary_data->disp_ccorr_caps));
	return 0;
}

int mtk_drm_ioctl_ccorr_support_color_matrix(struct drm_device *dev, void *data,
		struct drm_file *file_priv)
{
	int i = 0, j=0;
	int ret = 0;
	bool support_matrix = true;
	bool identity_matrix = true;
	struct DISP_COLOR_TRANSFORM *color_transform = data;
	struct mtk_drm_private *private = dev->dev_private;
	struct drm_crtc *crtc = private->crtc[0];
	struct mtk_disp_ccorr *ccorr_data;
	struct mtk_disp_ccorr_primary *primary_data;

	struct mtk_ddp_comp *comp = mtk_ddp_comp_sel_in_cur_crtc_path(
		to_mtk_crtc(crtc), MTK_DISP_CCORR, 0);
	if(!comp) {
		ret = -EFAULT;
		DDPINFO("%s comp is NULL ", __func__);
		return ret;
	}

	if (color_transform == NULL) {
		support_matrix = false;
		ret = -EFAULT;
		DDPINFO("unsupported matrix");
		return ret;
	}

	ccorr_data = comp_to_ccorr(comp);
	primary_data = ccorr_data->primary_data;

	// Support matrix:
	// AOSP is 4x3 matrix. Offset is located at 4th row (not zero)
	for (i = 0 ; i < 3; i++) {
		if (color_transform->matrix[i][3] != 0) {
			for (i = 0 ; i < 4; i++) {
				DDPINFO("unsupported:[%d][0-3]:[%d %d %d %d]",
					i, color_transform->matrix[i][0],
					color_transform->matrix[i][1],
					color_transform->matrix[i][2],
					color_transform->matrix[i][3]);
			}
			support_matrix = false;
			ret = -EFAULT;
			return ret;
		}
	}

	if (support_matrix) {
		ret = 0; //Zero: support color matrix.
		for (i = 0 ; i < 3; i++)
			for (j = 0 ; j < 3; j++)
				if ((i == j) &&
					(color_transform->matrix[i][j] !=
					primary_data->ccorr_offset_base)){
					identity_matrix = false;
				}
	}

	//if only one ccorr and ccorr0 is linear, AOSP matrix unsupport
	if ((primary_data->disp_ccorr_number == 1) &&
		(ccorr_data->is_linear == 1) && (!identity_matrix))
		ret = -EFAULT;
	else
		ret = 0;
	return ret;
}

int mtk_drm_ioctl_ccorr_get_pq_caps(struct drm_device *dev, void *data,
	struct drm_file *file_priv)
{
	struct mtk_drm_private *private = dev->dev_private;
	struct drm_crtc *crtc = private->crtc[0];
	struct mtk_ddp_comp *comp = mtk_ddp_comp_sel_in_cur_crtc_path(
			to_mtk_crtc(crtc), MTK_DISP_CCORR, 0);
	struct mtk_drm_pq_caps_info *pq_info = data;

	if (IS_ERR_OR_NULL(comp))
		return -EFAULT;

	return disp_ccorr_act_get_ccorr_caps(comp, &pq_info->ccorr_caps);
}

static int disp_ccorr_update_dispsys_helper(struct mtk_ddp_comp *comp,
		struct drm_device *dev)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret = 0;
	struct mtk_drm_private *private = dev->dev_private;

	// All Support 3*4 matrix on drm architecture
	if ((primary_data->disp_ccorr_number == 1) && (ccorr_data->is_linear == 1))
		ret = mtk_drm_helper_set_opt_by_name(private->helper_opt,
			"MTK_DRM_OPT_PQ_34_COLOR_MATRIX", 0);
	else
		ret = mtk_drm_helper_set_opt_by_name(private->helper_opt,
			"MTK_DRM_OPT_PQ_34_COLOR_MATRIX", 1);

	return ret;
}

static void disp_ccorr_init_data(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_ddp_comp *color_comp;

	if (!ccorr_data->is_right_pipe)
		color_comp = mtk_ddp_comp_sel_in_cur_crtc_path(
				comp->mtk_crtc, MTK_DISP_COLOR, 0);
	else
		color_comp = mtk_ddp_comp_sel_in_dual_pipe(
				comp->mtk_crtc, MTK_DISP_COLOR, 0);
	ccorr_data->color_comp = color_comp;
}

static void disp_ccorr_init_primary_data(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	struct mtk_disp_ccorr *companion_data = comp_to_ccorr(ccorr_data->companion);

	if (ccorr_data->is_right_pipe) {
		kfree(ccorr_data->primary_data);
		ccorr_data->primary_data = companion_data->primary_data;
		return;
	}

	init_waitqueue_head(&primary_data->ccorr_get_irq_wq);
	mutex_init(&primary_data->bl_lock);
	mutex_init(&primary_data->data_lock);
	primary_data->ccorr_hw_valid = 0;
	primary_data->relay_state = 0x1 << PQ_FEATURE_DEFAULT;
}

static int disp_ccorr_update_ccorr_base(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int i, j;

	if (primary_data->disp_ccorr_caps.ccorr_bit == 12) {
		primary_data->ccorr_offset_base = 1024;
		primary_data->ccorr_max_negative = -2048;
		primary_data->ccorr_max_positive = 2047;
		primary_data->ccorr_fullbit_mask = 0x0fff;
		primary_data->ccorr_offset_mask = 14;
	} else {
		primary_data->ccorr_offset_base = 2048;
		primary_data->ccorr_max_negative = -4096;
		primary_data->ccorr_max_positive = 4095;
		primary_data->ccorr_fullbit_mask = 0x1fff;
		primary_data->ccorr_offset_mask = 13;
	}

	for (i = 0; i < 3; i++)
		for (j = 0; j < 3; j++) {
			if (i == j) {
				primary_data->ccorr_color_matrix[i][j] =
					primary_data->ccorr_offset_base;
				primary_data->ccorr_prev_matrix[i][j] =
					primary_data->ccorr_offset_base;
				primary_data->rgb_matrix[i][j] =
					primary_data->ccorr_offset_base;
			}
		}
	return 0;
}

static void disp_ccorr_get_property_value(struct mtk_ddp_comp *comp, struct device_node *node)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	int ret;

	ret = of_property_read_u32(node, "ccorr-bit", &primary_data->disp_ccorr_caps.ccorr_bit);
	if (ret)
		DDPPR_ERR("read ccorr_bit failed\n");

	ret = of_property_read_u32(node, "ccorr-num-per-pipe",
			&primary_data->disp_ccorr_caps.ccorr_number);
	if (ret)
		DDPPR_ERR("read ccorr_number failed\n");

	ret = of_property_read_u32(node, "ccorr-linear", &(ccorr_data->is_linear));
	if (ret)
		DDPPR_ERR("read ccorr-linear failed\n");
	DDPINFO("%s(%s):ccorr_bit:%d,ccorr_number:%d, is_linear: %d\n",
		__func__, mtk_dump_comp_str(comp), primary_data->disp_ccorr_caps.ccorr_bit,
		primary_data->disp_ccorr_caps.ccorr_number, ccorr_data->is_linear);

	primary_data->disp_ccorr_number = primary_data->disp_ccorr_caps.ccorr_number;

	disp_ccorr_update_ccorr_base(comp);
}

static void disp_ccorr_bypass(struct mtk_ddp_comp *comp, int bypass,
	int caller, struct cmdq_pkt *handle)
{
	struct mtk_disp_ccorr *ccorr_data;
	struct mtk_disp_ccorr_primary *primary_data;
	struct mtk_ddp_comp *companion;

	if (comp == NULL) {
		DDPPR_ERR("%s, null pointer!", __func__);
		return;
	}

#if IS_ENABLED(CONFIG_DRM_MEDIATEK_AUTO) && IS_ENABLED(CONFIG_DRM_MTK_R2Y)
	if (global_r2y_mtk_crtc[0] == comp->mtk_crtc || global_r2y_mtk_crtc[1] == comp->mtk_crtc) {
		DDPINFO("%s:, ccorr r2y is enable, not allow to bypass ccorr\n", __func__);
		return;
	}
#endif
	ccorr_data = comp_to_ccorr(comp);
	primary_data = ccorr_data->primary_data;
	companion = ccorr_data->companion;

	DDPINFO("%s: comp: %s, bypass: %d, caller: %d, relay_state: 0x%x\n",
		__func__, mtk_dump_comp_str(comp), bypass, caller, primary_data->relay_state);

	mutex_lock(&primary_data->data_lock);
	if (bypass) {
		if (primary_data->relay_state == 0) {
			cmdq_pkt_write(handle, comp->cmdq_base,
				comp->regs_pa + DISP_REG_CCORR_CFG, CCORR_RELAY_MODE, CCORR_RELAY_MODE);
			if (comp->mtk_crtc->is_dual_pipe && companion)
				cmdq_pkt_write(handle, companion->cmdq_base,
					companion->regs_pa + DISP_REG_CCORR_CFG, CCORR_RELAY_MODE, CCORR_RELAY_MODE);
		}
		primary_data->relay_state |= (1 << caller);
	} else {
		if (primary_data->relay_state != 0) {
			primary_data->relay_state &= ~(1 << caller);
			if (primary_data->relay_state == 0) {
				cmdq_pkt_write(handle, comp->cmdq_base,
					comp->regs_pa + DISP_REG_CCORR_CFG, 0x0, CCORR_RELAY_MODE);
				if (comp->mtk_crtc->is_dual_pipe && companion)
					cmdq_pkt_write(handle, companion->cmdq_base,
						companion->regs_pa + DISP_REG_CCORR_CFG, 0x0, CCORR_RELAY_MODE);
			}
		}
	}
	mutex_unlock(&primary_data->data_lock);
}

static int disp_ccorr_io_cmd(struct mtk_ddp_comp *comp, struct cmdq_pkt *handle,
							enum mtk_ddp_io_cmd cmd, void *params)
{
	switch (cmd) {
	case PQ_FILL_COMP_PIPE_INFO:
	{
		struct mtk_disp_ccorr *data = comp_to_ccorr(comp);
		bool *is_right_pipe = &data->is_right_pipe;
		int ret, *path_order = &data->path_order;
		struct mtk_ddp_comp **companion = &data->companion;
		struct mtk_disp_ccorr *companion_data;

		if (atomic_read(&comp->mtk_crtc->pq_data->pipe_info_filled) == 1)
			break;
		ret = disp_pq_helper_fill_comp_pipe_info(comp, path_order, is_right_pipe, companion);
		if (!ret && comp->mtk_crtc->is_dual_pipe && data->companion) {
			companion_data = comp_to_ccorr(data->companion);
			companion_data->path_order = data->path_order;
			companion_data->is_right_pipe = !data->is_right_pipe;
			companion_data->companion = comp;
		}
		disp_ccorr_init_data(comp);
		disp_ccorr_init_primary_data(comp);
		if (comp->mtk_crtc->is_dual_pipe && data->companion) {
			disp_ccorr_init_data(data->companion);
			disp_ccorr_init_primary_data(data->companion);
		}
	}
		break;
	default:
		break;
	}
	return 0;
}

static int disp_ccorr_ioctl_transact(struct mtk_ddp_comp *comp,
		unsigned int cmd, void *data, unsigned int data_size)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_drm_pq_caps_info *pq_info = NULL;
	int ret = -1;

	if (ccorr_data->path_order != 0 &&
		cmd != PQ_CCORR_SET_PQ_CAPS &&
		cmd != PQ_CCORR_SET_CCORR)
		return 0;

	switch (cmd) {
	case PQ_CCORR_EVENTCTL:
		ret = disp_ccorr_eventctl(comp, data);
		break;
	case PQ_CCORR_AIBLD_CV_MODE:
		ret = disp_ccorr_act_sbd_cv_mode(comp, data);
		break;
	case PQ_CCORR_GET_PQ_CAPS:
		pq_info = (struct mtk_drm_pq_caps_info *)data;
		ret = disp_ccorr_act_get_ccorr_caps(comp, &pq_info->ccorr_caps);
		break;
	default:
		break;
	}
	return ret;
}

static int disp_ccorr_frame_config(struct mtk_ddp_comp *comp,
	struct cmdq_pkt *handle, unsigned int cmd, void *data, unsigned int data_size)
{
	int ret = -1;

	DDPINFO("%s CMD = %d\n", __func__, cmd);
	switch (cmd) {
	case PQ_CCORR_SET_CCORR:
		ret = disp_ccorr_cfg_set_ccorr(comp, handle, data, data_size);
		break;
	default:
		break;
	}
	return ret;
}

static int disp_ccorr_set_partial_update(struct mtk_ddp_comp *comp,
		struct cmdq_pkt *handle, struct mtk_rect partial_roi, unsigned int enable)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	unsigned int full_height = mtk_crtc_get_height_by_comp(__func__,
						&comp->mtk_crtc->base, comp, true);
	unsigned int overhead_v;

	DDPDBG("%s, %s set partial update, height:%d, enable:%d\n",
			__func__, mtk_dump_comp_str(comp), partial_roi.height, enable);

	ccorr_data->set_partial_update = enable;
	ccorr_data->roi_height = partial_roi.height;
	overhead_v = (!comp->mtk_crtc->tile_overhead_v.overhead_v)
				? 0 : ccorr_data->tile_overhead_v.overhead_v;

	DDPDBG("%s, %s overhead_v:%d\n",
			__func__, mtk_dump_comp_str(comp), overhead_v);

	if (ccorr_data->set_partial_update == 1) {
		cmdq_pkt_write(handle, comp->cmdq_base,
				   comp->regs_pa + DISP_REG_CCORR_SIZE,
				   ccorr_data->roi_height + overhead_v * 2, 0x1fff);
	} else {
		cmdq_pkt_write(handle, comp->cmdq_base,
				   comp->regs_pa + DISP_REG_CCORR_SIZE,
				   full_height, 0x1fff);
	}

	return 0;
}

static void disp_ccorr_config_overhead(struct mtk_ddp_comp *comp,
	struct mtk_ddp_config *cfg)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);

	DDPINFO("line: %d\n", __LINE__);

	if (cfg->tile_overhead.is_support) {
		/*set component overhead*/
		if (!ccorr_data->is_right_pipe) {
			ccorr_data->tile_overhead.comp_overhead = 0;
			/*add component overhead on total overhead*/
			cfg->tile_overhead.left_overhead +=
				ccorr_data->tile_overhead.comp_overhead;
			cfg->tile_overhead.left_in_width +=
				ccorr_data->tile_overhead.comp_overhead;
			/*copy from total overhead info*/
			ccorr_data->tile_overhead.in_width =
				cfg->tile_overhead.left_in_width;
			ccorr_data->tile_overhead.overhead =
				cfg->tile_overhead.left_overhead;
		} else {
			ccorr_data->tile_overhead.comp_overhead = 0;
			/*add component overhead on total overhead*/
			cfg->tile_overhead.right_overhead +=
				ccorr_data->tile_overhead.comp_overhead;
			cfg->tile_overhead.right_in_width +=
				ccorr_data->tile_overhead.comp_overhead;
			/*copy from total overhead info*/
			ccorr_data->tile_overhead.in_width =
				cfg->tile_overhead.right_in_width;
			ccorr_data->tile_overhead.overhead =
				cfg->tile_overhead.right_overhead;
		}
	}
}

static void disp_ccorr_config_overhead_v(struct mtk_ddp_comp *comp,
	struct total_tile_overhead_v  *tile_overhead_v)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);

	DDPDBG("line: %d\n", __LINE__);

	/*set component overhead*/
	ccorr_data->tile_overhead_v.comp_overhead_v = 0;
	/*add component overhead on total overhead*/
	tile_overhead_v->overhead_v +=
		ccorr_data->tile_overhead_v.comp_overhead_v;
	/*copy from total overhead info*/
	ccorr_data->tile_overhead_v.overhead_v = tile_overhead_v->overhead_v;
}

static void disp_ccorr_config(struct mtk_ddp_comp *comp,
			     struct mtk_ddp_config *cfg,
			     struct cmdq_pkt *handle)
{
	unsigned int width;
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;
	unsigned int overhead_v;

	if (comp->mtk_crtc->is_dual_pipe && cfg->tile_overhead.is_support) {
		width = ccorr_data->tile_overhead.in_width;
	} else {
		if (comp->mtk_crtc->is_dual_pipe)
			width = cfg->w / 2;
		else
			width = cfg->w;
	}

	pr_notice("%s, compId: %d\n", __func__, comp->id);

	if (cfg->source_bpc == 8)
		primary_data->ccorr_8bit_switch = 1;
	else if (cfg->source_bpc == 10)
		primary_data->ccorr_8bit_switch = 0;
	else
		DDPINFO("Disp CCORR's bit is : %u\n", cfg->bpc);

	cmdq_pkt_write(handle, comp->cmdq_base,
				comp->regs_pa + DISP_REG_CCORR_CFG,
				primary_data->ccorr_8bit_switch << 10, 0x1 << 10);
	if (ccorr_data->set_partial_update != 1)
		cmdq_pkt_write(handle, comp->cmdq_base,
				   comp->regs_pa + DISP_REG_CCORR_SIZE,
				   (width << 16) | cfg->h, ~0);
	else {
		overhead_v = (!comp->mtk_crtc->tile_overhead_v.overhead_v)
					? 0 : ccorr_data->tile_overhead_v.overhead_v;
		cmdq_pkt_write(handle, comp->cmdq_base,
			       comp->regs_pa + DISP_REG_CCORR_SIZE,
			       (width << 16) | (ccorr_data->roi_height + overhead_v * 2), ~0);
	}

	/* Bypass shadow register*/
	if (ccorr_data->data->need_bypass_shadow)
		cmdq_pkt_write(handle, comp->cmdq_base,
			       comp->regs_pa + DISP_REG_CCORR_SHADOW, 0x1 << 2, 0x1 << 2);
	else
		cmdq_pkt_write(handle, comp->cmdq_base,
			       comp->regs_pa + DISP_REG_CCORR_SHADOW, 0x0 << 2, 0x1 << 2);

	pr_notice("%s, compId: %d, ccorr_hw_valid: %d\n", __func__, comp->id, primary_data->ccorr_hw_valid);

	mutex_lock(&primary_data->data_lock);
	if (primary_data->ccorr_hw_valid == 1) {
		primary_data->disp_ccorr_without_gamma = CCORR_INVERSE_GAMMA;
		if (ccorr_data->is_linear != 1)
			primary_data->disp_ccorr_without_gamma = CCORR_BYPASS_GAMMA;

		disp_ccorr_write_coef_reg(comp, handle, 0);
	}

	if (primary_data->relay_state != 0)
		cmdq_pkt_write(handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_CFG, 0x3, (0x1 << 1) | CCORR_RELAY_MODE);
	mutex_unlock(&primary_data->data_lock);
}

void disp_ccorr_first_cfg(struct mtk_ddp_comp *comp,
	       struct mtk_ddp_config *cfg, struct cmdq_pkt *handle)
{
	disp_ccorr_config(comp, cfg, handle);
}

static void disp_ccorr_start(struct mtk_ddp_comp *comp, struct cmdq_pkt *handle)
{
	cmdq_pkt_write(handle, comp->cmdq_base,
		       comp->regs_pa + DISP_REG_CCORR_EN, 0x1, 0x1);
}

static void disp_ccorr_prepare(struct mtk_ddp_comp *comp)
{
	DDPINFO("%s, comp: %s\n", __func__, mtk_dump_comp_str(comp));
	mtk_ddp_comp_clk_prepare(comp);
}

static void disp_ccorr_unprepare(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr_data = comp_to_ccorr(comp);
	struct mtk_disp_ccorr_primary *primary_data = ccorr_data->primary_data;

	DDPINFO("%s, comp: %s\n", __func__, mtk_dump_comp_str(comp));

	wake_up_interruptible(&primary_data->ccorr_get_irq_wq); // wake up who's waiting isr
	mtk_ddp_comp_clk_unprepare(comp);
}

static int disp_ccorr_bind(struct device *dev, struct device *master,
			       void *data)
{
	struct mtk_disp_ccorr *priv = dev_get_drvdata(dev);
	struct drm_device *drm_dev = data;
	int ret;

	DDPINFO("%s\n", __func__);
	if (!g_drm_dev)
		g_drm_dev = drm_dev;

	ret = mtk_ddp_comp_register(drm_dev, &priv->ddp_comp);
	if (ret < 0) {
		dev_err(dev, "Failed to register component %s: %d\n",
			dev->of_node->full_name, ret);
		return ret;
	}

	disp_ccorr_update_dispsys_helper(&priv->ddp_comp, drm_dev);
	return 0;
}

static void disp_ccorr_unbind(struct device *dev, struct device *master,
				  void *data)
{
	struct mtk_disp_ccorr *priv = dev_get_drvdata(dev);
	struct drm_device *drm_dev = data;

	mtk_ddp_comp_unregister(drm_dev, &priv->ddp_comp);
}

static const struct mtk_ddp_comp_funcs mtk_disp_ccorr_funcs = {
	.config = disp_ccorr_config,
	.first_cfg = disp_ccorr_first_cfg,
	.start = disp_ccorr_start,
	.bypass = disp_ccorr_bypass,
	.io_cmd = disp_ccorr_io_cmd,
	.prepare = disp_ccorr_prepare,
	.unprepare = disp_ccorr_unprepare,
	.config_overhead = disp_ccorr_config_overhead,
	.config_overhead_v = disp_ccorr_config_overhead_v,
	.pq_frame_config = disp_ccorr_frame_config,
	.mutex_sof_irq = disp_ccorr_on_start_of_frame,
	.pq_ioctl_transact = disp_ccorr_ioctl_transact,
	.partial_update = disp_ccorr_set_partial_update,
};

static const struct component_ops mtk_disp_ccorr_component_ops = {
	.bind	= disp_ccorr_bind,
	.unbind = disp_ccorr_unbind,
};

static int disp_ccorr_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct mtk_disp_ccorr *priv;
	enum mtk_ddp_comp_id comp_id;
	int ret = -1;

	DDPINFO("%s+\n", __func__);

	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
	if (priv == NULL)
		goto error_dev_init;

	priv->primary_data = kzalloc(sizeof(*priv->primary_data), GFP_KERNEL);
	if (priv->primary_data == NULL) {
		ret = -ENOMEM;
		DDPPR_ERR("Failed to alloc primary_data %d\n", ret);
		goto error_dev_init;
	}

	comp_id = mtk_ddp_comp_get_id(dev->of_node, MTK_DISP_CCORR);
	if ((int)comp_id < 0) {
		DDPPR_ERR("Failed to identify by alias: %d\n", comp_id);
		ret = (int)comp_id;
		goto error_primary;
	}

	priv->primary_data->disp_ccorr_caps.ccorr_bit = 12;
	priv->primary_data->disp_ccorr_caps.ccorr_number = 1;
	disp_ccorr_get_property_value(&priv->ddp_comp, dev->of_node);

	ret = mtk_ddp_comp_init(dev, dev->of_node, &priv->ddp_comp, comp_id,
				&mtk_disp_ccorr_funcs);
	if (ret != 0) {
		DDPPR_ERR("Failed to initialize component: %d\n", ret);
		goto error_primary;
	}

	priv->data = of_device_get_match_data(dev);

	platform_set_drvdata(pdev, priv);

	mtk_ddp_comp_pm_enable(&priv->ddp_comp);

	ret = component_add(dev, &mtk_disp_ccorr_component_ops);
	if (ret != 0) {
		dev_err(dev, "Failed to add component: %d\n", ret);
		mtk_ddp_comp_pm_disable(&priv->ddp_comp);
	}

#ifdef CONFIG_LEDS_BRIGHTNESS_CHANGED
	if (comp_id == DDP_COMPONENT_CCORR0)
		mtk_leds_register_notifier(&leds_init_notifier);
#endif

#if IS_ENABLED(CONFIG_DRM_MEDIATEK_AUTO) && IS_ENABLED(CONFIG_DRM_MTK_R2Y)
	if (!default_comp && comp_id == DDP_COMPONENT_CCORR0)
		default_comp = &priv->ddp_comp;

	if (!default_comp1 && comp_id == DDP_COMPONENT_CCORR2)
		default_comp1 = &priv->ddp_comp;
#endif
	DDPINFO("%s-\n", __func__);

error_primary:
	if (ret < 0)
		kfree(priv->primary_data);
error_dev_init:
	if (ret < 0)
		devm_kfree(dev, priv);

	return ret;
}

static int disp_ccorr_remove(struct platform_device *pdev)
{
	struct mtk_disp_ccorr *priv = dev_get_drvdata(&pdev->dev);

	component_del(&pdev->dev, &mtk_disp_ccorr_component_ops);
	mtk_ddp_comp_pm_disable(&priv->ddp_comp);

#ifdef CONFIG_LEDS_BRIGHTNESS_CHANGED
	if (priv->ddp_comp.id == DDP_COMPONENT_CCORR0)
		mtk_leds_unregister_notifier(&leds_init_notifier);
#endif
	return 0;
}

static const struct mtk_disp_ccorr_data mt6768_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = false,
};

static const struct mtk_disp_ccorr_data mt6761_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = false,
};

static const struct mtk_disp_ccorr_data mt6765_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6885_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = false,
};

static const struct mtk_disp_ccorr_data mt6877_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6853_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6833_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6781_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6983_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6895_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6879_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6985_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6897_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6899_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6886_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6989_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6878_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct mtk_disp_ccorr_data mt6991_ccorr_driver_data = {
	.support_shadow     = false,
	.need_bypass_shadow = true,
};

static const struct of_device_id mtk_disp_ccorr_driver_dt_match[] = {
	{ .compatible = "mediatek,mt6761-disp-ccorr",
	  .data = &mt6761_ccorr_driver_data},
	{ .compatible = "mediatek,mt6765-disp-ccorr",
	  .data = &mt6765_ccorr_driver_data},
	{ .compatible = "mediatek,mt6768-disp-ccorr",
	  .data = &mt6768_ccorr_driver_data},
	{ .compatible = "mediatek,mt6885-disp-ccorr",
	  .data = &mt6885_ccorr_driver_data},
	{ .compatible = "mediatek,mt6877-disp-ccorr",
	  .data = &mt6877_ccorr_driver_data},
	{ .compatible = "mediatek,mt6853-disp-ccorr",
	  .data = &mt6853_ccorr_driver_data},
	{ .compatible = "mediatek,mt6833-disp-ccorr",
	  .data = &mt6833_ccorr_driver_data},
	{ .compatible = "mediatek,mt6781-disp-ccorr",
	  .data = &mt6781_ccorr_driver_data},
	{ .compatible = "mediatek,mt6983-disp-ccorr",
	  .data = &mt6983_ccorr_driver_data},
	{ .compatible = "mediatek,mt6895-disp-ccorr",
	  .data = &mt6895_ccorr_driver_data},
	{ .compatible = "mediatek,mt6879-disp-ccorr",
	  .data = &mt6879_ccorr_driver_data},
	{ .compatible = "mediatek,mt6985-disp-ccorr",
	  .data = &mt6985_ccorr_driver_data},
	{ .compatible = "mediatek,mt6886-disp-ccorr",
	  .data = &mt6886_ccorr_driver_data},
	{ .compatible = "mediatek,mt6835-disp-ccorr",
	  .data = &mt6835_ccorr_driver_data},
	{ .compatible = "mediatek,mt6897-disp-ccorr",
	  .data = &mt6897_ccorr_driver_data},
	{ .compatible = "mediatek,mt6989-disp-ccorr",
	  .data = &mt6989_ccorr_driver_data},
	{ .compatible = "mediatek,mt6878-disp-ccorr",
	  .data = &mt6878_ccorr_driver_data},
	{ .compatible = "mediatek,mt6991-disp-ccorr",
	  .data = &mt6991_ccorr_driver_data},
	{ .compatible = "mediatek,mt6899-disp-ccorr",
	  .data = &mt6899_ccorr_driver_data},
	{},
};

MODULE_DEVICE_TABLE(of, mtk_disp_ccorr_driver_dt_match);

struct platform_driver mtk_disp_ccorr_driver = {
	.probe = disp_ccorr_probe,
	.remove = disp_ccorr_remove,
	.driver = {

			.name = "mediatek-disp-ccorr",
			.owner = THIS_MODULE,
			.of_match_table = mtk_disp_ccorr_driver_dt_match,
		},
};

void disp_ccorr_dump(struct mtk_ddp_comp *comp)
{
	void __iomem *baddr = comp->regs;

	if (!baddr) {
		DDPDUMP("%s, %s is NULL!\n", __func__, mtk_dump_comp_str(comp));
		return;
	}

	DDPDUMP("== %s REGS:0x%llx ==\n", mtk_dump_comp_str(comp), comp->regs_pa);
	mtk_cust_dump_reg(baddr, 0x0, 0x20, 0x30, -1);
	mtk_cust_dump_reg(baddr, 0x24, 0x28, -1, -1);
}

void disp_ccorr_regdump(struct mtk_ddp_comp *comp)
{
	struct mtk_disp_ccorr *ccorr = comp_to_ccorr(comp);
	void __iomem *baddr = comp->regs;
	bool isDualPQ = comp->mtk_crtc->is_dual_pipe;
	int k;

	DDPDUMP("== %s REGS:0x%llx ==\n", mtk_dump_comp_str(comp),
			comp->regs_pa);
	DDPDUMP("== %s RELAY_STATE: 0x%x ==\n", mtk_dump_comp_str(comp),
			ccorr->primary_data->relay_state);
	DDPDUMP("[%s REGS Start Dump]\n", mtk_dump_comp_str(comp));
	for (k = 0; k <= 0x110; k += 16) {
		DDPDUMP("0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x\n", k,
			readl(baddr + k),
			readl(baddr + k + 0x4),
			readl(baddr + k + 0x8),
			readl(baddr + k + 0xc));
	}
	DDPDUMP("[%s REGS End Dump]\n", mtk_dump_comp_str(comp));
	if (isDualPQ && ccorr->companion) {
		baddr = ccorr->companion->regs;
		DDPDUMP("== %s REGS:0x%llx ==\n", mtk_dump_comp_str(ccorr->companion),
				ccorr->companion->regs_pa);
		DDPDUMP("[%s REGS Start Dump]\n", mtk_dump_comp_str(ccorr->companion));
		for (k = 0; k < 0x110; k += 16) {
			DDPDUMP("0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x\n", k,
				readl(baddr + k),
				readl(baddr + k + 0x4),
				readl(baddr + k + 0x8),
				readl(baddr + k + 0xc));
		}
		DDPDUMP("[%s REGS End Dump]\n", mtk_dump_comp_str(ccorr->companion));
	}
}

unsigned int disp_ccorr_bypass_info(struct mtk_drm_crtc *mtk_crtc)
{
	struct mtk_ddp_comp *comp;
	struct mtk_disp_ccorr *ccorr_data;

	comp = mtk_ddp_comp_sel_in_cur_crtc_path(mtk_crtc, MTK_DISP_CCORR, 0);
	if (!comp) {
		DDPPR_ERR("%s, comp is null!\n", __func__);
		return 1;
	}
	ccorr_data = comp_to_ccorr(comp);

	return ccorr_data->primary_data->relay_state != 0 ? 1 : 0;
}

#if IS_ENABLED(CONFIG_DRM_MEDIATEK_AUTO) && IS_ENABLED(CONFIG_DRM_MTK_R2Y)
bool disp_r2y_relay_other_engines(struct mtk_ddp_comp *comp, uint32_t engine)
{
	bool ret = false;

	if (((engine & 0x1) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_COLOR))
		|| ((engine & 0x2) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_CCORR))
		|| ((engine & 0x4) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_C3D))
		|| ((engine & 0x8) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_TDSHP))
		|| ((engine & 0x10) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_AAL))
		|| ((engine & 0x20) && (mtk_ddp_comp_get_type(comp->id) == MTK_DMDP_AAL))
		|| ((engine & 0x40) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_GAMMA))
		|| ((engine & 0x80) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_DITHER))
		|| ((engine & 0x100) && (mtk_ddp_comp_get_type(comp->id) == MTK_DISP_CHIST)))
		ret = true;

	return ret;
}

int disp_ccorr_r2y_enable(int enable, int id)
{
	struct mtk_disp_ccorr *ccorr_data;
	struct mtk_ddp_comp *comp = NULL;
	struct cmdq_pkt *cmdq_handle;
	struct cmdq_client *client = NULL;
	struct mtk_drm_crtc *mtk_crtc;
	struct drm_crtc *crtc;
	int ret = -1;
	int i, j;
	uint32_t relay_engines = 0x0;
	uint32_t caller = 0x0;
	int relay = 1;

	if (id == 0 && default_comp)
		comp = default_comp;
	else if(id == 1 && default_comp1)
		comp = default_comp1;

	if (!comp) {
		DDPMSG("%s: comp is null.\n", __func__);
		return ret;
	}

	ccorr_data = comp_to_ccorr(comp);
	mtk_crtc = comp->mtk_crtc;
	crtc = &mtk_crtc->base;

	if (mtk_crtc->gce_obj.client[CLIENT_PQ])
		client = mtk_crtc->gce_obj.client[CLIENT_PQ];
	else
		client = mtk_crtc->gce_obj.client[CLIENT_CFG];

	// create pkt
	mtk_crtc_pkt_create(&cmdq_handle ,
		&comp->mtk_crtc->base, client);

	if (!cmdq_handle) {
		DDPMSG("%s: cmdq handle is null.\n", __func__);
		return ret;
	}

	/* enable R2Y in CC0RR */
	if (enable == 1) {
		global_r2y_mtk_crtc[id] = mtk_crtc;
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_CFG, 0x6, 0x7);
	/*full 709 */
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(0),
			0x04001c5e, ~0);
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(1),
			0x1FA201b3, ~0);
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(2),
			0x05b90094, ~0);
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(3),
			0x1F151CEB, ~0);
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + CCORR_REG(4),
			0x04000000, ~0);
		/* Ccorr Offset */
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_COLOR_OFFSET_0,
			0x81000000, ~0);
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_COLOR_OFFSET_1,
			0x00000000, ~0);
		cmdq_pkt_write(cmdq_handle, comp->cmdq_base,
			comp->regs_pa + DISP_REG_CCORR_COLOR_OFFSET_2,
			0x01000000, ~0);
	} else {
		global_r2y_mtk_crtc[id] = NULL;
		ret = disp_ccorr_write_coef_reg(comp, cmdq_handle, 0);
		return ret;
	}

	cmdq_pkt_flush(cmdq_handle);

	/* relay other PQ modules */
	if(global_r2y_mtk_crtc[id] != NULL) {
		relay_engines = 0xD5;
		for_each_comp_in_cur_crtc_path(comp, mtk_crtc, i, j) {
			if (comp && comp->funcs && comp->funcs->bypass
				&& disp_r2y_relay_other_engines(comp, relay_engines))
				mtk_ddp_comp_bypass(comp, relay, caller, cmdq_handle);
		}
	}

	ret = 0;
	return ret;

}
#endif


