$date
	Sun May 22 22:16:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_trigger_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module dd0 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
1$
#10
0$
#15
1$
#17
1#
#20
0$
#21
1!
0"
#25
1$
#26
0!
1"
#30
0$
#31
1!
0"
#34
0#
#35
1$
#40
0$
#45
1$
#50
0$
#51
1#
#55
1$
#56
0!
1"
#60
0$
#61
1!
0"
#65
1$
#66
0!
1"
#68
0#
#70
0$
#75
1$
#80
0$
#85
1$
1#
#90
0$
#91
1!
0"
#95
1$
#96
0!
1"
#100
0$
