

================================================================
== Vitis HLS Report for 'ALU'
================================================================
* Date:           Tue Sep 16 05:21:41 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        alu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.420 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [alu.cpp:21]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [alu.cpp:21]   --->   Operation 3 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %op" [alu.cpp:21]   --->   Operation 16 'read' 'op_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b" [alu.cpp:21]   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a" [alu.cpp:21]   --->   Operation 18 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (2.23ns)   --->   "%switch_ln28 = switch i32 %op_read, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb1, i32 2, void %sw.bb2, i32 3, void %sw.bb3, i32 4, void %sw.bb5, i32 5, void %sw.bb7, i32 6, void %sw.bb9, i32 7, void %sw.bb11, i32 8, void %sw.bb12, i32 9, void %sw.bb13, i32 10, void %sw.bb14, i32 11, void %sw.bb15, i32 12, void %sw.bb21" [alu.cpp:28]   --->   Operation 19 'switch' 'switch_ln28' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_eq  i32 %a_read, i32 %b_read" [alu.cpp:41]   --->   Operation 20 'icmp' 'icmp_ln41' <Predicate = (op_read == 12)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%select_ln41 = select i1 %icmp_ln41, i32 %a_read, i32 0" [alu.cpp:41]   --->   Operation 21 'select' 'select_ln41' <Predicate = (op_read == 12)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %select_ln41" [alu.cpp:41]   --->   Operation 22 'write' 'write_ln41' <Predicate = (op_read == 12)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln41 = br void %sw.epilog" [alu.cpp:41]   --->   Operation 23 'br' 'br_ln41' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln40 = icmp_slt  i32 %a_read, i32 %b_read" [alu.cpp:40]   --->   Operation 24 'icmp' 'icmp_ln40' <Predicate = (op_read == 11)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%select_ln40 = select i1 %icmp_ln40, i32 %a_read, i32 %b_read" [alu.cpp:40]   --->   Operation 25 'select' 'select_ln40' <Predicate = (op_read == 11)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %select_ln40" [alu.cpp:40]   --->   Operation 26 'write' 'write_ln40' <Predicate = (op_read == 11)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln40 = br void %sw.epilog" [alu.cpp:40]   --->   Operation 27 'br' 'br_ln40' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln39 = icmp_sgt  i32 %a_read, i32 %b_read" [alu.cpp:39]   --->   Operation 28 'icmp' 'icmp_ln39' <Predicate = (op_read == 10)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%select_ln39 = select i1 %icmp_ln39, i32 %a_read, i32 %b_read" [alu.cpp:39]   --->   Operation 29 'select' 'select_ln39' <Predicate = (op_read == 10)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %select_ln39" [alu.cpp:39]   --->   Operation 30 'write' 'write_ln39' <Predicate = (op_read == 10)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br void %sw.epilog" [alu.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.42ns)   --->   "%ashr_ln38 = ashr i32 %a_read, i32 %b_read" [alu.cpp:38]   --->   Operation 32 'ashr' 'ashr_ln38' <Predicate = (op_read == 9)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %ashr_ln38" [alu.cpp:38]   --->   Operation 33 'write' 'write_ln38' <Predicate = (op_read == 9)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln38 = br void %sw.epilog" [alu.cpp:38]   --->   Operation 34 'br' 'br_ln38' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (4.42ns)   --->   "%shl_ln37 = shl i32 %a_read, i32 %b_read" [alu.cpp:37]   --->   Operation 35 'shl' 'shl_ln37' <Predicate = (op_read == 8)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %shl_ln37" [alu.cpp:37]   --->   Operation 36 'write' 'write_ln37' <Predicate = (op_read == 8)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln37 = br void %sw.epilog" [alu.cpp:37]   --->   Operation 37 'br' 'br_ln37' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%xor_ln36 = xor i32 %b_read, i32 %a_read" [alu.cpp:36]   --->   Operation 38 'xor' 'xor_ln36' <Predicate = (op_read == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln36" [alu.cpp:36]   --->   Operation 39 'write' 'write_ln36' <Predicate = (op_read == 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln36 = br void %sw.epilog" [alu.cpp:36]   --->   Operation 40 'br' 'br_ln36' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.99ns)   --->   "%or_ln35 = or i32 %b_read, i32 %a_read" [alu.cpp:35]   --->   Operation 41 'or' 'or_ln35' <Predicate = (op_read == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %or_ln35" [alu.cpp:35]   --->   Operation 42 'write' 'write_ln35' <Predicate = (op_read == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln35 = br void %sw.epilog" [alu.cpp:35]   --->   Operation 43 'br' 'br_ln35' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%and_ln34 = and i32 %b_read, i32 %a_read" [alu.cpp:34]   --->   Operation 44 'and' 'and_ln34' <Predicate = (op_read == 5)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %and_ln34" [alu.cpp:34]   --->   Operation 45 'write' 'write_ln34' <Predicate = (op_read == 5)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln34 = br void %sw.epilog" [alu.cpp:34]   --->   Operation 46 'br' 'br_ln34' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln33)   --->   "%or_ln33 = or i32 %b_read, i32 %a_read" [alu.cpp:33]   --->   Operation 47 'or' 'or_ln33' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln33 = xor i32 %or_ln33, i32 4294967295" [alu.cpp:33]   --->   Operation 48 'xor' 'xor_ln33' <Predicate = (op_read == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln33" [alu.cpp:33]   --->   Operation 49 'write' 'write_ln33' <Predicate = (op_read == 4)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br void %sw.epilog" [alu.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln32)   --->   "%and_ln32 = and i32 %b_read, i32 %a_read" [alu.cpp:32]   --->   Operation 51 'and' 'and_ln32' <Predicate = (op_read == 3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln32 = xor i32 %and_ln32, i32 4294967295" [alu.cpp:32]   --->   Operation 52 'xor' 'xor_ln32' <Predicate = (op_read == 3)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln32" [alu.cpp:32]   --->   Operation 53 'write' 'write_ln32' <Predicate = (op_read == 3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br void %sw.epilog" [alu.cpp:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = (op_read == 3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.99ns)   --->   "%xor_ln31 = xor i32 %a_read, i32 4294967295" [alu.cpp:31]   --->   Operation 55 'xor' 'xor_ln31' <Predicate = (op_read == 2)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %xor_ln31" [alu.cpp:31]   --->   Operation 56 'write' 'write_ln31' <Predicate = (op_read == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln31 = br void %sw.epilog" [alu.cpp:31]   --->   Operation 57 'br' 'br_ln31' <Predicate = (op_read == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.55ns)   --->   "%sub_ln30 = sub i32 %a_read, i32 %b_read" [alu.cpp:30]   --->   Operation 58 'sub' 'sub_ln30' <Predicate = (op_read == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %sub_ln30" [alu.cpp:30]   --->   Operation 59 'write' 'write_ln30' <Predicate = (op_read == 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln30 = br void %sw.epilog" [alu.cpp:30]   --->   Operation 60 'br' 'br_ln30' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %b_read, i32 %a_read" [alu.cpp:29]   --->   Operation 61 'add' 'add_ln29' <Predicate = (op_read == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 %add_ln29" [alu.cpp:29]   --->   Operation 62 'write' 'write_ln29' <Predicate = (op_read == 0)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln29 = br void %sw.epilog" [alu.cpp:29]   --->   Operation 63 'br' 'br_ln29' <Predicate = (op_read == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %result, i32 0" [alu.cpp:42]   --->   Operation 64 'write' 'write_ln42' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3 & op_read != 4 & op_read != 5 & op_read != 6 & op_read != 7 & op_read != 8 & op_read != 9 & op_read != 10 & op_read != 11 & op_read != 12)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln42 = br void %sw.epilog" [alu.cpp:42]   --->   Operation 65 'br' 'br_ln42' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3 & op_read != 4 & op_read != 5 & op_read != 6 & op_read != 7 & op_read != 8 & op_read != 9 & op_read != 10 & op_read != 11 & op_read != 12)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [alu.cpp:44]   --->   Operation 66 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.420ns
The critical path consists of the following:
	s_axi read operation ('b', alu.cpp:21) on port 'b' (alu.cpp:21) [20]  (1.000 ns)
	'ashr' operation 32 bit ('ashr_ln38', alu.cpp:38) [39]  (4.420 ns)
	s_axi write operation ('write_ln38', alu.cpp:38) on port 'result' (alu.cpp:38) [40]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
