// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lshr_ln1,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_1_address1,
        C_1_ce1,
        C_1_we1,
        C_1_d1,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_2_address1,
        C_2_ce1,
        C_2_we1,
        C_2_d1,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_3_address1,
        C_3_ce1,
        C_3_we1,
        C_3_d1,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_4_address1,
        C_4_ce1,
        C_4_we1,
        C_4_d1,
        C_5_address0,
        C_5_ce0,
        C_5_we0,
        C_5_d0,
        C_5_address1,
        C_5_ce1,
        C_5_we1,
        C_5_d1,
        C_6_address0,
        C_6_ce0,
        C_6_we0,
        C_6_d0,
        C_6_address1,
        C_6_ce1,
        C_6_we1,
        C_6_d1,
        C_7_address0,
        C_7_ce0,
        C_7_we0,
        C_7_d0,
        C_7_address1,
        C_7_ce1,
        C_7_we1,
        C_7_d1,
        C_8_address0,
        C_8_ce0,
        C_8_we0,
        C_8_d0,
        C_8_address1,
        C_8_ce1,
        C_8_we1,
        C_8_d1,
        C_9_address0,
        C_9_ce0,
        C_9_we0,
        C_9_d0,
        C_9_address1,
        C_9_ce1,
        C_9_we1,
        C_9_d1,
        C_10_address0,
        C_10_ce0,
        C_10_we0,
        C_10_d0,
        C_10_address1,
        C_10_ce1,
        C_10_we1,
        C_10_d1,
        C_11_address0,
        C_11_ce0,
        C_11_we0,
        C_11_d0,
        C_11_address1,
        C_11_ce1,
        C_11_we1,
        C_11_d1,
        C_12_address0,
        C_12_ce0,
        C_12_we0,
        C_12_d0,
        C_12_address1,
        C_12_ce1,
        C_12_we1,
        C_12_d1,
        C_13_address0,
        C_13_ce0,
        C_13_we0,
        C_13_d0,
        C_13_address1,
        C_13_ce1,
        C_13_we1,
        C_13_d1,
        C_14_address0,
        C_14_ce0,
        C_14_we0,
        C_14_d0,
        C_14_address1,
        C_14_ce1,
        C_14_we1,
        C_14_d1,
        C_15_address0,
        C_15_ce0,
        C_15_we0,
        C_15_d0,
        C_15_address1,
        C_15_ce1,
        C_15_we1,
        C_15_d1,
        C_16_address0,
        C_16_ce0,
        C_16_we0,
        C_16_d0,
        C_16_address1,
        C_16_ce1,
        C_16_we1,
        C_16_d1,
        tmp_address0,
        tmp_ce0,
        tmp_q0,
        tmp_address1,
        tmp_ce1,
        tmp_q1,
        tmp_8_address0,
        tmp_8_ce0,
        tmp_8_q0,
        tmp_8_address1,
        tmp_8_ce1,
        tmp_8_q1,
        tmp_16_address0,
        tmp_16_ce0,
        tmp_16_q0,
        tmp_16_address1,
        tmp_16_ce1,
        tmp_16_q1,
        tmp_24_address0,
        tmp_24_ce0,
        tmp_24_q0,
        tmp_24_address1,
        tmp_24_ce1,
        tmp_24_q1,
        tmp_32_address0,
        tmp_32_ce0,
        tmp_32_q0,
        tmp_32_address1,
        tmp_32_ce1,
        tmp_32_q1,
        tmp_40_address0,
        tmp_40_ce0,
        tmp_40_q0,
        tmp_40_address1,
        tmp_40_ce1,
        tmp_40_q1,
        tmp_48_address0,
        tmp_48_ce0,
        tmp_48_q0,
        tmp_48_address1,
        tmp_48_ce1,
        tmp_48_q1,
        tmp_56_address0,
        tmp_56_ce0,
        tmp_56_q0,
        tmp_56_address1,
        tmp_56_ce1,
        tmp_56_q1,
        tmp_64_address0,
        tmp_64_ce0,
        tmp_64_q0,
        tmp_64_address1,
        tmp_64_ce1,
        tmp_64_q1,
        tmp_72_address0,
        tmp_72_ce0,
        tmp_72_q0,
        tmp_72_address1,
        tmp_72_ce1,
        tmp_72_q1,
        tmp_80_address0,
        tmp_80_ce0,
        tmp_80_q0,
        tmp_80_address1,
        tmp_80_ce1,
        tmp_80_q1,
        tmp_88_address0,
        tmp_88_ce0,
        tmp_88_q0,
        tmp_88_address1,
        tmp_88_ce1,
        tmp_88_q1,
        tmp_96_address0,
        tmp_96_ce0,
        tmp_96_q0,
        tmp_96_address1,
        tmp_96_ce1,
        tmp_96_q1,
        tmp_104_address0,
        tmp_104_ce0,
        tmp_104_q0,
        tmp_104_address1,
        tmp_104_ce1,
        tmp_104_q1,
        tmp_112_address0,
        tmp_112_ce0,
        tmp_112_q0,
        tmp_112_address1,
        tmp_112_ce1,
        tmp_112_q1,
        tmp_120_address0,
        tmp_120_ce0,
        tmp_120_q0,
        tmp_120_address1,
        tmp_120_ce1,
        tmp_120_q1,
        empty,
        conv7_i
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] lshr_ln1;
output  [6:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [6:0] C_1_address1;
output   C_1_ce1;
output   C_1_we1;
output  [23:0] C_1_d1;
output  [6:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [23:0] C_2_d0;
output  [6:0] C_2_address1;
output   C_2_ce1;
output   C_2_we1;
output  [23:0] C_2_d1;
output  [6:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [23:0] C_3_d0;
output  [6:0] C_3_address1;
output   C_3_ce1;
output   C_3_we1;
output  [23:0] C_3_d1;
output  [6:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [23:0] C_4_d0;
output  [6:0] C_4_address1;
output   C_4_ce1;
output   C_4_we1;
output  [23:0] C_4_d1;
output  [6:0] C_5_address0;
output   C_5_ce0;
output   C_5_we0;
output  [23:0] C_5_d0;
output  [6:0] C_5_address1;
output   C_5_ce1;
output   C_5_we1;
output  [23:0] C_5_d1;
output  [6:0] C_6_address0;
output   C_6_ce0;
output   C_6_we0;
output  [23:0] C_6_d0;
output  [6:0] C_6_address1;
output   C_6_ce1;
output   C_6_we1;
output  [23:0] C_6_d1;
output  [6:0] C_7_address0;
output   C_7_ce0;
output   C_7_we0;
output  [23:0] C_7_d0;
output  [6:0] C_7_address1;
output   C_7_ce1;
output   C_7_we1;
output  [23:0] C_7_d1;
output  [6:0] C_8_address0;
output   C_8_ce0;
output   C_8_we0;
output  [23:0] C_8_d0;
output  [6:0] C_8_address1;
output   C_8_ce1;
output   C_8_we1;
output  [23:0] C_8_d1;
output  [6:0] C_9_address0;
output   C_9_ce0;
output   C_9_we0;
output  [23:0] C_9_d0;
output  [6:0] C_9_address1;
output   C_9_ce1;
output   C_9_we1;
output  [23:0] C_9_d1;
output  [6:0] C_10_address0;
output   C_10_ce0;
output   C_10_we0;
output  [23:0] C_10_d0;
output  [6:0] C_10_address1;
output   C_10_ce1;
output   C_10_we1;
output  [23:0] C_10_d1;
output  [6:0] C_11_address0;
output   C_11_ce0;
output   C_11_we0;
output  [23:0] C_11_d0;
output  [6:0] C_11_address1;
output   C_11_ce1;
output   C_11_we1;
output  [23:0] C_11_d1;
output  [6:0] C_12_address0;
output   C_12_ce0;
output   C_12_we0;
output  [23:0] C_12_d0;
output  [6:0] C_12_address1;
output   C_12_ce1;
output   C_12_we1;
output  [23:0] C_12_d1;
output  [6:0] C_13_address0;
output   C_13_ce0;
output   C_13_we0;
output  [23:0] C_13_d0;
output  [6:0] C_13_address1;
output   C_13_ce1;
output   C_13_we1;
output  [23:0] C_13_d1;
output  [6:0] C_14_address0;
output   C_14_ce0;
output   C_14_we0;
output  [23:0] C_14_d0;
output  [6:0] C_14_address1;
output   C_14_ce1;
output   C_14_we1;
output  [23:0] C_14_d1;
output  [6:0] C_15_address0;
output   C_15_ce0;
output   C_15_we0;
output  [23:0] C_15_d0;
output  [6:0] C_15_address1;
output   C_15_ce1;
output   C_15_we1;
output  [23:0] C_15_d1;
output  [6:0] C_16_address0;
output   C_16_ce0;
output   C_16_we0;
output  [23:0] C_16_d0;
output  [6:0] C_16_address1;
output   C_16_ce1;
output   C_16_we1;
output  [23:0] C_16_d1;
output  [6:0] tmp_address0;
output   tmp_ce0;
input  [23:0] tmp_q0;
output  [6:0] tmp_address1;
output   tmp_ce1;
input  [23:0] tmp_q1;
output  [6:0] tmp_8_address0;
output   tmp_8_ce0;
input  [23:0] tmp_8_q0;
output  [6:0] tmp_8_address1;
output   tmp_8_ce1;
input  [23:0] tmp_8_q1;
output  [6:0] tmp_16_address0;
output   tmp_16_ce0;
input  [23:0] tmp_16_q0;
output  [6:0] tmp_16_address1;
output   tmp_16_ce1;
input  [23:0] tmp_16_q1;
output  [6:0] tmp_24_address0;
output   tmp_24_ce0;
input  [23:0] tmp_24_q0;
output  [6:0] tmp_24_address1;
output   tmp_24_ce1;
input  [23:0] tmp_24_q1;
output  [6:0] tmp_32_address0;
output   tmp_32_ce0;
input  [23:0] tmp_32_q0;
output  [6:0] tmp_32_address1;
output   tmp_32_ce1;
input  [23:0] tmp_32_q1;
output  [6:0] tmp_40_address0;
output   tmp_40_ce0;
input  [23:0] tmp_40_q0;
output  [6:0] tmp_40_address1;
output   tmp_40_ce1;
input  [23:0] tmp_40_q1;
output  [6:0] tmp_48_address0;
output   tmp_48_ce0;
input  [23:0] tmp_48_q0;
output  [6:0] tmp_48_address1;
output   tmp_48_ce1;
input  [23:0] tmp_48_q1;
output  [6:0] tmp_56_address0;
output   tmp_56_ce0;
input  [23:0] tmp_56_q0;
output  [6:0] tmp_56_address1;
output   tmp_56_ce1;
input  [23:0] tmp_56_q1;
output  [6:0] tmp_64_address0;
output   tmp_64_ce0;
input  [23:0] tmp_64_q0;
output  [6:0] tmp_64_address1;
output   tmp_64_ce1;
input  [23:0] tmp_64_q1;
output  [6:0] tmp_72_address0;
output   tmp_72_ce0;
input  [23:0] tmp_72_q0;
output  [6:0] tmp_72_address1;
output   tmp_72_ce1;
input  [23:0] tmp_72_q1;
output  [6:0] tmp_80_address0;
output   tmp_80_ce0;
input  [23:0] tmp_80_q0;
output  [6:0] tmp_80_address1;
output   tmp_80_ce1;
input  [23:0] tmp_80_q1;
output  [6:0] tmp_88_address0;
output   tmp_88_ce0;
input  [23:0] tmp_88_q0;
output  [6:0] tmp_88_address1;
output   tmp_88_ce1;
input  [23:0] tmp_88_q1;
output  [6:0] tmp_96_address0;
output   tmp_96_ce0;
input  [23:0] tmp_96_q0;
output  [6:0] tmp_96_address1;
output   tmp_96_ce1;
input  [23:0] tmp_96_q1;
output  [6:0] tmp_104_address0;
output   tmp_104_ce0;
input  [23:0] tmp_104_q0;
output  [6:0] tmp_104_address1;
output   tmp_104_ce1;
input  [23:0] tmp_104_q1;
output  [6:0] tmp_112_address0;
output   tmp_112_ce0;
input  [23:0] tmp_112_q0;
output  [6:0] tmp_112_address1;
output   tmp_112_ce1;
input  [23:0] tmp_112_q1;
output  [6:0] tmp_120_address0;
output   tmp_120_ce0;
input  [23:0] tmp_120_q0;
output  [6:0] tmp_120_address1;
output   tmp_120_ce1;
input  [23:0] tmp_120_q1;
input  [3:0] empty;
input  [16:0] conv7_i;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_2_fu_1024_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] tmp_1_reg_1776;
wire    ap_block_pp0_stage0_11001;
wire  signed [40:0] conv7_i_cast_fu_1012_p1;
reg  signed [40:0] conv7_i_cast_reg_1782;
wire   [63:0] zext_ln136_2_fu_1050_p1;
reg   [63:0] zext_ln136_2_reg_1792;
reg   [63:0] zext_ln136_2_reg_1792_pp0_iter1_reg;
wire   [63:0] zext_ln136_3_fu_1090_p1;
reg   [63:0] zext_ln136_3_reg_1892;
reg   [63:0] zext_ln136_3_reg_1892_pp0_iter1_reg;
wire   [0:0] tmp_4_fu_1239_p3;
reg   [0:0] tmp_4_reg_1992;
wire   [23:0] add_ln136_fu_1277_p2;
reg   [23:0] add_ln136_reg_1997;
wire   [0:0] and_ln136_fu_1297_p2;
reg   [0:0] and_ln136_reg_2002;
wire   [0:0] icmp_ln136_1_fu_1337_p2;
reg   [0:0] icmp_ln136_1_reg_2007;
wire   [0:0] and_ln136_3_fu_1395_p2;
reg   [0:0] and_ln136_3_reg_2012;
wire   [0:0] and_ln136_4_fu_1401_p2;
reg   [0:0] and_ln136_4_reg_2018;
wire   [0:0] tmp_15_fu_1491_p3;
reg   [0:0] tmp_15_reg_2023;
wire   [23:0] add_ln136_1_fu_1529_p2;
reg   [23:0] add_ln136_1_reg_2028;
wire   [0:0] and_ln136_6_fu_1549_p2;
reg   [0:0] and_ln136_6_reg_2033;
wire   [0:0] icmp_ln136_4_fu_1589_p2;
reg   [0:0] icmp_ln136_4_reg_2038;
wire   [0:0] and_ln136_9_fu_1647_p2;
reg   [0:0] and_ln136_9_reg_2043;
wire   [0:0] and_ln136_10_fu_1653_p2;
reg   [0:0] and_ln136_10_reg_2049;
wire    ap_block_pp0_stage0;
reg   [8:0] i_fu_190;
wire   [8:0] add_ln133_fu_1144_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_i_3;
reg    tmp_ce1_local;
reg    tmp_ce0_local;
reg    tmp_8_ce1_local;
reg    tmp_8_ce0_local;
reg    tmp_16_ce1_local;
reg    tmp_16_ce0_local;
reg    tmp_24_ce1_local;
reg    tmp_24_ce0_local;
reg    tmp_32_ce1_local;
reg    tmp_32_ce0_local;
reg    tmp_40_ce1_local;
reg    tmp_40_ce0_local;
reg    tmp_48_ce1_local;
reg    tmp_48_ce0_local;
reg    tmp_56_ce1_local;
reg    tmp_56_ce0_local;
reg    tmp_64_ce1_local;
reg    tmp_64_ce0_local;
reg    tmp_72_ce1_local;
reg    tmp_72_ce0_local;
reg    tmp_80_ce1_local;
reg    tmp_80_ce0_local;
reg    tmp_88_ce1_local;
reg    tmp_88_ce0_local;
reg    tmp_96_ce1_local;
reg    tmp_96_ce0_local;
reg    tmp_104_ce1_local;
reg    tmp_104_ce0_local;
reg    tmp_112_ce1_local;
reg    tmp_112_ce0_local;
reg    tmp_120_ce1_local;
reg    tmp_120_ce0_local;
reg    C_15_we1_local;
wire   [23:0] select_ln136_3_fu_1691_p3;
reg    C_15_ce1_local;
reg    C_15_we0_local;
wire   [23:0] select_ln136_7_fu_1746_p3;
reg    C_15_ce0_local;
reg    C_14_we1_local;
reg    C_14_ce1_local;
reg    C_14_we0_local;
reg    C_14_ce0_local;
reg    C_13_we1_local;
reg    C_13_ce1_local;
reg    C_13_we0_local;
reg    C_13_ce0_local;
reg    C_12_we1_local;
reg    C_12_ce1_local;
reg    C_12_we0_local;
reg    C_12_ce0_local;
reg    C_11_we1_local;
reg    C_11_ce1_local;
reg    C_11_we0_local;
reg    C_11_ce0_local;
reg    C_10_we1_local;
reg    C_10_ce1_local;
reg    C_10_we0_local;
reg    C_10_ce0_local;
reg    C_9_we1_local;
reg    C_9_ce1_local;
reg    C_9_we0_local;
reg    C_9_ce0_local;
reg    C_8_we1_local;
reg    C_8_ce1_local;
reg    C_8_we0_local;
reg    C_8_ce0_local;
reg    C_7_we1_local;
reg    C_7_ce1_local;
reg    C_7_we0_local;
reg    C_7_ce0_local;
reg    C_6_we1_local;
reg    C_6_ce1_local;
reg    C_6_we0_local;
reg    C_6_ce0_local;
reg    C_5_we1_local;
reg    C_5_ce1_local;
reg    C_5_we0_local;
reg    C_5_ce0_local;
reg    C_4_we1_local;
reg    C_4_ce1_local;
reg    C_4_we0_local;
reg    C_4_ce0_local;
reg    C_3_we1_local;
reg    C_3_ce1_local;
reg    C_3_we0_local;
reg    C_3_ce0_local;
reg    C_2_we1_local;
reg    C_2_ce1_local;
reg    C_2_we0_local;
reg    C_2_ce0_local;
reg    C_1_we1_local;
reg    C_1_ce1_local;
reg    C_1_we0_local;
reg    C_1_ce0_local;
reg    C_16_we1_local;
reg    C_16_ce1_local;
reg    C_16_we0_local;
reg    C_16_ce0_local;
wire   [4:0] lshr_ln7_fu_1032_p4;
wire   [6:0] tmp_s_fu_1042_p3;
wire   [3:0] tmp_12_fu_1070_p4;
wire   [6:0] tmp_13_fu_1080_p4;
wire   [23:0] tmp_3_fu_1155_p33;
wire  signed [23:0] tmp_3_fu_1155_p35;
wire  signed [16:0] mul_ln136_fu_1230_p1;
wire  signed [40:0] mul_ln136_fu_1230_p2;
wire  signed [47:0] sext_ln136_1_fu_1235_p1;
wire   [0:0] tmp_5_fu_1257_p3;
wire   [23:0] trunc_ln6_fu_1247_p4;
wire   [23:0] zext_ln136_fu_1273_p1;
wire   [0:0] tmp_7_fu_1283_p3;
wire   [0:0] tmp_6_fu_1265_p3;
wire   [0:0] xor_ln136_fu_1291_p2;
wire   [1:0] tmp_10_fu_1311_p4;
wire   [2:0] tmp_11_fu_1327_p4;
wire   [0:0] icmp_ln136_2_fu_1343_p2;
wire   [0:0] tmp_9_fu_1303_p3;
wire   [0:0] icmp_ln136_fu_1321_p2;
wire   [0:0] xor_ln136_1_fu_1357_p2;
wire   [0:0] and_ln136_1_fu_1363_p2;
wire   [0:0] select_ln136_fu_1349_p3;
wire   [0:0] xor_ln136_2_fu_1377_p2;
wire   [0:0] or_ln136_fu_1383_p2;
wire   [0:0] xor_ln136_3_fu_1389_p2;
wire   [0:0] select_ln136_1_fu_1369_p3;
wire   [23:0] tmp_14_fu_1407_p33;
wire  signed [23:0] tmp_14_fu_1407_p35;
wire  signed [16:0] mul_ln136_1_fu_1482_p1;
wire  signed [40:0] mul_ln136_1_fu_1482_p2;
wire  signed [47:0] sext_ln136_3_fu_1487_p1;
wire   [0:0] tmp_17_fu_1509_p3;
wire   [23:0] trunc_ln136_1_fu_1499_p4;
wire   [23:0] zext_ln136_1_fu_1525_p1;
wire   [0:0] tmp_19_fu_1535_p3;
wire   [0:0] tmp_18_fu_1517_p3;
wire   [0:0] xor_ln136_5_fu_1543_p2;
wire   [1:0] tmp_21_fu_1563_p4;
wire   [2:0] tmp_22_fu_1579_p4;
wire   [0:0] icmp_ln136_5_fu_1595_p2;
wire   [0:0] tmp_20_fu_1555_p3;
wire   [0:0] icmp_ln136_3_fu_1573_p2;
wire   [0:0] xor_ln136_6_fu_1609_p2;
wire   [0:0] and_ln136_7_fu_1615_p2;
wire   [0:0] select_ln136_4_fu_1601_p3;
wire   [0:0] xor_ln136_7_fu_1629_p2;
wire   [0:0] or_ln136_3_fu_1635_p2;
wire   [0:0] xor_ln136_8_fu_1641_p2;
wire   [0:0] select_ln136_5_fu_1621_p3;
wire   [0:0] and_ln136_2_fu_1659_p2;
wire   [0:0] or_ln136_2_fu_1663_p2;
wire   [0:0] xor_ln136_4_fu_1668_p2;
wire   [0:0] and_ln136_5_fu_1674_p2;
wire   [0:0] or_ln136_1_fu_1686_p2;
wire   [23:0] select_ln136_2_fu_1679_p3;
wire   [0:0] and_ln136_8_fu_1714_p2;
wire   [0:0] or_ln136_5_fu_1718_p2;
wire   [0:0] xor_ln136_9_fu_1723_p2;
wire   [0:0] and_ln136_11_fu_1729_p2;
wire   [0:0] or_ln136_4_fu_1741_p2;
wire   [23:0] select_ln136_6_fu_1734_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_3_fu_1155_p1;
wire   [3:0] tmp_3_fu_1155_p3;
wire   [3:0] tmp_3_fu_1155_p5;
wire   [3:0] tmp_3_fu_1155_p7;
wire   [3:0] tmp_3_fu_1155_p9;
wire   [3:0] tmp_3_fu_1155_p11;
wire   [3:0] tmp_3_fu_1155_p13;
wire   [3:0] tmp_3_fu_1155_p15;
wire  signed [3:0] tmp_3_fu_1155_p17;
wire  signed [3:0] tmp_3_fu_1155_p19;
wire  signed [3:0] tmp_3_fu_1155_p21;
wire  signed [3:0] tmp_3_fu_1155_p23;
wire  signed [3:0] tmp_3_fu_1155_p25;
wire  signed [3:0] tmp_3_fu_1155_p27;
wire  signed [3:0] tmp_3_fu_1155_p29;
wire  signed [3:0] tmp_3_fu_1155_p31;
wire   [3:0] tmp_14_fu_1407_p1;
wire   [3:0] tmp_14_fu_1407_p3;
wire   [3:0] tmp_14_fu_1407_p5;
wire   [3:0] tmp_14_fu_1407_p7;
wire   [3:0] tmp_14_fu_1407_p9;
wire   [3:0] tmp_14_fu_1407_p11;
wire   [3:0] tmp_14_fu_1407_p13;
wire   [3:0] tmp_14_fu_1407_p15;
wire  signed [3:0] tmp_14_fu_1407_p17;
wire  signed [3:0] tmp_14_fu_1407_p19;
wire  signed [3:0] tmp_14_fu_1407_p21;
wire  signed [3:0] tmp_14_fu_1407_p23;
wire  signed [3:0] tmp_14_fu_1407_p25;
wire  signed [3:0] tmp_14_fu_1407_p27;
wire  signed [3:0] tmp_14_fu_1407_p29;
wire  signed [3:0] tmp_14_fu_1407_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 i_fu_190 = 9'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U349(
    .din0(tmp_q1),
    .din1(tmp_8_q1),
    .din2(tmp_16_q1),
    .din3(tmp_24_q1),
    .din4(tmp_32_q1),
    .din5(tmp_40_q1),
    .din6(tmp_48_q1),
    .din7(tmp_56_q1),
    .din8(tmp_64_q1),
    .din9(tmp_72_q1),
    .din10(tmp_80_q1),
    .din11(tmp_88_q1),
    .din12(tmp_96_q1),
    .din13(tmp_104_q1),
    .din14(tmp_112_q1),
    .din15(tmp_120_q1),
    .def(tmp_3_fu_1155_p33),
    .sel(empty),
    .dout(tmp_3_fu_1155_p35)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U350(
    .din0(tmp_3_fu_1155_p35),
    .din1(mul_ln136_fu_1230_p1),
    .dout(mul_ln136_fu_1230_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U351(
    .din0(tmp_q0),
    .din1(tmp_8_q0),
    .din2(tmp_16_q0),
    .din3(tmp_24_q0),
    .din4(tmp_32_q0),
    .din5(tmp_40_q0),
    .din6(tmp_48_q0),
    .din7(tmp_56_q0),
    .din8(tmp_64_q0),
    .din9(tmp_72_q0),
    .din10(tmp_80_q0),
    .din11(tmp_88_q0),
    .din12(tmp_96_q0),
    .din13(tmp_104_q0),
    .din14(tmp_112_q0),
    .din15(tmp_120_q0),
    .def(tmp_14_fu_1407_p33),
    .sel(empty),
    .dout(tmp_14_fu_1407_p35)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U352(
    .din0(tmp_14_fu_1407_p35),
    .din1(mul_ln136_1_fu_1482_p1),
    .dout(mul_ln136_1_fu_1482_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_2_fu_1024_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_190 <= add_ln133_fu_1144_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_190 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln136_1_reg_2028 <= add_ln136_1_fu_1529_p2;
        add_ln136_reg_1997 <= add_ln136_fu_1277_p2;
        and_ln136_10_reg_2049 <= and_ln136_10_fu_1653_p2;
        and_ln136_3_reg_2012 <= and_ln136_3_fu_1395_p2;
        and_ln136_4_reg_2018 <= and_ln136_4_fu_1401_p2;
        and_ln136_6_reg_2033 <= and_ln136_6_fu_1549_p2;
        and_ln136_9_reg_2043 <= and_ln136_9_fu_1647_p2;
        and_ln136_reg_2002 <= and_ln136_fu_1297_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        conv7_i_cast_reg_1782 <= conv7_i_cast_fu_1012_p1;
        icmp_ln136_1_reg_2007 <= icmp_ln136_1_fu_1337_p2;
        icmp_ln136_4_reg_2038 <= icmp_ln136_4_fu_1589_p2;
        tmp_15_reg_2023 <= sext_ln136_3_fu_1487_p1[32'd47];
        tmp_4_reg_1992 <= sext_ln136_1_fu_1235_p1[32'd47];
        zext_ln136_2_reg_1792[6 : 0] <= zext_ln136_2_fu_1050_p1[6 : 0];
        zext_ln136_2_reg_1792_pp0_iter1_reg[6 : 0] <= zext_ln136_2_reg_1792[6 : 0];
        zext_ln136_3_reg_1892[1 : 0] <= zext_ln136_3_fu_1090_p1[1 : 0];
zext_ln136_3_reg_1892[6 : 3] <= zext_ln136_3_fu_1090_p1[6 : 3];
        zext_ln136_3_reg_1892_pp0_iter1_reg[1 : 0] <= zext_ln136_3_reg_1892[1 : 0];
zext_ln136_3_reg_1892_pp0_iter1_reg[6 : 3] <= zext_ln136_3_reg_1892[6 : 3];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_10_ce0_local = 1'b1;
    end else begin
        C_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_10_ce1_local = 1'b1;
    end else begin
        C_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_10_we0_local = 1'b1;
    end else begin
        C_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_10_we1_local = 1'b1;
    end else begin
        C_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_11_ce0_local = 1'b1;
    end else begin
        C_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_11_ce1_local = 1'b1;
    end else begin
        C_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_11_we0_local = 1'b1;
    end else begin
        C_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_11_we1_local = 1'b1;
    end else begin
        C_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_12_ce0_local = 1'b1;
    end else begin
        C_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_12_ce1_local = 1'b1;
    end else begin
        C_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_12_we0_local = 1'b1;
    end else begin
        C_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_12_we1_local = 1'b1;
    end else begin
        C_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_13_ce0_local = 1'b1;
    end else begin
        C_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_13_ce1_local = 1'b1;
    end else begin
        C_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_13_we0_local = 1'b1;
    end else begin
        C_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_13_we1_local = 1'b1;
    end else begin
        C_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_14_ce0_local = 1'b1;
    end else begin
        C_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_14_ce1_local = 1'b1;
    end else begin
        C_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_14_we0_local = 1'b1;
    end else begin
        C_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_14_we1_local = 1'b1;
    end else begin
        C_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_15_ce0_local = 1'b1;
    end else begin
        C_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_15_ce1_local = 1'b1;
    end else begin
        C_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_15_we0_local = 1'b1;
    end else begin
        C_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_15_we1_local = 1'b1;
    end else begin
        C_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_16_ce0_local = 1'b1;
    end else begin
        C_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_16_ce1_local = 1'b1;
    end else begin
        C_16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_16_we0_local = 1'b1;
    end else begin
        C_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_16_we1_local = 1'b1;
    end else begin
        C_16_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce1_local = 1'b1;
    end else begin
        C_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we0_local = 1'b1;
    end else begin
        C_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we1_local = 1'b1;
    end else begin
        C_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce1_local = 1'b1;
    end else begin
        C_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we0_local = 1'b1;
    end else begin
        C_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we1_local = 1'b1;
    end else begin
        C_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce1_local = 1'b1;
    end else begin
        C_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we0_local = 1'b1;
    end else begin
        C_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we1_local = 1'b1;
    end else begin
        C_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_ce0_local = 1'b1;
    end else begin
        C_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_ce1_local = 1'b1;
    end else begin
        C_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_we0_local = 1'b1;
    end else begin
        C_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_we1_local = 1'b1;
    end else begin
        C_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_ce0_local = 1'b1;
    end else begin
        C_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_ce1_local = 1'b1;
    end else begin
        C_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_we0_local = 1'b1;
    end else begin
        C_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_we1_local = 1'b1;
    end else begin
        C_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_ce0_local = 1'b1;
    end else begin
        C_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_ce1_local = 1'b1;
    end else begin
        C_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_we0_local = 1'b1;
    end else begin
        C_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_we1_local = 1'b1;
    end else begin
        C_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_ce0_local = 1'b1;
    end else begin
        C_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_ce1_local = 1'b1;
    end else begin
        C_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_we0_local = 1'b1;
    end else begin
        C_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_we1_local = 1'b1;
    end else begin
        C_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_ce0_local = 1'b1;
    end else begin
        C_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_ce1_local = 1'b1;
    end else begin
        C_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_we0_local = 1'b1;
    end else begin
        C_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_we1_local = 1'b1;
    end else begin
        C_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_9_ce0_local = 1'b1;
    end else begin
        C_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_9_ce1_local = 1'b1;
    end else begin
        C_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_9_we0_local = 1'b1;
    end else begin
        C_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1776 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_9_we1_local = 1'b1;
    end else begin
        C_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_fu_1024_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_3 = 9'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_104_ce0_local = 1'b1;
    end else begin
        tmp_104_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_104_ce1_local = 1'b1;
    end else begin
        tmp_104_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_112_ce0_local = 1'b1;
    end else begin
        tmp_112_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_112_ce1_local = 1'b1;
    end else begin
        tmp_112_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_120_ce0_local = 1'b1;
    end else begin
        tmp_120_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_120_ce1_local = 1'b1;
    end else begin
        tmp_120_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_16_ce0_local = 1'b1;
    end else begin
        tmp_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_16_ce1_local = 1'b1;
    end else begin
        tmp_16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_24_ce0_local = 1'b1;
    end else begin
        tmp_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_24_ce1_local = 1'b1;
    end else begin
        tmp_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_32_ce0_local = 1'b1;
    end else begin
        tmp_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_32_ce1_local = 1'b1;
    end else begin
        tmp_32_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_40_ce0_local = 1'b1;
    end else begin
        tmp_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_40_ce1_local = 1'b1;
    end else begin
        tmp_40_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_48_ce0_local = 1'b1;
    end else begin
        tmp_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_48_ce1_local = 1'b1;
    end else begin
        tmp_48_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_56_ce0_local = 1'b1;
    end else begin
        tmp_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_56_ce1_local = 1'b1;
    end else begin
        tmp_56_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_64_ce0_local = 1'b1;
    end else begin
        tmp_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_64_ce1_local = 1'b1;
    end else begin
        tmp_64_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_72_ce0_local = 1'b1;
    end else begin
        tmp_72_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_72_ce1_local = 1'b1;
    end else begin
        tmp_72_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_80_ce0_local = 1'b1;
    end else begin
        tmp_80_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_80_ce1_local = 1'b1;
    end else begin
        tmp_80_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_88_ce0_local = 1'b1;
    end else begin
        tmp_88_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_88_ce1_local = 1'b1;
    end else begin
        tmp_88_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_ce0_local = 1'b1;
    end else begin
        tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_ce1_local = 1'b1;
    end else begin
        tmp_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_96_ce0_local = 1'b1;
    end else begin
        tmp_96_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_96_ce1_local = 1'b1;
    end else begin
        tmp_96_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_ce0_local = 1'b1;
    end else begin
        tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_ce1_local = 1'b1;
    end else begin
        tmp_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_10_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_10_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_10_ce0 = C_10_ce0_local;

assign C_10_ce1 = C_10_ce1_local;

assign C_10_d0 = select_ln136_7_fu_1746_p3;

assign C_10_d1 = select_ln136_3_fu_1691_p3;

assign C_10_we0 = C_10_we0_local;

assign C_10_we1 = C_10_we1_local;

assign C_11_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_11_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_11_ce0 = C_11_ce0_local;

assign C_11_ce1 = C_11_ce1_local;

assign C_11_d0 = select_ln136_7_fu_1746_p3;

assign C_11_d1 = select_ln136_3_fu_1691_p3;

assign C_11_we0 = C_11_we0_local;

assign C_11_we1 = C_11_we1_local;

assign C_12_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_12_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_12_ce0 = C_12_ce0_local;

assign C_12_ce1 = C_12_ce1_local;

assign C_12_d0 = select_ln136_7_fu_1746_p3;

assign C_12_d1 = select_ln136_3_fu_1691_p3;

assign C_12_we0 = C_12_we0_local;

assign C_12_we1 = C_12_we1_local;

assign C_13_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_13_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_13_ce0 = C_13_ce0_local;

assign C_13_ce1 = C_13_ce1_local;

assign C_13_d0 = select_ln136_7_fu_1746_p3;

assign C_13_d1 = select_ln136_3_fu_1691_p3;

assign C_13_we0 = C_13_we0_local;

assign C_13_we1 = C_13_we1_local;

assign C_14_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_14_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_14_ce0 = C_14_ce0_local;

assign C_14_ce1 = C_14_ce1_local;

assign C_14_d0 = select_ln136_7_fu_1746_p3;

assign C_14_d1 = select_ln136_3_fu_1691_p3;

assign C_14_we0 = C_14_we0_local;

assign C_14_we1 = C_14_we1_local;

assign C_15_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_15_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_15_ce0 = C_15_ce0_local;

assign C_15_ce1 = C_15_ce1_local;

assign C_15_d0 = select_ln136_7_fu_1746_p3;

assign C_15_d1 = select_ln136_3_fu_1691_p3;

assign C_15_we0 = C_15_we0_local;

assign C_15_we1 = C_15_we1_local;

assign C_16_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_16_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_16_ce0 = C_16_ce0_local;

assign C_16_ce1 = C_16_ce1_local;

assign C_16_d0 = select_ln136_7_fu_1746_p3;

assign C_16_d1 = select_ln136_3_fu_1691_p3;

assign C_16_we0 = C_16_we0_local;

assign C_16_we1 = C_16_we1_local;

assign C_1_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_1_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_1_ce0 = C_1_ce0_local;

assign C_1_ce1 = C_1_ce1_local;

assign C_1_d0 = select_ln136_7_fu_1746_p3;

assign C_1_d1 = select_ln136_3_fu_1691_p3;

assign C_1_we0 = C_1_we0_local;

assign C_1_we1 = C_1_we1_local;

assign C_2_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_2_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_2_ce0 = C_2_ce0_local;

assign C_2_ce1 = C_2_ce1_local;

assign C_2_d0 = select_ln136_7_fu_1746_p3;

assign C_2_d1 = select_ln136_3_fu_1691_p3;

assign C_2_we0 = C_2_we0_local;

assign C_2_we1 = C_2_we1_local;

assign C_3_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_3_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_3_ce0 = C_3_ce0_local;

assign C_3_ce1 = C_3_ce1_local;

assign C_3_d0 = select_ln136_7_fu_1746_p3;

assign C_3_d1 = select_ln136_3_fu_1691_p3;

assign C_3_we0 = C_3_we0_local;

assign C_3_we1 = C_3_we1_local;

assign C_4_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_4_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_4_ce0 = C_4_ce0_local;

assign C_4_ce1 = C_4_ce1_local;

assign C_4_d0 = select_ln136_7_fu_1746_p3;

assign C_4_d1 = select_ln136_3_fu_1691_p3;

assign C_4_we0 = C_4_we0_local;

assign C_4_we1 = C_4_we1_local;

assign C_5_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_5_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_5_ce0 = C_5_ce0_local;

assign C_5_ce1 = C_5_ce1_local;

assign C_5_d0 = select_ln136_7_fu_1746_p3;

assign C_5_d1 = select_ln136_3_fu_1691_p3;

assign C_5_we0 = C_5_we0_local;

assign C_5_we1 = C_5_we1_local;

assign C_6_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_6_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_6_ce0 = C_6_ce0_local;

assign C_6_ce1 = C_6_ce1_local;

assign C_6_d0 = select_ln136_7_fu_1746_p3;

assign C_6_d1 = select_ln136_3_fu_1691_p3;

assign C_6_we0 = C_6_we0_local;

assign C_6_we1 = C_6_we1_local;

assign C_7_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_7_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_7_ce0 = C_7_ce0_local;

assign C_7_ce1 = C_7_ce1_local;

assign C_7_d0 = select_ln136_7_fu_1746_p3;

assign C_7_d1 = select_ln136_3_fu_1691_p3;

assign C_7_we0 = C_7_we0_local;

assign C_7_we1 = C_7_we1_local;

assign C_8_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_8_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_8_ce0 = C_8_ce0_local;

assign C_8_ce1 = C_8_ce1_local;

assign C_8_d0 = select_ln136_7_fu_1746_p3;

assign C_8_d1 = select_ln136_3_fu_1691_p3;

assign C_8_we0 = C_8_we0_local;

assign C_8_we1 = C_8_we1_local;

assign C_9_address0 = zext_ln136_3_reg_1892_pp0_iter1_reg;

assign C_9_address1 = zext_ln136_2_reg_1792_pp0_iter1_reg;

assign C_9_ce0 = C_9_ce0_local;

assign C_9_ce1 = C_9_ce1_local;

assign C_9_d0 = select_ln136_7_fu_1746_p3;

assign C_9_d1 = select_ln136_3_fu_1691_p3;

assign C_9_we0 = C_9_we0_local;

assign C_9_we1 = C_9_we1_local;

assign add_ln133_fu_1144_p2 = (ap_sig_allocacmp_i_3 + 9'd16);

assign add_ln136_1_fu_1529_p2 = (trunc_ln136_1_fu_1499_p4 + zext_ln136_1_fu_1525_p1);

assign add_ln136_fu_1277_p2 = (trunc_ln6_fu_1247_p4 + zext_ln136_fu_1273_p1);

assign and_ln136_10_fu_1653_p2 = (tmp_19_fu_1535_p3 & select_ln136_5_fu_1621_p3);

assign and_ln136_11_fu_1729_p2 = (xor_ln136_9_fu_1723_p2 & tmp_15_reg_2023);

assign and_ln136_1_fu_1363_p2 = (xor_ln136_1_fu_1357_p2 & icmp_ln136_fu_1321_p2);

assign and_ln136_2_fu_1659_p2 = (icmp_ln136_1_reg_2007 & and_ln136_reg_2002);

assign and_ln136_3_fu_1395_p2 = (xor_ln136_3_fu_1389_p2 & or_ln136_fu_1383_p2);

assign and_ln136_4_fu_1401_p2 = (tmp_7_fu_1283_p3 & select_ln136_1_fu_1369_p3);

assign and_ln136_5_fu_1674_p2 = (xor_ln136_4_fu_1668_p2 & tmp_4_reg_1992);

assign and_ln136_6_fu_1549_p2 = (xor_ln136_5_fu_1543_p2 & tmp_18_fu_1517_p3);

assign and_ln136_7_fu_1615_p2 = (xor_ln136_6_fu_1609_p2 & icmp_ln136_3_fu_1573_p2);

assign and_ln136_8_fu_1714_p2 = (icmp_ln136_4_reg_2038 & and_ln136_6_reg_2033);

assign and_ln136_9_fu_1647_p2 = (xor_ln136_8_fu_1641_p2 & or_ln136_3_fu_1635_p2);

assign and_ln136_fu_1297_p2 = (xor_ln136_fu_1291_p2 & tmp_6_fu_1265_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv7_i_cast_fu_1012_p1 = $signed(conv7_i);

assign icmp_ln136_1_fu_1337_p2 = ((tmp_11_fu_1327_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln136_2_fu_1343_p2 = ((tmp_11_fu_1327_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln136_3_fu_1573_p2 = ((tmp_21_fu_1563_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_4_fu_1589_p2 = ((tmp_22_fu_1579_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln136_5_fu_1595_p2 = ((tmp_22_fu_1579_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_1321_p2 = ((tmp_10_fu_1311_p4 == 2'd3) ? 1'b1 : 1'b0);

assign lshr_ln7_fu_1032_p4 = {{ap_sig_allocacmp_i_3[7:3]}};

assign mul_ln136_1_fu_1482_p1 = conv7_i_cast_reg_1782;

assign mul_ln136_fu_1230_p1 = conv7_i_cast_reg_1782;

assign or_ln136_1_fu_1686_p2 = (and_ln136_5_fu_1674_p2 | and_ln136_3_reg_2012);

assign or_ln136_2_fu_1663_p2 = (and_ln136_4_reg_2018 | and_ln136_2_fu_1659_p2);

assign or_ln136_3_fu_1635_p2 = (xor_ln136_7_fu_1629_p2 | tmp_19_fu_1535_p3);

assign or_ln136_4_fu_1741_p2 = (and_ln136_9_reg_2043 | and_ln136_11_fu_1729_p2);

assign or_ln136_5_fu_1718_p2 = (and_ln136_8_fu_1714_p2 | and_ln136_10_reg_2049);

assign or_ln136_fu_1383_p2 = (xor_ln136_2_fu_1377_p2 | tmp_7_fu_1283_p3);

assign select_ln136_1_fu_1369_p3 = ((and_ln136_fu_1297_p2[0:0] == 1'b1) ? and_ln136_1_fu_1363_p2 : icmp_ln136_1_fu_1337_p2);

assign select_ln136_2_fu_1679_p3 = ((and_ln136_3_reg_2012[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln136_3_fu_1691_p3 = ((or_ln136_1_fu_1686_p2[0:0] == 1'b1) ? select_ln136_2_fu_1679_p3 : add_ln136_reg_1997);

assign select_ln136_4_fu_1601_p3 = ((and_ln136_6_fu_1549_p2[0:0] == 1'b1) ? icmp_ln136_4_fu_1589_p2 : icmp_ln136_5_fu_1595_p2);

assign select_ln136_5_fu_1621_p3 = ((and_ln136_6_fu_1549_p2[0:0] == 1'b1) ? and_ln136_7_fu_1615_p2 : icmp_ln136_4_fu_1589_p2);

assign select_ln136_6_fu_1734_p3 = ((and_ln136_9_reg_2043[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln136_7_fu_1746_p3 = ((or_ln136_4_fu_1741_p2[0:0] == 1'b1) ? select_ln136_6_fu_1734_p3 : add_ln136_1_reg_2028);

assign select_ln136_fu_1349_p3 = ((and_ln136_fu_1297_p2[0:0] == 1'b1) ? icmp_ln136_1_fu_1337_p2 : icmp_ln136_2_fu_1343_p2);

assign sext_ln136_1_fu_1235_p1 = mul_ln136_fu_1230_p2;

assign sext_ln136_3_fu_1487_p1 = mul_ln136_1_fu_1482_p2;

assign tmp_104_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_104_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_104_ce0 = tmp_104_ce0_local;

assign tmp_104_ce1 = tmp_104_ce1_local;

assign tmp_10_fu_1311_p4 = {{mul_ln136_fu_1230_p2[40:39]}};

assign tmp_112_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_112_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_112_ce0 = tmp_112_ce0_local;

assign tmp_112_ce1 = tmp_112_ce1_local;

assign tmp_11_fu_1327_p4 = {{mul_ln136_fu_1230_p2[40:38]}};

assign tmp_120_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_120_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_120_ce0 = tmp_120_ce0_local;

assign tmp_120_ce1 = tmp_120_ce1_local;

assign tmp_12_fu_1070_p4 = {{ap_sig_allocacmp_i_3[7:4]}};

assign tmp_13_fu_1080_p4 = {{{tmp_12_fu_1070_p4}, {1'd1}}, {lshr_ln1}};

assign tmp_14_fu_1407_p33 = 'bx;

assign tmp_15_fu_1491_p3 = sext_ln136_3_fu_1487_p1[32'd47];

assign tmp_16_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_16_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_16_ce0 = tmp_16_ce0_local;

assign tmp_16_ce1 = tmp_16_ce1_local;

assign tmp_17_fu_1509_p3 = sext_ln136_3_fu_1487_p1[32'd13];

assign tmp_18_fu_1517_p3 = sext_ln136_3_fu_1487_p1[32'd37];

assign tmp_19_fu_1535_p3 = add_ln136_1_fu_1529_p2[32'd23];

assign tmp_1_reg_1776 = empty;

assign tmp_20_fu_1555_p3 = sext_ln136_3_fu_1487_p1[32'd38];

assign tmp_21_fu_1563_p4 = {{mul_ln136_1_fu_1482_p2[40:39]}};

assign tmp_22_fu_1579_p4 = {{mul_ln136_1_fu_1482_p2[40:38]}};

assign tmp_24_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_24_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_24_ce0 = tmp_24_ce0_local;

assign tmp_24_ce1 = tmp_24_ce1_local;

assign tmp_2_fu_1024_p3 = ap_sig_allocacmp_i_3[32'd8];

assign tmp_32_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_32_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_32_ce0 = tmp_32_ce0_local;

assign tmp_32_ce1 = tmp_32_ce1_local;

assign tmp_3_fu_1155_p33 = 'bx;

assign tmp_40_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_40_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_40_ce0 = tmp_40_ce0_local;

assign tmp_40_ce1 = tmp_40_ce1_local;

assign tmp_48_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_48_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_48_ce0 = tmp_48_ce0_local;

assign tmp_48_ce1 = tmp_48_ce1_local;

assign tmp_4_fu_1239_p3 = sext_ln136_1_fu_1235_p1[32'd47];

assign tmp_56_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_56_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_56_ce0 = tmp_56_ce0_local;

assign tmp_56_ce1 = tmp_56_ce1_local;

assign tmp_5_fu_1257_p3 = sext_ln136_1_fu_1235_p1[32'd13];

assign tmp_64_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_64_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_64_ce0 = tmp_64_ce0_local;

assign tmp_64_ce1 = tmp_64_ce1_local;

assign tmp_6_fu_1265_p3 = sext_ln136_1_fu_1235_p1[32'd37];

assign tmp_72_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_72_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_72_ce0 = tmp_72_ce0_local;

assign tmp_72_ce1 = tmp_72_ce1_local;

assign tmp_7_fu_1283_p3 = add_ln136_fu_1277_p2[32'd23];

assign tmp_80_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_80_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_80_ce0 = tmp_80_ce0_local;

assign tmp_80_ce1 = tmp_80_ce1_local;

assign tmp_88_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_88_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_88_ce0 = tmp_88_ce0_local;

assign tmp_88_ce1 = tmp_88_ce1_local;

assign tmp_8_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_8_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_8_ce0 = tmp_8_ce0_local;

assign tmp_8_ce1 = tmp_8_ce1_local;

assign tmp_96_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_96_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_96_ce0 = tmp_96_ce0_local;

assign tmp_96_ce1 = tmp_96_ce1_local;

assign tmp_9_fu_1303_p3 = sext_ln136_1_fu_1235_p1[32'd38];

assign tmp_address0 = zext_ln136_3_fu_1090_p1;

assign tmp_address1 = zext_ln136_2_fu_1050_p1;

assign tmp_ce0 = tmp_ce0_local;

assign tmp_ce1 = tmp_ce1_local;

assign tmp_s_fu_1042_p3 = {{lshr_ln7_fu_1032_p4}, {lshr_ln1}};

assign trunc_ln136_1_fu_1499_p4 = {{mul_ln136_1_fu_1482_p2[37:14]}};

assign trunc_ln6_fu_1247_p4 = {{mul_ln136_fu_1230_p2[37:14]}};

assign xor_ln136_1_fu_1357_p2 = (tmp_9_fu_1303_p3 ^ 1'd1);

assign xor_ln136_2_fu_1377_p2 = (select_ln136_fu_1349_p3 ^ 1'd1);

assign xor_ln136_3_fu_1389_p2 = (tmp_4_fu_1239_p3 ^ 1'd1);

assign xor_ln136_4_fu_1668_p2 = (or_ln136_2_fu_1663_p2 ^ 1'd1);

assign xor_ln136_5_fu_1543_p2 = (tmp_19_fu_1535_p3 ^ 1'd1);

assign xor_ln136_6_fu_1609_p2 = (tmp_20_fu_1555_p3 ^ 1'd1);

assign xor_ln136_7_fu_1629_p2 = (select_ln136_4_fu_1601_p3 ^ 1'd1);

assign xor_ln136_8_fu_1641_p2 = (tmp_15_fu_1491_p3 ^ 1'd1);

assign xor_ln136_9_fu_1723_p2 = (or_ln136_5_fu_1718_p2 ^ 1'd1);

assign xor_ln136_fu_1291_p2 = (tmp_7_fu_1283_p3 ^ 1'd1);

assign zext_ln136_1_fu_1525_p1 = tmp_17_fu_1509_p3;

assign zext_ln136_2_fu_1050_p1 = tmp_s_fu_1042_p3;

assign zext_ln136_3_fu_1090_p1 = tmp_13_fu_1080_p4;

assign zext_ln136_fu_1273_p1 = tmp_5_fu_1257_p3;

always @ (posedge ap_clk) begin
    zext_ln136_2_reg_1792[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln136_2_reg_1792_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln136_3_reg_1892[2] <= 1'b1;
    zext_ln136_3_reg_1892[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln136_3_reg_1892_pp0_iter1_reg[2] <= 1'b1;
    zext_ln136_3_reg_1892_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7
