
winter_simple_310522.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ca8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00010e9c  08010e38  08010e38  00020e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08021cd4  08021cd4  00031cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08021cdc  08021cdc  00031cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08021ce0  08021ce0  00031ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000088  20000000  08021ce4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000034b0  20000088  08021d6c  00040088  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20003538  08021d6c  00043538  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00040088  2**0
                  CONTENTS, READONLY
 10 .debug_info   00039629  00000000  00000000  000400b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006f0d  00000000  00000000  000796e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002300  00000000  00000000  000805f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002000  00000000  00000000  000828f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031955  00000000  00000000  000848f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002fbb1  00000000  00000000  000b6245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0010390d  00000000  00000000  000e5df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001e9703  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000091c4  00000000  00000000  001e9758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010e20 	.word	0x08010e20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08010e20 	.word	0x08010e20

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800057e:	2300      	movs	r3, #0
 8000580:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000582:	2003      	movs	r0, #3
 8000584:	f000 f9ac 	bl	80008e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000588:	2000      	movs	r0, #0
 800058a:	f000 f80d 	bl	80005a8 <HAL_InitTick>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d002      	beq.n	800059a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000594:	2301      	movs	r3, #1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	e001      	b.n	800059e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800059a:	f00b fde1 	bl	800c160 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800059e:	79fb      	ldrb	r3, [r7, #7]
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005b4:	4b16      	ldr	r3, [pc, #88]	; (8000610 <HAL_InitTick+0x68>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d022      	beq.n	8000602 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005bc:	4b15      	ldr	r3, [pc, #84]	; (8000614 <HAL_InitTick+0x6c>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b13      	ldr	r3, [pc, #76]	; (8000610 <HAL_InitTick+0x68>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80005cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d0:	4618      	mov	r0, r3
 80005d2:	f000 f9c8 	bl	8000966 <HAL_SYSTICK_Config>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d10f      	bne.n	80005fc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b0f      	cmp	r3, #15
 80005e0:	d809      	bhi.n	80005f6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e2:	2200      	movs	r2, #0
 80005e4:	6879      	ldr	r1, [r7, #4]
 80005e6:	f04f 30ff 	mov.w	r0, #4294967295
 80005ea:	f000 f984 	bl	80008f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005ee:	4a0a      	ldr	r2, [pc, #40]	; (8000618 <HAL_InitTick+0x70>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	e007      	b.n	8000606 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80005f6:	2301      	movs	r3, #1
 80005f8:	73fb      	strb	r3, [r7, #15]
 80005fa:	e004      	b.n	8000606 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005fc:	2301      	movs	r3, #1
 80005fe:	73fb      	strb	r3, [r7, #15]
 8000600:	e001      	b.n	8000606 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000606:	7bfb      	ldrb	r3, [r7, #15]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000004 	.word	0x20000004
 8000614:	2000001c 	.word	0x2000001c
 8000618:	20000000 	.word	0x20000000

0800061c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000620:	4b05      	ldr	r3, [pc, #20]	; (8000638 <HAL_IncTick+0x1c>)
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	4b05      	ldr	r3, [pc, #20]	; (800063c <HAL_IncTick+0x20>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4413      	add	r3, r2
 800062a:	4a03      	ldr	r2, [pc, #12]	; (8000638 <HAL_IncTick+0x1c>)
 800062c:	6013      	str	r3, [r2, #0]
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	200004ac 	.word	0x200004ac
 800063c:	20000004 	.word	0x20000004

08000640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  return uwTick;
 8000644:	4b03      	ldr	r3, [pc, #12]	; (8000654 <HAL_GetTick+0x14>)
 8000646:	681b      	ldr	r3, [r3, #0]
}
 8000648:	4618      	mov	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	200004ac 	.word	0x200004ac

08000658 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000660:	f7ff ffee 	bl	8000640 <HAL_GetTick>
 8000664:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000670:	d004      	beq.n	800067c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000672:	4b09      	ldr	r3, [pc, #36]	; (8000698 <HAL_Delay+0x40>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	4413      	add	r3, r2
 800067a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800067c:	bf00      	nop
 800067e:	f7ff ffdf 	bl	8000640 <HAL_GetTick>
 8000682:	4602      	mov	r2, r0
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	429a      	cmp	r2, r3
 800068c:	d8f7      	bhi.n	800067e <HAL_Delay+0x26>
  {
  }
}
 800068e:	bf00      	nop
 8000690:	bf00      	nop
 8000692:	3710      	adds	r7, #16
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000004 	.word	0x20000004

0800069c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80006a0:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <HAL_SuspendTick+0x1c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a04      	ldr	r2, [pc, #16]	; (80006b8 <HAL_SuspendTick+0x1c>)
 80006a6:	f023 0302 	bic.w	r3, r3, #2
 80006aa:	6013      	str	r3, [r2, #0]
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	e000e010 	.word	0xe000e010

080006bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f003 0307 	and.w	r3, r3, #7
 80006ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ee:	4a04      	ldr	r2, [pc, #16]	; (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	60d3      	str	r3, [r2, #12]
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <__NVIC_GetPriorityGrouping+0x18>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	0a1b      	lsrs	r3, r3, #8
 800070e:	f003 0307 	and.w	r3, r3, #7
}
 8000712:	4618      	mov	r0, r3
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800072a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072e:	2b00      	cmp	r3, #0
 8000730:	db0b      	blt.n	800074a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	f003 021f 	and.w	r2, r3, #31
 8000738:	4907      	ldr	r1, [pc, #28]	; (8000758 <__NVIC_EnableIRQ+0x38>)
 800073a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073e:	095b      	lsrs	r3, r3, #5
 8000740:	2001      	movs	r0, #1
 8000742:	fa00 f202 	lsl.w	r2, r0, r2
 8000746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	e000e100 	.word	0xe000e100

0800075c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	2b00      	cmp	r3, #0
 800076c:	db12      	blt.n	8000794 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	f003 021f 	and.w	r2, r3, #31
 8000774:	490a      	ldr	r1, [pc, #40]	; (80007a0 <__NVIC_DisableIRQ+0x44>)
 8000776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077a:	095b      	lsrs	r3, r3, #5
 800077c:	2001      	movs	r0, #1
 800077e:	fa00 f202 	lsl.w	r2, r0, r2
 8000782:	3320      	adds	r3, #32
 8000784:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000788:	f3bf 8f4f 	dsb	sy
}
 800078c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800078e:	f3bf 8f6f 	isb	sy
}
 8000792:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	e000e100 	.word	0xe000e100

080007a4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	db0c      	blt.n	80007d0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	f003 021f 	and.w	r2, r3, #31
 80007bc:	4907      	ldr	r1, [pc, #28]	; (80007dc <__NVIC_SetPendingIRQ+0x38>)
 80007be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c2:	095b      	lsrs	r3, r3, #5
 80007c4:	2001      	movs	r0, #1
 80007c6:	fa00 f202 	lsl.w	r2, r0, r2
 80007ca:	3340      	adds	r3, #64	; 0x40
 80007cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000e100 	.word	0xe000e100

080007e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	6039      	str	r1, [r7, #0]
 80007ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	db0a      	blt.n	800080a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	490c      	ldr	r1, [pc, #48]	; (800082c <__NVIC_SetPriority+0x4c>)
 80007fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fe:	0112      	lsls	r2, r2, #4
 8000800:	b2d2      	uxtb	r2, r2
 8000802:	440b      	add	r3, r1
 8000804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000808:	e00a      	b.n	8000820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4908      	ldr	r1, [pc, #32]	; (8000830 <__NVIC_SetPriority+0x50>)
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	f003 030f 	and.w	r3, r3, #15
 8000816:	3b04      	subs	r3, #4
 8000818:	0112      	lsls	r2, r2, #4
 800081a:	b2d2      	uxtb	r2, r2
 800081c:	440b      	add	r3, r1
 800081e:	761a      	strb	r2, [r3, #24]
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	e000e100 	.word	0xe000e100
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000834:	b480      	push	{r7}
 8000836:	b089      	sub	sp, #36	; 0x24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	f003 0307 	and.w	r3, r3, #7
 8000846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	f1c3 0307 	rsb	r3, r3, #7
 800084e:	2b04      	cmp	r3, #4
 8000850:	bf28      	it	cs
 8000852:	2304      	movcs	r3, #4
 8000854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	3304      	adds	r3, #4
 800085a:	2b06      	cmp	r3, #6
 800085c:	d902      	bls.n	8000864 <NVIC_EncodePriority+0x30>
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	3b03      	subs	r3, #3
 8000862:	e000      	b.n	8000866 <NVIC_EncodePriority+0x32>
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000868:	f04f 32ff 	mov.w	r2, #4294967295
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	43da      	mvns	r2, r3
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	401a      	ands	r2, r3
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800087c:	f04f 31ff 	mov.w	r1, #4294967295
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	fa01 f303 	lsl.w	r3, r1, r3
 8000886:	43d9      	mvns	r1, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800088c:	4313      	orrs	r3, r2
         );
}
 800088e:	4618      	mov	r0, r3
 8000890:	3724      	adds	r7, #36	; 0x24
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
	...

0800089c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008ac:	d301      	bcc.n	80008b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ae:	2301      	movs	r3, #1
 80008b0:	e00f      	b.n	80008d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008b2:	4a0a      	ldr	r2, [pc, #40]	; (80008dc <SysTick_Config+0x40>)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ba:	210f      	movs	r1, #15
 80008bc:	f04f 30ff 	mov.w	r0, #4294967295
 80008c0:	f7ff ff8e 	bl	80007e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <SysTick_Config+0x40>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ca:	4b04      	ldr	r3, [pc, #16]	; (80008dc <SysTick_Config+0x40>)
 80008cc:	2207      	movs	r2, #7
 80008ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008d0:	2300      	movs	r3, #0
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	e000e010 	.word	0xe000e010

080008e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff fee7 	bl	80006bc <__NVIC_SetPriorityGrouping>
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b086      	sub	sp, #24
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	4603      	mov	r3, r0
 80008fe:	60b9      	str	r1, [r7, #8]
 8000900:	607a      	str	r2, [r7, #4]
 8000902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000908:	f7ff fefc 	bl	8000704 <__NVIC_GetPriorityGrouping>
 800090c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800090e:	687a      	ldr	r2, [r7, #4]
 8000910:	68b9      	ldr	r1, [r7, #8]
 8000912:	6978      	ldr	r0, [r7, #20]
 8000914:	f7ff ff8e 	bl	8000834 <NVIC_EncodePriority>
 8000918:	4602      	mov	r2, r0
 800091a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800091e:	4611      	mov	r1, r2
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff5d 	bl	80007e0 <__NVIC_SetPriority>
}
 8000926:	bf00      	nop
 8000928:	3718      	adds	r7, #24
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b082      	sub	sp, #8
 8000932:	af00      	add	r7, sp, #0
 8000934:	4603      	mov	r3, r0
 8000936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff feef 	bl	8000720 <__NVIC_EnableIRQ>
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	4603      	mov	r3, r0
 8000952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff feff 	bl	800075c <__NVIC_DisableIRQ>
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ff94 	bl	800089c <SysTick_Config>
 8000974:	4603      	mov	r3, r0
}
 8000976:	4618      	mov	r0, r3
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	4603      	mov	r3, r0
 8000986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8000988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ff09 	bl	80007a4 <__NVIC_SetPendingIRQ>
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d101      	bne.n	80009ae <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
 80009ac:	e0ac      	b.n	8000b08 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 fc50 	bl	8001258 <DFSDM_GetChannelFromInstance>
 80009b8:	4603      	mov	r3, r0
 80009ba:	4a55      	ldr	r2, [pc, #340]	; (8000b10 <HAL_DFSDM_ChannelInit+0x174>)
 80009bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80009c4:	2301      	movs	r3, #1
 80009c6:	e09f      	b.n	8000b08 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f00b fc7f 	bl	800c2cc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80009ce:	4b51      	ldr	r3, [pc, #324]	; (8000b14 <HAL_DFSDM_ChannelInit+0x178>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3301      	adds	r3, #1
 80009d4:	4a4f      	ldr	r2, [pc, #316]	; (8000b14 <HAL_DFSDM_ChannelInit+0x178>)
 80009d6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80009d8:	4b4e      	ldr	r3, [pc, #312]	; (8000b14 <HAL_DFSDM_ChannelInit+0x178>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d125      	bne.n	8000a2c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80009e0:	4b4d      	ldr	r3, [pc, #308]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a4c      	ldr	r2, [pc, #304]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 80009e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80009ea:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80009ec:	4b4a      	ldr	r3, [pc, #296]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	4948      	ldr	r1, [pc, #288]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 80009f6:	4313      	orrs	r3, r2
 80009f8:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80009fa:	4b47      	ldr	r3, [pc, #284]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a46      	ldr	r2, [pc, #280]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 8000a00:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000a04:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	791b      	ldrb	r3, [r3, #4]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d108      	bne.n	8000a20 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8000a0e:	4b42      	ldr	r3, [pc, #264]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	3b01      	subs	r3, #1
 8000a18:	041b      	lsls	r3, r3, #16
 8000a1a:	493f      	ldr	r1, [pc, #252]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8000a20:	4b3d      	ldr	r3, [pc, #244]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a3c      	ldr	r2, [pc, #240]	; (8000b18 <HAL_DFSDM_ChannelInit+0x17c>)
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8000a3a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	6819      	ldr	r1, [r3, #0]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000a4a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8000a50:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	430a      	orrs	r2, r1
 8000a58:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f022 020f 	bic.w	r2, r2, #15
 8000a68:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	6819      	ldr	r1, [r3, #0]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8000a78:	431a      	orrs	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	430a      	orrs	r2, r1
 8000a80:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	689a      	ldr	r2, [r3, #8]
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8000a90:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	6899      	ldr	r1, [r3, #8]
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f002 0207 	and.w	r2, r2, #7
 8000abc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	6859      	ldr	r1, [r3, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ac8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8000ad0:	431a      	orrs	r2, r3
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ae8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2201      	movs	r2, #1
 8000aee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 fbae 	bl	8001258 <DFSDM_GetChannelFromInstance>
 8000afc:	4602      	mov	r2, r0
 8000afe:	4904      	ldr	r1, [pc, #16]	; (8000b10 <HAL_DFSDM_ChannelInit+0x174>)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8000b06:	2300      	movs	r3, #0
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3708      	adds	r7, #8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200000a8 	.word	0x200000a8
 8000b14:	200000a4 	.word	0x200000a4
 8000b18:	40016000 	.word	0x40016000

08000b1c <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 8000b24:	bf00      	nop
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d101      	bne.n	8000b56 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	e0ca      	b.n	8000cec <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a66      	ldr	r2, [pc, #408]	; (8000cf4 <HAL_DFSDM_FilterInit+0x1b0>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d109      	bne.n	8000b74 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d003      	beq.n	8000b70 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d101      	bne.n	8000b74 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e0bb      	b.n	8000cec <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2200      	movs	r2, #0
 8000b78:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2201      	movs	r2, #1
 8000b84:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2200      	movs	r2, #0
 8000b8a:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f00b fb0b 	bl	800c1a8 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8000ba0:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	7a1b      	ldrb	r3, [r3, #8]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d108      	bne.n	8000bbc <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	e007      	b.n	8000bcc <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8000bca:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	7a5b      	ldrb	r3, [r3, #9]
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d108      	bne.n	8000be6 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e007      	b.n	8000bf6 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8000bf4:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	6812      	ldr	r2, [r2, #0]
 8000c00:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8000c04:	f023 0308 	bic.w	r3, r3, #8
 8000c08:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d108      	bne.n	8000c24 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	6819      	ldr	r1, [r3, #0]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	695a      	ldr	r2, [r3, #20]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	430a      	orrs	r2, r1
 8000c22:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	7c1b      	ldrb	r3, [r3, #16]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d108      	bne.n	8000c3e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f042 0210 	orr.w	r2, r2, #16
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	e007      	b.n	8000c4e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f022 0210 	bic.w	r2, r2, #16
 8000c4c:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	7c5b      	ldrb	r3, [r3, #17]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d108      	bne.n	8000c68 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f042 0220 	orr.w	r2, r2, #32
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	e007      	b.n	8000c78 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f022 0220 	bic.w	r2, r2, #32
 8000c76:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	6812      	ldr	r2, [r2, #0]
 8000c82:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8000c86:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8000c8a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	6959      	ldr	r1, [r3, #20]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a1b      	ldr	r3, [r3, #32]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8000c9e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca4:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8000ca6:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	430a      	orrs	r2, r1
 8000cae:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685a      	ldr	r2, [r3, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	68da      	ldr	r2, [r3, #12]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	699a      	ldr	r2, [r3, #24]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	7c1a      	ldrb	r2, [r3, #16]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f042 0201 	orr.w	r2, r2, #1
 8000ce0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	40016100 	.word	0x40016100

08000cf8 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b087      	sub	sp, #28
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d02e      	beq.n	8000d70 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8000d18:	2bff      	cmp	r3, #255	; 0xff
 8000d1a:	d029      	beq.n	8000d70 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	6812      	ldr	r2, [r2, #0]
 8000d26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d2e:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d10d      	bne.n	8000d52 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000d44:	431a      	orrs	r2, r3
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	e00a      	b.n	8000d68 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	6819      	ldr	r1, [r3, #0]
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	021b      	lsls	r3, r3, #8
 8000d5c:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	430a      	orrs	r2, r1
 8000d66:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	631a      	str	r2, [r3, #48]	; 0x30
 8000d6e:	e001      	b.n	8000d74 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8000d70:	2301      	movs	r3, #1
 8000d72:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8000d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	371c      	adds	r7, #28
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d90:	2300      	movs	r3, #0
 8000d92:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d002      	beq.n	8000da0 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d102      	bne.n	8000da6 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8000da0:	2301      	movs	r3, #1
 8000da2:	75fb      	strb	r3, [r7, #23]
 8000da4:	e064      	b.n	8000e70 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000db0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000db4:	d002      	beq.n	8000dbc <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	75fb      	strb	r3, [r7, #23]
 8000dba:	e059      	b.n	8000e70 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d10e      	bne.n	8000de2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10a      	bne.n	8000de2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd0:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d105      	bne.n	8000de2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d002      	beq.n	8000de2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	75fb      	strb	r3, [r7, #23]
 8000de0:	e046      	b.n	8000e70 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d10b      	bne.n	8000e02 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d107      	bne.n	8000e02 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000df6:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000df8:	2b20      	cmp	r3, #32
 8000dfa:	d102      	bne.n	8000e02 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	75fb      	strb	r3, [r7, #23]
 8000e00:	e036      	b.n	8000e70 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d004      	beq.n	8000e16 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d12a      	bne.n	8000e6c <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e1a:	4a18      	ldr	r2, [pc, #96]	; (8000e7c <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8000e1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e22:	4a17      	ldr	r2, [pc, #92]	; (8000e80 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8000e24:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e2a:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8000e2c:	2b20      	cmp	r3, #32
 8000e2e:	d101      	bne.n	8000e34 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8000e30:	4a14      	ldr	r2, [pc, #80]	; (8000e84 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8000e32:	e000      	b.n	8000e36 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8000e34:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	331c      	adds	r3, #28
 8000e46:	4619      	mov	r1, r3
 8000e48:	68ba      	ldr	r2, [r7, #8]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f000 fc3e 	bl	80016cc <HAL_DMA_Start_IT>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d006      	beq.n	8000e64 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	22ff      	movs	r2, #255	; 0xff
 8000e5a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8000e62:	e005      	b.n	8000e70 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f000 fa43 	bl	80012f0 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8000e6a:	e001      	b.n	8000e70 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8000e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	08001219 	.word	0x08001219
 8000e80:	08001235 	.word	0x08001235
 8000e84:	080011fd 	.word	0x080011fd

08000e88 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e90:	2300      	movs	r3, #0
 8000e92:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	d007      	beq.n	8000eae <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8000ea4:	2b04      	cmp	r3, #4
 8000ea6:	d002      	beq.n	8000eae <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	73fb      	strb	r3, [r7, #15]
 8000eac:	e007      	b.n	8000ebe <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fc6a 	bl	800178c <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f000 fa6f 	bl	800139c <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08c      	sub	sp, #48	; 0x30
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	f003 0308 	and.w	r3, r3, #8
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d00f      	beq.n	8000f0a <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00a      	beq.n	8000f0a <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2208      	movs	r2, #8
 8000efa:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2201      	movs	r2, #1
 8000f00:	651a      	str	r2, [r3, #80]	; 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 f970 	bl	80011e8 <HAL_DFSDM_FilterErrorCallback>
 8000f08:	e13b      	b.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	f003 0304 	and.w	r3, r3, #4
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d00f      	beq.n	8000f34 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d00a      	beq.n	8000f34 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2204      	movs	r2, #4
 8000f24:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2202      	movs	r2, #2
 8000f2a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f000 f95b 	bl	80011e8 <HAL_DFSDM_FilterErrorCallback>
 8000f32:	e126      	b.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d025      	beq.n	8000f8a <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d020      	beq.n	8000f8a <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f000 f923 	bl	8001194 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	f040 8114 	bne.w	8001180 <HAL_DFSDM_IRQHandler+0x2b8>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f040 810f 	bne.w	8001180 <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f022 0202 	bic.w	r2, r2, #2
 8000f70:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d101      	bne.n	8000f80 <HAL_DFSDM_IRQHandler+0xb8>
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	e000      	b.n	8000f82 <HAL_DFSDM_IRQHandler+0xba>
 8000f80:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8000f88:	e0fa      	b.n	8001180 <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	f003 0301 	and.w	r3, r3, #1
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d034      	beq.n	8000ffe <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d02f      	beq.n	8000ffe <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f90c 	bl	80011bc <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fa8:	1e5a      	subs	r2, r3, #1
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	649a      	str	r2, [r3, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f040 80e5 	bne.w	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d112      	bne.n	8000fe6 <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	685a      	ldr	r2, [r3, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f022 0201 	bic.w	r2, r2, #1
 8000fce:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d101      	bne.n	8000fde <HAL_DFSDM_IRQHandler+0x116>
 8000fda:	2201      	movs	r2, #1
 8000fdc:	e000      	b.n	8000fe0 <HAL_DFSDM_IRQHandler+0x118>
 8000fde:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d102      	bne.n	8000ff6 <HAL_DFSDM_IRQHandler+0x12e>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff4:	e000      	b.n	8000ff8 <HAL_DFSDM_IRQHandler+0x130>
 8000ff6:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	6493      	str	r3, [r2, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8000ffc:	e0c1      	b.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	f003 0310 	and.w	r3, r3, #16
 8001004:	2b00      	cmp	r3, #0
 8001006:	d03d      	beq.n	8001084 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 800100e:	2b00      	cmp	r3, #0
 8001010:	d038      	beq.n	8001084 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 8001012:	2300      	movs	r3, #0
 8001014:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101c:	62fb      	str	r3, [r7, #44]	; 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 800101e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001020:	b2db      	uxtb	r3, r3
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <HAL_DFSDM_IRQHandler+0x162>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_DFSDM_IRQHandler+0x164>
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d109      	bne.n	8001048 <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 8001034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001036:	0a1b      	lsrs	r3, r3, #8
 8001038:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 800103a:	e005      	b.n	8001048 <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 800103c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800103e:	3301      	adds	r3, #1
 8001040:	62bb      	str	r3, [r7, #40]	; 0x28
      reg = reg >> 1;
 8001042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001044:	085b      	lsrs	r3, r3, #1
 8001046:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8001048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	2b00      	cmp	r3, #0
 8001050:	d102      	bne.n	8001058 <HAL_DFSDM_IRQHandler+0x190>
 8001052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001054:	2b06      	cmp	r3, #6
 8001056:	d9f1      	bls.n	800103c <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d105      	bne.n	800106a <HAL_DFSDM_IRQHandler+0x1a2>
 800105e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001060:	3308      	adds	r3, #8
 8001062:	2201      	movs	r2, #1
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	e003      	b.n	8001072 <HAL_DFSDM_IRQHandler+0x1aa>
 800106a:	2201      	movs	r2, #1
 800106c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f000 f8a7 	bl	80011d0 <HAL_DFSDM_FilterAwdCallback>
  {
 8001082:	e07e      	b.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a40      	ldr	r2, [pc, #256]	; (800118c <HAL_DFSDM_IRQHandler+0x2c4>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d141      	bne.n	8001112 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001094:	2b00      	cmp	r3, #0
 8001096:	d03c      	beq.n	8001112 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	f003 0340 	and.w	r3, r3, #64	; 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d037      	beq.n	8001112 <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	0c1b      	lsrs	r3, r3, #16
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 80010b2:	e02a      	b.n	800110a <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 80010b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d01f      	beq.n	80010fe <HAL_DFSDM_IRQHandler+0x236>
 80010be:	4a34      	ldr	r2, [pc, #208]	; (8001190 <HAL_DFSDM_IRQHandler+0x2c8>)
 80010c0:	6a3b      	ldr	r3, [r7, #32]
 80010c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d019      	beq.n	80010fe <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 80010ca:	4a31      	ldr	r2, [pc, #196]	; (8001190 <HAL_DFSDM_IRQHandler+0x2c8>)
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00f      	beq.n	80010fe <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 80010de:	6a3b      	ldr	r3, [r7, #32]
 80010e0:	f103 0210 	add.w	r2, r3, #16
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2101      	movs	r1, #1
 80010ea:	fa01 f202 	lsl.w	r2, r1, r2
 80010ee:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 80010f0:	4a27      	ldr	r2, [pc, #156]	; (8001190 <HAL_DFSDM_IRQHandler+0x2c8>)
 80010f2:	6a3b      	ldr	r3, [r7, #32]
 80010f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fd0f 	bl	8000b1c <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 80010fe:	6a3b      	ldr	r3, [r7, #32]
 8001100:	3301      	adds	r3, #1
 8001102:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 8001104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001106:	085b      	lsrs	r3, r3, #1
 8001108:	627b      	str	r3, [r7, #36]	; 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 800110a:	6a3b      	ldr	r3, [r7, #32]
 800110c:	2b07      	cmp	r3, #7
 800110e:	d9d1      	bls.n	80010b4 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 8001110:	e037      	b.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a1d      	ldr	r2, [pc, #116]	; (800118c <HAL_DFSDM_IRQHandler+0x2c4>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d132      	bne.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001122:	2b00      	cmp	r3, #0
 8001124:	d02d      	beq.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 800112c:	2b00      	cmp	r3, #0
 800112e:	d028      	beq.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
  {
    uint32_t reg;
    uint32_t channel = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	0e1b      	lsrs	r3, r3, #24
 800113c:	b2db      	uxtb	r3, r3
 800113e:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8001140:	e005      	b.n	800114e <HAL_DFSDM_IRQHandler+0x286>
    {
      channel++;
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	3301      	adds	r3, #1
 8001146:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	085b      	lsrs	r3, r3, #1
 800114c:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	f003 0301 	and.w	r3, r3, #1
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <HAL_DFSDM_IRQHandler+0x296>
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	2b06      	cmp	r3, #6
 800115c:	d9f1      	bls.n	8001142 <HAL_DFSDM_IRQHandler+0x27a>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f103 0218 	add.w	r2, r3, #24
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2101      	movs	r1, #1
 800116a:	fa01 f202 	lsl.w	r2, r1, r2
 800116e:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 8001170:	4a07      	ldr	r2, [pc, #28]	; (8001190 <HAL_DFSDM_IRQHandler+0x2c8>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff fcd9 	bl	8000b30 <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 800117e:	e000      	b.n	8001182 <HAL_DFSDM_IRQHandler+0x2ba>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001180:	bf00      	nop
}
 8001182:	bf00      	nop
 8001184:	3730      	adds	r7, #48	; 0x30
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40016100 	.word	0x40016100
 8001190:	200000a8 	.word	0x200000a8

08001194 <HAL_DFSDM_FilterRegConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvCpltCallback could be implemented in the user file.
   */
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 80011dc:	bf00      	nop
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001208:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f7ff ffcc 	bl	80011a8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001224:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f7ff ffb4 	bl	8001194 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001240:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2203      	movs	r2, #3
 8001246:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f7ff ffcd 	bl	80011e8 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
	...

08001258 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a1c      	ldr	r2, [pc, #112]	; (80012d4 <DFSDM_GetChannelFromInstance+0x7c>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d102      	bne.n	800126e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	e02b      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a19      	ldr	r2, [pc, #100]	; (80012d8 <DFSDM_GetChannelFromInstance+0x80>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d102      	bne.n	800127c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001276:	2301      	movs	r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	e024      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a17      	ldr	r2, [pc, #92]	; (80012dc <DFSDM_GetChannelFromInstance+0x84>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d102      	bne.n	800128a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001284:	2302      	movs	r3, #2
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	e01d      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <DFSDM_GetChannelFromInstance+0x88>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d102      	bne.n	8001298 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001292:	2304      	movs	r3, #4
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	e016      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a12      	ldr	r2, [pc, #72]	; (80012e4 <DFSDM_GetChannelFromInstance+0x8c>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d102      	bne.n	80012a6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80012a0:	2305      	movs	r3, #5
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	e00f      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a0f      	ldr	r2, [pc, #60]	; (80012e8 <DFSDM_GetChannelFromInstance+0x90>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d102      	bne.n	80012b4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80012ae:	2306      	movs	r3, #6
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	e008      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a0d      	ldr	r2, [pc, #52]	; (80012ec <DFSDM_GetChannelFromInstance+0x94>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d102      	bne.n	80012c2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80012bc:	2307      	movs	r3, #7
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	e001      	b.n	80012c6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80012c2:	2303      	movs	r3, #3
 80012c4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40016000 	.word	0x40016000
 80012d8:	40016020 	.word	0x40016020
 80012dc:	40016040 	.word	0x40016040
 80012e0:	40016080 	.word	0x40016080
 80012e4:	400160a0 	.word	0x400160a0
 80012e8:	400160c0 	.word	0x400160c0
 80012ec:	400160e0 	.word	0x400160e0

080012f0 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d108      	bne.n	8001312 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	e033      	b.n	800137a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f022 0201 	bic.w	r2, r2, #1
 8001320:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001330:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f042 0201 	orr.w	r2, r2, #1
 8001340:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001348:	2b03      	cmp	r3, #3
 800134a:	d116      	bne.n	800137a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001350:	2b00      	cmp	r3, #0
 8001352:	d107      	bne.n	8001364 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f042 0202 	orr.w	r2, r2, #2
 8001362:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800136a:	2b01      	cmp	r3, #1
 800136c:	d102      	bne.n	8001374 <DFSDM_RegConvStart+0x84>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001372:	e000      	b.n	8001376 <DFSDM_RegConvStart+0x86>
 8001374:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001380:	2b01      	cmp	r3, #1
 8001382:	d101      	bne.n	8001388 <DFSDM_RegConvStart+0x98>
 8001384:	2202      	movs	r2, #2
 8001386:	e000      	b.n	800138a <DFSDM_RegConvStart+0x9a>
 8001388:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f022 0201 	bic.w	r2, r2, #1
 80013b2:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d107      	bne.n	80013cc <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80013ca:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f042 0201 	orr.w	r2, r2, #1
 80013da:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d116      	bne.n	8001414 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d107      	bne.n	80013fe <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f042 0202 	orr.w	r2, r2, #2
 80013fc:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001404:	2b01      	cmp	r3, #1
 8001406:	d102      	bne.n	800140e <DFSDM_RegConvStop+0x72>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140c:	e000      	b.n	8001410 <DFSDM_RegConvStop+0x74>
 800140e:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 800141a:	2b02      	cmp	r3, #2
 800141c:	d101      	bne.n	8001422 <DFSDM_RegConvStop+0x86>
 800141e:	2201      	movs	r2, #1
 8001420:	e000      	b.n	8001424 <DFSDM_RegConvStop+0x88>
 8001422:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d101      	bne.n	800144a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e098      	b.n	800157c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	461a      	mov	r2, r3
 8001450:	4b4d      	ldr	r3, [pc, #308]	; (8001588 <HAL_DMA_Init+0x150>)
 8001452:	429a      	cmp	r2, r3
 8001454:	d80f      	bhi.n	8001476 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	461a      	mov	r2, r3
 800145c:	4b4b      	ldr	r3, [pc, #300]	; (800158c <HAL_DMA_Init+0x154>)
 800145e:	4413      	add	r3, r2
 8001460:	4a4b      	ldr	r2, [pc, #300]	; (8001590 <HAL_DMA_Init+0x158>)
 8001462:	fba2 2303 	umull	r2, r3, r2, r3
 8001466:	091b      	lsrs	r3, r3, #4
 8001468:	009a      	lsls	r2, r3, #2
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a48      	ldr	r2, [pc, #288]	; (8001594 <HAL_DMA_Init+0x15c>)
 8001472:	641a      	str	r2, [r3, #64]	; 0x40
 8001474:	e00e      	b.n	8001494 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	4b46      	ldr	r3, [pc, #280]	; (8001598 <HAL_DMA_Init+0x160>)
 800147e:	4413      	add	r3, r2
 8001480:	4a43      	ldr	r2, [pc, #268]	; (8001590 <HAL_DMA_Init+0x158>)
 8001482:	fba2 2303 	umull	r2, r3, r2, r3
 8001486:	091b      	lsrs	r3, r3, #4
 8001488:	009a      	lsls	r2, r3, #2
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a42      	ldr	r2, [pc, #264]	; (800159c <HAL_DMA_Init+0x164>)
 8001492:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2202      	movs	r2, #2
 8001498:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80014aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80014b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a1b      	ldr	r3, [r3, #32]
 80014d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	4313      	orrs	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014ee:	d039      	beq.n	8001564 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f4:	4a27      	ldr	r2, [pc, #156]	; (8001594 <HAL_DMA_Init+0x15c>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d11a      	bne.n	8001530 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80014fa:	4b29      	ldr	r3, [pc, #164]	; (80015a0 <HAL_DMA_Init+0x168>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001502:	f003 031c 	and.w	r3, r3, #28
 8001506:	210f      	movs	r1, #15
 8001508:	fa01 f303 	lsl.w	r3, r1, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	4924      	ldr	r1, [pc, #144]	; (80015a0 <HAL_DMA_Init+0x168>)
 8001510:	4013      	ands	r3, r2
 8001512:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001514:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <HAL_DMA_Init+0x168>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6859      	ldr	r1, [r3, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001520:	f003 031c 	and.w	r3, r3, #28
 8001524:	fa01 f303 	lsl.w	r3, r1, r3
 8001528:	491d      	ldr	r1, [pc, #116]	; (80015a0 <HAL_DMA_Init+0x168>)
 800152a:	4313      	orrs	r3, r2
 800152c:	600b      	str	r3, [r1, #0]
 800152e:	e019      	b.n	8001564 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001530:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <HAL_DMA_Init+0x16c>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001538:	f003 031c 	and.w	r3, r3, #28
 800153c:	210f      	movs	r1, #15
 800153e:	fa01 f303 	lsl.w	r3, r1, r3
 8001542:	43db      	mvns	r3, r3
 8001544:	4917      	ldr	r1, [pc, #92]	; (80015a4 <HAL_DMA_Init+0x16c>)
 8001546:	4013      	ands	r3, r2
 8001548:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800154a:	4b16      	ldr	r3, [pc, #88]	; (80015a4 <HAL_DMA_Init+0x16c>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6859      	ldr	r1, [r3, #4]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	f003 031c 	and.w	r3, r3, #28
 800155a:	fa01 f303 	lsl.w	r3, r1, r3
 800155e:	4911      	ldr	r1, [pc, #68]	; (80015a4 <HAL_DMA_Init+0x16c>)
 8001560:	4313      	orrs	r3, r2
 8001562:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2201      	movs	r2, #1
 800156e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800157a:	2300      	movs	r3, #0
}
 800157c:	4618      	mov	r0, r3
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	40020407 	.word	0x40020407
 800158c:	bffdfff8 	.word	0xbffdfff8
 8001590:	cccccccd 	.word	0xcccccccd
 8001594:	40020000 	.word	0x40020000
 8001598:	bffdfbf8 	.word	0xbffdfbf8
 800159c:	40020400 	.word	0x40020400
 80015a0:	400200a8 	.word	0x400200a8
 80015a4:	400204a8 	.word	0x400204a8

080015a8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e072      	b.n	80016a0 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 0201 	bic.w	r2, r2, #1
 80015c8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	461a      	mov	r2, r3
 80015d0:	4b36      	ldr	r3, [pc, #216]	; (80016ac <HAL_DMA_DeInit+0x104>)
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d80f      	bhi.n	80015f6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b34      	ldr	r3, [pc, #208]	; (80016b0 <HAL_DMA_DeInit+0x108>)
 80015de:	4413      	add	r3, r2
 80015e0:	4a34      	ldr	r2, [pc, #208]	; (80016b4 <HAL_DMA_DeInit+0x10c>)
 80015e2:	fba2 2303 	umull	r2, r3, r2, r3
 80015e6:	091b      	lsrs	r3, r3, #4
 80015e8:	009a      	lsls	r2, r3, #2
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a31      	ldr	r2, [pc, #196]	; (80016b8 <HAL_DMA_DeInit+0x110>)
 80015f2:	641a      	str	r2, [r3, #64]	; 0x40
 80015f4:	e00e      	b.n	8001614 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b2f      	ldr	r3, [pc, #188]	; (80016bc <HAL_DMA_DeInit+0x114>)
 80015fe:	4413      	add	r3, r2
 8001600:	4a2c      	ldr	r2, [pc, #176]	; (80016b4 <HAL_DMA_DeInit+0x10c>)
 8001602:	fba2 2303 	umull	r2, r3, r2, r3
 8001606:	091b      	lsrs	r3, r3, #4
 8001608:	009a      	lsls	r2, r3, #2
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a2b      	ldr	r2, [pc, #172]	; (80016c0 <HAL_DMA_DeInit+0x118>)
 8001612:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001620:	f003 021c 	and.w	r2, r3, #28
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	2101      	movs	r1, #1
 800162a:	fa01 f202 	lsl.w	r2, r1, r2
 800162e:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001634:	4a20      	ldr	r2, [pc, #128]	; (80016b8 <HAL_DMA_DeInit+0x110>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d10d      	bne.n	8001656 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800163a:	4b22      	ldr	r3, [pc, #136]	; (80016c4 <HAL_DMA_DeInit+0x11c>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001642:	f003 031c 	and.w	r3, r3, #28
 8001646:	210f      	movs	r1, #15
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	491d      	ldr	r1, [pc, #116]	; (80016c4 <HAL_DMA_DeInit+0x11c>)
 8001650:	4013      	ands	r3, r2
 8001652:	600b      	str	r3, [r1, #0]
 8001654:	e00c      	b.n	8001670 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <HAL_DMA_DeInit+0x120>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165e:	f003 031c 	and.w	r3, r3, #28
 8001662:	210f      	movs	r1, #15
 8001664:	fa01 f303 	lsl.w	r3, r1, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	4917      	ldr	r1, [pc, #92]	; (80016c8 <HAL_DMA_DeInit+0x120>)
 800166c:	4013      	ands	r3, r2
 800166e:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	40020407 	.word	0x40020407
 80016b0:	bffdfff8 	.word	0xbffdfff8
 80016b4:	cccccccd 	.word	0xcccccccd
 80016b8:	40020000 	.word	0x40020000
 80016bc:	bffdfbf8 	.word	0xbffdfbf8
 80016c0:	40020400 	.word	0x40020400
 80016c4:	400200a8 	.word	0x400200a8
 80016c8:	400204a8 	.word	0x400204a8

080016cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
 80016d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d101      	bne.n	80016ec <HAL_DMA_Start_IT+0x20>
 80016e8:	2302      	movs	r3, #2
 80016ea:	e04b      	b.n	8001784 <HAL_DMA_Start_IT+0xb8>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d13a      	bne.n	8001776 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2202      	movs	r2, #2
 8001704:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2200      	movs	r2, #0
 800170c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0201 	bic.w	r2, r2, #1
 800171c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	68b9      	ldr	r1, [r7, #8]
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f000 f9a7 	bl	8001a78 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	2b00      	cmp	r3, #0
 8001730:	d008      	beq.n	8001744 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f042 020e 	orr.w	r2, r2, #14
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	e00f      	b.n	8001764 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0204 	bic.w	r2, r2, #4
 8001752:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f042 020a 	orr.w	r2, r2, #10
 8001762:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0201 	orr.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	e005      	b.n	8001782 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800177e:	2302      	movs	r3, #2
 8001780:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001782:	7dfb      	ldrb	r3, [r7, #23]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001794:	2300      	movs	r3, #0
 8001796:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d008      	beq.n	80017b6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2204      	movs	r2, #4
 80017a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e022      	b.n	80017fc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f022 020e 	bic.w	r2, r2, #14
 80017c4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f022 0201 	bic.w	r2, r2, #1
 80017d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	f003 021c 	and.w	r2, r3, #28
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e2:	2101      	movs	r1, #1
 80017e4:	fa01 f202 	lsl.w	r2, r1, r2
 80017e8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d005      	beq.n	800182c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2204      	movs	r2, #4
 8001824:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]
 800182a:	e029      	b.n	8001880 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 020e 	bic.w	r2, r2, #14
 800183a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f022 0201 	bic.w	r2, r2, #1
 800184a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001850:	f003 021c 	and.w	r2, r3, #28
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001858:	2101      	movs	r1, #1
 800185a:	fa01 f202 	lsl.w	r2, r1, r2
 800185e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	4798      	blx	r3
    }
  }
  return status;
 8001880:	7bfb      	ldrb	r3, [r7, #15]
}
 8001882:	4618      	mov	r0, r3
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b084      	sub	sp, #16
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a6:	f003 031c 	and.w	r3, r3, #28
 80018aa:	2204      	movs	r2, #4
 80018ac:	409a      	lsls	r2, r3
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d026      	beq.n	8001904 <HAL_DMA_IRQHandler+0x7a>
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d021      	beq.n	8001904 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0320 	and.w	r3, r3, #32
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d107      	bne.n	80018de <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f022 0204 	bic.w	r2, r2, #4
 80018dc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	f003 021c 	and.w	r2, r3, #28
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ea:	2104      	movs	r1, #4
 80018ec:	fa01 f202 	lsl.w	r2, r1, r2
 80018f0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d071      	beq.n	80019de <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001902:	e06c      	b.n	80019de <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001908:	f003 031c 	and.w	r3, r3, #28
 800190c:	2202      	movs	r2, #2
 800190e:	409a      	lsls	r2, r3
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4013      	ands	r3, r2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d02e      	beq.n	8001976 <HAL_DMA_IRQHandler+0xec>
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d029      	beq.n	8001976 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0320 	and.w	r3, r3, #32
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10b      	bne.n	8001948 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f022 020a 	bic.w	r2, r2, #10
 800193e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194c:	f003 021c 	and.w	r2, r3, #28
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001954:	2102      	movs	r1, #2
 8001956:	fa01 f202 	lsl.w	r2, r1, r2
 800195a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001968:	2b00      	cmp	r3, #0
 800196a:	d038      	beq.n	80019de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001974:	e033      	b.n	80019de <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197a:	f003 031c 	and.w	r3, r3, #28
 800197e:	2208      	movs	r2, #8
 8001980:	409a      	lsls	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4013      	ands	r3, r2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d02a      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x156>
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	f003 0308 	and.w	r3, r3, #8
 8001990:	2b00      	cmp	r3, #0
 8001992:	d025      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 020e 	bic.w	r2, r2, #14
 80019a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a8:	f003 021c 	and.w	r2, r3, #28
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	2101      	movs	r1, #1
 80019b2:	fa01 f202 	lsl.w	r2, r1, r2
 80019b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2201      	movs	r2, #1
 80019c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d004      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80019de:	bf00      	nop
 80019e0:	bf00      	nop
}
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 80019e8:	b480      	push	{r7}
 80019ea:	b087      	sub	sp, #28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	460b      	mov	r3, r1
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d101      	bne.n	8001a08 <HAL_DMA_RegisterCallback+0x20>
 8001a04:	2302      	movs	r3, #2
 8001a06:	e031      	b.n	8001a6c <HAL_DMA_RegisterCallback+0x84>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d120      	bne.n	8001a5e <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8001a1c:	7afb      	ldrb	r3, [r7, #11]
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d81a      	bhi.n	8001a58 <HAL_DMA_RegisterCallback+0x70>
 8001a22:	a201      	add	r2, pc, #4	; (adr r2, 8001a28 <HAL_DMA_RegisterCallback+0x40>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001a39 	.word	0x08001a39
 8001a2c:	08001a41 	.word	0x08001a41
 8001a30:	08001a49 	.word	0x08001a49
 8001a34:	08001a51 	.word	0x08001a51
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8001a3e:	e010      	b.n	8001a62 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8001a46:	e00c      	b.n	8001a62 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8001a4e:	e008      	b.n	8001a62 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8001a56:	e004      	b.n	8001a62 <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	75fb      	strb	r3, [r7, #23]
           break;
 8001a5c:	e001      	b.n	8001a62 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8001a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	371c      	adds	r7, #28
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
 8001a84:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	f003 021c 	and.w	r2, r3, #28
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	2101      	movs	r1, #1
 8001a94:	fa01 f202 	lsl.w	r2, r1, r2
 8001a98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	2b10      	cmp	r3, #16
 8001aa8:	d108      	bne.n	8001abc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001aba:	e007      	b.n	8001acc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68ba      	ldr	r2, [r7, #8]
 8001ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ae6:	e17f      	b.n	8001de8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	2101      	movs	r1, #1
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	fa01 f303 	lsl.w	r3, r1, r3
 8001af4:	4013      	ands	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f000 8171 	beq.w	8001de2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d00b      	beq.n	8001b20 <HAL_GPIO_Init+0x48>
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d007      	beq.n	8001b20 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b14:	2b11      	cmp	r3, #17
 8001b16:	d003      	beq.n	8001b20 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b12      	cmp	r3, #18
 8001b1e:	d130      	bne.n	8001b82 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	68da      	ldr	r2, [r3, #12]
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b56:	2201      	movs	r2, #1
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	4013      	ands	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	f003 0201 	and.w	r2, r3, #1
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0303 	and.w	r3, r3, #3
 8001b8a:	2b03      	cmp	r3, #3
 8001b8c:	d118      	bne.n	8001bc0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b94:	2201      	movs	r2, #1
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	08db      	lsrs	r3, r3, #3
 8001baa:	f003 0201 	and.w	r2, r3, #1
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	2203      	movs	r2, #3
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x128>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b12      	cmp	r3, #18
 8001bfe:	d123      	bne.n	8001c48 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	08da      	lsrs	r2, r3, #3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3208      	adds	r2, #8
 8001c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	220f      	movs	r2, #15
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4013      	ands	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	691a      	ldr	r2, [r3, #16]
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	08da      	lsrs	r2, r3, #3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	3208      	adds	r2, #8
 8001c42:	6939      	ldr	r1, [r7, #16]
 8001c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	2203      	movs	r2, #3
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0203 	and.w	r2, r3, #3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f000 80ac 	beq.w	8001de2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c8a:	4b5f      	ldr	r3, [pc, #380]	; (8001e08 <HAL_GPIO_Init+0x330>)
 8001c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c8e:	4a5e      	ldr	r2, [pc, #376]	; (8001e08 <HAL_GPIO_Init+0x330>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6613      	str	r3, [r2, #96]	; 0x60
 8001c96:	4b5c      	ldr	r3, [pc, #368]	; (8001e08 <HAL_GPIO_Init+0x330>)
 8001c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ca2:	4a5a      	ldr	r2, [pc, #360]	; (8001e0c <HAL_GPIO_Init+0x334>)
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	089b      	lsrs	r3, r3, #2
 8001ca8:	3302      	adds	r3, #2
 8001caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	220f      	movs	r2, #15
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ccc:	d025      	beq.n	8001d1a <HAL_GPIO_Init+0x242>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a4f      	ldr	r2, [pc, #316]	; (8001e10 <HAL_GPIO_Init+0x338>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d01f      	beq.n	8001d16 <HAL_GPIO_Init+0x23e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a4e      	ldr	r2, [pc, #312]	; (8001e14 <HAL_GPIO_Init+0x33c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d019      	beq.n	8001d12 <HAL_GPIO_Init+0x23a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a4d      	ldr	r2, [pc, #308]	; (8001e18 <HAL_GPIO_Init+0x340>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d013      	beq.n	8001d0e <HAL_GPIO_Init+0x236>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a4c      	ldr	r2, [pc, #304]	; (8001e1c <HAL_GPIO_Init+0x344>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d00d      	beq.n	8001d0a <HAL_GPIO_Init+0x232>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a4b      	ldr	r2, [pc, #300]	; (8001e20 <HAL_GPIO_Init+0x348>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d007      	beq.n	8001d06 <HAL_GPIO_Init+0x22e>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a4a      	ldr	r2, [pc, #296]	; (8001e24 <HAL_GPIO_Init+0x34c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d101      	bne.n	8001d02 <HAL_GPIO_Init+0x22a>
 8001cfe:	2306      	movs	r3, #6
 8001d00:	e00c      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d02:	2307      	movs	r3, #7
 8001d04:	e00a      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d06:	2305      	movs	r3, #5
 8001d08:	e008      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	e006      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e004      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d12:	2302      	movs	r3, #2
 8001d14:	e002      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <HAL_GPIO_Init+0x244>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	f002 0203 	and.w	r2, r2, #3
 8001d22:	0092      	lsls	r2, r2, #2
 8001d24:	4093      	lsls	r3, r2
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d2c:	4937      	ldr	r1, [pc, #220]	; (8001e0c <HAL_GPIO_Init+0x334>)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	089b      	lsrs	r3, r3, #2
 8001d32:	3302      	adds	r3, #2
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d3a:	4b3b      	ldr	r3, [pc, #236]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d5e:	4a32      	ldr	r2, [pc, #200]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001d64:	4b30      	ldr	r3, [pc, #192]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	4013      	ands	r3, r2
 8001d72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d003      	beq.n	8001d88 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d88:	4a27      	ldr	r2, [pc, #156]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d8e:	4b26      	ldr	r3, [pc, #152]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	43db      	mvns	r3, r3
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001db2:	4a1d      	ldr	r2, [pc, #116]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001db8:	4b1b      	ldr	r3, [pc, #108]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ddc:	4a12      	ldr	r2, [pc, #72]	; (8001e28 <HAL_GPIO_Init+0x350>)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	3301      	adds	r3, #1
 8001de6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	fa22 f303 	lsr.w	r3, r2, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f47f ae78 	bne.w	8001ae8 <HAL_GPIO_Init+0x10>
  }
}
 8001df8:	bf00      	nop
 8001dfa:	bf00      	nop
 8001dfc:	371c      	adds	r7, #28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010000 	.word	0x40010000
 8001e10:	48000400 	.word	0x48000400
 8001e14:	48000800 	.word	0x48000800
 8001e18:	48000c00 	.word	0x48000c00
 8001e1c:	48001000 	.word	0x48001000
 8001e20:	48001400 	.word	0x48001400
 8001e24:	48001800 	.word	0x48001800
 8001e28:	40010400 	.word	0x40010400

08001e2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	887b      	ldrh	r3, [r7, #2]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e001      	b.n	8001e4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	460b      	mov	r3, r1
 8001e66:	807b      	strh	r3, [r7, #2]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e6c:	787b      	ldrb	r3, [r7, #1]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e72:	887a      	ldrh	r2, [r7, #2]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e78:	e002      	b.n	8001e80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	887b      	ldrh	r3, [r7, #2]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ea4:	887a      	ldrh	r2, [r7, #2]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001eaa:	e002      	b.n	8001eb2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eac:	887a      	ldrh	r2, [r7, #2]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	619a      	str	r2, [r3, #24]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
	...

08001ec0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001eca:	4b08      	ldr	r3, [pc, #32]	; (8001eec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ecc:	695a      	ldr	r2, [r3, #20]
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d006      	beq.n	8001ee4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ed6:	4a05      	ldr	r2, [pc, #20]	; (8001eec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ed8:	88fb      	ldrh	r3, [r7, #6]
 8001eda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 f806 	bl	8001ef0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40010400 	.word	0x40010400

08001ef0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b082      	sub	sp, #8
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e081      	b.n	800201c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d106      	bne.n	8001f32 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f00a fa1b 	bl	800c368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2224      	movs	r2, #36	; 0x24
 8001f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 0201 	bic.w	r2, r2, #1
 8001f48:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f56:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f66:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d107      	bne.n	8001f80 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	e006      	b.n	8001f8e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001f8c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d104      	bne.n	8001fa0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f9e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	6812      	ldr	r2, [r2, #0]
 8001faa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fb2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fc2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691a      	ldr	r2, [r3, #16]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	ea42 0103 	orr.w	r1, r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	021a      	lsls	r2, r3, #8
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69d9      	ldr	r1, [r3, #28]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a1a      	ldr	r2, [r3, #32]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f042 0201 	orr.w	r2, r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2220      	movs	r2, #32
 8002008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b088      	sub	sp, #32
 8002028:	af02      	add	r7, sp, #8
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	461a      	mov	r2, r3
 8002030:	460b      	mov	r3, r1
 8002032:	817b      	strh	r3, [r7, #10]
 8002034:	4613      	mov	r3, r2
 8002036:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2b20      	cmp	r3, #32
 8002042:	f040 80da 	bne.w	80021fa <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_I2C_Master_Transmit+0x30>
 8002050:	2302      	movs	r3, #2
 8002052:	e0d3      	b.n	80021fc <HAL_I2C_Master_Transmit+0x1d8>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800205c:	f7fe faf0 	bl	8000640 <HAL_GetTick>
 8002060:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	2319      	movs	r3, #25
 8002068:	2201      	movs	r2, #1
 800206a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 f9e6 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e0be      	b.n	80021fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2221      	movs	r2, #33	; 0x21
 8002082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2210      	movs	r2, #16
 800208a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	893a      	ldrh	r2, [r7, #8]
 800209e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2bff      	cmp	r3, #255	; 0xff
 80020ae:	d90e      	bls.n	80020ce <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	22ff      	movs	r2, #255	; 0xff
 80020b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	8979      	ldrh	r1, [r7, #10]
 80020be:	4b51      	ldr	r3, [pc, #324]	; (8002204 <HAL_I2C_Master_Transmit+0x1e0>)
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f000 fb48 	bl	800275c <I2C_TransferConfig>
 80020cc:	e06c      	b.n	80021a8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	8979      	ldrh	r1, [r7, #10]
 80020e0:	4b48      	ldr	r3, [pc, #288]	; (8002204 <HAL_I2C_Master_Transmit+0x1e0>)
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 fb37 	bl	800275c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80020ee:	e05b      	b.n	80021a8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	6a39      	ldr	r1, [r7, #32]
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 f9e3 	bl	80024c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e07b      	b.n	80021fc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002108:	781a      	ldrb	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800211e:	b29b      	uxth	r3, r3
 8002120:	3b01      	subs	r3, #1
 8002122:	b29a      	uxth	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800212c:	3b01      	subs	r3, #1
 800212e:	b29a      	uxth	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002138:	b29b      	uxth	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d034      	beq.n	80021a8 <HAL_I2C_Master_Transmit+0x184>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002142:	2b00      	cmp	r3, #0
 8002144:	d130      	bne.n	80021a8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	6a3b      	ldr	r3, [r7, #32]
 800214c:	2200      	movs	r2, #0
 800214e:	2180      	movs	r1, #128	; 0x80
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f000 f975 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e04d      	b.n	80021fc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	2bff      	cmp	r3, #255	; 0xff
 8002168:	d90e      	bls.n	8002188 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	22ff      	movs	r2, #255	; 0xff
 800216e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002174:	b2da      	uxtb	r2, r3
 8002176:	8979      	ldrh	r1, [r7, #10]
 8002178:	2300      	movs	r3, #0
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f000 faeb 	bl	800275c <I2C_TransferConfig>
 8002186:	e00f      	b.n	80021a8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002196:	b2da      	uxtb	r2, r3
 8002198:	8979      	ldrh	r1, [r7, #10]
 800219a:	2300      	movs	r3, #0
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f000 fada 	bl	800275c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d19e      	bne.n	80020f0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	6a39      	ldr	r1, [r7, #32]
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 f9c2 	bl	8002540 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e01a      	b.n	80021fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2220      	movs	r2, #32
 80021cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6859      	ldr	r1, [r3, #4]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <HAL_I2C_Master_Transmit+0x1e4>)
 80021da:	400b      	ands	r3, r1
 80021dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2220      	movs	r2, #32
 80021e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	e000      	b.n	80021fc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80021fa:	2302      	movs	r3, #2
  }
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	80002000 	.word	0x80002000
 8002208:	fe00e800 	.word	0xfe00e800

0800220c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af02      	add	r7, sp, #8
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	607a      	str	r2, [r7, #4]
 8002216:	461a      	mov	r2, r3
 8002218:	460b      	mov	r3, r1
 800221a:	817b      	strh	r3, [r7, #10]
 800221c:	4613      	mov	r3, r2
 800221e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b20      	cmp	r3, #32
 800222a:	f040 80db 	bne.w	80023e4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <HAL_I2C_Master_Receive+0x30>
 8002238:	2302      	movs	r3, #2
 800223a:	e0d4      	b.n	80023e6 <HAL_I2C_Master_Receive+0x1da>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002244:	f7fe f9fc 	bl	8000640 <HAL_GetTick>
 8002248:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2319      	movs	r3, #25
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 f8f2 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e0bf      	b.n	80023e6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2222      	movs	r2, #34	; 0x22
 800226a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2210      	movs	r2, #16
 8002272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	893a      	ldrh	r2, [r7, #8]
 8002286:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002292:	b29b      	uxth	r3, r3
 8002294:	2bff      	cmp	r3, #255	; 0xff
 8002296:	d90e      	bls.n	80022b6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	22ff      	movs	r2, #255	; 0xff
 800229c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	8979      	ldrh	r1, [r7, #10]
 80022a6:	4b52      	ldr	r3, [pc, #328]	; (80023f0 <HAL_I2C_Master_Receive+0x1e4>)
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fa54 	bl	800275c <I2C_TransferConfig>
 80022b4:	e06d      	b.n	8002392 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	8979      	ldrh	r1, [r7, #10]
 80022c8:	4b49      	ldr	r3, [pc, #292]	; (80023f0 <HAL_I2C_Master_Receive+0x1e4>)
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fa43 	bl	800275c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80022d6:	e05c      	b.n	8002392 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	6a39      	ldr	r1, [r7, #32]
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 f96b 	bl	80025b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e07c      	b.n	80023e6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002308:	3b01      	subs	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002322:	b29b      	uxth	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d034      	beq.n	8002392 <HAL_I2C_Master_Receive+0x186>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800232c:	2b00      	cmp	r3, #0
 800232e:	d130      	bne.n	8002392 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	6a3b      	ldr	r3, [r7, #32]
 8002336:	2200      	movs	r2, #0
 8002338:	2180      	movs	r1, #128	; 0x80
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f880 	bl	8002440 <I2C_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e04d      	b.n	80023e6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234e:	b29b      	uxth	r3, r3
 8002350:	2bff      	cmp	r3, #255	; 0xff
 8002352:	d90e      	bls.n	8002372 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	22ff      	movs	r2, #255	; 0xff
 8002358:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800235e:	b2da      	uxtb	r2, r3
 8002360:	8979      	ldrh	r1, [r7, #10]
 8002362:	2300      	movs	r3, #0
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 f9f6 	bl	800275c <I2C_TransferConfig>
 8002370:	e00f      	b.n	8002392 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002376:	b29a      	uxth	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002380:	b2da      	uxtb	r2, r3
 8002382:	8979      	ldrh	r1, [r7, #10]
 8002384:	2300      	movs	r3, #0
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f000 f9e5 	bl	800275c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002396:	b29b      	uxth	r3, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	d19d      	bne.n	80022d8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	6a39      	ldr	r1, [r7, #32]
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f8cd 	bl	8002540 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e01a      	b.n	80023e6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2220      	movs	r2, #32
 80023b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6859      	ldr	r1, [r3, #4]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <HAL_I2C_Master_Receive+0x1e8>)
 80023c4:	400b      	ands	r3, r1
 80023c6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2220      	movs	r2, #32
 80023cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023e0:	2300      	movs	r3, #0
 80023e2:	e000      	b.n	80023e6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
  }
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3718      	adds	r7, #24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	80002400 	.word	0x80002400
 80023f4:	fe00e800 	.word	0xfe00e800

080023f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d103      	bne.n	8002416 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2200      	movs	r2, #0
 8002414:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b01      	cmp	r3, #1
 8002422:	d007      	beq.n	8002434 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	619a      	str	r2, [r3, #24]
  }
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	603b      	str	r3, [r7, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002450:	e022      	b.n	8002498 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002458:	d01e      	beq.n	8002498 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800245a:	f7fe f8f1 	bl	8000640 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	429a      	cmp	r2, r3
 8002468:	d302      	bcc.n	8002470 <I2C_WaitOnFlagUntilTimeout+0x30>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d113      	bne.n	8002498 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002474:	f043 0220 	orr.w	r2, r3, #32
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2220      	movs	r2, #32
 8002480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e00f      	b.n	80024b8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	699a      	ldr	r2, [r3, #24]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	4013      	ands	r3, r2
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	bf0c      	ite	eq
 80024a8:	2301      	moveq	r3, #1
 80024aa:	2300      	movne	r3, #0
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	461a      	mov	r2, r3
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d0cd      	beq.n	8002452 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024cc:	e02c      	b.n	8002528 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	68b9      	ldr	r1, [r7, #8]
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 f8dc 	bl	8002690 <I2C_IsAcknowledgeFailed>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e02a      	b.n	8002538 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e8:	d01e      	beq.n	8002528 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ea:	f7fe f8a9 	bl	8000640 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	68ba      	ldr	r2, [r7, #8]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d302      	bcc.n	8002500 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d113      	bne.n	8002528 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002504:	f043 0220 	orr.w	r2, r3, #32
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e007      	b.n	8002538 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b02      	cmp	r3, #2
 8002534:	d1cb      	bne.n	80024ce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800254c:	e028      	b.n	80025a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	68b9      	ldr	r1, [r7, #8]
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 f89c 	bl	8002690 <I2C_IsAcknowledgeFailed>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e026      	b.n	80025b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002562:	f7fe f86d 	bl	8000640 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	429a      	cmp	r2, r3
 8002570:	d302      	bcc.n	8002578 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d113      	bne.n	80025a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257c:	f043 0220 	orr.w	r2, r3, #32
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e007      	b.n	80025b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	2b20      	cmp	r3, #32
 80025ac:	d1cf      	bne.n	800254e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025c4:	e055      	b.n	8002672 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	68b9      	ldr	r1, [r7, #8]
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f860 	bl	8002690 <I2C_IsAcknowledgeFailed>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e053      	b.n	8002682 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	f003 0320 	and.w	r3, r3, #32
 80025e4:	2b20      	cmp	r3, #32
 80025e6:	d129      	bne.n	800263c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	f003 0304 	and.w	r3, r3, #4
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d105      	bne.n	8002602 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	e03f      	b.n	8002682 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2220      	movs	r2, #32
 8002608:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6859      	ldr	r1, [r3, #4]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	4b1d      	ldr	r3, [pc, #116]	; (800268c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002616:	400b      	ands	r3, r1
 8002618:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2220      	movs	r2, #32
 8002624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e022      	b.n	8002682 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800263c:	f7fe f800 	bl	8000640 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	429a      	cmp	r2, r3
 800264a:	d302      	bcc.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10f      	bne.n	8002672 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	f043 0220 	orr.w	r2, r3, #32
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2220      	movs	r2, #32
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e007      	b.n	8002682 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b04      	cmp	r3, #4
 800267e:	d1a2      	bne.n	80025c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	fe00e800 	.word	0xfe00e800

08002690 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	f003 0310 	and.w	r3, r3, #16
 80026a6:	2b10      	cmp	r3, #16
 80026a8:	d151      	bne.n	800274e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026aa:	e022      	b.n	80026f2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b2:	d01e      	beq.n	80026f2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026b4:	f7fd ffc4 	bl	8000640 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d302      	bcc.n	80026ca <I2C_IsAcknowledgeFailed+0x3a>
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d113      	bne.n	80026f2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ce:	f043 0220 	orr.w	r2, r3, #32
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2220      	movs	r2, #32
 80026da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e02e      	b.n	8002750 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0320 	and.w	r3, r3, #32
 80026fc:	2b20      	cmp	r3, #32
 80026fe:	d1d5      	bne.n	80026ac <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2210      	movs	r2, #16
 8002706:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2220      	movs	r2, #32
 800270e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f7ff fe71 	bl	80023f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	6859      	ldr	r1, [r3, #4]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <I2C_IsAcknowledgeFailed+0xc8>)
 8002722:	400b      	ands	r3, r1
 8002724:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f043 0204 	orr.w	r2, r3, #4
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2220      	movs	r2, #32
 8002736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e000      	b.n	8002750 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	fe00e800 	.word	0xfe00e800

0800275c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	607b      	str	r3, [r7, #4]
 8002766:	460b      	mov	r3, r1
 8002768:	817b      	strh	r3, [r7, #10]
 800276a:	4613      	mov	r3, r2
 800276c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	0d5b      	lsrs	r3, r3, #21
 8002778:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800277c:	4b0d      	ldr	r3, [pc, #52]	; (80027b4 <I2C_TransferConfig+0x58>)
 800277e:	430b      	orrs	r3, r1
 8002780:	43db      	mvns	r3, r3
 8002782:	ea02 0103 	and.w	r1, r2, r3
 8002786:	897b      	ldrh	r3, [r7, #10]
 8002788:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800278c:	7a7b      	ldrb	r3, [r7, #9]
 800278e:	041b      	lsls	r3, r3, #16
 8002790:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	431a      	orrs	r2, r3
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	431a      	orrs	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	03ff63ff 	.word	0x03ff63ff

080027b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b20      	cmp	r3, #32
 80027cc:	d138      	bne.n	8002840 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d101      	bne.n	80027dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80027d8:	2302      	movs	r3, #2
 80027da:	e032      	b.n	8002842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2224      	movs	r2, #36	; 0x24
 80027e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0201 	bic.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800280a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6819      	ldr	r1, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2220      	movs	r2, #32
 8002830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e000      	b.n	8002842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002840:	2302      	movs	r3, #2
  }
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800284e:	b480      	push	{r7}
 8002850:	b085      	sub	sp, #20
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b20      	cmp	r3, #32
 8002862:	d139      	bne.n	80028d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800286e:	2302      	movs	r3, #2
 8002870:	e033      	b.n	80028da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2224      	movs	r2, #36	; 0x24
 800287e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0201 	bic.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80028a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 0201 	orr.w	r2, r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2220      	movs	r2, #32
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	e000      	b.n	80028da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80028d8:	2302      	movs	r3, #2
  }
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028ec:	4b05      	ldr	r3, [pc, #20]	; (8002904 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a04      	ldr	r2, [pc, #16]	; (8002904 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f6:	6013      	str	r3, [r2, #0]
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40007000 	.word	0x40007000

08002908 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800290c:	4b04      	ldr	r3, [pc, #16]	; (8002920 <HAL_PWREx_GetVoltageRange+0x18>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40007000 	.word	0x40007000

08002924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002932:	d130      	bne.n	8002996 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002934:	4b23      	ldr	r3, [pc, #140]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800293c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002940:	d038      	beq.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002942:	4b20      	ldr	r3, [pc, #128]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800294a:	4a1e      	ldr	r2, [pc, #120]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002950:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002952:	4b1d      	ldr	r3, [pc, #116]	; (80029c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2232      	movs	r2, #50	; 0x32
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	4a1b      	ldr	r2, [pc, #108]	; (80029cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800295e:	fba2 2303 	umull	r2, r3, r2, r3
 8002962:	0c9b      	lsrs	r3, r3, #18
 8002964:	3301      	adds	r3, #1
 8002966:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002968:	e002      	b.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	3b01      	subs	r3, #1
 800296e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002970:	4b14      	ldr	r3, [pc, #80]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297c:	d102      	bne.n	8002984 <HAL_PWREx_ControlVoltageScaling+0x60>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1f2      	bne.n	800296a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002984:	4b0f      	ldr	r3, [pc, #60]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002990:	d110      	bne.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e00f      	b.n	80029b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002996:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800299e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a2:	d007      	beq.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029a4:	4b07      	ldr	r3, [pc, #28]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029ac:	4a05      	ldr	r2, [pc, #20]	; (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40007000 	.word	0x40007000
 80029c8:	2000001c 	.word	0x2000001c
 80029cc:	431bde83 	.word	0x431bde83

080029d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e3d4      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029e2:	4ba1      	ldr	r3, [pc, #644]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029ec:	4b9e      	ldr	r3, [pc, #632]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0310 	and.w	r3, r3, #16
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 80e4 	beq.w	8002bcc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d007      	beq.n	8002a1a <HAL_RCC_OscConfig+0x4a>
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	2b0c      	cmp	r3, #12
 8002a0e:	f040 808b 	bne.w	8002b28 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	f040 8087 	bne.w	8002b28 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a1a:	4b93      	ldr	r3, [pc, #588]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d005      	beq.n	8002a32 <HAL_RCC_OscConfig+0x62>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e3ac      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a1a      	ldr	r2, [r3, #32]
 8002a36:	4b8c      	ldr	r3, [pc, #560]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0308 	and.w	r3, r3, #8
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d004      	beq.n	8002a4c <HAL_RCC_OscConfig+0x7c>
 8002a42:	4b89      	ldr	r3, [pc, #548]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a4a:	e005      	b.n	8002a58 <HAL_RCC_OscConfig+0x88>
 8002a4c:	4b86      	ldr	r3, [pc, #536]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a52:	091b      	lsrs	r3, r3, #4
 8002a54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d223      	bcs.n	8002aa4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f000 fd09 	bl	8003478 <RCC_SetFlashLatencyFromMSIRange>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e38d      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a70:	4b7d      	ldr	r3, [pc, #500]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a7c      	ldr	r2, [pc, #496]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a76:	f043 0308 	orr.w	r3, r3, #8
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b7a      	ldr	r3, [pc, #488]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	4977      	ldr	r1, [pc, #476]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a8e:	4b76      	ldr	r3, [pc, #472]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	4972      	ldr	r1, [pc, #456]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	604b      	str	r3, [r1, #4]
 8002aa2:	e025      	b.n	8002af0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aa4:	4b70      	ldr	r3, [pc, #448]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a6f      	ldr	r2, [pc, #444]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002aaa:	f043 0308 	orr.w	r3, r3, #8
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b6d      	ldr	r3, [pc, #436]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a1b      	ldr	r3, [r3, #32]
 8002abc:	496a      	ldr	r1, [pc, #424]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ac2:	4b69      	ldr	r3, [pc, #420]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	4965      	ldr	r1, [pc, #404]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d109      	bne.n	8002af0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 fcc9 	bl	8003478 <RCC_SetFlashLatencyFromMSIRange>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e34d      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002af0:	f000 fc36 	bl	8003360 <HAL_RCC_GetSysClockFreq>
 8002af4:	4602      	mov	r2, r0
 8002af6:	4b5c      	ldr	r3, [pc, #368]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	091b      	lsrs	r3, r3, #4
 8002afc:	f003 030f 	and.w	r3, r3, #15
 8002b00:	495a      	ldr	r1, [pc, #360]	; (8002c6c <HAL_RCC_OscConfig+0x29c>)
 8002b02:	5ccb      	ldrb	r3, [r1, r3]
 8002b04:	f003 031f 	and.w	r3, r3, #31
 8002b08:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0c:	4a58      	ldr	r2, [pc, #352]	; (8002c70 <HAL_RCC_OscConfig+0x2a0>)
 8002b0e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b10:	4b58      	ldr	r3, [pc, #352]	; (8002c74 <HAL_RCC_OscConfig+0x2a4>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fd fd47 	bl	80005a8 <HAL_InitTick>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d052      	beq.n	8002bca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
 8002b26:	e331      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d032      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b30:	4b4d      	ldr	r3, [pc, #308]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a4c      	ldr	r2, [pc, #304]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b3c:	f7fd fd80 	bl	8000640 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b44:	f7fd fd7c 	bl	8000640 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e31a      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b56:	4b44      	ldr	r3, [pc, #272]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b62:	4b41      	ldr	r3, [pc, #260]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a40      	ldr	r2, [pc, #256]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b68:	f043 0308 	orr.w	r3, r3, #8
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	4b3e      	ldr	r3, [pc, #248]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	493b      	ldr	r1, [pc, #236]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b80:	4b39      	ldr	r3, [pc, #228]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69db      	ldr	r3, [r3, #28]
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	4936      	ldr	r1, [pc, #216]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	604b      	str	r3, [r1, #4]
 8002b94:	e01a      	b.n	8002bcc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b96:	4b34      	ldr	r3, [pc, #208]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a33      	ldr	r2, [pc, #204]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002b9c:	f023 0301 	bic.w	r3, r3, #1
 8002ba0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ba2:	f7fd fd4d 	bl	8000640 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002baa:	f7fd fd49 	bl	8000640 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e2e7      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bbc:	4b2a      	ldr	r3, [pc, #168]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1f0      	bne.n	8002baa <HAL_RCC_OscConfig+0x1da>
 8002bc8:	e000      	b.n	8002bcc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d074      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d005      	beq.n	8002bea <HAL_RCC_OscConfig+0x21a>
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	2b0c      	cmp	r3, #12
 8002be2:	d10e      	bne.n	8002c02 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d10b      	bne.n	8002c02 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bea:	4b1f      	ldr	r3, [pc, #124]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d064      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x2f0>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d160      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e2c4      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c0a:	d106      	bne.n	8002c1a <HAL_RCC_OscConfig+0x24a>
 8002c0c:	4b16      	ldr	r3, [pc, #88]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a15      	ldr	r2, [pc, #84]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c16:	6013      	str	r3, [r2, #0]
 8002c18:	e01d      	b.n	8002c56 <HAL_RCC_OscConfig+0x286>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c22:	d10c      	bne.n	8002c3e <HAL_RCC_OscConfig+0x26e>
 8002c24:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a0f      	ldr	r2, [pc, #60]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c2e:	6013      	str	r3, [r2, #0]
 8002c30:	4b0d      	ldr	r3, [pc, #52]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a0c      	ldr	r2, [pc, #48]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	e00b      	b.n	8002c56 <HAL_RCC_OscConfig+0x286>
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a09      	ldr	r2, [pc, #36]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c48:	6013      	str	r3, [r2, #0]
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a06      	ldr	r2, [pc, #24]	; (8002c68 <HAL_RCC_OscConfig+0x298>)
 8002c50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c54:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d01c      	beq.n	8002c98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7fd fcef 	bl	8000640 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c64:	e011      	b.n	8002c8a <HAL_RCC_OscConfig+0x2ba>
 8002c66:	bf00      	nop
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	08011434 	.word	0x08011434
 8002c70:	2000001c 	.word	0x2000001c
 8002c74:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c78:	f7fd fce2 	bl	8000640 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b64      	cmp	r3, #100	; 0x64
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e280      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c8a:	4baf      	ldr	r3, [pc, #700]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCC_OscConfig+0x2a8>
 8002c96:	e014      	b.n	8002cc2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7fd fcd2 	bl	8000640 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca0:	f7fd fcce 	bl	8000640 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b64      	cmp	r3, #100	; 0x64
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e26c      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cb2:	4ba5      	ldr	r3, [pc, #660]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x2d0>
 8002cbe:	e000      	b.n	8002cc2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d060      	beq.n	8002d90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	2b04      	cmp	r3, #4
 8002cd2:	d005      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x310>
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d119      	bne.n	8002d0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d116      	bne.n	8002d0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce0:	4b99      	ldr	r3, [pc, #612]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x328>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e249      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf8:	4b93      	ldr	r3, [pc, #588]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	061b      	lsls	r3, r3, #24
 8002d06:	4990      	ldr	r1, [pc, #576]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d0c:	e040      	b.n	8002d90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d023      	beq.n	8002d5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d16:	4b8c      	ldr	r3, [pc, #560]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a8b      	ldr	r2, [pc, #556]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d22:	f7fd fc8d 	bl	8000640 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d2a:	f7fd fc89 	bl	8000640 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e227      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d3c:	4b82      	ldr	r3, [pc, #520]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d48:	4b7f      	ldr	r3, [pc, #508]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	061b      	lsls	r3, r3, #24
 8002d56:	497c      	ldr	r1, [pc, #496]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	604b      	str	r3, [r1, #4]
 8002d5c:	e018      	b.n	8002d90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d5e:	4b7a      	ldr	r3, [pc, #488]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a79      	ldr	r2, [pc, #484]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6a:	f7fd fc69 	bl	8000640 <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d72:	f7fd fc65 	bl	8000640 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e203      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d84:	4b70      	ldr	r3, [pc, #448]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1f0      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0308 	and.w	r3, r3, #8
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d03c      	beq.n	8002e16 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d01c      	beq.n	8002dde <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002da4:	4b68      	ldr	r3, [pc, #416]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002daa:	4a67      	ldr	r2, [pc, #412]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db4:	f7fd fc44 	bl	8000640 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dbc:	f7fd fc40 	bl	8000640 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e1de      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dce:	4b5e      	ldr	r3, [pc, #376]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0ef      	beq.n	8002dbc <HAL_RCC_OscConfig+0x3ec>
 8002ddc:	e01b      	b.n	8002e16 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dde:	4b5a      	ldr	r3, [pc, #360]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002de0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002de4:	4a58      	ldr	r2, [pc, #352]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002de6:	f023 0301 	bic.w	r3, r3, #1
 8002dea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dee:	f7fd fc27 	bl	8000640 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df6:	f7fd fc23 	bl	8000640 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e1c1      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e08:	4b4f      	ldr	r3, [pc, #316]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1ef      	bne.n	8002df6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 80a6 	beq.w	8002f70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e24:	2300      	movs	r3, #0
 8002e26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e28:	4b47      	ldr	r3, [pc, #284]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e34:	4b44      	ldr	r3, [pc, #272]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e38:	4a43      	ldr	r2, [pc, #268]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e3e:	6593      	str	r3, [r2, #88]	; 0x58
 8002e40:	4b41      	ldr	r3, [pc, #260]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e50:	4b3e      	ldr	r3, [pc, #248]	; (8002f4c <HAL_RCC_OscConfig+0x57c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d118      	bne.n	8002e8e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e5c:	4b3b      	ldr	r3, [pc, #236]	; (8002f4c <HAL_RCC_OscConfig+0x57c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a3a      	ldr	r2, [pc, #232]	; (8002f4c <HAL_RCC_OscConfig+0x57c>)
 8002e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e68:	f7fd fbea 	bl	8000640 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e70:	f7fd fbe6 	bl	8000640 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e184      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e82:	4b32      	ldr	r3, [pc, #200]	; (8002f4c <HAL_RCC_OscConfig+0x57c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d108      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4d8>
 8002e96:	4b2c      	ldr	r3, [pc, #176]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9c:	4a2a      	ldr	r2, [pc, #168]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002e9e:	f043 0301 	orr.w	r3, r3, #1
 8002ea2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ea6:	e024      	b.n	8002ef2 <HAL_RCC_OscConfig+0x522>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2b05      	cmp	r3, #5
 8002eae:	d110      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x502>
 8002eb0:	4b25      	ldr	r3, [pc, #148]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb6:	4a24      	ldr	r2, [pc, #144]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002eb8:	f043 0304 	orr.w	r3, r3, #4
 8002ebc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ec0:	4b21      	ldr	r3, [pc, #132]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec6:	4a20      	ldr	r2, [pc, #128]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ed0:	e00f      	b.n	8002ef2 <HAL_RCC_OscConfig+0x522>
 8002ed2:	4b1d      	ldr	r3, [pc, #116]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed8:	4a1b      	ldr	r2, [pc, #108]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002eda:	f023 0301 	bic.w	r3, r3, #1
 8002ede:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ee2:	4b19      	ldr	r3, [pc, #100]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee8:	4a17      	ldr	r2, [pc, #92]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002eea:	f023 0304 	bic.w	r3, r3, #4
 8002eee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d016      	beq.n	8002f28 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002efa:	f7fd fba1 	bl	8000640 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f00:	e00a      	b.n	8002f18 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f02:	f7fd fb9d 	bl	8000640 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e139      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <HAL_RCC_OscConfig+0x578>)
 8002f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0ed      	beq.n	8002f02 <HAL_RCC_OscConfig+0x532>
 8002f26:	e01a      	b.n	8002f5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f28:	f7fd fb8a 	bl	8000640 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f2e:	e00f      	b.n	8002f50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f30:	f7fd fb86 	bl	8000640 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d906      	bls.n	8002f50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e122      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
 8002f46:	bf00      	nop
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f50:	4b90      	ldr	r3, [pc, #576]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8002f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1e8      	bne.n	8002f30 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f5e:	7ffb      	ldrb	r3, [r7, #31]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d105      	bne.n	8002f70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f64:	4b8b      	ldr	r3, [pc, #556]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8002f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f68:	4a8a      	ldr	r2, [pc, #552]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8002f6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f6e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 8108 	beq.w	800318a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	f040 80d0 	bne.w	8003124 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f84:	4b83      	ldr	r3, [pc, #524]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 0203 	and.w	r2, r3, #3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d130      	bne.n	8002ffa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d127      	bne.n	8002ffa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d11f      	bne.n	8002ffa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fc4:	2a07      	cmp	r2, #7
 8002fc6:	bf14      	ite	ne
 8002fc8:	2201      	movne	r2, #1
 8002fca:	2200      	moveq	r2, #0
 8002fcc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d113      	bne.n	8002ffa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fdc:	085b      	lsrs	r3, r3, #1
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d109      	bne.n	8002ffa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	085b      	lsrs	r3, r3, #1
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d06e      	beq.n	80030d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	2b0c      	cmp	r3, #12
 8002ffe:	d069      	beq.n	80030d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003000:	4b64      	ldr	r3, [pc, #400]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d105      	bne.n	8003018 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800300c:	4b61      	ldr	r3, [pc, #388]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0b7      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800301c:	4b5d      	ldr	r3, [pc, #372]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a5c      	ldr	r2, [pc, #368]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003026:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003028:	f7fd fb0a 	bl	8000640 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003030:	f7fd fb06 	bl	8000640 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e0a4      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003042:	4b54      	ldr	r3, [pc, #336]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800304e:	4b51      	ldr	r3, [pc, #324]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003050:	68da      	ldr	r2, [r3, #12]
 8003052:	4b51      	ldr	r3, [pc, #324]	; (8003198 <HAL_RCC_OscConfig+0x7c8>)
 8003054:	4013      	ands	r3, r2
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800305e:	3a01      	subs	r2, #1
 8003060:	0112      	lsls	r2, r2, #4
 8003062:	4311      	orrs	r1, r2
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003068:	0212      	lsls	r2, r2, #8
 800306a:	4311      	orrs	r1, r2
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003070:	0852      	lsrs	r2, r2, #1
 8003072:	3a01      	subs	r2, #1
 8003074:	0552      	lsls	r2, r2, #21
 8003076:	4311      	orrs	r1, r2
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800307c:	0852      	lsrs	r2, r2, #1
 800307e:	3a01      	subs	r2, #1
 8003080:	0652      	lsls	r2, r2, #25
 8003082:	4311      	orrs	r1, r2
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003088:	0912      	lsrs	r2, r2, #4
 800308a:	0452      	lsls	r2, r2, #17
 800308c:	430a      	orrs	r2, r1
 800308e:	4941      	ldr	r1, [pc, #260]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003090:	4313      	orrs	r3, r2
 8003092:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003094:	4b3f      	ldr	r3, [pc, #252]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a3e      	ldr	r2, [pc, #248]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 800309a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800309e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030a0:	4b3c      	ldr	r3, [pc, #240]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	4a3b      	ldr	r2, [pc, #236]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030ac:	f7fd fac8 	bl	8000640 <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b4:	f7fd fac4 	bl	8000640 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e062      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030c6:	4b33      	ldr	r3, [pc, #204]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d0f0      	beq.n	80030b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030d2:	e05a      	b.n	800318a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e059      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030d8:	4b2e      	ldr	r3, [pc, #184]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d152      	bne.n	800318a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80030e4:	4b2b      	ldr	r3, [pc, #172]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a2a      	ldr	r2, [pc, #168]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030f0:	4b28      	ldr	r3, [pc, #160]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	4a27      	ldr	r2, [pc, #156]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 80030f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030fc:	f7fd faa0 	bl	8000640 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003104:	f7fd fa9c 	bl	8000640 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e03a      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003116:	4b1f      	ldr	r3, [pc, #124]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0f0      	beq.n	8003104 <HAL_RCC_OscConfig+0x734>
 8003122:	e032      	b.n	800318a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	2b0c      	cmp	r3, #12
 8003128:	d02d      	beq.n	8003186 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800312a:	4b1a      	ldr	r3, [pc, #104]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a19      	ldr	r2, [pc, #100]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003130:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003134:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003136:	4b17      	ldr	r3, [pc, #92]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d105      	bne.n	800314e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003142:	4b14      	ldr	r3, [pc, #80]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	4a13      	ldr	r2, [pc, #76]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003148:	f023 0303 	bic.w	r3, r3, #3
 800314c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800314e:	4b11      	ldr	r3, [pc, #68]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	4a10      	ldr	r2, [pc, #64]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 8003154:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315e:	f7fd fa6f 	bl	8000640 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003166:	f7fd fa6b 	bl	8000640 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e009      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003178:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_RCC_OscConfig+0x7c4>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1f0      	bne.n	8003166 <HAL_RCC_OscConfig+0x796>
 8003184:	e001      	b.n	800318a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3720      	adds	r7, #32
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	f99d808c 	.word	0xf99d808c

0800319c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0c8      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031b0:	4b66      	ldr	r3, [pc, #408]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d910      	bls.n	80031e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031be:	4b63      	ldr	r3, [pc, #396]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 0207 	bic.w	r2, r3, #7
 80031c6:	4961      	ldr	r1, [pc, #388]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ce:	4b5f      	ldr	r3, [pc, #380]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0b0      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d04c      	beq.n	8003286 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b03      	cmp	r3, #3
 80031f2:	d107      	bne.n	8003204 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f4:	4b56      	ldr	r3, [pc, #344]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d121      	bne.n	8003244 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e09e      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	2b02      	cmp	r3, #2
 800320a:	d107      	bne.n	800321c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800320c:	4b50      	ldr	r3, [pc, #320]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d115      	bne.n	8003244 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e092      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d107      	bne.n	8003234 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003224:	4b4a      	ldr	r3, [pc, #296]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d109      	bne.n	8003244 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e086      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003234:	4b46      	ldr	r3, [pc, #280]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e07e      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003244:	4b42      	ldr	r3, [pc, #264]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f023 0203 	bic.w	r2, r3, #3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	493f      	ldr	r1, [pc, #252]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003252:	4313      	orrs	r3, r2
 8003254:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003256:	f7fd f9f3 	bl	8000640 <HAL_GetTick>
 800325a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325c:	e00a      	b.n	8003274 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800325e:	f7fd f9ef 	bl	8000640 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	f241 3288 	movw	r2, #5000	; 0x1388
 800326c:	4293      	cmp	r3, r2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e066      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003274:	4b36      	ldr	r3, [pc, #216]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 020c 	and.w	r2, r3, #12
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	429a      	cmp	r2, r3
 8003284:	d1eb      	bne.n	800325e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003292:	4b2f      	ldr	r3, [pc, #188]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	492c      	ldr	r1, [pc, #176]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032a4:	4b29      	ldr	r3, [pc, #164]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d210      	bcs.n	80032d4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b2:	4b26      	ldr	r3, [pc, #152]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 0207 	bic.w	r2, r3, #7
 80032ba:	4924      	ldr	r1, [pc, #144]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b22      	ldr	r3, [pc, #136]	; (800334c <HAL_RCC_ClockConfig+0x1b0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e036      	b.n	8003342 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e0:	4b1b      	ldr	r3, [pc, #108]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	4918      	ldr	r1, [pc, #96]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032fe:	4b14      	ldr	r3, [pc, #80]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	4910      	ldr	r1, [pc, #64]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003312:	f000 f825 	bl	8003360 <HAL_RCC_GetSysClockFreq>
 8003316:	4602      	mov	r2, r0
 8003318:	4b0d      	ldr	r3, [pc, #52]	; (8003350 <HAL_RCC_ClockConfig+0x1b4>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	490c      	ldr	r1, [pc, #48]	; (8003354 <HAL_RCC_ClockConfig+0x1b8>)
 8003324:	5ccb      	ldrb	r3, [r1, r3]
 8003326:	f003 031f 	and.w	r3, r3, #31
 800332a:	fa22 f303 	lsr.w	r3, r2, r3
 800332e:	4a0a      	ldr	r2, [pc, #40]	; (8003358 <HAL_RCC_ClockConfig+0x1bc>)
 8003330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003332:	4b0a      	ldr	r3, [pc, #40]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fd f936 	bl	80005a8 <HAL_InitTick>
 800333c:	4603      	mov	r3, r0
 800333e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003340:	7afb      	ldrb	r3, [r7, #11]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40022000 	.word	0x40022000
 8003350:	40021000 	.word	0x40021000
 8003354:	08011434 	.word	0x08011434
 8003358:	2000001c 	.word	0x2000001c
 800335c:	20000000 	.word	0x20000000

08003360 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003360:	b480      	push	{r7}
 8003362:	b089      	sub	sp, #36	; 0x24
 8003364:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	61fb      	str	r3, [r7, #28]
 800336a:	2300      	movs	r3, #0
 800336c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800336e:	4b3e      	ldr	r3, [pc, #248]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 030c 	and.w	r3, r3, #12
 8003376:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003378:	4b3b      	ldr	r3, [pc, #236]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f003 0303 	and.w	r3, r3, #3
 8003380:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <HAL_RCC_GetSysClockFreq+0x34>
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	2b0c      	cmp	r3, #12
 800338c:	d121      	bne.n	80033d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d11e      	bne.n	80033d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003394:	4b34      	ldr	r3, [pc, #208]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b00      	cmp	r3, #0
 800339e:	d107      	bne.n	80033b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80033a0:	4b31      	ldr	r3, [pc, #196]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 80033a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a6:	0a1b      	lsrs	r3, r3, #8
 80033a8:	f003 030f 	and.w	r3, r3, #15
 80033ac:	61fb      	str	r3, [r7, #28]
 80033ae:	e005      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80033b0:	4b2d      	ldr	r3, [pc, #180]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	091b      	lsrs	r3, r3, #4
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80033bc:	4a2b      	ldr	r2, [pc, #172]	; (800346c <HAL_RCC_GetSysClockFreq+0x10c>)
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10d      	bne.n	80033e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033d0:	e00a      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d102      	bne.n	80033de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033d8:	4b25      	ldr	r3, [pc, #148]	; (8003470 <HAL_RCC_GetSysClockFreq+0x110>)
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	e004      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033e4:	4b23      	ldr	r3, [pc, #140]	; (8003474 <HAL_RCC_GetSysClockFreq+0x114>)
 80033e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	2b0c      	cmp	r3, #12
 80033ec:	d134      	bne.n	8003458 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033ee:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d003      	beq.n	8003406 <HAL_RCC_GetSysClockFreq+0xa6>
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d003      	beq.n	800340c <HAL_RCC_GetSysClockFreq+0xac>
 8003404:	e005      	b.n	8003412 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003406:	4b1a      	ldr	r3, [pc, #104]	; (8003470 <HAL_RCC_GetSysClockFreq+0x110>)
 8003408:	617b      	str	r3, [r7, #20]
      break;
 800340a:	e005      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800340c:	4b19      	ldr	r3, [pc, #100]	; (8003474 <HAL_RCC_GetSysClockFreq+0x114>)
 800340e:	617b      	str	r3, [r7, #20]
      break;
 8003410:	e002      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	617b      	str	r3, [r7, #20]
      break;
 8003416:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003418:	4b13      	ldr	r3, [pc, #76]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	091b      	lsrs	r3, r3, #4
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	3301      	adds	r3, #1
 8003424:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003426:	4b10      	ldr	r3, [pc, #64]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	0a1b      	lsrs	r3, r3, #8
 800342c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	fb02 f203 	mul.w	r2, r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	fbb2 f3f3 	udiv	r3, r2, r3
 800343c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800343e:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <HAL_RCC_GetSysClockFreq+0x108>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	0e5b      	lsrs	r3, r3, #25
 8003444:	f003 0303 	and.w	r3, r3, #3
 8003448:	3301      	adds	r3, #1
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	fbb2 f3f3 	udiv	r3, r2, r3
 8003456:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003458:	69bb      	ldr	r3, [r7, #24]
}
 800345a:	4618      	mov	r0, r3
 800345c:	3724      	adds	r7, #36	; 0x24
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000
 800346c:	08011444 	.word	0x08011444
 8003470:	00f42400 	.word	0x00f42400
 8003474:	007a1200 	.word	0x007a1200

08003478 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003480:	2300      	movs	r3, #0
 8003482:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003484:	4b2a      	ldr	r3, [pc, #168]	; (8003530 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003490:	f7ff fa3a 	bl	8002908 <HAL_PWREx_GetVoltageRange>
 8003494:	6178      	str	r0, [r7, #20]
 8003496:	e014      	b.n	80034c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003498:	4b25      	ldr	r3, [pc, #148]	; (8003530 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800349a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349c:	4a24      	ldr	r2, [pc, #144]	; (8003530 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800349e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034a2:	6593      	str	r3, [r2, #88]	; 0x58
 80034a4:	4b22      	ldr	r3, [pc, #136]	; (8003530 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034b0:	f7ff fa2a 	bl	8002908 <HAL_PWREx_GetVoltageRange>
 80034b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034b6:	4b1e      	ldr	r3, [pc, #120]	; (8003530 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ba:	4a1d      	ldr	r2, [pc, #116]	; (8003530 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034c8:	d10b      	bne.n	80034e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b80      	cmp	r3, #128	; 0x80
 80034ce:	d919      	bls.n	8003504 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2ba0      	cmp	r3, #160	; 0xa0
 80034d4:	d902      	bls.n	80034dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034d6:	2302      	movs	r3, #2
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	e013      	b.n	8003504 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034dc:	2301      	movs	r3, #1
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	e010      	b.n	8003504 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b80      	cmp	r3, #128	; 0x80
 80034e6:	d902      	bls.n	80034ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034e8:	2303      	movs	r3, #3
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	e00a      	b.n	8003504 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b80      	cmp	r3, #128	; 0x80
 80034f2:	d102      	bne.n	80034fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034f4:	2302      	movs	r3, #2
 80034f6:	613b      	str	r3, [r7, #16]
 80034f8:	e004      	b.n	8003504 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2b70      	cmp	r3, #112	; 0x70
 80034fe:	d101      	bne.n	8003504 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003500:	2301      	movs	r3, #1
 8003502:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f023 0207 	bic.w	r2, r3, #7
 800350c:	4909      	ldr	r1, [pc, #36]	; (8003534 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003514:	4b07      	ldr	r3, [pc, #28]	; (8003534 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	429a      	cmp	r2, r3
 8003520:	d001      	beq.n	8003526 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40021000 	.word	0x40021000
 8003534:	40022000 	.word	0x40022000

08003538 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003540:	2300      	movs	r3, #0
 8003542:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003544:	2300      	movs	r3, #0
 8003546:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003550:	2b00      	cmp	r3, #0
 8003552:	d041      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003558:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800355c:	d02a      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800355e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003562:	d824      	bhi.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003564:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003568:	d008      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800356a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800356e:	d81e      	bhi.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00a      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003574:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003578:	d010      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800357a:	e018      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800357c:	4b86      	ldr	r3, [pc, #536]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	4a85      	ldr	r2, [pc, #532]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003586:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003588:	e015      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3304      	adds	r3, #4
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f000 facb 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003596:	4603      	mov	r3, r0
 8003598:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800359a:	e00c      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3320      	adds	r3, #32
 80035a0:	2100      	movs	r1, #0
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fbb6 	bl	8003d14 <RCCEx_PLLSAI2_Config>
 80035a8:	4603      	mov	r3, r0
 80035aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035ac:	e003      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	74fb      	strb	r3, [r7, #19]
      break;
 80035b2:	e000      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80035b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035b6:	7cfb      	ldrb	r3, [r7, #19]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10b      	bne.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035bc:	4b76      	ldr	r3, [pc, #472]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035ca:	4973      	ldr	r1, [pc, #460]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80035d2:	e001      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d4:	7cfb      	ldrb	r3, [r7, #19]
 80035d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d041      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035ec:	d02a      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035f2:	d824      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035f8:	d008      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035fe:	d81e      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003604:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003608:	d010      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800360a:	e018      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800360c:	4b62      	ldr	r3, [pc, #392]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	4a61      	ldr	r2, [pc, #388]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003616:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003618:	e015      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3304      	adds	r3, #4
 800361e:	2100      	movs	r1, #0
 8003620:	4618      	mov	r0, r3
 8003622:	f000 fa83 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003626:	4603      	mov	r3, r0
 8003628:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800362a:	e00c      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3320      	adds	r3, #32
 8003630:	2100      	movs	r1, #0
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fb6e 	bl	8003d14 <RCCEx_PLLSAI2_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800363c:	e003      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	74fb      	strb	r3, [r7, #19]
      break;
 8003642:	e000      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003644:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003646:	7cfb      	ldrb	r3, [r7, #19]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10b      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800364c:	4b52      	ldr	r3, [pc, #328]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003652:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800365a:	494f      	ldr	r1, [pc, #316]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003662:	e001      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003664:	7cfb      	ldrb	r3, [r7, #19]
 8003666:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 80a0 	beq.w	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003676:	2300      	movs	r3, #0
 8003678:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800367a:	4b47      	ldr	r3, [pc, #284]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003686:	2301      	movs	r3, #1
 8003688:	e000      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800368a:	2300      	movs	r3, #0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00d      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003690:	4b41      	ldr	r3, [pc, #260]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003694:	4a40      	ldr	r2, [pc, #256]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800369a:	6593      	str	r3, [r2, #88]	; 0x58
 800369c:	4b3e      	ldr	r3, [pc, #248]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036a4:	60bb      	str	r3, [r7, #8]
 80036a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036a8:	2301      	movs	r3, #1
 80036aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036ac:	4b3b      	ldr	r3, [pc, #236]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a3a      	ldr	r2, [pc, #232]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036b8:	f7fc ffc2 	bl	8000640 <HAL_GetTick>
 80036bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036be:	e009      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036c0:	f7fc ffbe 	bl	8000640 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d902      	bls.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	74fb      	strb	r3, [r7, #19]
        break;
 80036d2:	e005      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036d4:	4b31      	ldr	r3, [pc, #196]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0ef      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80036e0:	7cfb      	ldrb	r3, [r7, #19]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d15c      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036e6:	4b2c      	ldr	r3, [pc, #176]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d01f      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	429a      	cmp	r2, r3
 8003702:	d019      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003704:	4b24      	ldr	r3, [pc, #144]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800370e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003710:	4b21      	ldr	r3, [pc, #132]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003716:	4a20      	ldr	r2, [pc, #128]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800371c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003720:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003726:	4a1c      	ldr	r2, [pc, #112]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003728:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800372c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003730:	4a19      	ldr	r2, [pc, #100]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d016      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003742:	f7fc ff7d 	bl	8000640 <HAL_GetTick>
 8003746:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003748:	e00b      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374a:	f7fc ff79 	bl	8000640 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	f241 3288 	movw	r2, #5000	; 0x1388
 8003758:	4293      	cmp	r3, r2
 800375a:	d902      	bls.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	74fb      	strb	r3, [r7, #19]
            break;
 8003760:	e006      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003762:	4b0d      	ldr	r3, [pc, #52]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0ec      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003770:	7cfb      	ldrb	r3, [r7, #19]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10c      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003776:	4b08      	ldr	r3, [pc, #32]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800377c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003786:	4904      	ldr	r1, [pc, #16]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003788:	4313      	orrs	r3, r2
 800378a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800378e:	e009      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003790:	7cfb      	ldrb	r3, [r7, #19]
 8003792:	74bb      	strb	r3, [r7, #18]
 8003794:	e006      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000
 800379c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a0:	7cfb      	ldrb	r3, [r7, #19]
 80037a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037a4:	7c7b      	ldrb	r3, [r7, #17]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d105      	bne.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037aa:	4b9e      	ldr	r3, [pc, #632]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ae:	4a9d      	ldr	r2, [pc, #628]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00a      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037c2:	4b98      	ldr	r3, [pc, #608]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c8:	f023 0203 	bic.w	r2, r3, #3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d0:	4994      	ldr	r1, [pc, #592]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037e4:	4b8f      	ldr	r3, [pc, #572]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ea:	f023 020c 	bic.w	r2, r3, #12
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f2:	498c      	ldr	r1, [pc, #560]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00a      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003806:	4b87      	ldr	r3, [pc, #540]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800380c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	4983      	ldr	r1, [pc, #524]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00a      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003828:	4b7e      	ldr	r3, [pc, #504]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003836:	497b      	ldr	r1, [pc, #492]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0310 	and.w	r3, r3, #16
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00a      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800384a:	4b76      	ldr	r3, [pc, #472]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003858:	4972      	ldr	r1, [pc, #456]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385a:	4313      	orrs	r3, r2
 800385c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0320 	and.w	r3, r3, #32
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800386c:	4b6d      	ldr	r3, [pc, #436]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003872:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800387a:	496a      	ldr	r1, [pc, #424]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387c:	4313      	orrs	r3, r2
 800387e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00a      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800388e:	4b65      	ldr	r3, [pc, #404]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003890:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003894:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800389c:	4961      	ldr	r1, [pc, #388]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00a      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038b0:	4b5c      	ldr	r3, [pc, #368]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038be:	4959      	ldr	r1, [pc, #356]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00a      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038d2:	4b54      	ldr	r3, [pc, #336]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e0:	4950      	ldr	r1, [pc, #320]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00a      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038f4:	4b4b      	ldr	r3, [pc, #300]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003902:	4948      	ldr	r1, [pc, #288]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00a      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003916:	4b43      	ldr	r3, [pc, #268]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003924:	493f      	ldr	r1, [pc, #252]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003926:	4313      	orrs	r3, r2
 8003928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d028      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003938:	4b3a      	ldr	r3, [pc, #232]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003946:	4937      	ldr	r1, [pc, #220]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003948:	4313      	orrs	r3, r2
 800394a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003952:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003956:	d106      	bne.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003958:	4b32      	ldr	r3, [pc, #200]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	4a31      	ldr	r2, [pc, #196]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003962:	60d3      	str	r3, [r2, #12]
 8003964:	e011      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800396a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800396e:	d10c      	bne.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3304      	adds	r3, #4
 8003974:	2101      	movs	r1, #1
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f8d8 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 800397c:	4603      	mov	r3, r0
 800397e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003980:	7cfb      	ldrb	r3, [r7, #19]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003986:	7cfb      	ldrb	r3, [r7, #19]
 8003988:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d028      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003996:	4b23      	ldr	r3, [pc, #140]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800399c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a4:	491f      	ldr	r1, [pc, #124]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039b4:	d106      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039b6:	4b1b      	ldr	r3, [pc, #108]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	4a1a      	ldr	r2, [pc, #104]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039c0:	60d3      	str	r3, [r2, #12]
 80039c2:	e011      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3304      	adds	r3, #4
 80039d2:	2101      	movs	r1, #1
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 f8a9 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 80039da:	4603      	mov	r3, r0
 80039dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039de:	7cfb      	ldrb	r3, [r7, #19]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80039e4:	7cfb      	ldrb	r3, [r7, #19]
 80039e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d02b      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039f4:	4b0b      	ldr	r3, [pc, #44]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a02:	4908      	ldr	r1, [pc, #32]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a12:	d109      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a14:	4b03      	ldr	r3, [pc, #12]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4a02      	ldr	r2, [pc, #8]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a1e:	60d3      	str	r3, [r2, #12]
 8003a20:	e014      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a22:	bf00      	nop
 8003a24:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a30:	d10c      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3304      	adds	r3, #4
 8003a36:	2101      	movs	r1, #1
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 f877 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a42:	7cfb      	ldrb	r3, [r7, #19]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a48:	7cfb      	ldrb	r3, [r7, #19]
 8003a4a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d02f      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a58:	4b2b      	ldr	r3, [pc, #172]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a66:	4928      	ldr	r1, [pc, #160]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a76:	d10d      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3304      	adds	r3, #4
 8003a7c:	2102      	movs	r1, #2
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f000 f854 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003a84:	4603      	mov	r3, r0
 8003a86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a88:	7cfb      	ldrb	r3, [r7, #19]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d014      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a8e:	7cfb      	ldrb	r3, [r7, #19]
 8003a90:	74bb      	strb	r3, [r7, #18]
 8003a92:	e011      	b.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3320      	adds	r3, #32
 8003aa2:	2102      	movs	r1, #2
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 f935 	bl	8003d14 <RCCEx_PLLSAI2_Config>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003aae:	7cfb      	ldrb	r3, [r7, #19]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ab4:	7cfb      	ldrb	r3, [r7, #19]
 8003ab6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ac4:	4b10      	ldr	r3, [pc, #64]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ad2:	490d      	ldr	r1, [pc, #52]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ae6:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003af6:	4904      	ldr	r1, [pc, #16]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003afe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40021000 	.word	0x40021000

08003b0c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003b10:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003b16:	f043 0304 	orr.w	r3, r3, #4
 8003b1a:	6013      	str	r3, [r2, #0]
}
 8003b1c:	bf00      	nop
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	40021000 	.word	0x40021000

08003b2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b3a:	4b75      	ldr	r3, [pc, #468]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d018      	beq.n	8003b78 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b46:	4b72      	ldr	r3, [pc, #456]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f003 0203 	and.w	r2, r3, #3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d10d      	bne.n	8003b72 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
       ||
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d009      	beq.n	8003b72 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b5e:	4b6c      	ldr	r3, [pc, #432]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d047      	beq.n	8003c02 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	73fb      	strb	r3, [r7, #15]
 8003b76:	e044      	b.n	8003c02 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b03      	cmp	r3, #3
 8003b7e:	d018      	beq.n	8003bb2 <RCCEx_PLLSAI1_Config+0x86>
 8003b80:	2b03      	cmp	r3, #3
 8003b82:	d825      	bhi.n	8003bd0 <RCCEx_PLLSAI1_Config+0xa4>
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d002      	beq.n	8003b8e <RCCEx_PLLSAI1_Config+0x62>
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d009      	beq.n	8003ba0 <RCCEx_PLLSAI1_Config+0x74>
 8003b8c:	e020      	b.n	8003bd0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b8e:	4b60      	ldr	r3, [pc, #384]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d11d      	bne.n	8003bd6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b9e:	e01a      	b.n	8003bd6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ba0:	4b5b      	ldr	r3, [pc, #364]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d116      	bne.n	8003bda <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb0:	e013      	b.n	8003bda <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bb2:	4b57      	ldr	r3, [pc, #348]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10f      	bne.n	8003bde <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bbe:	4b54      	ldr	r3, [pc, #336]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d109      	bne.n	8003bde <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bce:	e006      	b.n	8003bde <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd4:	e004      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bd6:	bf00      	nop
 8003bd8:	e002      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bda:	bf00      	nop
 8003bdc:	e000      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bde:	bf00      	nop
    }

    if(status == HAL_OK)
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10d      	bne.n	8003c02 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003be6:	4b4a      	ldr	r3, [pc, #296]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6819      	ldr	r1, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	430b      	orrs	r3, r1
 8003bfc:	4944      	ldr	r1, [pc, #272]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d17d      	bne.n	8003d04 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c08:	4b41      	ldr	r3, [pc, #260]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a40      	ldr	r2, [pc, #256]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003c12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c14:	f7fc fd14 	bl	8000640 <HAL_GetTick>
 8003c18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c1a:	e009      	b.n	8003c30 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c1c:	f7fc fd10 	bl	8000640 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d902      	bls.n	8003c30 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c2e:	e005      	b.n	8003c3c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c30:	4b37      	ldr	r3, [pc, #220]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1ef      	bne.n	8003c1c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d160      	bne.n	8003d04 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d111      	bne.n	8003c6c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c48:	4b31      	ldr	r3, [pc, #196]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6892      	ldr	r2, [r2, #8]
 8003c58:	0211      	lsls	r1, r2, #8
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	68d2      	ldr	r2, [r2, #12]
 8003c5e:	0912      	lsrs	r2, r2, #4
 8003c60:	0452      	lsls	r2, r2, #17
 8003c62:	430a      	orrs	r2, r1
 8003c64:	492a      	ldr	r1, [pc, #168]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	610b      	str	r3, [r1, #16]
 8003c6a:	e027      	b.n	8003cbc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d112      	bne.n	8003c98 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c72:	4b27      	ldr	r3, [pc, #156]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c7a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	6892      	ldr	r2, [r2, #8]
 8003c82:	0211      	lsls	r1, r2, #8
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6912      	ldr	r2, [r2, #16]
 8003c88:	0852      	lsrs	r2, r2, #1
 8003c8a:	3a01      	subs	r2, #1
 8003c8c:	0552      	lsls	r2, r2, #21
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	491f      	ldr	r1, [pc, #124]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	610b      	str	r3, [r1, #16]
 8003c96:	e011      	b.n	8003cbc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c98:	4b1d      	ldr	r3, [pc, #116]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ca0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6892      	ldr	r2, [r2, #8]
 8003ca8:	0211      	lsls	r1, r2, #8
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6952      	ldr	r2, [r2, #20]
 8003cae:	0852      	lsrs	r2, r2, #1
 8003cb0:	3a01      	subs	r2, #1
 8003cb2:	0652      	lsls	r2, r2, #25
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	4916      	ldr	r1, [pc, #88]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cbc:	4b14      	ldr	r3, [pc, #80]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a13      	ldr	r2, [pc, #76]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003cc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc8:	f7fc fcba 	bl	8000640 <HAL_GetTick>
 8003ccc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cce:	e009      	b.n	8003ce4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cd0:	f7fc fcb6 	bl	8000640 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d902      	bls.n	8003ce4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ce2:	e005      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d0ef      	beq.n	8003cd0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cf6:	4b06      	ldr	r3, [pc, #24]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	4904      	ldr	r1, [pc, #16]	; (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	40021000 	.word	0x40021000

08003d14 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d22:	4b6a      	ldr	r3, [pc, #424]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d018      	beq.n	8003d60 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d2e:	4b67      	ldr	r3, [pc, #412]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f003 0203 	and.w	r2, r3, #3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d10d      	bne.n	8003d5a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
       ||
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d009      	beq.n	8003d5a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d46:	4b61      	ldr	r3, [pc, #388]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	091b      	lsrs	r3, r3, #4
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
       ||
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d047      	beq.n	8003dea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
 8003d5e:	e044      	b.n	8003dea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2b03      	cmp	r3, #3
 8003d66:	d018      	beq.n	8003d9a <RCCEx_PLLSAI2_Config+0x86>
 8003d68:	2b03      	cmp	r3, #3
 8003d6a:	d825      	bhi.n	8003db8 <RCCEx_PLLSAI2_Config+0xa4>
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d002      	beq.n	8003d76 <RCCEx_PLLSAI2_Config+0x62>
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d009      	beq.n	8003d88 <RCCEx_PLLSAI2_Config+0x74>
 8003d74:	e020      	b.n	8003db8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d76:	4b55      	ldr	r3, [pc, #340]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d11d      	bne.n	8003dbe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d86:	e01a      	b.n	8003dbe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d88:	4b50      	ldr	r3, [pc, #320]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d116      	bne.n	8003dc2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d98:	e013      	b.n	8003dc2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d9a:	4b4c      	ldr	r3, [pc, #304]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003da6:	4b49      	ldr	r3, [pc, #292]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003db6:	e006      	b.n	8003dc6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
      break;
 8003dbc:	e004      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dbe:	bf00      	nop
 8003dc0:	e002      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dc2:	bf00      	nop
 8003dc4:	e000      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dc6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dc8:	7bfb      	ldrb	r3, [r7, #15]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10d      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dce:	4b3f      	ldr	r3, [pc, #252]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6819      	ldr	r1, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	3b01      	subs	r3, #1
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	430b      	orrs	r3, r1
 8003de4:	4939      	ldr	r1, [pc, #228]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d167      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003df0:	4b36      	ldr	r3, [pc, #216]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a35      	ldr	r2, [pc, #212]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dfc:	f7fc fc20 	bl	8000640 <HAL_GetTick>
 8003e00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e02:	e009      	b.n	8003e18 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e04:	f7fc fc1c 	bl	8000640 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d902      	bls.n	8003e18 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	73fb      	strb	r3, [r7, #15]
        break;
 8003e16:	e005      	b.n	8003e24 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e18:	4b2c      	ldr	r3, [pc, #176]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1ef      	bne.n	8003e04 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d14a      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d111      	bne.n	8003e54 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e30:	4b26      	ldr	r3, [pc, #152]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6892      	ldr	r2, [r2, #8]
 8003e40:	0211      	lsls	r1, r2, #8
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	68d2      	ldr	r2, [r2, #12]
 8003e46:	0912      	lsrs	r2, r2, #4
 8003e48:	0452      	lsls	r2, r2, #17
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	491f      	ldr	r1, [pc, #124]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	614b      	str	r3, [r1, #20]
 8003e52:	e011      	b.n	8003e78 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e54:	4b1d      	ldr	r3, [pc, #116]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e5c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6892      	ldr	r2, [r2, #8]
 8003e64:	0211      	lsls	r1, r2, #8
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6912      	ldr	r2, [r2, #16]
 8003e6a:	0852      	lsrs	r2, r2, #1
 8003e6c:	3a01      	subs	r2, #1
 8003e6e:	0652      	lsls	r2, r2, #25
 8003e70:	430a      	orrs	r2, r1
 8003e72:	4916      	ldr	r1, [pc, #88]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e78:	4b14      	ldr	r3, [pc, #80]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a13      	ldr	r2, [pc, #76]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e84:	f7fc fbdc 	bl	8000640 <HAL_GetTick>
 8003e88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e8a:	e009      	b.n	8003ea0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e8c:	f7fc fbd8 	bl	8000640 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d902      	bls.n	8003ea0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e9e:	e005      	b.n	8003eac <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0ef      	beq.n	8003e8c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d106      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003eb2:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	4904      	ldr	r1, [pc, #16]	; (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40021000 	.word	0x40021000

08003ed0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d06c      	beq.n	8003fbc <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d106      	bne.n	8003efc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f008 faaa 	bl	800c450 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	22ca      	movs	r2, #202	; 0xca
 8003f0a:	625a      	str	r2, [r3, #36]	; 0x24
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2253      	movs	r2, #83	; 0x53
 8003f12:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fa49 	bl	80043ac <RTC_EnterInitMode>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d14b      	bne.n	8003fbc <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6812      	ldr	r2, [r2, #0]
 8003f2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003f32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f36:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6899      	ldr	r1, [r3, #8]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	430a      	orrs	r2, r1
 8003f54:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	68d2      	ldr	r2, [r2, #12]
 8003f5e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6919      	ldr	r1, [r3, #16]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	041a      	lsls	r2, r3, #16
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	430a      	orrs	r2, r1
 8003f72:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 fa4d 	bl	8004414 <RTC_ExitInitMode>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d11b      	bne.n	8003fbc <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0203 	bic.w	r2, r2, #3
 8003f92:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69da      	ldr	r2, [r3, #28]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	22ff      	movs	r2, #255	; 0xff
 8003fb2:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003fc6:	b590      	push	{r4, r7, lr}
 8003fc8:	b087      	sub	sp, #28
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	60f8      	str	r0, [r7, #12]
 8003fce:	60b9      	str	r1, [r7, #8]
 8003fd0:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d101      	bne.n	8003fe0 <HAL_RTC_SetTime+0x1a>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	e08b      	b.n	80040f8 <HAL_RTC_SetTime+0x132>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	22ca      	movs	r2, #202	; 0xca
 8003ff6:	625a      	str	r2, [r3, #36]	; 0x24
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2253      	movs	r2, #83	; 0x53
 8003ffe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 f9d3 	bl	80043ac <RTC_EnterInitMode>
 8004006:	4603      	mov	r3, r0
 8004008:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800400a:	7cfb      	ldrb	r3, [r7, #19]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d163      	bne.n	80040d8 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d126      	bne.n	8004064 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004020:	2b00      	cmp	r3, #0
 8004022:	d102      	bne.n	800402a <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2200      	movs	r2, #0
 8004028:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f000 fa2e 	bl	8004490 <RTC_ByteToBcd2>
 8004034:	4603      	mov	r3, r0
 8004036:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	785b      	ldrb	r3, [r3, #1]
 800403c:	4618      	mov	r0, r3
 800403e:	f000 fa27 	bl	8004490 <RTC_ByteToBcd2>
 8004042:	4603      	mov	r3, r0
 8004044:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004046:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	789b      	ldrb	r3, [r3, #2]
 800404c:	4618      	mov	r0, r3
 800404e:	f000 fa1f 	bl	8004490 <RTC_ByteToBcd2>
 8004052:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004054:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	78db      	ldrb	r3, [r3, #3]
 800405c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	e018      	b.n	8004096 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800406e:	2b00      	cmp	r3, #0
 8004070:	d102      	bne.n	8004078 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	2200      	movs	r2, #0
 8004076:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	785b      	ldrb	r3, [r3, #1]
 8004082:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004084:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800408a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	78db      	ldrb	r3, [r3, #3]
 8004090:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80040a0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80040a4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040b4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6899      	ldr	r1, [r3, #8]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	68da      	ldr	r2, [r3, #12]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	431a      	orrs	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f9a0 	bl	8004414 <RTC_ExitInitMode>
 80040d4:	4603      	mov	r3, r0
 80040d6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	22ff      	movs	r2, #255	; 0xff
 80040de:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80040e0:	7cfb      	ldrb	r3, [r7, #19]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d103      	bne.n	80040ee <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80040f6:	7cfb      	ldrb	r3, [r7, #19]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	371c      	adds	r7, #28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd90      	pop	{r4, r7, pc}

08004100 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800412e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004132:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	0c1b      	lsrs	r3, r3, #16
 8004138:	b2db      	uxtb	r3, r3
 800413a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800413e:	b2da      	uxtb	r2, r3
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	0a1b      	lsrs	r3, r3, #8
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800414e:	b2da      	uxtb	r2, r3
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800415c:	b2da      	uxtb	r2, r3
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	0d9b      	lsrs	r3, r3, #22
 8004166:	b2db      	uxtb	r3, r3
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	b2da      	uxtb	r2, r3
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d11a      	bne.n	80041ae <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f000 f9a7 	bl	80044d0 <RTC_Bcd2ToByte>
 8004182:	4603      	mov	r3, r0
 8004184:	461a      	mov	r2, r3
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	785b      	ldrb	r3, [r3, #1]
 800418e:	4618      	mov	r0, r3
 8004190:	f000 f99e 	bl	80044d0 <RTC_Bcd2ToByte>
 8004194:	4603      	mov	r3, r0
 8004196:	461a      	mov	r2, r3
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	789b      	ldrb	r3, [r3, #2]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f000 f995 	bl	80044d0 <RTC_Bcd2ToByte>
 80041a6:	4603      	mov	r3, r0
 80041a8:	461a      	mov	r2, r3
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80041b8:	b590      	push	{r4, r7, lr}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d101      	bne.n	80041d2 <HAL_RTC_SetDate+0x1a>
 80041ce:	2302      	movs	r3, #2
 80041d0:	e075      	b.n	80042be <HAL_RTC_SetDate+0x106>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2202      	movs	r2, #2
 80041de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10e      	bne.n	8004206 <HAL_RTC_SetDate+0x4e>
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	785b      	ldrb	r3, [r3, #1]
 80041ec:	f003 0310 	and.w	r3, r3, #16
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d008      	beq.n	8004206 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	785b      	ldrb	r3, [r3, #1]
 80041f8:	f023 0310 	bic.w	r3, r3, #16
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	330a      	adds	r3, #10
 8004200:	b2da      	uxtb	r2, r3
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d11c      	bne.n	8004246 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	78db      	ldrb	r3, [r3, #3]
 8004210:	4618      	mov	r0, r3
 8004212:	f000 f93d 	bl	8004490 <RTC_ByteToBcd2>
 8004216:	4603      	mov	r3, r0
 8004218:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	785b      	ldrb	r3, [r3, #1]
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f936 	bl	8004490 <RTC_ByteToBcd2>
 8004224:	4603      	mov	r3, r0
 8004226:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004228:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	789b      	ldrb	r3, [r3, #2]
 800422e:	4618      	mov	r0, r3
 8004230:	f000 f92e 	bl	8004490 <RTC_ByteToBcd2>
 8004234:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004236:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004240:	4313      	orrs	r3, r2
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e00e      	b.n	8004264 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	78db      	ldrb	r3, [r3, #3]
 800424a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	785b      	ldrb	r3, [r3, #1]
 8004250:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004252:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004258:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	22ca      	movs	r2, #202	; 0xca
 800426a:	625a      	str	r2, [r3, #36]	; 0x24
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2253      	movs	r2, #83	; 0x53
 8004272:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f000 f899 	bl	80043ac <RTC_EnterInitMode>
 800427a:	4603      	mov	r3, r0
 800427c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800427e:	7cfb      	ldrb	r3, [r7, #19]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10c      	bne.n	800429e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800428e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004292:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 f8bd 	bl	8004414 <RTC_ExitInitMode>
 800429a:	4603      	mov	r3, r0
 800429c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	22ff      	movs	r2, #255	; 0xff
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80042a6:	7cfb      	ldrb	r3, [r7, #19]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d103      	bne.n	80042b4 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80042bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	371c      	adds	r7, #28
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd90      	pop	{r4, r7, pc}

080042c6 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b086      	sub	sp, #24
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	60f8      	str	r0, [r7, #12]
 80042ce:	60b9      	str	r1, [r7, #8]
 80042d0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80042dc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80042e0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	0c1b      	lsrs	r3, r3, #16
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	0a1b      	lsrs	r3, r3, #8
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	f003 031f 	and.w	r3, r3, #31
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004304:	b2da      	uxtb	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	0b5b      	lsrs	r3, r3, #13
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	b2da      	uxtb	r2, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d11a      	bne.n	8004356 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	78db      	ldrb	r3, [r3, #3]
 8004324:	4618      	mov	r0, r3
 8004326:	f000 f8d3 	bl	80044d0 <RTC_Bcd2ToByte>
 800432a:	4603      	mov	r3, r0
 800432c:	461a      	mov	r2, r3
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	4618      	mov	r0, r3
 8004338:	f000 f8ca 	bl	80044d0 <RTC_Bcd2ToByte>
 800433c:	4603      	mov	r3, r0
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	789b      	ldrb	r3, [r3, #2]
 8004348:	4618      	mov	r0, r3
 800434a:	f000 f8c1 	bl	80044d0 <RTC_Bcd2ToByte>
 800434e:	4603      	mov	r3, r0
 8004350:	461a      	mov	r2, r3
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3718      	adds	r7, #24
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68da      	ldr	r2, [r3, #12]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004376:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004378:	f7fc f962 	bl	8000640 <HAL_GetTick>
 800437c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800437e:	e009      	b.n	8004394 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004380:	f7fc f95e 	bl	8000640 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800438e:	d901      	bls.n	8004394 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e007      	b.n	80043a4 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f003 0320 	and.w	r3, r3, #32
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0ee      	beq.n	8004380 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043b4:	2300      	movs	r3, #0
 80043b6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d120      	bne.n	8004408 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f04f 32ff 	mov.w	r2, #4294967295
 80043ce:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80043d0:	f7fc f936 	bl	8000640 <HAL_GetTick>
 80043d4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80043d6:	e00d      	b.n	80043f4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80043d8:	f7fc f932 	bl	8000640 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043e6:	d905      	bls.n	80043f4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2203      	movs	r2, #3
 80043f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d102      	bne.n	8004408 <RTC_EnterInitMode+0x5c>
 8004402:	7bfb      	ldrb	r3, [r7, #15]
 8004404:	2b03      	cmp	r3, #3
 8004406:	d1e7      	bne.n	80043d8 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004408:	7bfb      	ldrb	r3, [r7, #15]
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
	...

08004414 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800441c:	2300      	movs	r3, #0
 800441e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004420:	4b1a      	ldr	r3, [pc, #104]	; (800448c <RTC_ExitInitMode+0x78>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	4a19      	ldr	r2, [pc, #100]	; (800448c <RTC_ExitInitMode+0x78>)
 8004426:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800442a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800442c:	4b17      	ldr	r3, [pc, #92]	; (800448c <RTC_ExitInitMode+0x78>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f003 0320 	and.w	r3, r3, #32
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10c      	bne.n	8004452 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7ff ff91 	bl	8004360 <HAL_RTC_WaitForSynchro>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d01e      	beq.n	8004482 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2203      	movs	r2, #3
 8004448:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	73fb      	strb	r3, [r7, #15]
 8004450:	e017      	b.n	8004482 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004452:	4b0e      	ldr	r3, [pc, #56]	; (800448c <RTC_ExitInitMode+0x78>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	4a0d      	ldr	r2, [pc, #52]	; (800448c <RTC_ExitInitMode+0x78>)
 8004458:	f023 0320 	bic.w	r3, r3, #32
 800445c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7ff ff7e 	bl	8004360 <HAL_RTC_WaitForSynchro>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d005      	beq.n	8004476 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2203      	movs	r2, #3
 800446e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004476:	4b05      	ldr	r3, [pc, #20]	; (800448c <RTC_ExitInitMode+0x78>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	4a04      	ldr	r2, [pc, #16]	; (800448c <RTC_ExitInitMode+0x78>)
 800447c:	f043 0320 	orr.w	r3, r3, #32
 8004480:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004482:	7bfb      	ldrb	r3, [r7, #15]
}
 8004484:	4618      	mov	r0, r3
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40002800 	.word	0x40002800

08004490 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004490:	b480      	push	{r7}
 8004492:	b085      	sub	sp, #20
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800449e:	79fb      	ldrb	r3, [r7, #7]
 80044a0:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80044a2:	e005      	b.n	80044b0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	3301      	adds	r3, #1
 80044a8:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80044aa:	7afb      	ldrb	r3, [r7, #11]
 80044ac:	3b0a      	subs	r3, #10
 80044ae:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80044b0:	7afb      	ldrb	r3, [r7, #11]
 80044b2:	2b09      	cmp	r3, #9
 80044b4:	d8f6      	bhi.n	80044a4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	7afb      	ldrb	r3, [r7, #11]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	b2db      	uxtb	r3, r3
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80044da:	79fb      	ldrb	r3, [r7, #7]
 80044dc:	091b      	lsrs	r3, r3, #4
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	461a      	mov	r2, r3
 80044e2:	0092      	lsls	r2, r2, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	f003 030f 	and.w	r3, r3, #15
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	4413      	add	r3, r2
 80044f6:	b2db      	uxtb	r3, r3
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e022      	b.n	800455c <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d105      	bne.n	800452e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f007 ffad 	bl	800c488 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2203      	movs	r2, #3
 8004532:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f814 	bl	8004564 <HAL_SD_InitCard>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e00a      	b.n	800455c <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004564:	b5b0      	push	{r4, r5, r7, lr}
 8004566:	b08e      	sub	sp, #56	; 0x38
 8004568:	af04      	add	r7, sp, #16
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800456c:	2300      	movs	r3, #0
 800456e:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8004578:	2300      	movs	r3, #0
 800457a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800457c:	2300      	movs	r3, #0
 800457e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8004580:	2376      	movs	r3, #118	; 0x76
 8004582:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681d      	ldr	r5, [r3, #0]
 8004588:	466c      	mov	r4, sp
 800458a:	f107 0314 	add.w	r3, r7, #20
 800458e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004592:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004596:	f107 0308 	add.w	r3, r7, #8
 800459a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800459c:	4628      	mov	r0, r5
 800459e:	f002 f939 	bl	8006814 <SDMMC_Init>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80045a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e05f      	b.n	8004674 <HAL_SD_InitCard+0x110>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045c2:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hsd->Instance);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f002 f96e 	bl	80068aa <SDMMC_PowerState_ON>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80045d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <HAL_SD_InitCard+0x7c>
  {
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e049      	b.n	8004674 <HAL_SD_InitCard+0x110>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045ee:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 ffb3 	bl	800555c <SD_PowerON>
 80045f6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80045f8:	6a3b      	ldr	r3, [r7, #32]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00b      	beq.n	8004616 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800460a:	6a3b      	ldr	r3, [r7, #32]
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e02e      	b.n	8004674 <HAL_SD_InitCard+0x110>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 fed4 	bl	80053c4 <SD_InitCard>
 800461c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00b      	beq.n	800463c <HAL_SD_InitCard+0xd8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004630:	6a3b      	ldr	r3, [r7, #32]
 8004632:	431a      	orrs	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e01b      	b.n	8004674 <HAL_SD_InitCard+0x110>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004644:	4618      	mov	r0, r3
 8004646:	f002 f9c3 	bl	80069d0 <SDMMC_CmdBlockLength>
 800464a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00f      	beq.n	8004672 <HAL_SD_InitCard+0x10e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a09      	ldr	r2, [pc, #36]	; (800467c <HAL_SD_InitCard+0x118>)
 8004658:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800465e:	6a3b      	ldr	r3, [r7, #32]
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <HAL_SD_InitCard+0x110>
  }

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3728      	adds	r7, #40	; 0x28
 8004678:	46bd      	mov	sp, r7
 800467a:	bdb0      	pop	{r4, r5, r7, pc}
 800467c:	004005ff 	.word	0x004005ff

08004680 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08c      	sub	sp, #48	; 0x30
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d107      	bne.n	80046a8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e0a9      	b.n	80047fc <HAL_SD_ReadBlocks_DMA+0x17c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	f040 80a2 	bne.w	80047fa <HAL_SD_ReadBlocks_DMA+0x17a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80046bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	441a      	add	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d907      	bls.n	80046da <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ce:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e090      	b.n	80047fc <HAL_SD_ReadBlocks_DMA+0x17c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2203      	movs	r2, #3
 80046de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2200      	movs	r2, #0
 80046e8:	62da      	str	r2, [r3, #44]	; 0x2c

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ee:	4a45      	ldr	r2, [pc, #276]	; (8004804 <HAL_SD_ReadBlocks_DMA+0x184>)
 80046f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	4a44      	ldr	r2, [pc, #272]	; (8004808 <HAL_SD_ReadBlocks_DMA+0x188>)
 80046f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	2200      	movs	r2, #0
 8004700:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	3380      	adds	r3, #128	; 0x80
 800470c:	4619      	mov	r1, r3
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	025b      	lsls	r3, r3, #9
 8004714:	089b      	lsrs	r3, r3, #2
 8004716:	f7fc ffd9 	bl	80016cc <HAL_DMA_Start_IT>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00f      	beq.n	8004740 <HAL_SD_ReadBlocks_DMA+0xc0>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a39      	ldr	r2, [pc, #228]	; (800480c <HAL_SD_ReadBlocks_DMA+0x18c>)
 8004726:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e05d      	b.n	80047fc <HAL_SD_ReadBlocks_DMA+0x17c>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f042 0208 	orr.w	r2, r2, #8
 800474e:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      hsd->pRxBuffPtr = pData;
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004754:	2b01      	cmp	r3, #1
 8004756:	d002      	beq.n	800475e <HAL_SD_ReadBlocks_DMA+0xde>
      {
        add *= 512U;
 8004758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475a:	025b      	lsls	r3, r3, #9
 800475c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800475e:	f04f 33ff 	mov.w	r3, #4294967295
 8004762:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	025b      	lsls	r3, r3, #9
 8004768:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800476a:	2390      	movs	r3, #144	; 0x90
 800476c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800476e:	2302      	movs	r3, #2
 8004770:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004772:	2300      	movs	r3, #0
 8004774:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8004776:	2301      	movs	r3, #1
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f107 0210 	add.w	r2, r7, #16
 8004782:	4611      	mov	r1, r2
 8004784:	4618      	mov	r0, r3
 8004786:	f002 f8f7 	bl	8006978 <SDMMC_ConfigData>
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d90a      	bls.n	80047a6 <HAL_SD_ReadBlocks_DMA+0x126>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2282      	movs	r2, #130	; 0x82
 8004794:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800479c:	4618      	mov	r0, r3
 800479e:	f002 f95b 	bl	8006a58 <SDMMC_CmdReadMultiBlock>
 80047a2:	62f8      	str	r0, [r7, #44]	; 0x2c
 80047a4:	e009      	b.n	80047ba <HAL_SD_ReadBlocks_DMA+0x13a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2281      	movs	r2, #129	; 0x81
 80047aa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047b2:	4618      	mov	r0, r3
 80047b4:	f002 f92e 	bl	8006a14 <SDMMC_CmdReadSingleBlock>
 80047b8:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80047ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d012      	beq.n	80047e6 <HAL_SD_ReadBlocks_DMA+0x166>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a11      	ldr	r2, [pc, #68]	; (800480c <HAL_SD_ReadBlocks_DMA+0x18c>)
 80047c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ce:	431a      	orrs	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e00a      	b.n	80047fc <HAL_SD_ReadBlocks_DMA+0x17c>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80047f4:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 80047f6:	2300      	movs	r3, #0
 80047f8:	e000      	b.n	80047fc <HAL_SD_ReadBlocks_DMA+0x17c>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 80047fa:	2302      	movs	r3, #2
  }
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3730      	adds	r7, #48	; 0x30
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	080051df 	.word	0x080051df
 8004808:	08005251 	.word	0x08005251
 800480c:	004005ff 	.word	0x004005ff

08004810 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b08c      	sub	sp, #48	; 0x30
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
 800481c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d107      	bne.n	8004838 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e0ac      	b.n	8004992 <HAL_SD_WriteBlocks_DMA+0x182>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b01      	cmp	r3, #1
 8004842:	f040 80a5 	bne.w	8004990 <HAL_SD_WriteBlocks_DMA+0x180>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800484c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	441a      	add	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004856:	429a      	cmp	r2, r3
 8004858:	d907      	bls.n	800486a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e093      	b.n	8004992 <HAL_SD_WriteBlocks_DMA+0x182>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2203      	movs	r2, #3
 800486e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2200      	movs	r2, #0
 8004878:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
#else
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487e:	4a47      	ldr	r2, [pc, #284]	; (800499c <HAL_SD_WriteBlocks_DMA+0x18c>)
 8004880:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004886:	4a46      	ldr	r2, [pc, #280]	; (80049a0 <HAL_SD_WriteBlocks_DMA+0x190>)
 8004888:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488e:	2200      	movs	r2, #0
 8004890:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004896:	2b01      	cmp	r3, #1
 8004898:	d002      	beq.n	80048a0 <HAL_SD_WriteBlocks_DMA+0x90>
    {
      add *= 512U;
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	025b      	lsls	r3, r3, #9
 800489e:	62bb      	str	r3, [r7, #40]	; 0x28
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d90a      	bls.n	80048bc <HAL_SD_WriteBlocks_DMA+0xac>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	22a0      	movs	r2, #160	; 0xa0
 80048aa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048b2:	4618      	mov	r0, r3
 80048b4:	f002 f914 	bl	8006ae0 <SDMMC_CmdWriteMultiBlock>
 80048b8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80048ba:	e009      	b.n	80048d0 <HAL_SD_WriteBlocks_DMA+0xc0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2290      	movs	r2, #144	; 0x90
 80048c0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048c8:	4618      	mov	r0, r3
 80048ca:	f002 f8e7 	bl	8006a9c <SDMMC_CmdWriteSingleBlock>
 80048ce:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80048d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d012      	beq.n	80048fc <HAL_SD_WriteBlocks_DMA+0xec>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a32      	ldr	r2, [pc, #200]	; (80049a4 <HAL_SD_WriteBlocks_DMA+0x194>)
 80048dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e4:	431a      	orrs	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e04a      	b.n	8004992 <HAL_SD_WriteBlocks_DMA+0x182>
    }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0208 	orr.w	r2, r2, #8
 800490a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004910:	68b9      	ldr	r1, [r7, #8]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	3380      	adds	r3, #128	; 0x80
 8004918:	461a      	mov	r2, r3
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	025b      	lsls	r3, r3, #9
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	f7fc fed4 	bl	80016cc <HAL_DMA_Start_IT>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d012      	beq.n	8004950 <HAL_SD_WriteBlocks_DMA+0x140>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a1d      	ldr	r2, [pc, #116]	; (80049a4 <HAL_SD_WriteBlocks_DMA+0x194>)
 8004930:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004936:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e020      	b.n	8004992 <HAL_SD_WriteBlocks_DMA+0x182>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004950:	f04f 33ff 	mov.w	r3, #4294967295
 8004954:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	025b      	lsls	r3, r3, #9
 800495a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800495c:	2390      	movs	r3, #144	; 0x90
 800495e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8004960:	2300      	movs	r3, #0
 8004962:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004964:	2300      	movs	r3, #0
 8004966:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8004968:	2301      	movs	r3, #1
 800496a:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f107 0210 	add.w	r2, r7, #16
 8004974:	4611      	mov	r1, r2
 8004976:	4618      	mov	r0, r3
 8004978:	f001 fffe 	bl	8006978 <SDMMC_ConfigData>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 021a 	orr.w	r2, r2, #26
 800498a:	63da      	str	r2, [r3, #60]	; 0x3c
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 800498c:	2300      	movs	r3, #0
 800498e:	e000      	b.n	8004992 <HAL_SD_WriteBlocks_DMA+0x182>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 8004990:	2302      	movs	r3, #2
  }
}
 8004992:	4618      	mov	r0, r3
 8004994:	3730      	adds	r7, #48	; 0x30
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	080051b5 	.word	0x080051b5
 80049a0:	08005251 	.word	0x08005251
 80049a4:	004005ff 	.word	0x004005ff

080049a8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d008      	beq.n	80049d6 <HAL_SD_IRQHandler+0x2e>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 ffda 	bl	8005988 <SD_Read_IT>
 80049d4:	e155      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 808f 	beq.w	8004b04 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049ee:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6812      	ldr	r2, [r2, #0]
 80049fa:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80049fe:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8004a02:	63d3      	str	r3, [r2, #60]	; 0x3c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 0201 	bic.w	r2, r2, #1
 8004a12:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d039      	beq.n	8004a92 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d104      	bne.n	8004a32 <HAL_SD_IRQHandler+0x8a>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d011      	beq.n	8004a56 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f002 f874 	bl	8006b24 <SDMMC_CmdStopTransfer>
 8004a3c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d008      	beq.n	8004a56 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 f91f 	bl	8004c94 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f240 523a 	movw	r2, #1338	; 0x53a
 8004a5e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d104      	bne.n	8004a82 <HAL_SD_IRQHandler+0xda>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d003      	beq.n	8004a8a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f006 f805 	bl	800aa92 <HAL_SD_RxCpltCallback>
 8004a88:	e0fb      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f005 fff7 	bl	800aa7e <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 8004a90:	e0f7      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 80f2 	beq.w	8004c82 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f003 0320 	and.w	r3, r3, #32
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d011      	beq.n	8004acc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f002 f839 	bl	8006b24 <SDMMC_CmdStopTransfer>
 8004ab2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d008      	beq.n	8004acc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	431a      	orrs	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f8e4 	bl	8004c94 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f040 80d5 	bne.w	8004c82 <HAL_SD_IRQHandler+0x2da>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f040 80cf 	bne.w	8004c82 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0208 	bic.w	r2, r2, #8
 8004af2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f005 ffbe 	bl	800aa7e <HAL_SD_TxCpltCallback>
}
 8004b02:	e0be      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d008      	beq.n	8004b24 <HAL_SD_IRQHandler+0x17c>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f003 0308 	and.w	r3, r3, #8
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 ff84 	bl	8005a2a <SD_Write_IT>
 8004b22:	e0ae      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 80a7 	beq.w	8004c82 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d005      	beq.n	8004b4e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b46:	f043 0202 	orr.w	r2, r3, #2
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b60:	f043 0208 	orr.w	r2, r3, #8
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b6e:	f003 0320 	and.w	r3, r3, #32
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7a:	f043 0220 	orr.w	r2, r3, #32
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b88:	f003 0310 	and.w	r3, r3, #16
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d005      	beq.n	8004b9c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b94:	f043 0210 	orr.w	r2, r3, #16
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f240 523a 	movw	r2, #1338	; 0x53a
 8004ba4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004bb4:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f001 ffb2 	bl	8006b24 <SDMMC_CmdStopTransfer>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 0308 	and.w	r3, r3, #8
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f855 	bl	8004c94 <HAL_SD_ErrorCallback>
}
 8004bea:	e04a      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d045      	beq.n	8004c82 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f003 0310 	and.w	r3, r3, #16
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d104      	bne.n	8004c0a <HAL_SD_IRQHandler+0x262>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d011      	beq.n	8004c2e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c0e:	4a1f      	ldr	r2, [pc, #124]	; (8004c8c <HAL_SD_IRQHandler+0x2e4>)
 8004c10:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7fc fdf6 	bl	8001808 <HAL_DMA_Abort_IT>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d02f      	beq.n	8004c82 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fb5e 	bl	80052e8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004c2c:	e029      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <HAL_SD_IRQHandler+0x29a>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d011      	beq.n	8004c66 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	4a12      	ldr	r2, [pc, #72]	; (8004c90 <HAL_SD_IRQHandler+0x2e8>)
 8004c48:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7fc fdda 	bl	8001808 <HAL_DMA_Abort_IT>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d013      	beq.n	8004c82 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fb79 	bl	8005356 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004c64:	e00d      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f005 fef5 	bl	800aa6a <HAL_SD_AbortCallback>
}
 8004c80:	e7ff      	b.n	8004c82 <HAL_SD_IRQHandler+0x2da>
 8004c82:	bf00      	nop
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	080052e9 	.word	0x080052e9
 8004c90:	08005357 	.word	0x08005357

08004c94 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cb6:	0f9b      	lsrs	r3, r3, #30
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cc2:	0e9b      	lsrs	r3, r3, #26
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	f003 030f 	and.w	r3, r3, #15
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cd4:	0e1b      	lsrs	r3, r3, #24
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	f003 0303 	and.w	r3, r3, #3
 8004cdc:	b2da      	uxtb	r2, r3
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ce6:	0c1b      	lsrs	r3, r3, #16
 8004ce8:	b2da      	uxtb	r2, r3
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cf2:	0a1b      	lsrs	r3, r3, #8
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d08:	0d1b      	lsrs	r3, r3, #20
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d14:	0c1b      	lsrs	r3, r3, #16
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	f003 030f 	and.w	r3, r3, #15
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d26:	0bdb      	lsrs	r3, r3, #15
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	b2da      	uxtb	r2, r3
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d38:	0b9b      	lsrs	r3, r3, #14
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	b2da      	uxtb	r2, r3
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d4a:	0b5b      	lsrs	r3, r3, #13
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d5c:	0b1b      	lsrs	r3, r3, #12
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d163      	bne.n	8004e40 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d7c:	009a      	lsls	r2, r3, #2
 8004d7e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004d82:	4013      	ands	r3, r2
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004d88:	0f92      	lsrs	r2, r2, #30
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d94:	0edb      	lsrs	r3, r3, #27
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	b2da      	uxtb	r2, r3
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004da6:	0e1b      	lsrs	r3, r3, #24
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004db8:	0d5b      	lsrs	r3, r3, #21
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	b2da      	uxtb	r2, r3
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dca:	0c9b      	lsrs	r3, r3, #18
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	f003 0307 	and.w	r3, r3, #7
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ddc:	0bdb      	lsrs	r3, r3, #15
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	1c5a      	adds	r2, r3, #1
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	7e1b      	ldrb	r3, [r3, #24]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	f003 0307 	and.w	r3, r3, #7
 8004dfe:	3302      	adds	r3, #2
 8004e00:	2201      	movs	r2, #1
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004e0a:	fb02 f203 	mul.w	r2, r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	7a1b      	ldrb	r3, [r3, #8]
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	f003 030f 	and.w	r3, r3, #15
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004e2c:	0a52      	lsrs	r2, r2, #9
 8004e2e:	fb02 f203 	mul.w	r2, r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e3c:	661a      	str	r2, [r3, #96]	; 0x60
 8004e3e:	e031      	b.n	8004ea4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d11d      	bne.n	8004e84 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e4c:	041b      	lsls	r3, r3, #16
 8004e4e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e56:	0c1b      	lsrs	r3, r3, #16
 8004e58:	431a      	orrs	r2, r3
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	3301      	adds	r3, #1
 8004e64:	029a      	lsls	r2, r3, #10
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e78:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	661a      	str	r2, [r3, #96]	; 0x60
 8004e82:	e00f      	b.n	8004ea4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a58      	ldr	r2, [pc, #352]	; (8004fec <HAL_SD_GetCardCSD+0x344>)
 8004e8a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e09d      	b.n	8004fe0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ea8:	0b9b      	lsrs	r3, r3, #14
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004eba:	09db      	lsrs	r3, r3, #7
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ed2:	b2da      	uxtb	r2, r3
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004edc:	0fdb      	lsrs	r3, r3, #31
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	0f5b      	lsrs	r3, r3, #29
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	f003 0303 	and.w	r3, r3, #3
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004efa:	0e9b      	lsrs	r3, r3, #26
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	f003 0307 	and.w	r3, r3, #7
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0c:	0d9b      	lsrs	r3, r3, #22
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	f003 030f 	and.w	r3, r3, #15
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1e:	0d5b      	lsrs	r3, r3, #21
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3a:	0c1b      	lsrs	r3, r3, #16
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4e:	0bdb      	lsrs	r3, r3, #15
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f62:	0b9b      	lsrs	r3, r3, #14
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f76:	0b5b      	lsrs	r3, r3, #13
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8a:	0b1b      	lsrs	r3, r3, #12
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9e:	0a9b      	lsrs	r3, r3, #10
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	f003 0303 	and.w	r3, r3, #3
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb2:	0a1b      	lsrs	r3, r3, #8
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	b2da      	uxtb	r2, r3
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc6:	085b      	lsrs	r3, r3, #1
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	004005ff 	.word	0x004005ff

08004ff0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005048:	b5b0      	push	{r4, r5, r7, lr}
 800504a:	b08e      	sub	sp, #56	; 0x38
 800504c:	af04      	add	r7, sp, #16
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2203      	movs	r2, #3
 800505c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005064:	2b03      	cmp	r3, #3
 8005066:	d02e      	beq.n	80050c6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800506e:	d106      	bne.n	800507e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005074:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	639a      	str	r2, [r3, #56]	; 0x38
 800507c:	e029      	b.n	80050d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005084:	d10a      	bne.n	800509c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fb1e 	bl	80056c8 <SD_WideBus_Enable>
 800508c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	431a      	orrs	r2, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	639a      	str	r2, [r3, #56]	; 0x38
 800509a:	e01a      	b.n	80050d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10a      	bne.n	80050b8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 fb5b 	bl	800575e <SD_WideBus_Disable>
 80050a8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050ae:	6a3b      	ldr	r3, [r7, #32]
 80050b0:	431a      	orrs	r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	639a      	str	r2, [r3, #56]	; 0x38
 80050b6:	e00c      	b.n	80050d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050bc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	639a      	str	r2, [r3, #56]	; 0x38
 80050c4:	e005      	b.n	80050d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d007      	beq.n	80050ea <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a24      	ldr	r2, [pc, #144]	; (8005170 <HAL_SD_ConfigWideBusOperation+0x128>)
 80050e0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80050e8:	e01f      	b.n	800512a <HAL_SD_ConfigWideBusOperation+0xe2>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	61bb      	str	r3, [r7, #24]
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
    }
#else
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	61fb      	str	r3, [r7, #28]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    (void)SDMMC_Init(hsd->Instance, Init);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681d      	ldr	r5, [r3, #0]
 8005110:	466c      	mov	r4, sp
 8005112:	f107 0314 	add.w	r3, r7, #20
 8005116:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800511a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800511e:	f107 0308 	add.w	r3, r7, #8
 8005122:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005124:	4628      	mov	r0, r5
 8005126:	f001 fb75 	bl	8006814 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005132:	4618      	mov	r0, r3
 8005134:	f001 fc4c 	bl	80069d0 <SDMMC_CmdBlockLength>
 8005138:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00c      	beq.n	800515a <HAL_SD_ConfigWideBusOperation+0x112>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a0a      	ldr	r2, [pc, #40]	; (8005170 <HAL_SD_ConfigWideBusOperation+0x128>)
 8005146:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005162:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005166:	4618      	mov	r0, r3
 8005168:	3728      	adds	r7, #40	; 0x28
 800516a:	46bd      	mov	sp, r7
 800516c:	bdb0      	pop	{r4, r5, r7, pc}
 800516e:	bf00      	nop
 8005170:	004005ff 	.word	0x004005ff

08005174 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800517c:	2300      	movs	r3, #0
 800517e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005180:	f107 030c 	add.w	r3, r7, #12
 8005184:	4619      	mov	r1, r3
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 fa76 	bl	8005678 <SD_SendStatus>
 800518c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d005      	beq.n	80051a0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	0a5b      	lsrs	r3, r3, #9
 80051a4:	f003 030f 	and.w	r3, r3, #15
 80051a8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80051aa:	693b      	ldr	r3, [r7, #16]
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80051d2:	bf00      	nop
 80051d4:	3714      	adds	r7, #20
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b084      	sub	sp, #16
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ea:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f0:	2b82      	cmp	r3, #130	; 0x82
 80051f2:	d111      	bne.n	8005218 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f001 fc93 	bl	8006b24 <SDMMC_CmdStopTransfer>
 80051fe:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d008      	beq.n	8005218 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	431a      	orrs	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f7ff fd3e 	bl	8004c94 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0208 	bic.w	r2, r2, #8
 8005226:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f240 523a 	movw	r2, #1338	; 0x53a
 8005230:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005240:	68f8      	ldr	r0, [r7, #12]
 8005242:	f005 fc26 	bl	800aa92 <HAL_SD_RxCpltCallback>
#endif
}
 8005246:	bf00      	nop
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
	...

08005250 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  RxErrorCode = hsd->hdmarx->ErrorCode;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005264:	613b      	str	r3, [r7, #16]
  TxErrorCode = hsd->hdmatx->ErrorCode;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526c:	60fb      	str	r3, [r7, #12]
  if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d002      	beq.n	800527a <SD_DMAError+0x2a>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d12d      	bne.n	80052d6 <SD_DMAError+0x86>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a19      	ldr	r2, [pc, #100]	; (80052e4 <SD_DMAError+0x94>)
 8005280:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005290:	63da      	str	r2, [r3, #60]	; 0x3c
      SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005296:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 800529e:	6978      	ldr	r0, [r7, #20]
 80052a0:	f7ff ff68 	bl	8005174 <HAL_SD_GetCardState>
 80052a4:	60b8      	str	r0, [r7, #8]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	2b06      	cmp	r3, #6
 80052aa:	d002      	beq.n	80052b2 <SD_DMAError+0x62>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b05      	cmp	r3, #5
 80052b0:	d10a      	bne.n	80052c8 <SD_DMAError+0x78>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f001 fc34 	bl	8006b24 <SDMMC_CmdStopTransfer>
 80052bc:	4602      	mov	r2, r0
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c2:	431a      	orrs	r2, r3
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	639a      	str	r2, [r3, #56]	; 0x38
    }

    hsd->State= HAL_SD_STATE_READY;
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->Context = SD_CONTEXT_NONE;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2200      	movs	r2, #0
 80052d4:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 80052d6:	6978      	ldr	r0, [r7, #20]
 80052d8:	f7ff fcdc 	bl	8004c94 <HAL_SD_ErrorCallback>
#endif
}
 80052dc:	bf00      	nop
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	004005ff 	.word	0x004005ff

080052e8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f240 523a 	movw	r2, #1338	; 0x53a
 80052fe:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f7ff ff37 	bl	8005174 <HAL_SD_GetCardState>
 8005306:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	2b06      	cmp	r3, #6
 800531a:	d002      	beq.n	8005322 <SD_DMATxAbort+0x3a>
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	2b05      	cmp	r3, #5
 8005320:	d10a      	bne.n	8005338 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f001 fbfc 	bl	8006b24 <SDMMC_CmdStopTransfer>
 800532c:	4602      	mov	r2, r0
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005332:	431a      	orrs	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533c:	2b00      	cmp	r3, #0
 800533e:	d103      	bne.n	8005348 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f005 fb92 	bl	800aa6a <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005346:	e002      	b.n	800534e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f7ff fca3 	bl	8004c94 <HAL_SD_ErrorCallback>
}
 800534e:	bf00      	nop
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b084      	sub	sp, #16
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005362:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f240 523a 	movw	r2, #1338	; 0x53a
 800536c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f7ff ff00 	bl	8005174 <HAL_SD_GetCardState>
 8005374:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b06      	cmp	r3, #6
 8005388:	d002      	beq.n	8005390 <SD_DMARxAbort+0x3a>
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	2b05      	cmp	r3, #5
 800538e:	d10a      	bne.n	80053a6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4618      	mov	r0, r3
 8005396:	f001 fbc5 	bl	8006b24 <SDMMC_CmdStopTransfer>
 800539a:	4602      	mov	r2, r0
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a0:	431a      	orrs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f005 fb5b 	bl	800aa6a <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80053b4:	e002      	b.n	80053bc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f7ff fc6c 	bl	8004c94 <HAL_SD_ErrorCallback>
}
 80053bc:	bf00      	nop
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80053c4:	b5b0      	push	{r4, r5, r7, lr}
 80053c6:	b094      	sub	sp, #80	; 0x50
 80053c8:	af04      	add	r7, sp, #16
 80053ca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80053cc:	2301      	movs	r3, #1
 80053ce:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f001 fa77 	bl	80068c8 <SDMMC_GetPowerState>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d102      	bne.n	80053e6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80053e0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80053e4:	e0b6      	b.n	8005554 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ea:	2b03      	cmp	r3, #3
 80053ec:	d02f      	beq.n	800544e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f001 fca0 	bl	8006d38 <SDMMC_CmdSendCID>
 80053f8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80053fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <SD_InitCard+0x40>
    {
      return errorstate;
 8005400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005402:	e0a7      	b.n	8005554 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f001 faa1 	bl	8006952 <SDMMC_GetResponse>
 8005410:	4602      	mov	r2, r0
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2104      	movs	r1, #4
 800541c:	4618      	mov	r0, r3
 800541e:	f001 fa98 	bl	8006952 <SDMMC_GetResponse>
 8005422:	4602      	mov	r2, r0
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2108      	movs	r1, #8
 800542e:	4618      	mov	r0, r3
 8005430:	f001 fa8f 	bl	8006952 <SDMMC_GetResponse>
 8005434:	4602      	mov	r2, r0
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	210c      	movs	r1, #12
 8005440:	4618      	mov	r0, r3
 8005442:	f001 fa86 	bl	8006952 <SDMMC_GetResponse>
 8005446:	4602      	mov	r2, r0
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005452:	2b03      	cmp	r3, #3
 8005454:	d00d      	beq.n	8005472 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f107 020e 	add.w	r2, r7, #14
 800545e:	4611      	mov	r1, r2
 8005460:	4618      	mov	r0, r3
 8005462:	f001 fca6 	bl	8006db2 <SDMMC_CmdSetRelAdd>
 8005466:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <SD_InitCard+0xae>
    {
      return errorstate;
 800546e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005470:	e070      	b.n	8005554 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005476:	2b03      	cmp	r3, #3
 8005478:	d036      	beq.n	80054e8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800547a:	89fb      	ldrh	r3, [r7, #14]
 800547c:	461a      	mov	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800548a:	041b      	lsls	r3, r3, #16
 800548c:	4619      	mov	r1, r3
 800548e:	4610      	mov	r0, r2
 8005490:	f001 fc70 	bl	8006d74 <SDMMC_CmdSendCSD>
 8005494:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005498:	2b00      	cmp	r3, #0
 800549a:	d001      	beq.n	80054a0 <SD_InitCard+0xdc>
    {
      return errorstate;
 800549c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800549e:	e059      	b.n	8005554 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2100      	movs	r1, #0
 80054a6:	4618      	mov	r0, r3
 80054a8:	f001 fa53 	bl	8006952 <SDMMC_GetResponse>
 80054ac:	4602      	mov	r2, r0
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2104      	movs	r1, #4
 80054b8:	4618      	mov	r0, r3
 80054ba:	f001 fa4a 	bl	8006952 <SDMMC_GetResponse>
 80054be:	4602      	mov	r2, r0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2108      	movs	r1, #8
 80054ca:	4618      	mov	r0, r3
 80054cc:	f001 fa41 	bl	8006952 <SDMMC_GetResponse>
 80054d0:	4602      	mov	r2, r0
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	210c      	movs	r1, #12
 80054dc:	4618      	mov	r0, r3
 80054de:	f001 fa38 	bl	8006952 <SDMMC_GetResponse>
 80054e2:	4602      	mov	r2, r0
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2104      	movs	r1, #4
 80054ee:	4618      	mov	r0, r3
 80054f0:	f001 fa2f 	bl	8006952 <SDMMC_GetResponse>
 80054f4:	4603      	mov	r3, r0
 80054f6:	0d1a      	lsrs	r2, r3, #20
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80054fc:	f107 0310 	add.w	r3, r7, #16
 8005500:	4619      	mov	r1, r3
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff fbd0 	bl	8004ca8 <HAL_SD_GetCardCSD>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800550e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005512:	e01f      	b.n	8005554 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6819      	ldr	r1, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800551c:	041b      	lsls	r3, r3, #16
 800551e:	461a      	mov	r2, r3
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	4608      	mov	r0, r1
 8005526:	f001 fb1f 	bl	8006b68 <SDMMC_CmdSelDesel>
 800552a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800552c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <SD_InitCard+0x172>
  {
    return errorstate;
 8005532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005534:	e00e      	b.n	8005554 <SD_InitCard+0x190>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681d      	ldr	r5, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	466c      	mov	r4, sp
 800553e:	f103 0210 	add.w	r2, r3, #16
 8005542:	ca07      	ldmia	r2, {r0, r1, r2}
 8005544:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005548:	3304      	adds	r3, #4
 800554a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800554c:	4628      	mov	r0, r5
 800554e:	f001 f961 	bl	8006814 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	3740      	adds	r7, #64	; 0x40
 8005558:	46bd      	mov	sp, r7
 800555a:	bdb0      	pop	{r4, r5, r7, pc}

0800555c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005564:	2300      	movs	r3, #0
 8005566:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005568:	2300      	movs	r3, #0
 800556a:	617b      	str	r3, [r7, #20]
 800556c:	2300      	movs	r3, #0
 800556e:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4618      	mov	r0, r3
 8005576:	f001 fb1a 	bl	8006bae <SDMMC_CmdGoIdleState>
 800557a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	e072      	b.n	800566c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4618      	mov	r0, r3
 800558c:	f001 fb2d 	bl	8006bea <SDMMC_CmdOperCond>
 8005590:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00d      	beq.n	80055b4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f001 fb03 	bl	8006bae <SDMMC_CmdGoIdleState>
 80055a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d004      	beq.n	80055ba <SD_PowerON+0x5e>
    {
      return errorstate;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	e05b      	b.n	800566c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d137      	bne.n	8005632 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2100      	movs	r1, #0
 80055c8:	4618      	mov	r0, r3
 80055ca:	f001 fb2d 	bl	8006c28 <SDMMC_CmdAppCommand>
 80055ce:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d02d      	beq.n	8005632 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80055d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80055da:	e047      	b.n	800566c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2100      	movs	r1, #0
 80055e2:	4618      	mov	r0, r3
 80055e4:	f001 fb20 	bl	8006c28 <SDMMC_CmdAppCommand>
 80055e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <SD_PowerON+0x98>
    {
      return errorstate;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	e03b      	b.n	800566c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	491e      	ldr	r1, [pc, #120]	; (8005674 <SD_PowerON+0x118>)
 80055fa:	4618      	mov	r0, r3
 80055fc:	f001 fb36 	bl	8006c6c <SDMMC_CmdAppOperCommand>
 8005600:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d002      	beq.n	800560e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005608:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800560c:	e02e      	b.n	800566c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2100      	movs	r1, #0
 8005614:	4618      	mov	r0, r3
 8005616:	f001 f99c 	bl	8006952 <SDMMC_GetResponse>
 800561a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	0fdb      	lsrs	r3, r3, #31
 8005620:	2b01      	cmp	r3, #1
 8005622:	d101      	bne.n	8005628 <SD_PowerON+0xcc>
 8005624:	2301      	movs	r3, #1
 8005626:	e000      	b.n	800562a <SD_PowerON+0xce>
 8005628:	2300      	movs	r3, #0
 800562a:	613b      	str	r3, [r7, #16]

    count++;
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	3301      	adds	r3, #1
 8005630:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005638:	4293      	cmp	r3, r2
 800563a:	d802      	bhi.n	8005642 <SD_PowerON+0xe6>
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0cc      	beq.n	80055dc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005648:	4293      	cmp	r3, r2
 800564a:	d902      	bls.n	8005652 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800564c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005650:	e00c      	b.n	800566c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	645a      	str	r2, [r3, #68]	; 0x44
 8005662:	e002      	b.n	800566a <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3718      	adds	r7, #24
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	c1100000 	.word	0xc1100000

08005678 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d102      	bne.n	800568e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005688:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800568c:	e018      	b.n	80056c0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005696:	041b      	lsls	r3, r3, #16
 8005698:	4619      	mov	r1, r3
 800569a:	4610      	mov	r0, r2
 800569c:	f001 fbaa 	bl	8006df4 <SDMMC_CmdSendStatus>
 80056a0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d001      	beq.n	80056ac <SD_SendStatus+0x34>
  {
    return errorstate;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	e009      	b.n	80056c0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2100      	movs	r1, #0
 80056b2:	4618      	mov	r0, r3
 80056b4:	f001 f94d 	bl	8006952 <SDMMC_GetResponse>
 80056b8:	4602      	mov	r2, r0
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3710      	adds	r7, #16
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b086      	sub	sp, #24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	2300      	movs	r3, #0
 80056d6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2100      	movs	r1, #0
 80056de:	4618      	mov	r0, r3
 80056e0:	f001 f937 	bl	8006952 <SDMMC_GetResponse>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056ee:	d102      	bne.n	80056f6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80056f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80056f4:	e02f      	b.n	8005756 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80056f6:	f107 030c 	add.w	r3, r7, #12
 80056fa:	4619      	mov	r1, r3
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 f879 	bl	80057f4 <SD_FindSCR>
 8005702:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d001      	beq.n	800570e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	e023      	b.n	8005756 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d01c      	beq.n	8005752 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005720:	041b      	lsls	r3, r3, #16
 8005722:	4619      	mov	r1, r3
 8005724:	4610      	mov	r0, r2
 8005726:	f001 fa7f 	bl	8006c28 <SDMMC_CmdAppCommand>
 800572a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	e00f      	b.n	8005756 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2102      	movs	r1, #2
 800573c:	4618      	mov	r0, r3
 800573e:	f001 fab8 	bl	8006cb2 <SDMMC_CmdBusWidth>
 8005742:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	e003      	b.n	8005756 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800574e:	2300      	movs	r3, #0
 8005750:	e001      	b.n	8005756 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005752:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005756:	4618      	mov	r0, r3
 8005758:	3718      	adds	r7, #24
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b086      	sub	sp, #24
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8005766:	2300      	movs	r3, #0
 8005768:	60fb      	str	r3, [r7, #12]
 800576a:	2300      	movs	r3, #0
 800576c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2100      	movs	r1, #0
 8005774:	4618      	mov	r0, r3
 8005776:	f001 f8ec 	bl	8006952 <SDMMC_GetResponse>
 800577a:	4603      	mov	r3, r0
 800577c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005780:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005784:	d102      	bne.n	800578c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800578a:	e02f      	b.n	80057ec <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800578c:	f107 030c 	add.w	r3, r7, #12
 8005790:	4619      	mov	r1, r3
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f82e 	bl	80057f4 <SD_FindSCR>
 8005798:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	e023      	b.n	80057ec <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d01c      	beq.n	80057e8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b6:	041b      	lsls	r3, r3, #16
 80057b8:	4619      	mov	r1, r3
 80057ba:	4610      	mov	r0, r2
 80057bc:	f001 fa34 	bl	8006c28 <SDMMC_CmdAppCommand>
 80057c0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	e00f      	b.n	80057ec <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2100      	movs	r1, #0
 80057d2:	4618      	mov	r0, r3
 80057d4:	f001 fa6d 	bl	8006cb2 <SDMMC_CmdBusWidth>
 80057d8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d001      	beq.n	80057e4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	e003      	b.n	80057ec <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	e001      	b.n	80057ec <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80057e8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3718      	adds	r7, #24
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80057f4:	b590      	push	{r4, r7, lr}
 80057f6:	b08f      	sub	sp, #60	; 0x3c
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80057fe:	f7fa ff1f 	bl	8000640 <HAL_GetTick>
 8005802:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8005804:	2300      	movs	r3, #0
 8005806:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8005808:	2300      	movs	r3, #0
 800580a:	60bb      	str	r3, [r7, #8]
 800580c:	2300      	movs	r3, #0
 800580e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2108      	movs	r1, #8
 800581a:	4618      	mov	r0, r3
 800581c:	f001 f8d8 	bl	80069d0 <SDMMC_CmdBlockLength>
 8005820:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <SD_FindSCR+0x38>
  {
    return errorstate;
 8005828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800582a:	e0a9      	b.n	8005980 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005834:	041b      	lsls	r3, r3, #16
 8005836:	4619      	mov	r1, r3
 8005838:	4610      	mov	r0, r2
 800583a:	f001 f9f5 	bl	8006c28 <SDMMC_CmdAppCommand>
 800583e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <SD_FindSCR+0x56>
  {
    return errorstate;
 8005846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005848:	e09a      	b.n	8005980 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800584a:	f04f 33ff 	mov.w	r3, #4294967295
 800584e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005850:	2308      	movs	r3, #8
 8005852:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8005854:	2330      	movs	r3, #48	; 0x30
 8005856:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005858:	2302      	movs	r3, #2
 800585a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800585c:	2300      	movs	r3, #0
 800585e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8005860:	2301      	movs	r3, #1
 8005862:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f107 0210 	add.w	r2, r7, #16
 800586c:	4611      	mov	r1, r2
 800586e:	4618      	mov	r0, r3
 8005870:	f001 f882 	bl	8006978 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f001 fa3c 	bl	8006cf6 <SDMMC_CmdSendSCR>
 800587e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005882:	2b00      	cmp	r3, #0
 8005884:	d022      	beq.n	80058cc <SD_FindSCR+0xd8>
  {
    return errorstate;
 8005886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005888:	e07a      	b.n	8005980 <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005890:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00e      	beq.n	80058b6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6819      	ldr	r1, [r3, #0]
 800589c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	f107 0208 	add.w	r2, r7, #8
 80058a4:	18d4      	adds	r4, r2, r3
 80058a6:	4608      	mov	r0, r1
 80058a8:	f000 ffe1 	bl	800686e <SDMMC_ReadFIFO>
 80058ac:	4603      	mov	r3, r0
 80058ae:	6023      	str	r3, [r4, #0]
      index++;
 80058b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058b2:	3301      	adds	r3, #1
 80058b4:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80058b6:	f7fa fec3 	bl	8000640 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c4:	d102      	bne.n	80058cc <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80058c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80058ca:	e059      	b.n	8005980 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058d2:	f240 432a 	movw	r3, #1066	; 0x42a
 80058d6:	4013      	ands	r3, r2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d0d6      	beq.n	800588a <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e2:	f003 0308 	and.w	r3, r3, #8
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d005      	beq.n	80058f6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2208      	movs	r2, #8
 80058f0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80058f2:	2308      	movs	r3, #8
 80058f4:	e044      	b.n	8005980 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d005      	beq.n	8005910 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2202      	movs	r2, #2
 800590a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800590c:	2302      	movs	r3, #2
 800590e:	e037      	b.n	8005980 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005916:	f003 0320 	and.w	r3, r3, #32
 800591a:	2b00      	cmp	r3, #0
 800591c:	d005      	beq.n	800592a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2220      	movs	r2, #32
 8005924:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005926:	2320      	movs	r3, #32
 8005928:	e02a      	b.n	8005980 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f240 523a 	movw	r2, #1338	; 0x53a
 8005932:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	061a      	lsls	r2, r3, #24
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	021b      	lsls	r3, r3, #8
 800593c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005940:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	0a1b      	lsrs	r3, r3, #8
 8005946:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800594a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	0e1b      	lsrs	r3, r3, #24
 8005950:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005954:	601a      	str	r2, [r3, #0]
    scr++;
 8005956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005958:	3304      	adds	r3, #4
 800595a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	061a      	lsls	r2, r3, #24
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	021b      	lsls	r3, r3, #8
 8005964:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005968:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	0a1b      	lsrs	r3, r3, #8
 800596e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005972:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	0e1b      	lsrs	r3, r3, #24
 8005978:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800597a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800597c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	373c      	adds	r7, #60	; 0x3c
 8005984:	46bd      	mov	sp, r7
 8005986:	bd90      	pop	{r4, r7, pc}

08005988 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005994:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d03f      	beq.n	8005a22 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80059a2:	2300      	movs	r3, #0
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	e033      	b.n	8005a10 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 ff5e 	bl	800686e <SDMMC_ReadFIFO>
 80059b2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	b2da      	uxtb	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	3301      	adds	r3, #1
 80059c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	3b01      	subs	r3, #1
 80059c6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	0a1b      	lsrs	r3, r3, #8
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	3301      	adds	r3, #1
 80059d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	3b01      	subs	r3, #1
 80059dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	0c1b      	lsrs	r3, r3, #16
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	3301      	adds	r3, #1
 80059ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	3b01      	subs	r3, #1
 80059f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	0e1b      	lsrs	r3, r3, #24
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3301      	adds	r3, #1
 8005a02:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	3b01      	subs	r3, #1
 8005a08:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	617b      	str	r3, [r7, #20]
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2b07      	cmp	r3, #7
 8005a14:	d9c8      	bls.n	80059a8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8005a22:	bf00      	nop
 8005a24:	3718      	adds	r7, #24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b086      	sub	sp, #24
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d043      	beq.n	8005acc <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005a44:	2300      	movs	r3, #0
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	e037      	b.n	8005aba <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	3301      	adds	r3, #1
 8005a54:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	021a      	lsls	r2, r3, #8
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	3b01      	subs	r3, #1
 8005a72:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	041a      	lsls	r2, r3, #16
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	3301      	adds	r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	061a      	lsls	r2, r3, #24
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f107 0208 	add.w	r2, r7, #8
 8005aac:	4611      	mov	r1, r2
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f000 feea 	bl	8006888 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	617b      	str	r3, [r7, #20]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2b07      	cmp	r3, #7
 8005abe:	d9c4      	bls.n	8005a4a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8005acc:	bf00      	nop
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e07c      	b.n	8005be0 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d106      	bne.n	8005b06 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f006 fd25 	bl	800c550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2202      	movs	r2, #2
 8005b0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b1c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b26:	d902      	bls.n	8005b2e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	e002      	b.n	8005b34 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b32:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005b3c:	d007      	beq.n	8005b4e <HAL_SPI_Init+0x7a>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b46:	d002      	beq.n	8005b4e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10b      	bne.n	8005b6e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b5e:	d903      	bls.n	8005b68 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2202      	movs	r2, #2
 8005b64:	631a      	str	r2, [r3, #48]	; 0x30
 8005b66:	e002      	b.n	8005b6e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	685a      	ldr	r2, [r3, #4]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	431a      	orrs	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	431a      	orrs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	431a      	orrs	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b8c:	431a      	orrs	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	69db      	ldr	r3, [r3, #28]
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	ea42 0103 	orr.w	r1, r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	0c1b      	lsrs	r3, r3, #16
 8005bae:	f003 0204 	and.w	r2, r3, #4
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bbc:	431a      	orrs	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	ea42 0103 	orr.w	r1, r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d101      	bne.n	8005c0a <HAL_SPI_Transmit+0x22>
 8005c06:	2302      	movs	r3, #2
 8005c08:	e150      	b.n	8005eac <HAL_SPI_Transmit+0x2c4>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c12:	f7fa fd15 	bl	8000640 <HAL_GetTick>
 8005c16:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c18:	88fb      	ldrh	r3, [r7, #6]
 8005c1a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d002      	beq.n	8005c2e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c28:	2302      	movs	r3, #2
 8005c2a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c2c:	e135      	b.n	8005e9a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d002      	beq.n	8005c3a <HAL_SPI_Transmit+0x52>
 8005c34:	88fb      	ldrh	r3, [r7, #6]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d102      	bne.n	8005c40 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c3e:	e12c      	b.n	8005e9a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2203      	movs	r2, #3
 8005c44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	88fa      	ldrh	r2, [r7, #6]
 8005c58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	88fa      	ldrh	r2, [r7, #6]
 8005c5e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c8a:	d107      	bne.n	8005c9c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c9a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b40      	cmp	r3, #64	; 0x40
 8005ca8:	d007      	beq.n	8005cba <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cc2:	d94b      	bls.n	8005d5c <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d002      	beq.n	8005cd2 <HAL_SPI_Transmit+0xea>
 8005ccc:	8afb      	ldrh	r3, [r7, #22]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d13e      	bne.n	8005d50 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	881a      	ldrh	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce2:	1c9a      	adds	r2, r3, #2
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005cf6:	e02b      	b.n	8005d50 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d112      	bne.n	8005d2c <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0a:	881a      	ldrh	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d16:	1c9a      	adds	r2, r3, #2
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d2a:	e011      	b.n	8005d50 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d2c:	f7fa fc88 	bl	8000640 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d803      	bhi.n	8005d44 <HAL_SPI_Transmit+0x15c>
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d42:	d102      	bne.n	8005d4a <HAL_SPI_Transmit+0x162>
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d102      	bne.n	8005d50 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d4e:	e0a4      	b.n	8005e9a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1ce      	bne.n	8005cf8 <HAL_SPI_Transmit+0x110>
 8005d5a:	e07c      	b.n	8005e56 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d002      	beq.n	8005d6a <HAL_SPI_Transmit+0x182>
 8005d64:	8afb      	ldrh	r3, [r7, #22]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d170      	bne.n	8005e4c <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d912      	bls.n	8005d9a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d78:	881a      	ldrh	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d84:	1c9a      	adds	r2, r3, #2
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	3b02      	subs	r3, #2
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d98:	e058      	b.n	8005e4c <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	330c      	adds	r3, #12
 8005da4:	7812      	ldrb	r2, [r2, #0]
 8005da6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	1c5a      	adds	r2, r3, #1
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	3b01      	subs	r3, #1
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005dc0:	e044      	b.n	8005e4c <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d12b      	bne.n	8005e28 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d912      	bls.n	8005e00 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dde:	881a      	ldrh	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dea:	1c9a      	adds	r2, r3, #2
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b02      	subs	r3, #2
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005dfe:	e025      	b.n	8005e4c <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	330c      	adds	r3, #12
 8005e0a:	7812      	ldrb	r2, [r2, #0]
 8005e0c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e12:	1c5a      	adds	r2, r3, #1
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e26:	e011      	b.n	8005e4c <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e28:	f7fa fc0a 	bl	8000640 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d803      	bhi.n	8005e40 <HAL_SPI_Transmit+0x258>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3e:	d102      	bne.n	8005e46 <HAL_SPI_Transmit+0x25e>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d102      	bne.n	8005e4c <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e4a:	e026      	b.n	8005e9a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1b5      	bne.n	8005dc2 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	6839      	ldr	r1, [r7, #0]
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 fc94 	bl	8006788 <SPI_EndRxTxTransaction>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d002      	beq.n	8005e6c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10a      	bne.n	8005e8a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e74:	2300      	movs	r3, #0
 8005e76:	613b      	str	r3, [r7, #16]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	613b      	str	r3, [r7, #16]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d002      	beq.n	8005e98 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	77fb      	strb	r3, [r7, #31]
 8005e96:	e000      	b.n	8005e9a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8005e98:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005eaa:	7ffb      	ldrb	r3, [r7, #31]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3720      	adds	r7, #32
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b088      	sub	sp, #32
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	603b      	str	r3, [r7, #0]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ed0:	d112      	bne.n	8005ef8 <HAL_SPI_Receive+0x44>
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10e      	bne.n	8005ef8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2204      	movs	r2, #4
 8005ede:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005ee2:	88fa      	ldrh	r2, [r7, #6]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	68b9      	ldr	r1, [r7, #8]
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 f908 	bl	8006104 <HAL_SPI_TransmitReceive>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	e101      	b.n	80060fc <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d101      	bne.n	8005f06 <HAL_SPI_Receive+0x52>
 8005f02:	2302      	movs	r3, #2
 8005f04:	e0fa      	b.n	80060fc <HAL_SPI_Receive+0x248>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f0e:	f7fa fb97 	bl	8000640 <HAL_GetTick>
 8005f12:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d002      	beq.n	8005f26 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005f20:	2302      	movs	r3, #2
 8005f22:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f24:	e0e1      	b.n	80060ea <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d002      	beq.n	8005f32 <HAL_SPI_Receive+0x7e>
 8005f2c:	88fb      	ldrh	r3, [r7, #6]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d102      	bne.n	8005f38 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f36:	e0d8      	b.n	80060ea <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2204      	movs	r2, #4
 8005f3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	88fa      	ldrh	r2, [r7, #6]
 8005f50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	88fa      	ldrh	r2, [r7, #6]
 8005f58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f82:	d908      	bls.n	8005f96 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f92:	605a      	str	r2, [r3, #4]
 8005f94:	e007      	b.n	8005fa6 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005fa4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fae:	d107      	bne.n	8005fc0 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005fbe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fca:	2b40      	cmp	r3, #64	; 0x40
 8005fcc:	d007      	beq.n	8005fde <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fdc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005fe6:	d867      	bhi.n	80060b8 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005fe8:	e030      	b.n	800604c <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d117      	bne.n	8006028 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f103 020c 	add.w	r2, r3, #12
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006004:	7812      	ldrb	r2, [r2, #0]
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006026:	e011      	b.n	800604c <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006028:	f7fa fb0a 	bl	8000640 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	429a      	cmp	r2, r3
 8006036:	d803      	bhi.n	8006040 <HAL_SPI_Receive+0x18c>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603e:	d102      	bne.n	8006046 <HAL_SPI_Receive+0x192>
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d102      	bne.n	800604c <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	75fb      	strb	r3, [r7, #23]
          goto error;
 800604a:	e04e      	b.n	80060ea <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006052:	b29b      	uxth	r3, r3
 8006054:	2b00      	cmp	r3, #0
 8006056:	d1c8      	bne.n	8005fea <HAL_SPI_Receive+0x136>
 8006058:	e034      	b.n	80060c4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b01      	cmp	r3, #1
 8006066:	d115      	bne.n	8006094 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68da      	ldr	r2, [r3, #12]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006072:	b292      	uxth	r2, r2
 8006074:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607a:	1c9a      	adds	r2, r3, #2
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006092:	e011      	b.n	80060b8 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006094:	f7fa fad4 	bl	8000640 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d803      	bhi.n	80060ac <HAL_SPI_Receive+0x1f8>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060aa:	d102      	bne.n	80060b2 <HAL_SPI_Receive+0x1fe>
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d102      	bne.n	80060b8 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80060b6:	e018      	b.n	80060ea <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1ca      	bne.n	800605a <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	6839      	ldr	r1, [r7, #0]
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f000 fb05 	bl	80066d8 <SPI_EndRxTransaction>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2220      	movs	r2, #32
 80060d8:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	75fb      	strb	r3, [r7, #23]
 80060e6:	e000      	b.n	80060ea <HAL_SPI_Receive+0x236>
  }

error :
 80060e8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80060fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	; 0x28
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006112:	2301      	movs	r3, #1
 8006114:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006122:	2b01      	cmp	r3, #1
 8006124:	d101      	bne.n	800612a <HAL_SPI_TransmitReceive+0x26>
 8006126:	2302      	movs	r3, #2
 8006128:	e1fb      	b.n	8006522 <HAL_SPI_TransmitReceive+0x41e>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006132:	f7fa fa85 	bl	8000640 <HAL_GetTick>
 8006136:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800613e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006146:	887b      	ldrh	r3, [r7, #2]
 8006148:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800614a:	887b      	ldrh	r3, [r7, #2]
 800614c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800614e:	7efb      	ldrb	r3, [r7, #27]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d00e      	beq.n	8006172 <HAL_SPI_TransmitReceive+0x6e>
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800615a:	d106      	bne.n	800616a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d102      	bne.n	800616a <HAL_SPI_TransmitReceive+0x66>
 8006164:	7efb      	ldrb	r3, [r7, #27]
 8006166:	2b04      	cmp	r3, #4
 8006168:	d003      	beq.n	8006172 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800616a:	2302      	movs	r3, #2
 800616c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006170:	e1cd      	b.n	800650e <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d005      	beq.n	8006184 <HAL_SPI_TransmitReceive+0x80>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d002      	beq.n	8006184 <HAL_SPI_TransmitReceive+0x80>
 800617e:	887b      	ldrh	r3, [r7, #2]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d103      	bne.n	800618c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800618a:	e1c0      	b.n	800650e <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b04      	cmp	r3, #4
 8006196:	d003      	beq.n	80061a0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2205      	movs	r2, #5
 800619c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	887a      	ldrh	r2, [r7, #2]
 80061b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	887a      	ldrh	r2, [r7, #2]
 80061b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	887a      	ldrh	r2, [r7, #2]
 80061c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	887a      	ldrh	r2, [r7, #2]
 80061cc:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061e2:	d802      	bhi.n	80061ea <HAL_SPI_TransmitReceive+0xe6>
 80061e4:	8a3b      	ldrh	r3, [r7, #16]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d908      	bls.n	80061fc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685a      	ldr	r2, [r3, #4]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061f8:	605a      	str	r2, [r3, #4]
 80061fa:	e007      	b.n	800620c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800620a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006216:	2b40      	cmp	r3, #64	; 0x40
 8006218:	d007      	beq.n	800622a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006228:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006232:	d97c      	bls.n	800632e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <HAL_SPI_TransmitReceive+0x13e>
 800623c:	8a7b      	ldrh	r3, [r7, #18]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d169      	bne.n	8006316 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006246:	881a      	ldrh	r2, [r3, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006252:	1c9a      	adds	r2, r3, #2
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800625c:	b29b      	uxth	r3, r3
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006266:	e056      	b.n	8006316 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b02      	cmp	r3, #2
 8006274:	d11b      	bne.n	80062ae <HAL_SPI_TransmitReceive+0x1aa>
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800627a:	b29b      	uxth	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d016      	beq.n	80062ae <HAL_SPI_TransmitReceive+0x1aa>
 8006280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006282:	2b01      	cmp	r3, #1
 8006284:	d113      	bne.n	80062ae <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628a:	881a      	ldrh	r2, [r3, #0]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006296:	1c9a      	adds	r2, r3, #2
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	3b01      	subs	r3, #1
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d11c      	bne.n	80062f6 <HAL_SPI_TransmitReceive+0x1f2>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d016      	beq.n	80062f6 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	b292      	uxth	r2, r2
 80062d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062da:	1c9a      	adds	r2, r3, #2
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062f2:	2301      	movs	r3, #1
 80062f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062f6:	f7fa f9a3 	bl	8000640 <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006302:	429a      	cmp	r2, r3
 8006304:	d807      	bhi.n	8006316 <HAL_SPI_TransmitReceive+0x212>
 8006306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630c:	d003      	beq.n	8006316 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006314:	e0fb      	b.n	800650e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800631a:	b29b      	uxth	r3, r3
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1a3      	bne.n	8006268 <HAL_SPI_TransmitReceive+0x164>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006326:	b29b      	uxth	r3, r3
 8006328:	2b00      	cmp	r3, #0
 800632a:	d19d      	bne.n	8006268 <HAL_SPI_TransmitReceive+0x164>
 800632c:	e0df      	b.n	80064ee <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d003      	beq.n	800633e <HAL_SPI_TransmitReceive+0x23a>
 8006336:	8a7b      	ldrh	r3, [r7, #18]
 8006338:	2b01      	cmp	r3, #1
 800633a:	f040 80cb 	bne.w	80064d4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b01      	cmp	r3, #1
 8006346:	d912      	bls.n	800636e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634c:	881a      	ldrh	r2, [r3, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006358:	1c9a      	adds	r2, r3, #2
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006362:	b29b      	uxth	r3, r3
 8006364:	3b02      	subs	r3, #2
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800636c:	e0b2      	b.n	80064d4 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	330c      	adds	r3, #12
 8006378:	7812      	ldrb	r2, [r2, #0]
 800637a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800638a:	b29b      	uxth	r3, r3
 800638c:	3b01      	subs	r3, #1
 800638e:	b29a      	uxth	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006394:	e09e      	b.n	80064d4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f003 0302 	and.w	r3, r3, #2
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d134      	bne.n	800640e <HAL_SPI_TransmitReceive+0x30a>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d02f      	beq.n	800640e <HAL_SPI_TransmitReceive+0x30a>
 80063ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d12c      	bne.n	800640e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d912      	bls.n	80063e4 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c2:	881a      	ldrh	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ce:	1c9a      	adds	r2, r3, #2
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3b02      	subs	r3, #2
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80063e2:	e012      	b.n	800640a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	330c      	adds	r3, #12
 80063ee:	7812      	ldrb	r2, [r2, #0]
 80063f0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006400:	b29b      	uxth	r3, r3
 8006402:	3b01      	subs	r3, #1
 8006404:	b29a      	uxth	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b01      	cmp	r3, #1
 800641a:	d148      	bne.n	80064ae <HAL_SPI_TransmitReceive+0x3aa>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006422:	b29b      	uxth	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	d042      	beq.n	80064ae <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b01      	cmp	r3, #1
 8006432:	d923      	bls.n	800647c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68da      	ldr	r2, [r3, #12]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643e:	b292      	uxth	r2, r2
 8006440:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006446:	1c9a      	adds	r2, r3, #2
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006452:	b29b      	uxth	r3, r3
 8006454:	3b02      	subs	r3, #2
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006464:	b29b      	uxth	r3, r3
 8006466:	2b01      	cmp	r3, #1
 8006468:	d81f      	bhi.n	80064aa <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006478:	605a      	str	r2, [r3, #4]
 800647a:	e016      	b.n	80064aa <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f103 020c 	add.w	r2, r3, #12
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006488:	7812      	ldrb	r2, [r2, #0]
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006492:	1c5a      	adds	r2, r3, #1
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064aa:	2301      	movs	r3, #1
 80064ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80064ae:	f7fa f8c7 	bl	8000640 <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d803      	bhi.n	80064c6 <HAL_SPI_TransmitReceive+0x3c2>
 80064be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c4:	d102      	bne.n	80064cc <HAL_SPI_TransmitReceive+0x3c8>
 80064c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d103      	bne.n	80064d4 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80064d2:	e01c      	b.n	800650e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064d8:	b29b      	uxth	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f47f af5b 	bne.w	8006396 <HAL_SPI_TransmitReceive+0x292>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f47f af54 	bne.w	8006396 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064ee:	69fa      	ldr	r2, [r7, #28]
 80064f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 f948 	bl	8006788 <SPI_EndRxTxTransaction>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d006      	beq.n	800650c <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2220      	movs	r2, #32
 8006508:	661a      	str	r2, [r3, #96]	; 0x60
 800650a:	e000      	b.n	800650e <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800650c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800651e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006522:	4618      	mov	r0, r3
 8006524:	3728      	adds	r7, #40	; 0x28
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b084      	sub	sp, #16
 800652e:	af00      	add	r7, sp, #0
 8006530:	60f8      	str	r0, [r7, #12]
 8006532:	60b9      	str	r1, [r7, #8]
 8006534:	603b      	str	r3, [r7, #0]
 8006536:	4613      	mov	r3, r2
 8006538:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800653a:	e04c      	b.n	80065d6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006542:	d048      	beq.n	80065d6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006544:	f7fa f87c 	bl	8000640 <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	683a      	ldr	r2, [r7, #0]
 8006550:	429a      	cmp	r2, r3
 8006552:	d902      	bls.n	800655a <SPI_WaitFlagStateUntilTimeout+0x30>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d13d      	bne.n	80065d6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006568:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006572:	d111      	bne.n	8006598 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800657c:	d004      	beq.n	8006588 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006586:	d107      	bne.n	8006598 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006596:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065a0:	d10f      	bne.n	80065c2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e00f      	b.n	80065f6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	4013      	ands	r3, r2
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	bf0c      	ite	eq
 80065e6:	2301      	moveq	r3, #1
 80065e8:	2300      	movne	r3, #0
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	461a      	mov	r2, r3
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d1a3      	bne.n	800653c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b084      	sub	sp, #16
 8006602:	af00      	add	r7, sp, #0
 8006604:	60f8      	str	r0, [r7, #12]
 8006606:	60b9      	str	r1, [r7, #8]
 8006608:	607a      	str	r2, [r7, #4]
 800660a:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800660c:	e057      	b.n	80066be <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006614:	d106      	bne.n	8006624 <SPI_WaitFifoStateUntilTimeout+0x26>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d103      	bne.n	8006624 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	330c      	adds	r3, #12
 8006622:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800662a:	d048      	beq.n	80066be <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800662c:	f7fa f808 	bl	8000640 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	683a      	ldr	r2, [r7, #0]
 8006638:	429a      	cmp	r2, r3
 800663a:	d902      	bls.n	8006642 <SPI_WaitFifoStateUntilTimeout+0x44>
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d13d      	bne.n	80066be <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006650:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800665a:	d111      	bne.n	8006680 <SPI_WaitFifoStateUntilTimeout+0x82>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006664:	d004      	beq.n	8006670 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800666e:	d107      	bne.n	8006680 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800667e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006688:	d10f      	bne.n	80066aa <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006698:	601a      	str	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e008      	b.n	80066d0 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	689a      	ldr	r2, [r3, #8]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	4013      	ands	r3, r2
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d19f      	bne.n	800660e <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af02      	add	r7, sp, #8
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066ec:	d111      	bne.n	8006712 <SPI_EndRxTransaction+0x3a>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066f6:	d004      	beq.n	8006702 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006700:	d107      	bne.n	8006712 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006710:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	2200      	movs	r2, #0
 800671a:	2180      	movs	r1, #128	; 0x80
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff ff04 	bl	800652a <SPI_WaitFlagStateUntilTimeout>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d007      	beq.n	8006738 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800672c:	f043 0220 	orr.w	r2, r3, #32
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e023      	b.n	8006780 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006740:	d11d      	bne.n	800677e <SPI_EndRxTransaction+0xa6>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800674a:	d004      	beq.n	8006756 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006754:	d113      	bne.n	800677e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	2200      	movs	r2, #0
 800675e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff ff4b 	bl	80065fe <SPI_WaitFifoStateUntilTimeout>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d007      	beq.n	800677e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006772:	f043 0220 	orr.w	r2, r3, #32
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e000      	b.n	8006780 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af02      	add	r7, sp, #8
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	2200      	movs	r2, #0
 800679c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f7ff ff2c 	bl	80065fe <SPI_WaitFifoStateUntilTimeout>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d007      	beq.n	80067bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067b0:	f043 0220 	orr.w	r2, r3, #32
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e027      	b.n	800680c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	2200      	movs	r2, #0
 80067c4:	2180      	movs	r1, #128	; 0x80
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f7ff feaf 	bl	800652a <SPI_WaitFlagStateUntilTimeout>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d007      	beq.n	80067e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067d6:	f043 0220 	orr.w	r2, r3, #32
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e014      	b.n	800680c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f7ff ff05 	bl	80065fe <SPI_WaitFifoStateUntilTimeout>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d007      	beq.n	800680a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067fe:	f043 0220 	orr.w	r2, r3, #32
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e000      	b.n	800680c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8006814:	b084      	sub	sp, #16
 8006816:	b480      	push	{r7}
 8006818:	b085      	sub	sp, #20
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
 800681e:	f107 001c 	add.w	r0, r7, #28
 8006822:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800682a:	6a3b      	ldr	r3, [r7, #32]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	4313      	orrs	r3, r2
 8006830:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 8006832:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8006834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 8006836:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006838:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800683a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800683c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800683e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006842:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006852:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	431a      	orrs	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	b004      	add	sp, #16
 800686c:	4770      	bx	lr

0800686e <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800687c:	4618      	mov	r0, r3
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b082      	sub	sp, #8
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2203      	movs	r2, #3
 80068b6:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80068b8:	2002      	movs	r0, #2
 80068ba:	f7f9 fecd 	bl	8000658 <HAL_Delay>

  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3708      	adds	r7, #8
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0303 	and.w	r3, r3, #3
}
 80068d8:	4618      	mov	r0, r3
 80068da:	370c      	adds	r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80068ee:	2300      	movs	r3, #0
 80068f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006902:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006908:	431a      	orrs	r2, r3
                       Command->CPSM);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800690e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	4313      	orrs	r3, r2
 8006914:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800691e:	f023 030f 	bic.w	r3, r3, #15
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	431a      	orrs	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3714      	adds	r7, #20
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	b2db      	uxtb	r3, r3
}
 8006946:	4618      	mov	r0, r3
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8006952:	b480      	push	{r7}
 8006954:	b085      	sub	sp, #20
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
 800695a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	3314      	adds	r3, #20
 8006960:	461a      	mov	r2, r3
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	4413      	add	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
}
 800696c:	4618      	mov	r0, r3
 800696e:	3714      	adds	r7, #20
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8006978:	b480      	push	{r7}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006982:	2300      	movs	r3, #0
 8006984:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	685a      	ldr	r2, [r3, #4]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800699e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80069a4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80069aa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	431a      	orrs	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80069c2:	2300      	movs	r3, #0

}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr

080069d0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80069de:	2310      	movs	r3, #16
 80069e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80069e2:	2340      	movs	r3, #64	; 0x40
 80069e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80069e6:	2300      	movs	r3, #0
 80069e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80069ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80069f0:	f107 0308 	add.w	r3, r7, #8
 80069f4:	4619      	mov	r1, r3
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7ff ff74 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80069fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a00:	2110      	movs	r1, #16
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 fa40 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006a08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a0a:	69fb      	ldr	r3, [r7, #28]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3720      	adds	r7, #32
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b088      	sub	sp, #32
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006a22:	2311      	movs	r3, #17
 8006a24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006a26:	2340      	movs	r3, #64	; 0x40
 8006a28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006a34:	f107 0308 	add.w	r3, r7, #8
 8006a38:	4619      	mov	r1, r3
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7ff ff52 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a44:	2111      	movs	r1, #17
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 fa1e 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006a4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a4e:	69fb      	ldr	r3, [r7, #28]
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3720      	adds	r7, #32
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b088      	sub	sp, #32
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006a66:	2312      	movs	r3, #18
 8006a68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006a6a:	2340      	movs	r3, #64	; 0x40
 8006a6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006a72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a76:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006a78:	f107 0308 	add.w	r3, r7, #8
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7ff ff30 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a88:	2112      	movs	r1, #18
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 f9fc 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006a90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a92:	69fb      	ldr	r3, [r7, #28]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3720      	adds	r7, #32
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b088      	sub	sp, #32
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006aaa:	2318      	movs	r3, #24
 8006aac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006aae:	2340      	movs	r3, #64	; 0x40
 8006ab0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006aba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006abc:	f107 0308 	add.w	r3, r7, #8
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff ff0e 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006acc:	2118      	movs	r1, #24
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f9da 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006ad4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ad6:	69fb      	ldr	r3, [r7, #28]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3720      	adds	r7, #32
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b088      	sub	sp, #32
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006aee:	2319      	movs	r3, #25
 8006af0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006af2:	2340      	movs	r3, #64	; 0x40
 8006af4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006af6:	2300      	movs	r3, #0
 8006af8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006afe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b00:	f107 0308 	add.w	r3, r7, #8
 8006b04:	4619      	mov	r1, r3
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff feec 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b10:	2119      	movs	r1, #25
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f9b8 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006b18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b1a:	69fb      	ldr	r3, [r7, #28]
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3720      	adds	r7, #32
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b088      	sub	sp, #32
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006b30:	230c      	movs	r3, #12
 8006b32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b34:	2340      	movs	r3, #64	; 0x40
 8006b36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b40:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b42:	f107 0308 	add.w	r3, r7, #8
 8006b46:	4619      	mov	r1, r3
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f7ff fecb 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8006b4e:	4a05      	ldr	r2, [pc, #20]	; (8006b64 <SDMMC_CmdStopTransfer+0x40>)
 8006b50:	210c      	movs	r1, #12
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f998 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006b58:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 8006b5a:	69fb      	ldr	r3, [r7, #28]
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3720      	adds	r7, #32
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	05f5e100 	.word	0x05f5e100

08006b68 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b08a      	sub	sp, #40	; 0x28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006b78:	2307      	movs	r3, #7
 8006b7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b7c:	2340      	movs	r3, #64	; 0x40
 8006b7e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b80:	2300      	movs	r3, #0
 8006b82:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b88:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b8a:	f107 0310 	add.w	r3, r7, #16
 8006b8e:	4619      	mov	r1, r3
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f7ff fea7 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b9a:	2107      	movs	r1, #7
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 f973 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006ba2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3728      	adds	r7, #40	; 0x28
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b088      	sub	sp, #32
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006bc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006bcc:	f107 0308 	add.w	r3, r7, #8
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f7ff fe86 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 f92d 	bl	8006e38 <SDMMC_GetCmdError>
 8006bde:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006be0:	69fb      	ldr	r3, [r7, #28]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3720      	adds	r7, #32
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b088      	sub	sp, #32
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006bf2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006bf6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006bf8:	2308      	movs	r3, #8
 8006bfa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006bfc:	2340      	movs	r3, #64	; 0x40
 8006bfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c00:	2300      	movs	r3, #0
 8006c02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c08:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c0a:	f107 0308 	add.w	r3, r7, #8
 8006c0e:	4619      	mov	r1, r3
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7ff fe67 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fb16 	bl	8007248 <SDMMC_GetCmdResp7>
 8006c1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c1e:	69fb      	ldr	r3, [r7, #28]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3720      	adds	r7, #32
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b088      	sub	sp, #32
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c36:	2337      	movs	r3, #55	; 0x37
 8006c38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c3a:	2340      	movs	r3, #64	; 0x40
 8006c3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c46:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c48:	f107 0308 	add.w	r3, r7, #8
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f7ff fe48 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c58:	2137      	movs	r1, #55	; 0x37
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f914 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006c60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c62:	69fb      	ldr	r3, [r7, #28]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3720      	adds	r7, #32
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b088      	sub	sp, #32
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c80:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006c82:	2329      	movs	r3, #41	; 0x29
 8006c84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c86:	2340      	movs	r3, #64	; 0x40
 8006c88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c94:	f107 0308 	add.w	r3, r7, #8
 8006c98:	4619      	mov	r1, r3
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7ff fe22 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 fa23 	bl	80070ec <SDMMC_GetCmdResp3>
 8006ca6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ca8:	69fb      	ldr	r3, [r7, #28]
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3720      	adds	r7, #32
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b088      	sub	sp, #32
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
 8006cba:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006cc0:	2306      	movs	r3, #6
 8006cc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006cc4:	2340      	movs	r3, #64	; 0x40
 8006cc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ccc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cd0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006cd2:	f107 0308 	add.w	r3, r7, #8
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f7ff fe03 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ce2:	2106      	movs	r1, #6
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f8cf 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006cea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cec:	69fb      	ldr	r3, [r7, #28]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3720      	adds	r7, #32
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b088      	sub	sp, #32
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006d02:	2333      	movs	r3, #51	; 0x33
 8006d04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d06:	2340      	movs	r3, #64	; 0x40
 8006d08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d14:	f107 0308 	add.w	r3, r7, #8
 8006d18:	4619      	mov	r1, r3
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f7ff fde2 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8006d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d24:	2133      	movs	r1, #51	; 0x33
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 f8ae 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006d2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d2e:	69fb      	ldr	r3, [r7, #28]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3720      	adds	r7, #32
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b088      	sub	sp, #32
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006d40:	2300      	movs	r3, #0
 8006d42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006d44:	2302      	movs	r3, #2
 8006d46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006d48:	23c0      	movs	r3, #192	; 0xc0
 8006d4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d54:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d56:	f107 0308 	add.w	r3, r7, #8
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f7ff fdc1 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 f97c 	bl	8007060 <SDMMC_GetCmdResp2>
 8006d68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d6a:	69fb      	ldr	r3, [r7, #28]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3720      	adds	r7, #32
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b088      	sub	sp, #32
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006d82:	2309      	movs	r3, #9
 8006d84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006d86:	23c0      	movs	r3, #192	; 0xc0
 8006d88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d94:	f107 0308 	add.w	r3, r7, #8
 8006d98:	4619      	mov	r1, r3
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f7ff fda2 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 f95d 	bl	8007060 <SDMMC_GetCmdResp2>
 8006da6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006da8:	69fb      	ldr	r3, [r7, #28]
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3720      	adds	r7, #32
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8006db2:	b580      	push	{r7, lr}
 8006db4:	b088      	sub	sp, #32
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
 8006dba:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006dc4:	2340      	movs	r3, #64	; 0x40
 8006dc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dd0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006dd2:	f107 0308 	add.w	r3, r7, #8
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7ff fd83 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	2103      	movs	r1, #3
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f9bc 	bl	8007160 <SDMMC_GetCmdResp6>
 8006de8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dea:	69fb      	ldr	r3, [r7, #28]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3720      	adds	r7, #32
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b088      	sub	sp, #32
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006e02:	230d      	movs	r3, #13
 8006e04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e06:	2340      	movs	r3, #64	; 0x40
 8006e08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e14:	f107 0308 	add.w	r3, r7, #8
 8006e18:	4619      	mov	r1, r3
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7ff fd62 	bl	80068e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8006e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e24:	210d      	movs	r1, #13
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f82e 	bl	8006e88 <SDMMC_GetCmdResp1>
 8006e2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e2e:	69fb      	ldr	r3, [r7, #28]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3720      	adds	r7, #32
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8006e38:	b490      	push	{r4, r7}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006e40:	4b0f      	ldr	r3, [pc, #60]	; (8006e80 <SDMMC_GetCmdError+0x48>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a0f      	ldr	r2, [pc, #60]	; (8006e84 <SDMMC_GetCmdError+0x4c>)
 8006e46:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4a:	0a5b      	lsrs	r3, r3, #9
 8006e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e50:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006e54:	4623      	mov	r3, r4
 8006e56:	1e5c      	subs	r4, r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d102      	bne.n	8006e62 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e60:	e009      	b.n	8006e76 <SDMMC_GetCmdError+0x3e>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d0f2      	beq.n	8006e54 <SDMMC_GetCmdError+0x1c>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	22c5      	movs	r2, #197	; 0xc5
 8006e72:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bc90      	pop	{r4, r7}
 8006e7e:	4770      	bx	lr
 8006e80:	2000001c 	.word	0x2000001c
 8006e84:	10624dd3 	.word	0x10624dd3

08006e88 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006e88:	b590      	push	{r4, r7, lr}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	460b      	mov	r3, r1
 8006e92:	607a      	str	r2, [r7, #4]
 8006e94:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006e96:	4b6f      	ldr	r3, [pc, #444]	; (8007054 <SDMMC_GetCmdResp1+0x1cc>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a6f      	ldr	r2, [pc, #444]	; (8007058 <SDMMC_GetCmdResp1+0x1d0>)
 8006e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea0:	0a5b      	lsrs	r3, r3, #9
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8006ea8:	4623      	mov	r3, r4
 8006eaa:	1e5c      	subs	r4, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d102      	bne.n	8006eb6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006eb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006eb4:	e0c9      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eba:	617b      	str	r3, [r7, #20]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d0f0      	beq.n	8006ea8 <SDMMC_GetCmdResp1+0x20>
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1eb      	bne.n	8006ea8 <SDMMC_GetCmdResp1+0x20>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed4:	f003 0304 	and.w	r3, r3, #4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d004      	beq.n	8006ee6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2204      	movs	r2, #4
 8006ee0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006ee2:	2304      	movs	r3, #4
 8006ee4:	e0b1      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d004      	beq.n	8006efc <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e0a6      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	22c5      	movs	r2, #197	; 0xc5
 8006f00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	f7ff fd18 	bl	8006938 <SDMMC_GetCommandResponse>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	7afb      	ldrb	r3, [r7, #11]
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d001      	beq.n	8006f16 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e099      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006f16:	2100      	movs	r1, #0
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f7ff fd1a 	bl	8006952 <SDMMC_GetResponse>
 8006f1e:	6138      	str	r0, [r7, #16]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	4b4e      	ldr	r3, [pc, #312]	; (800705c <SDMMC_GetCmdResp1+0x1d4>)
 8006f24:	4013      	ands	r3, r2
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	e08d      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	da02      	bge.n	8006f3a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006f34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f38:	e087      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006f44:	2340      	movs	r3, #64	; 0x40
 8006f46:	e080      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d001      	beq.n	8006f56 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006f52:	2380      	movs	r3, #128	; 0x80
 8006f54:	e079      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d002      	beq.n	8006f66 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006f60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f64:	e071      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d002      	beq.n	8006f76 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006f70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f74:	e069      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f84:	e061      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d002      	beq.n	8006f96 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006f90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006f94:	e059      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d002      	beq.n	8006fa6 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006fa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fa4:	e051      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006fb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006fb4:	e049      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d002      	beq.n	8006fc6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006fc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006fc4:	e041      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d002      	beq.n	8006fd6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8006fd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fd4:	e039      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006fe0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006fe4:	e031      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d002      	beq.n	8006ff6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006ff0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006ff4:	e029      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007000:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007004:	e021      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007010:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007014:	e019      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007020:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007024:	e011      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007030:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007034:	e009      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b00      	cmp	r3, #0
 800703e:	d002      	beq.n	8007046 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007040:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007044:	e001      	b.n	800704a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007046:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800704a:	4618      	mov	r0, r3
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	bd90      	pop	{r4, r7, pc}
 8007052:	bf00      	nop
 8007054:	2000001c 	.word	0x2000001c
 8007058:	10624dd3 	.word	0x10624dd3
 800705c:	fdffe008 	.word	0xfdffe008

08007060 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8007060:	b490      	push	{r4, r7}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007068:	4b1e      	ldr	r3, [pc, #120]	; (80070e4 <SDMMC_GetCmdResp2+0x84>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a1e      	ldr	r2, [pc, #120]	; (80070e8 <SDMMC_GetCmdResp2+0x88>)
 800706e:	fba2 2303 	umull	r2, r3, r2, r3
 8007072:	0a5b      	lsrs	r3, r3, #9
 8007074:	f241 3288 	movw	r2, #5000	; 0x1388
 8007078:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800707c:	4623      	mov	r3, r4
 800707e:	1e5c      	subs	r4, r3, #1
 8007080:	2b00      	cmp	r3, #0
 8007082:	d102      	bne.n	800708a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007084:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007088:	e026      	b.n	80070d8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007096:	2b00      	cmp	r3, #0
 8007098:	d0f0      	beq.n	800707c <SDMMC_GetCmdResp2+0x1c>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1eb      	bne.n	800707c <SDMMC_GetCmdResp2+0x1c>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a8:	f003 0304 	and.w	r3, r3, #4
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d004      	beq.n	80070ba <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2204      	movs	r2, #4
 80070b4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80070b6:	2304      	movs	r3, #4
 80070b8:	e00e      	b.n	80070d8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d004      	beq.n	80070d0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2201      	movs	r2, #1
 80070ca:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e003      	b.n	80070d8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	22c5      	movs	r2, #197	; 0xc5
 80070d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bc90      	pop	{r4, r7}
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	2000001c 	.word	0x2000001c
 80070e8:	10624dd3 	.word	0x10624dd3

080070ec <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80070ec:	b490      	push	{r4, r7}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070f4:	4b18      	ldr	r3, [pc, #96]	; (8007158 <SDMMC_GetCmdResp3+0x6c>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a18      	ldr	r2, [pc, #96]	; (800715c <SDMMC_GetCmdResp3+0x70>)
 80070fa:	fba2 2303 	umull	r2, r3, r2, r3
 80070fe:	0a5b      	lsrs	r3, r3, #9
 8007100:	f241 3288 	movw	r2, #5000	; 0x1388
 8007104:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8007108:	4623      	mov	r3, r4
 800710a:	1e5c      	subs	r4, r3, #1
 800710c:	2b00      	cmp	r3, #0
 800710e:	d102      	bne.n	8007116 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007110:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007114:	e01b      	b.n	800714e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800711a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007122:	2b00      	cmp	r3, #0
 8007124:	d0f0      	beq.n	8007108 <SDMMC_GetCmdResp3+0x1c>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800712c:	2b00      	cmp	r3, #0
 800712e:	d1eb      	bne.n	8007108 <SDMMC_GetCmdResp3+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007134:	f003 0304 	and.w	r3, r3, #4
 8007138:	2b00      	cmp	r3, #0
 800713a:	d004      	beq.n	8007146 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2204      	movs	r2, #4
 8007140:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007142:	2304      	movs	r3, #4
 8007144:	e003      	b.n	800714e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	22c5      	movs	r2, #197	; 0xc5
 800714a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bc90      	pop	{r4, r7}
 8007156:	4770      	bx	lr
 8007158:	2000001c 	.word	0x2000001c
 800715c:	10624dd3 	.word	0x10624dd3

08007160 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007160:	b590      	push	{r4, r7, lr}
 8007162:	b087      	sub	sp, #28
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	460b      	mov	r3, r1
 800716a:	607a      	str	r2, [r7, #4]
 800716c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800716e:	4b34      	ldr	r3, [pc, #208]	; (8007240 <SDMMC_GetCmdResp6+0xe0>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a34      	ldr	r2, [pc, #208]	; (8007244 <SDMMC_GetCmdResp6+0xe4>)
 8007174:	fba2 2303 	umull	r2, r3, r2, r3
 8007178:	0a5b      	lsrs	r3, r3, #9
 800717a:	f241 3288 	movw	r2, #5000	; 0x1388
 800717e:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8007182:	4623      	mov	r3, r4
 8007184:	1e5c      	subs	r4, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d102      	bne.n	8007190 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800718a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800718e:	e052      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007194:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800719c:	2b00      	cmp	r3, #0
 800719e:	d0f0      	beq.n	8007182 <SDMMC_GetCmdResp6+0x22>
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1eb      	bne.n	8007182 <SDMMC_GetCmdResp6+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d004      	beq.n	80071c0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2204      	movs	r2, #4
 80071ba:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80071bc:	2304      	movs	r3, #4
 80071be:	e03a      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d004      	beq.n	80071d6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2201      	movs	r2, #1
 80071d0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e02f      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f7ff fbae 	bl	8006938 <SDMMC_GetCommandResponse>
 80071dc:	4603      	mov	r3, r0
 80071de:	461a      	mov	r2, r3
 80071e0:	7afb      	ldrb	r3, [r7, #11]
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d001      	beq.n	80071ea <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e025      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	22c5      	movs	r2, #197	; 0xc5
 80071ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80071f0:	2100      	movs	r1, #0
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f7ff fbad 	bl	8006952 <SDMMC_GetResponse>
 80071f8:	6138      	str	r0, [r7, #16]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d106      	bne.n	8007212 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	0c1b      	lsrs	r3, r3, #16
 8007208:	b29a      	uxth	r2, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800720e:	2300      	movs	r3, #0
 8007210:	e011      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800721c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007220:	e009      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d002      	beq.n	8007232 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800722c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007230:	e001      	b.n	8007236 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007232:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007236:	4618      	mov	r0, r3
 8007238:	371c      	adds	r7, #28
 800723a:	46bd      	mov	sp, r7
 800723c:	bd90      	pop	{r4, r7, pc}
 800723e:	bf00      	nop
 8007240:	2000001c 	.word	0x2000001c
 8007244:	10624dd3 	.word	0x10624dd3

08007248 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8007248:	b490      	push	{r4, r7}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007250:	4b21      	ldr	r3, [pc, #132]	; (80072d8 <SDMMC_GetCmdResp7+0x90>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a21      	ldr	r2, [pc, #132]	; (80072dc <SDMMC_GetCmdResp7+0x94>)
 8007256:	fba2 2303 	umull	r2, r3, r2, r3
 800725a:	0a5b      	lsrs	r3, r3, #9
 800725c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007260:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 8007264:	4623      	mov	r3, r4
 8007266:	1e5c      	subs	r4, r3, #1
 8007268:	2b00      	cmp	r3, #0
 800726a:	d102      	bne.n	8007272 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800726c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007270:	e02c      	b.n	80072cc <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDMMCx->STA;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007276:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800727e:	2b00      	cmp	r3, #0
 8007280:	d0f0      	beq.n	8007264 <SDMMC_GetCmdResp7+0x1c>
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1eb      	bne.n	8007264 <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007290:	f003 0304 	and.w	r3, r3, #4
 8007294:	2b00      	cmp	r3, #0
 8007296:	d004      	beq.n	80072a2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2204      	movs	r2, #4
 800729c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800729e:	2304      	movs	r3, #4
 80072a0:	e014      	b.n	80072cc <SDMMC_GetCmdResp7+0x84>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a6:	f003 0301 	and.w	r3, r3, #1
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d004      	beq.n	80072b8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e009      	b.n	80072cc <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2240      	movs	r2, #64	; 0x40
 80072c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80072ca:	2300      	movs	r3, #0

}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bc90      	pop	{r4, r7}
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	2000001c 	.word	0x2000001c
 80072dc:	10624dd3 	.word	0x10624dd3

080072e0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	4603      	mov	r3, r0
 80072e8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80072ea:	79fb      	ldrb	r3, [r7, #7]
 80072ec:	4a08      	ldr	r2, [pc, #32]	; (8007310 <disk_status+0x30>)
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	4413      	add	r3, r2
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	79fa      	ldrb	r2, [r7, #7]
 80072f8:	4905      	ldr	r1, [pc, #20]	; (8007310 <disk_status+0x30>)
 80072fa:	440a      	add	r2, r1
 80072fc:	7a12      	ldrb	r2, [r2, #8]
 80072fe:	4610      	mov	r0, r2
 8007300:	4798      	blx	r3
 8007302:	4603      	mov	r3, r0
 8007304:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007306:	7bfb      	ldrb	r3, [r7, #15]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	200000f0 	.word	0x200000f0

08007314 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800731e:	2300      	movs	r3, #0
 8007320:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007322:	79fb      	ldrb	r3, [r7, #7]
 8007324:	4a0d      	ldr	r2, [pc, #52]	; (800735c <disk_initialize+0x48>)
 8007326:	5cd3      	ldrb	r3, [r2, r3]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d111      	bne.n	8007350 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	4a0b      	ldr	r2, [pc, #44]	; (800735c <disk_initialize+0x48>)
 8007330:	2101      	movs	r1, #1
 8007332:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007334:	79fb      	ldrb	r3, [r7, #7]
 8007336:	4a09      	ldr	r2, [pc, #36]	; (800735c <disk_initialize+0x48>)
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4413      	add	r3, r2
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	79fa      	ldrb	r2, [r7, #7]
 8007342:	4906      	ldr	r1, [pc, #24]	; (800735c <disk_initialize+0x48>)
 8007344:	440a      	add	r2, r1
 8007346:	7a12      	ldrb	r2, [r2, #8]
 8007348:	4610      	mov	r0, r2
 800734a:	4798      	blx	r3
 800734c:	4603      	mov	r3, r0
 800734e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007350:	7bfb      	ldrb	r3, [r7, #15]
}
 8007352:	4618      	mov	r0, r3
 8007354:	3710      	adds	r7, #16
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	200000f0 	.word	0x200000f0

08007360 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007360:	b590      	push	{r4, r7, lr}
 8007362:	b087      	sub	sp, #28
 8007364:	af00      	add	r7, sp, #0
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	607a      	str	r2, [r7, #4]
 800736a:	603b      	str	r3, [r7, #0]
 800736c:	4603      	mov	r3, r0
 800736e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007370:	7bfb      	ldrb	r3, [r7, #15]
 8007372:	4a0a      	ldr	r2, [pc, #40]	; (800739c <disk_read+0x3c>)
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4413      	add	r3, r2
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	689c      	ldr	r4, [r3, #8]
 800737c:	7bfb      	ldrb	r3, [r7, #15]
 800737e:	4a07      	ldr	r2, [pc, #28]	; (800739c <disk_read+0x3c>)
 8007380:	4413      	add	r3, r2
 8007382:	7a18      	ldrb	r0, [r3, #8]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	68b9      	ldr	r1, [r7, #8]
 800738a:	47a0      	blx	r4
 800738c:	4603      	mov	r3, r0
 800738e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007390:	7dfb      	ldrb	r3, [r7, #23]
}
 8007392:	4618      	mov	r0, r3
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	bd90      	pop	{r4, r7, pc}
 800739a:	bf00      	nop
 800739c:	200000f0 	.word	0x200000f0

080073a0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80073a0:	b590      	push	{r4, r7, lr}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60b9      	str	r1, [r7, #8]
 80073a8:	607a      	str	r2, [r7, #4]
 80073aa:	603b      	str	r3, [r7, #0]
 80073ac:	4603      	mov	r3, r0
 80073ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	4a0a      	ldr	r2, [pc, #40]	; (80073dc <disk_write+0x3c>)
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	68dc      	ldr	r4, [r3, #12]
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
 80073be:	4a07      	ldr	r2, [pc, #28]	; (80073dc <disk_write+0x3c>)
 80073c0:	4413      	add	r3, r2
 80073c2:	7a18      	ldrb	r0, [r3, #8]
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	47a0      	blx	r4
 80073cc:	4603      	mov	r3, r0
 80073ce:	75fb      	strb	r3, [r7, #23]
  return res;
 80073d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	371c      	adds	r7, #28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd90      	pop	{r4, r7, pc}
 80073da:	bf00      	nop
 80073dc:	200000f0 	.word	0x200000f0

080073e0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	4603      	mov	r3, r0
 80073e8:	603a      	str	r2, [r7, #0]
 80073ea:	71fb      	strb	r3, [r7, #7]
 80073ec:	460b      	mov	r3, r1
 80073ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80073f0:	79fb      	ldrb	r3, [r7, #7]
 80073f2:	4a09      	ldr	r2, [pc, #36]	; (8007418 <disk_ioctl+0x38>)
 80073f4:	009b      	lsls	r3, r3, #2
 80073f6:	4413      	add	r3, r2
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	79fa      	ldrb	r2, [r7, #7]
 80073fe:	4906      	ldr	r1, [pc, #24]	; (8007418 <disk_ioctl+0x38>)
 8007400:	440a      	add	r2, r1
 8007402:	7a10      	ldrb	r0, [r2, #8]
 8007404:	79b9      	ldrb	r1, [r7, #6]
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	4798      	blx	r3
 800740a:	4603      	mov	r3, r0
 800740c:	73fb      	strb	r3, [r7, #15]
  return res;
 800740e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3710      	adds	r7, #16
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	200000f0 	.word	0x200000f0

0800741c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	3301      	adds	r3, #1
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800742c:	89fb      	ldrh	r3, [r7, #14]
 800742e:	021b      	lsls	r3, r3, #8
 8007430:	b21a      	sxth	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	b21b      	sxth	r3, r3
 8007438:	4313      	orrs	r3, r2
 800743a:	b21b      	sxth	r3, r3
 800743c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800743e:	89fb      	ldrh	r3, [r7, #14]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	3303      	adds	r3, #3
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	021b      	lsls	r3, r3, #8
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	3202      	adds	r2, #2
 8007464:	7812      	ldrb	r2, [r2, #0]
 8007466:	4313      	orrs	r3, r2
 8007468:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	021b      	lsls	r3, r3, #8
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	3201      	adds	r2, #1
 8007472:	7812      	ldrb	r2, [r2, #0]
 8007474:	4313      	orrs	r3, r2
 8007476:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	021b      	lsls	r3, r3, #8
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	7812      	ldrb	r2, [r2, #0]
 8007480:	4313      	orrs	r3, r2
 8007482:	60fb      	str	r3, [r7, #12]
	return rv;
 8007484:	68fb      	ldr	r3, [r7, #12]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3714      	adds	r7, #20
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
 800749a:	460b      	mov	r3, r1
 800749c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	1c5a      	adds	r2, r3, #1
 80074a2:	607a      	str	r2, [r7, #4]
 80074a4:	887a      	ldrh	r2, [r7, #2]
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	701a      	strb	r2, [r3, #0]
 80074aa:	887b      	ldrh	r3, [r7, #2]
 80074ac:	0a1b      	lsrs	r3, r3, #8
 80074ae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	607a      	str	r2, [r7, #4]
 80074b6:	887a      	ldrh	r2, [r7, #2]
 80074b8:	b2d2      	uxtb	r2, r2
 80074ba:	701a      	strb	r2, [r3, #0]
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	1c5a      	adds	r2, r3, #1
 80074d6:	607a      	str	r2, [r7, #4]
 80074d8:	683a      	ldr	r2, [r7, #0]
 80074da:	b2d2      	uxtb	r2, r2
 80074dc:	701a      	strb	r2, [r3, #0]
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	0a1b      	lsrs	r3, r3, #8
 80074e2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	1c5a      	adds	r2, r3, #1
 80074e8:	607a      	str	r2, [r7, #4]
 80074ea:	683a      	ldr	r2, [r7, #0]
 80074ec:	b2d2      	uxtb	r2, r2
 80074ee:	701a      	strb	r2, [r3, #0]
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	0a1b      	lsrs	r3, r3, #8
 80074f4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	683a      	ldr	r2, [r7, #0]
 80074fe:	b2d2      	uxtb	r2, r2
 8007500:	701a      	strb	r2, [r3, #0]
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	0a1b      	lsrs	r3, r3, #8
 8007506:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	1c5a      	adds	r2, r3, #1
 800750c:	607a      	str	r2, [r7, #4]
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	b2d2      	uxtb	r2, r2
 8007512:	701a      	strb	r2, [r3, #0]
}
 8007514:	bf00      	nop
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007520:	b480      	push	{r7}
 8007522:	b087      	sub	sp, #28
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00d      	beq.n	8007556 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	1c53      	adds	r3, r2, #1
 800753e:	613b      	str	r3, [r7, #16]
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	1c59      	adds	r1, r3, #1
 8007544:	6179      	str	r1, [r7, #20]
 8007546:	7812      	ldrb	r2, [r2, #0]
 8007548:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	3b01      	subs	r3, #1
 800754e:	607b      	str	r3, [r7, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1f1      	bne.n	800753a <mem_cpy+0x1a>
	}
}
 8007556:	bf00      	nop
 8007558:	371c      	adds	r7, #28
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007562:	b480      	push	{r7}
 8007564:	b087      	sub	sp, #28
 8007566:	af00      	add	r7, sp, #0
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	617a      	str	r2, [r7, #20]
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	b2d2      	uxtb	r2, r2
 800757c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	3b01      	subs	r3, #1
 8007582:	607b      	str	r3, [r7, #4]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d1f3      	bne.n	8007572 <mem_set+0x10>
}
 800758a:	bf00      	nop
 800758c:	bf00      	nop
 800758e:	371c      	adds	r7, #28
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007598:	b480      	push	{r7}
 800759a:	b089      	sub	sp, #36	; 0x24
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	61fb      	str	r3, [r7, #28]
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80075ac:	2300      	movs	r3, #0
 80075ae:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	1c5a      	adds	r2, r3, #1
 80075b4:	61fa      	str	r2, [r7, #28]
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	4619      	mov	r1, r3
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	61ba      	str	r2, [r7, #24]
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	1acb      	subs	r3, r1, r3
 80075c4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	3b01      	subs	r3, #1
 80075ca:	607b      	str	r3, [r7, #4]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d002      	beq.n	80075d8 <mem_cmp+0x40>
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d0eb      	beq.n	80075b0 <mem_cmp+0x18>

	return r;
 80075d8:	697b      	ldr	r3, [r7, #20]
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3724      	adds	r7, #36	; 0x24
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr

080075e6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80075e6:	b480      	push	{r7}
 80075e8:	b083      	sub	sp, #12
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
 80075ee:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80075f0:	e002      	b.n	80075f8 <chk_chr+0x12>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	3301      	adds	r3, #1
 80075f6:	607b      	str	r3, [r7, #4]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d005      	beq.n	800760c <chk_chr+0x26>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	461a      	mov	r2, r3
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	4293      	cmp	r3, r2
 800760a:	d1f2      	bne.n	80075f2 <chk_chr+0xc>
	return *str;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	781b      	ldrb	r3, [r3, #0]
}
 8007610:	4618      	mov	r0, r3
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007626:	2300      	movs	r3, #0
 8007628:	60bb      	str	r3, [r7, #8]
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	e029      	b.n	8007684 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007630:	4a27      	ldr	r2, [pc, #156]	; (80076d0 <chk_lock+0xb4>)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	011b      	lsls	r3, r3, #4
 8007636:	4413      	add	r3, r2
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d01d      	beq.n	800767a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800763e:	4a24      	ldr	r2, [pc, #144]	; (80076d0 <chk_lock+0xb4>)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	011b      	lsls	r3, r3, #4
 8007644:	4413      	add	r3, r2
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	429a      	cmp	r2, r3
 800764e:	d116      	bne.n	800767e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007650:	4a1f      	ldr	r2, [pc, #124]	; (80076d0 <chk_lock+0xb4>)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	011b      	lsls	r3, r3, #4
 8007656:	4413      	add	r3, r2
 8007658:	3304      	adds	r3, #4
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007660:	429a      	cmp	r2, r3
 8007662:	d10c      	bne.n	800767e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007664:	4a1a      	ldr	r2, [pc, #104]	; (80076d0 <chk_lock+0xb4>)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	011b      	lsls	r3, r3, #4
 800766a:	4413      	add	r3, r2
 800766c:	3308      	adds	r3, #8
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007674:	429a      	cmp	r2, r3
 8007676:	d102      	bne.n	800767e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007678:	e007      	b.n	800768a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800767a:	2301      	movs	r3, #1
 800767c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	3301      	adds	r3, #1
 8007682:	60fb      	str	r3, [r7, #12]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d9d2      	bls.n	8007630 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2b02      	cmp	r3, #2
 800768e:	d109      	bne.n	80076a4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d102      	bne.n	800769c <chk_lock+0x80>
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	2b02      	cmp	r3, #2
 800769a:	d101      	bne.n	80076a0 <chk_lock+0x84>
 800769c:	2300      	movs	r3, #0
 800769e:	e010      	b.n	80076c2 <chk_lock+0xa6>
 80076a0:	2312      	movs	r3, #18
 80076a2:	e00e      	b.n	80076c2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d108      	bne.n	80076bc <chk_lock+0xa0>
 80076aa:	4a09      	ldr	r2, [pc, #36]	; (80076d0 <chk_lock+0xb4>)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	4413      	add	r3, r2
 80076b2:	330c      	adds	r3, #12
 80076b4:	881b      	ldrh	r3, [r3, #0]
 80076b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076ba:	d101      	bne.n	80076c0 <chk_lock+0xa4>
 80076bc:	2310      	movs	r3, #16
 80076be:	e000      	b.n	80076c2 <chk_lock+0xa6>
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	200000d0 	.word	0x200000d0

080076d4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80076da:	2300      	movs	r3, #0
 80076dc:	607b      	str	r3, [r7, #4]
 80076de:	e002      	b.n	80076e6 <enq_lock+0x12>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	3301      	adds	r3, #1
 80076e4:	607b      	str	r3, [r7, #4]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d806      	bhi.n	80076fa <enq_lock+0x26>
 80076ec:	4a09      	ldr	r2, [pc, #36]	; (8007714 <enq_lock+0x40>)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	011b      	lsls	r3, r3, #4
 80076f2:	4413      	add	r3, r2
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1f2      	bne.n	80076e0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	bf14      	ite	ne
 8007700:	2301      	movne	r3, #1
 8007702:	2300      	moveq	r3, #0
 8007704:	b2db      	uxtb	r3, r3
}
 8007706:	4618      	mov	r0, r3
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	200000d0 	.word	0x200000d0

08007718 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	e01f      	b.n	8007768 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007728:	4a41      	ldr	r2, [pc, #260]	; (8007830 <inc_lock+0x118>)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	011b      	lsls	r3, r3, #4
 800772e:	4413      	add	r3, r2
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	429a      	cmp	r2, r3
 8007738:	d113      	bne.n	8007762 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800773a:	4a3d      	ldr	r2, [pc, #244]	; (8007830 <inc_lock+0x118>)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	011b      	lsls	r3, r3, #4
 8007740:	4413      	add	r3, r2
 8007742:	3304      	adds	r3, #4
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800774a:	429a      	cmp	r2, r3
 800774c:	d109      	bne.n	8007762 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800774e:	4a38      	ldr	r2, [pc, #224]	; (8007830 <inc_lock+0x118>)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	011b      	lsls	r3, r3, #4
 8007754:	4413      	add	r3, r2
 8007756:	3308      	adds	r3, #8
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800775e:	429a      	cmp	r2, r3
 8007760:	d006      	beq.n	8007770 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3301      	adds	r3, #1
 8007766:	60fb      	str	r3, [r7, #12]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2b01      	cmp	r3, #1
 800776c:	d9dc      	bls.n	8007728 <inc_lock+0x10>
 800776e:	e000      	b.n	8007772 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007770:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2b02      	cmp	r3, #2
 8007776:	d132      	bne.n	80077de <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007778:	2300      	movs	r3, #0
 800777a:	60fb      	str	r3, [r7, #12]
 800777c:	e002      	b.n	8007784 <inc_lock+0x6c>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	3301      	adds	r3, #1
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d806      	bhi.n	8007798 <inc_lock+0x80>
 800778a:	4a29      	ldr	r2, [pc, #164]	; (8007830 <inc_lock+0x118>)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	011b      	lsls	r3, r3, #4
 8007790:	4413      	add	r3, r2
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1f2      	bne.n	800777e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2b02      	cmp	r3, #2
 800779c:	d101      	bne.n	80077a2 <inc_lock+0x8a>
 800779e:	2300      	movs	r3, #0
 80077a0:	e040      	b.n	8007824 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	4922      	ldr	r1, [pc, #136]	; (8007830 <inc_lock+0x118>)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	011b      	lsls	r3, r3, #4
 80077ac:	440b      	add	r3, r1
 80077ae:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	491e      	ldr	r1, [pc, #120]	; (8007830 <inc_lock+0x118>)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	011b      	lsls	r3, r3, #4
 80077ba:	440b      	add	r3, r1
 80077bc:	3304      	adds	r3, #4
 80077be:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	695a      	ldr	r2, [r3, #20]
 80077c4:	491a      	ldr	r1, [pc, #104]	; (8007830 <inc_lock+0x118>)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	011b      	lsls	r3, r3, #4
 80077ca:	440b      	add	r3, r1
 80077cc:	3308      	adds	r3, #8
 80077ce:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80077d0:	4a17      	ldr	r2, [pc, #92]	; (8007830 <inc_lock+0x118>)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	011b      	lsls	r3, r3, #4
 80077d6:	4413      	add	r3, r2
 80077d8:	330c      	adds	r3, #12
 80077da:	2200      	movs	r2, #0
 80077dc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d009      	beq.n	80077f8 <inc_lock+0xe0>
 80077e4:	4a12      	ldr	r2, [pc, #72]	; (8007830 <inc_lock+0x118>)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	011b      	lsls	r3, r3, #4
 80077ea:	4413      	add	r3, r2
 80077ec:	330c      	adds	r3, #12
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <inc_lock+0xe0>
 80077f4:	2300      	movs	r3, #0
 80077f6:	e015      	b.n	8007824 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d108      	bne.n	8007810 <inc_lock+0xf8>
 80077fe:	4a0c      	ldr	r2, [pc, #48]	; (8007830 <inc_lock+0x118>)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	011b      	lsls	r3, r3, #4
 8007804:	4413      	add	r3, r2
 8007806:	330c      	adds	r3, #12
 8007808:	881b      	ldrh	r3, [r3, #0]
 800780a:	3301      	adds	r3, #1
 800780c:	b29a      	uxth	r2, r3
 800780e:	e001      	b.n	8007814 <inc_lock+0xfc>
 8007810:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007814:	4906      	ldr	r1, [pc, #24]	; (8007830 <inc_lock+0x118>)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	011b      	lsls	r3, r3, #4
 800781a:	440b      	add	r3, r1
 800781c:	330c      	adds	r3, #12
 800781e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	3301      	adds	r3, #1
}
 8007824:	4618      	mov	r0, r3
 8007826:	3714      	adds	r7, #20
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	200000d0 	.word	0x200000d0

08007834 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007834:	b480      	push	{r7}
 8007836:	b085      	sub	sp, #20
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	3b01      	subs	r3, #1
 8007840:	607b      	str	r3, [r7, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d825      	bhi.n	8007894 <dec_lock+0x60>
		n = Files[i].ctr;
 8007848:	4a17      	ldr	r2, [pc, #92]	; (80078a8 <dec_lock+0x74>)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	4413      	add	r3, r2
 8007850:	330c      	adds	r3, #12
 8007852:	881b      	ldrh	r3, [r3, #0]
 8007854:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007856:	89fb      	ldrh	r3, [r7, #14]
 8007858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800785c:	d101      	bne.n	8007862 <dec_lock+0x2e>
 800785e:	2300      	movs	r3, #0
 8007860:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007862:	89fb      	ldrh	r3, [r7, #14]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <dec_lock+0x3a>
 8007868:	89fb      	ldrh	r3, [r7, #14]
 800786a:	3b01      	subs	r3, #1
 800786c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800786e:	4a0e      	ldr	r2, [pc, #56]	; (80078a8 <dec_lock+0x74>)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	011b      	lsls	r3, r3, #4
 8007874:	4413      	add	r3, r2
 8007876:	330c      	adds	r3, #12
 8007878:	89fa      	ldrh	r2, [r7, #14]
 800787a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800787c:	89fb      	ldrh	r3, [r7, #14]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d105      	bne.n	800788e <dec_lock+0x5a>
 8007882:	4a09      	ldr	r2, [pc, #36]	; (80078a8 <dec_lock+0x74>)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	4413      	add	r3, r2
 800788a:	2200      	movs	r2, #0
 800788c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800788e:	2300      	movs	r3, #0
 8007890:	737b      	strb	r3, [r7, #13]
 8007892:	e001      	b.n	8007898 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007894:	2302      	movs	r3, #2
 8007896:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007898:	7b7b      	ldrb	r3, [r7, #13]
}
 800789a:	4618      	mov	r0, r3
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	200000d0 	.word	0x200000d0

080078ac <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80078b4:	2300      	movs	r3, #0
 80078b6:	60fb      	str	r3, [r7, #12]
 80078b8:	e010      	b.n	80078dc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80078ba:	4a0d      	ldr	r2, [pc, #52]	; (80078f0 <clear_lock+0x44>)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	011b      	lsls	r3, r3, #4
 80078c0:	4413      	add	r3, r2
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d105      	bne.n	80078d6 <clear_lock+0x2a>
 80078ca:	4a09      	ldr	r2, [pc, #36]	; (80078f0 <clear_lock+0x44>)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	011b      	lsls	r3, r3, #4
 80078d0:	4413      	add	r3, r2
 80078d2:	2200      	movs	r2, #0
 80078d4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	3301      	adds	r3, #1
 80078da:	60fb      	str	r3, [r7, #12]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d9eb      	bls.n	80078ba <clear_lock+0xe>
	}
}
 80078e2:	bf00      	nop
 80078e4:	bf00      	nop
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr
 80078f0:	200000d0 	.word	0x200000d0

080078f4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b086      	sub	sp, #24
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80078fc:	2300      	movs	r3, #0
 80078fe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	78db      	ldrb	r3, [r3, #3]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d034      	beq.n	8007972 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800790c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	7858      	ldrb	r0, [r3, #1]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007918:	2301      	movs	r3, #1
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	f7ff fd40 	bl	80073a0 <disk_write>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <sync_window+0x38>
			res = FR_DISK_ERR;
 8007926:	2301      	movs	r3, #1
 8007928:	73fb      	strb	r3, [r7, #15]
 800792a:	e022      	b.n	8007972 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	1ad2      	subs	r2, r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	429a      	cmp	r2, r3
 8007940:	d217      	bcs.n	8007972 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	789b      	ldrb	r3, [r3, #2]
 8007946:	613b      	str	r3, [r7, #16]
 8007948:	e010      	b.n	800796c <sync_window+0x78>
					wsect += fs->fsize;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	69db      	ldr	r3, [r3, #28]
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	4413      	add	r3, r2
 8007952:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	7858      	ldrb	r0, [r3, #1]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800795e:	2301      	movs	r3, #1
 8007960:	697a      	ldr	r2, [r7, #20]
 8007962:	f7ff fd1d 	bl	80073a0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	3b01      	subs	r3, #1
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d8eb      	bhi.n	800794a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007972:	7bfb      	ldrb	r3, [r7, #15]
}
 8007974:	4618      	mov	r0, r3
 8007976:	3718      	adds	r7, #24
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	429a      	cmp	r2, r3
 8007992:	d01b      	beq.n	80079cc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff ffad 	bl	80078f4 <sync_window>
 800799a:	4603      	mov	r3, r0
 800799c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800799e:	7bfb      	ldrb	r3, [r7, #15]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d113      	bne.n	80079cc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	7858      	ldrb	r0, [r3, #1]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80079ae:	2301      	movs	r3, #1
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	f7ff fcd5 	bl	8007360 <disk_read>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d004      	beq.n	80079c6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80079bc:	f04f 33ff 	mov.w	r3, #4294967295
 80079c0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	683a      	ldr	r2, [r7, #0]
 80079ca:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80079cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3710      	adds	r7, #16
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
	...

080079d8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f7ff ff87 	bl	80078f4 <sync_window>
 80079e6:	4603      	mov	r3, r0
 80079e8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d158      	bne.n	8007aa2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	2b03      	cmp	r3, #3
 80079f6:	d148      	bne.n	8007a8a <sync_fs+0xb2>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	791b      	ldrb	r3, [r3, #4]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d144      	bne.n	8007a8a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	3334      	adds	r3, #52	; 0x34
 8007a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a08:	2100      	movs	r1, #0
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7ff fda9 	bl	8007562 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	3334      	adds	r3, #52	; 0x34
 8007a14:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007a18:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7ff fd38 	bl	8007492 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	3334      	adds	r3, #52	; 0x34
 8007a26:	4921      	ldr	r1, [pc, #132]	; (8007aac <sync_fs+0xd4>)
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7ff fd4d 	bl	80074c8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	3334      	adds	r3, #52	; 0x34
 8007a32:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007a36:	491e      	ldr	r1, [pc, #120]	; (8007ab0 <sync_fs+0xd8>)
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f7ff fd45 	bl	80074c8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	3334      	adds	r3, #52	; 0x34
 8007a42:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	f7ff fd3b 	bl	80074c8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	3334      	adds	r3, #52	; 0x34
 8007a56:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	4619      	mov	r1, r3
 8007a60:	4610      	mov	r0, r2
 8007a62:	f7ff fd31 	bl	80074c8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	1c5a      	adds	r2, r3, #1
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	7858      	ldrb	r0, [r3, #1]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a7e:	2301      	movs	r3, #1
 8007a80:	f7ff fc8e 	bl	80073a0 <disk_write>
			fs->fsi_flag = 0;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	785b      	ldrb	r3, [r3, #1]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	2100      	movs	r1, #0
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7ff fca4 	bl	80073e0 <disk_ioctl>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d001      	beq.n	8007aa2 <sync_fs+0xca>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	41615252 	.word	0x41615252
 8007ab0:	61417272 	.word	0x61417272

08007ab4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	3b02      	subs	r3, #2
 8007ac2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	3b02      	subs	r3, #2
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d301      	bcc.n	8007ad4 <clust2sect+0x20>
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	e008      	b.n	8007ae6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	895b      	ldrh	r3, [r3, #10]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	fb03 f202 	mul.w	r2, r3, r2
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae4:	4413      	add	r3, r2
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr

08007af2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b086      	sub	sp, #24
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
 8007afa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d904      	bls.n	8007b12 <get_fat+0x20>
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	699b      	ldr	r3, [r3, #24]
 8007b0c:	683a      	ldr	r2, [r7, #0]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d302      	bcc.n	8007b18 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007b12:	2301      	movs	r3, #1
 8007b14:	617b      	str	r3, [r7, #20]
 8007b16:	e08f      	b.n	8007c38 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007b18:	f04f 33ff 	mov.w	r3, #4294967295
 8007b1c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	2b03      	cmp	r3, #3
 8007b24:	d062      	beq.n	8007bec <get_fat+0xfa>
 8007b26:	2b03      	cmp	r3, #3
 8007b28:	dc7c      	bgt.n	8007c24 <get_fat+0x132>
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d002      	beq.n	8007b34 <get_fat+0x42>
 8007b2e:	2b02      	cmp	r3, #2
 8007b30:	d042      	beq.n	8007bb8 <get_fat+0xc6>
 8007b32:	e077      	b.n	8007c24 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	085b      	lsrs	r3, r3, #1
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	4413      	add	r3, r2
 8007b40:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	0a5b      	lsrs	r3, r3, #9
 8007b4a:	4413      	add	r3, r2
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	6938      	ldr	r0, [r7, #16]
 8007b50:	f7ff ff14 	bl	800797c <move_window>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d167      	bne.n	8007c2a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	60fa      	str	r2, [r7, #12]
 8007b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	4413      	add	r3, r2
 8007b68:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007b6c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	0a5b      	lsrs	r3, r3, #9
 8007b76:	4413      	add	r3, r2
 8007b78:	4619      	mov	r1, r3
 8007b7a:	6938      	ldr	r0, [r7, #16]
 8007b7c:	f7ff fefe 	bl	800797c <move_window>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d153      	bne.n	8007c2e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007b94:	021b      	lsls	r3, r3, #8
 8007b96:	461a      	mov	r2, r3
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	f003 0301 	and.w	r3, r3, #1
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d002      	beq.n	8007bae <get_fat+0xbc>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	091b      	lsrs	r3, r3, #4
 8007bac:	e002      	b.n	8007bb4 <get_fat+0xc2>
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bb4:	617b      	str	r3, [r7, #20]
			break;
 8007bb6:	e03f      	b.n	8007c38 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	0a1b      	lsrs	r3, r3, #8
 8007bc0:	4413      	add	r3, r2
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	6938      	ldr	r0, [r7, #16]
 8007bc6:	f7ff fed9 	bl	800797c <move_window>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d130      	bne.n	8007c32 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	005b      	lsls	r3, r3, #1
 8007bda:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007bde:	4413      	add	r3, r2
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7ff fc1b 	bl	800741c <ld_word>
 8007be6:	4603      	mov	r3, r0
 8007be8:	617b      	str	r3, [r7, #20]
			break;
 8007bea:	e025      	b.n	8007c38 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	09db      	lsrs	r3, r3, #7
 8007bf4:	4413      	add	r3, r2
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	6938      	ldr	r0, [r7, #16]
 8007bfa:	f7ff febf 	bl	800797c <move_window>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d118      	bne.n	8007c36 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007c12:	4413      	add	r3, r2
 8007c14:	4618      	mov	r0, r3
 8007c16:	f7ff fc19 	bl	800744c <ld_dword>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007c20:	617b      	str	r3, [r7, #20]
			break;
 8007c22:	e009      	b.n	8007c38 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007c24:	2301      	movs	r3, #1
 8007c26:	617b      	str	r3, [r7, #20]
 8007c28:	e006      	b.n	8007c38 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c2a:	bf00      	nop
 8007c2c:	e004      	b.n	8007c38 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c2e:	bf00      	nop
 8007c30:	e002      	b.n	8007c38 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c32:	bf00      	nop
 8007c34:	e000      	b.n	8007c38 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c36:	bf00      	nop
		}
	}

	return val;
 8007c38:	697b      	ldr	r3, [r7, #20]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3718      	adds	r7, #24
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007c42:	b590      	push	{r4, r7, lr}
 8007c44:	b089      	sub	sp, #36	; 0x24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	60f8      	str	r0, [r7, #12]
 8007c4a:	60b9      	str	r1, [r7, #8]
 8007c4c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007c4e:	2302      	movs	r3, #2
 8007c50:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	f240 80d2 	bls.w	8007dfe <put_fat+0x1bc>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	f080 80cc 	bcs.w	8007dfe <put_fat+0x1bc>
		switch (fs->fs_type) {
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	2b03      	cmp	r3, #3
 8007c6c:	f000 8096 	beq.w	8007d9c <put_fat+0x15a>
 8007c70:	2b03      	cmp	r3, #3
 8007c72:	f300 80cd 	bgt.w	8007e10 <put_fat+0x1ce>
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d002      	beq.n	8007c80 <put_fat+0x3e>
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d06e      	beq.n	8007d5c <put_fat+0x11a>
 8007c7e:	e0c7      	b.n	8007e10 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	61bb      	str	r3, [r7, #24]
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	085b      	lsrs	r3, r3, #1
 8007c88:	69ba      	ldr	r2, [r7, #24]
 8007c8a:	4413      	add	r3, r2
 8007c8c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c92:	69bb      	ldr	r3, [r7, #24]
 8007c94:	0a5b      	lsrs	r3, r3, #9
 8007c96:	4413      	add	r3, r2
 8007c98:	4619      	mov	r1, r3
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f7ff fe6e 	bl	800797c <move_window>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ca4:	7ffb      	ldrb	r3, [r7, #31]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f040 80ab 	bne.w	8007e02 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	1c59      	adds	r1, r3, #1
 8007cb6:	61b9      	str	r1, [r7, #24]
 8007cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cbc:	4413      	add	r3, r2
 8007cbe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00d      	beq.n	8007ce6 <put_fat+0xa4>
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	b25b      	sxtb	r3, r3
 8007cd0:	f003 030f 	and.w	r3, r3, #15
 8007cd4:	b25a      	sxtb	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	011b      	lsls	r3, r3, #4
 8007cdc:	b25b      	sxtb	r3, r3
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	b25b      	sxtb	r3, r3
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	e001      	b.n	8007cea <put_fat+0xa8>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	0a5b      	lsrs	r3, r3, #9
 8007cfc:	4413      	add	r3, r2
 8007cfe:	4619      	mov	r1, r3
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f7ff fe3b 	bl	800797c <move_window>
 8007d06:	4603      	mov	r3, r0
 8007d08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d0a:	7ffb      	ldrb	r3, [r7, #31]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d17a      	bne.n	8007e06 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d1c:	4413      	add	r3, r2
 8007d1e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <put_fat+0xf0>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	091b      	lsrs	r3, r3, #4
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	e00e      	b.n	8007d50 <put_fat+0x10e>
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	b25b      	sxtb	r3, r3
 8007d38:	f023 030f 	bic.w	r3, r3, #15
 8007d3c:	b25a      	sxtb	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	0a1b      	lsrs	r3, r3, #8
 8007d42:	b25b      	sxtb	r3, r3
 8007d44:	f003 030f 	and.w	r3, r3, #15
 8007d48:	b25b      	sxtb	r3, r3
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	b25b      	sxtb	r3, r3
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2201      	movs	r2, #1
 8007d58:	70da      	strb	r2, [r3, #3]
			break;
 8007d5a:	e059      	b.n	8007e10 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	0a1b      	lsrs	r3, r3, #8
 8007d64:	4413      	add	r3, r2
 8007d66:	4619      	mov	r1, r3
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f7ff fe07 	bl	800797c <move_window>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d72:	7ffb      	ldrb	r3, [r7, #31]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d148      	bne.n	8007e0a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	005b      	lsls	r3, r3, #1
 8007d82:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007d86:	4413      	add	r3, r2
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	b292      	uxth	r2, r2
 8007d8c:	4611      	mov	r1, r2
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f7ff fb7f 	bl	8007492 <st_word>
			fs->wflag = 1;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	70da      	strb	r2, [r3, #3]
			break;
 8007d9a:	e039      	b.n	8007e10 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	09db      	lsrs	r3, r3, #7
 8007da4:	4413      	add	r3, r2
 8007da6:	4619      	mov	r1, r3
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f7ff fde7 	bl	800797c <move_window>
 8007dae:	4603      	mov	r3, r0
 8007db0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007db2:	7ffb      	ldrb	r3, [r7, #31]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d12a      	bne.n	8007e0e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007dcc:	4413      	add	r3, r2
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7ff fb3c 	bl	800744c <ld_dword>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007dda:	4323      	orrs	r3, r4
 8007ddc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007dec:	4413      	add	r3, r2
 8007dee:	6879      	ldr	r1, [r7, #4]
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7ff fb69 	bl	80074c8 <st_dword>
			fs->wflag = 1;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	70da      	strb	r2, [r3, #3]
			break;
 8007dfc:	e008      	b.n	8007e10 <put_fat+0x1ce>
		}
	}
 8007dfe:	bf00      	nop
 8007e00:	e006      	b.n	8007e10 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007e02:	bf00      	nop
 8007e04:	e004      	b.n	8007e10 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007e06:	bf00      	nop
 8007e08:	e002      	b.n	8007e10 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007e0a:	bf00      	nop
 8007e0c:	e000      	b.n	8007e10 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007e0e:	bf00      	nop
	return res;
 8007e10:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3724      	adds	r7, #36	; 0x24
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd90      	pop	{r4, r7, pc}

08007e1a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b088      	sub	sp, #32
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	60f8      	str	r0, [r7, #12]
 8007e22:	60b9      	str	r1, [r7, #8]
 8007e24:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007e26:	2300      	movs	r3, #0
 8007e28:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d904      	bls.n	8007e40 <remove_chain+0x26>
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d301      	bcc.n	8007e44 <remove_chain+0x2a>
 8007e40:	2302      	movs	r3, #2
 8007e42:	e04b      	b.n	8007edc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00c      	beq.n	8007e64 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e4e:	6879      	ldr	r1, [r7, #4]
 8007e50:	69b8      	ldr	r0, [r7, #24]
 8007e52:	f7ff fef6 	bl	8007c42 <put_fat>
 8007e56:	4603      	mov	r3, r0
 8007e58:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007e5a:	7ffb      	ldrb	r3, [r7, #31]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d001      	beq.n	8007e64 <remove_chain+0x4a>
 8007e60:	7ffb      	ldrb	r3, [r7, #31]
 8007e62:	e03b      	b.n	8007edc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007e64:	68b9      	ldr	r1, [r7, #8]
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f7ff fe43 	bl	8007af2 <get_fat>
 8007e6c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d031      	beq.n	8007ed8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <remove_chain+0x64>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e02e      	b.n	8007edc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e84:	d101      	bne.n	8007e8a <remove_chain+0x70>
 8007e86:	2301      	movs	r3, #1
 8007e88:	e028      	b.n	8007edc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	68b9      	ldr	r1, [r7, #8]
 8007e8e:	69b8      	ldr	r0, [r7, #24]
 8007e90:	f7ff fed7 	bl	8007c42 <put_fat>
 8007e94:	4603      	mov	r3, r0
 8007e96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007e98:	7ffb      	ldrb	r3, [r7, #31]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d001      	beq.n	8007ea2 <remove_chain+0x88>
 8007e9e:	7ffb      	ldrb	r3, [r7, #31]
 8007ea0:	e01c      	b.n	8007edc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	695a      	ldr	r2, [r3, #20]
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	3b02      	subs	r3, #2
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d20b      	bcs.n	8007ec8 <remove_chain+0xae>
			fs->free_clst++;
 8007eb0:	69bb      	ldr	r3, [r7, #24]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	791b      	ldrb	r3, [r3, #4]
 8007ebe:	f043 0301 	orr.w	r3, r3, #1
 8007ec2:	b2da      	uxtb	r2, r3
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d3c6      	bcc.n	8007e64 <remove_chain+0x4a>
 8007ed6:	e000      	b.n	8007eda <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007ed8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3720      	adds	r7, #32
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b088      	sub	sp, #32
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10d      	bne.n	8007f16 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	691b      	ldr	r3, [r3, #16]
 8007efe:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d004      	beq.n	8007f10 <create_chain+0x2c>
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	69ba      	ldr	r2, [r7, #24]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d31b      	bcc.n	8007f48 <create_chain+0x64>
 8007f10:	2301      	movs	r3, #1
 8007f12:	61bb      	str	r3, [r7, #24]
 8007f14:	e018      	b.n	8007f48 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007f16:	6839      	ldr	r1, [r7, #0]
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f7ff fdea 	bl	8007af2 <get_fat>
 8007f1e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d801      	bhi.n	8007f2a <create_chain+0x46>
 8007f26:	2301      	movs	r3, #1
 8007f28:	e070      	b.n	800800c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d101      	bne.n	8007f36 <create_chain+0x52>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	e06a      	b.n	800800c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	699b      	ldr	r3, [r3, #24]
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d201      	bcs.n	8007f44 <create_chain+0x60>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	e063      	b.n	800800c <create_chain+0x128>
		scl = clst;
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007f4c:	69fb      	ldr	r3, [r7, #28]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	699b      	ldr	r3, [r3, #24]
 8007f56:	69fa      	ldr	r2, [r7, #28]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d307      	bcc.n	8007f6c <create_chain+0x88>
				ncl = 2;
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d901      	bls.n	8007f6c <create_chain+0x88>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	e04f      	b.n	800800c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007f6c:	69f9      	ldr	r1, [r7, #28]
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f7ff fdbf 	bl	8007af2 <get_fat>
 8007f74:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00e      	beq.n	8007f9a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d003      	beq.n	8007f8a <create_chain+0xa6>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f88:	d101      	bne.n	8007f8e <create_chain+0xaa>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	e03e      	b.n	800800c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d1da      	bne.n	8007f4c <create_chain+0x68>
 8007f96:	2300      	movs	r3, #0
 8007f98:	e038      	b.n	800800c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007f9a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa0:	69f9      	ldr	r1, [r7, #28]
 8007fa2:	6938      	ldr	r0, [r7, #16]
 8007fa4:	f7ff fe4d 	bl	8007c42 <put_fat>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007fac:	7dfb      	ldrb	r3, [r7, #23]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d109      	bne.n	8007fc6 <create_chain+0xe2>
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d006      	beq.n	8007fc6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007fb8:	69fa      	ldr	r2, [r7, #28]
 8007fba:	6839      	ldr	r1, [r7, #0]
 8007fbc:	6938      	ldr	r0, [r7, #16]
 8007fbe:	f7ff fe40 	bl	8007c42 <put_fat>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007fc6:	7dfb      	ldrb	r3, [r7, #23]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d116      	bne.n	8007ffa <create_chain+0x116>
		fs->last_clst = ncl;
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	69fa      	ldr	r2, [r7, #28]
 8007fd0:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	695a      	ldr	r2, [r3, #20]
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	3b02      	subs	r3, #2
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d804      	bhi.n	8007fea <create_chain+0x106>
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	695b      	ldr	r3, [r3, #20]
 8007fe4:	1e5a      	subs	r2, r3, #1
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	791b      	ldrb	r3, [r3, #4]
 8007fee:	f043 0301 	orr.w	r3, r3, #1
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	711a      	strb	r2, [r3, #4]
 8007ff8:	e007      	b.n	800800a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007ffa:	7dfb      	ldrb	r3, [r7, #23]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d102      	bne.n	8008006 <create_chain+0x122>
 8008000:	f04f 33ff 	mov.w	r3, #4294967295
 8008004:	e000      	b.n	8008008 <create_chain+0x124>
 8008006:	2301      	movs	r3, #1
 8008008:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800800a:	69fb      	ldr	r3, [r7, #28]
}
 800800c:	4618      	mov	r0, r3
 800800e:	3720      	adds	r7, #32
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008014:	b480      	push	{r7}
 8008016:	b087      	sub	sp, #28
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008028:	3304      	adds	r3, #4
 800802a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	0a5b      	lsrs	r3, r3, #9
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	8952      	ldrh	r2, [r2, #10]
 8008034:	fbb3 f3f2 	udiv	r3, r3, r2
 8008038:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	1d1a      	adds	r2, r3, #4
 800803e:	613a      	str	r2, [r7, #16]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d101      	bne.n	800804e <clmt_clust+0x3a>
 800804a:	2300      	movs	r3, #0
 800804c:	e010      	b.n	8008070 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	429a      	cmp	r2, r3
 8008054:	d307      	bcc.n	8008066 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	617b      	str	r3, [r7, #20]
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	3304      	adds	r3, #4
 8008062:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008064:	e7e9      	b.n	800803a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008066:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	4413      	add	r3, r2
}
 8008070:	4618      	mov	r0, r3
 8008072:	371c      	adds	r7, #28
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008092:	d204      	bcs.n	800809e <dir_sdi+0x22>
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	f003 031f 	and.w	r3, r3, #31
 800809a:	2b00      	cmp	r3, #0
 800809c:	d001      	beq.n	80080a2 <dir_sdi+0x26>
		return FR_INT_ERR;
 800809e:	2302      	movs	r3, #2
 80080a0:	e063      	b.n	800816a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	683a      	ldr	r2, [r7, #0]
 80080a6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d106      	bne.n	80080c2 <dir_sdi+0x46>
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d902      	bls.n	80080c2 <dir_sdi+0x46>
		clst = fs->dirbase;
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10c      	bne.n	80080e2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	095b      	lsrs	r3, r3, #5
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	8912      	ldrh	r2, [r2, #8]
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d301      	bcc.n	80080d8 <dir_sdi+0x5c>
 80080d4:	2302      	movs	r3, #2
 80080d6:	e048      	b.n	800816a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	61da      	str	r2, [r3, #28]
 80080e0:	e029      	b.n	8008136 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	895b      	ldrh	r3, [r3, #10]
 80080e6:	025b      	lsls	r3, r3, #9
 80080e8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80080ea:	e019      	b.n	8008120 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6979      	ldr	r1, [r7, #20]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7ff fcfe 	bl	8007af2 <get_fat>
 80080f6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080fe:	d101      	bne.n	8008104 <dir_sdi+0x88>
 8008100:	2301      	movs	r3, #1
 8008102:	e032      	b.n	800816a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	2b01      	cmp	r3, #1
 8008108:	d904      	bls.n	8008114 <dir_sdi+0x98>
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	697a      	ldr	r2, [r7, #20]
 8008110:	429a      	cmp	r2, r3
 8008112:	d301      	bcc.n	8008118 <dir_sdi+0x9c>
 8008114:	2302      	movs	r3, #2
 8008116:	e028      	b.n	800816a <dir_sdi+0xee>
			ofs -= csz;
 8008118:	683a      	ldr	r2, [r7, #0]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	1ad3      	subs	r3, r2, r3
 800811e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008120:	683a      	ldr	r2, [r7, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	429a      	cmp	r2, r3
 8008126:	d2e1      	bcs.n	80080ec <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008128:	6979      	ldr	r1, [r7, #20]
 800812a:	6938      	ldr	r0, [r7, #16]
 800812c:	f7ff fcc2 	bl	8007ab4 <clust2sect>
 8008130:	4602      	mov	r2, r0
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d101      	bne.n	8008148 <dir_sdi+0xcc>
 8008144:	2302      	movs	r3, #2
 8008146:	e010      	b.n	800816a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	69da      	ldr	r2, [r3, #28]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	0a5b      	lsrs	r3, r3, #9
 8008150:	441a      	add	r2, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008162:	441a      	add	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3718      	adds	r7, #24
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b086      	sub	sp, #24
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
 800817a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	3320      	adds	r3, #32
 8008188:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	69db      	ldr	r3, [r3, #28]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <dir_next+0x28>
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008198:	d301      	bcc.n	800819e <dir_next+0x2c>
 800819a:	2304      	movs	r3, #4
 800819c:	e0aa      	b.n	80082f4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	f040 8098 	bne.w	80082da <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	699b      	ldr	r3, [r3, #24]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10b      	bne.n	80081d4 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	095b      	lsrs	r3, r3, #5
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	8912      	ldrh	r2, [r2, #8]
 80081c4:	4293      	cmp	r3, r2
 80081c6:	f0c0 8088 	bcc.w	80082da <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	61da      	str	r2, [r3, #28]
 80081d0:	2304      	movs	r3, #4
 80081d2:	e08f      	b.n	80082f4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	0a5b      	lsrs	r3, r3, #9
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	8952      	ldrh	r2, [r2, #10]
 80081dc:	3a01      	subs	r2, #1
 80081de:	4013      	ands	r3, r2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d17a      	bne.n	80082da <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	699b      	ldr	r3, [r3, #24]
 80081ea:	4619      	mov	r1, r3
 80081ec:	4610      	mov	r0, r2
 80081ee:	f7ff fc80 	bl	8007af2 <get_fat>
 80081f2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d801      	bhi.n	80081fe <dir_next+0x8c>
 80081fa:	2302      	movs	r3, #2
 80081fc:	e07a      	b.n	80082f4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008204:	d101      	bne.n	800820a <dir_next+0x98>
 8008206:	2301      	movs	r3, #1
 8008208:	e074      	b.n	80082f4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	699b      	ldr	r3, [r3, #24]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	429a      	cmp	r2, r3
 8008212:	d358      	bcc.n	80082c6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d104      	bne.n	8008224 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	61da      	str	r2, [r3, #28]
 8008220:	2304      	movs	r3, #4
 8008222:	e067      	b.n	80082f4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	699b      	ldr	r3, [r3, #24]
 800822a:	4619      	mov	r1, r3
 800822c:	4610      	mov	r0, r2
 800822e:	f7ff fe59 	bl	8007ee4 <create_chain>
 8008232:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d101      	bne.n	800823e <dir_next+0xcc>
 800823a:	2307      	movs	r3, #7
 800823c:	e05a      	b.n	80082f4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d101      	bne.n	8008248 <dir_next+0xd6>
 8008244:	2302      	movs	r3, #2
 8008246:	e055      	b.n	80082f4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824e:	d101      	bne.n	8008254 <dir_next+0xe2>
 8008250:	2301      	movs	r3, #1
 8008252:	e04f      	b.n	80082f4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f7ff fb4d 	bl	80078f4 <sync_window>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d001      	beq.n	8008264 <dir_next+0xf2>
 8008260:	2301      	movs	r3, #1
 8008262:	e047      	b.n	80082f4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	3334      	adds	r3, #52	; 0x34
 8008268:	f44f 7200 	mov.w	r2, #512	; 0x200
 800826c:	2100      	movs	r1, #0
 800826e:	4618      	mov	r0, r3
 8008270:	f7ff f977 	bl	8007562 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008274:	2300      	movs	r3, #0
 8008276:	613b      	str	r3, [r7, #16]
 8008278:	6979      	ldr	r1, [r7, #20]
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f7ff fc1a 	bl	8007ab4 <clust2sect>
 8008280:	4602      	mov	r2, r0
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	631a      	str	r2, [r3, #48]	; 0x30
 8008286:	e012      	b.n	80082ae <dir_next+0x13c>
						fs->wflag = 1;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2201      	movs	r2, #1
 800828c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800828e:	68f8      	ldr	r0, [r7, #12]
 8008290:	f7ff fb30 	bl	80078f4 <sync_window>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d001      	beq.n	800829e <dir_next+0x12c>
 800829a:	2301      	movs	r3, #1
 800829c:	e02a      	b.n	80082f4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	3301      	adds	r3, #1
 80082a2:	613b      	str	r3, [r7, #16]
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082a8:	1c5a      	adds	r2, r3, #1
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	631a      	str	r2, [r3, #48]	; 0x30
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	895b      	ldrh	r3, [r3, #10]
 80082b2:	461a      	mov	r2, r3
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d3e6      	bcc.n	8008288 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	1ad2      	subs	r2, r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	697a      	ldr	r2, [r7, #20]
 80082ca:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80082cc:	6979      	ldr	r1, [r7, #20]
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f7ff fbf0 	bl	8007ab4 <clust2sect>
 80082d4:	4602      	mov	r2, r0
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082ec:	441a      	add	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3718      	adds	r7, #24
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800830c:	2100      	movs	r1, #0
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff feb4 	bl	800807c <dir_sdi>
 8008314:	4603      	mov	r3, r0
 8008316:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008318:	7dfb      	ldrb	r3, [r7, #23]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d12b      	bne.n	8008376 <dir_alloc+0x7a>
		n = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	69db      	ldr	r3, [r3, #28]
 8008326:	4619      	mov	r1, r3
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f7ff fb27 	bl	800797c <move_window>
 800832e:	4603      	mov	r3, r0
 8008330:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008332:	7dfb      	ldrb	r3, [r7, #23]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d11d      	bne.n	8008374 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6a1b      	ldr	r3, [r3, #32]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	2be5      	cmp	r3, #229	; 0xe5
 8008340:	d004      	beq.n	800834c <dir_alloc+0x50>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d107      	bne.n	800835c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	3301      	adds	r3, #1
 8008350:	613b      	str	r3, [r7, #16]
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	429a      	cmp	r2, r3
 8008358:	d102      	bne.n	8008360 <dir_alloc+0x64>
 800835a:	e00c      	b.n	8008376 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800835c:	2300      	movs	r3, #0
 800835e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008360:	2101      	movs	r1, #1
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f7ff ff05 	bl	8008172 <dir_next>
 8008368:	4603      	mov	r3, r0
 800836a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800836c:	7dfb      	ldrb	r3, [r7, #23]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d0d7      	beq.n	8008322 <dir_alloc+0x26>
 8008372:	e000      	b.n	8008376 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008374:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008376:	7dfb      	ldrb	r3, [r7, #23]
 8008378:	2b04      	cmp	r3, #4
 800837a:	d101      	bne.n	8008380 <dir_alloc+0x84>
 800837c:	2307      	movs	r3, #7
 800837e:	75fb      	strb	r3, [r7, #23]
	return res;
 8008380:	7dfb      	ldrb	r3, [r7, #23]
}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b084      	sub	sp, #16
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	331a      	adds	r3, #26
 8008398:	4618      	mov	r0, r3
 800839a:	f7ff f83f 	bl	800741c <ld_word>
 800839e:	4603      	mov	r3, r0
 80083a0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2b03      	cmp	r3, #3
 80083a8:	d109      	bne.n	80083be <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7ff f834 	bl	800741c <ld_word>
 80083b4:	4603      	mov	r3, r0
 80083b6:	041b      	lsls	r3, r3, #16
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80083be:	68fb      	ldr	r3, [r7, #12]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3710      	adds	r7, #16
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	331a      	adds	r3, #26
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	b292      	uxth	r2, r2
 80083dc:	4611      	mov	r1, r2
 80083de:	4618      	mov	r0, r3
 80083e0:	f7ff f857 	bl	8007492 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d109      	bne.n	8008400 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	f103 0214 	add.w	r2, r3, #20
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	0c1b      	lsrs	r3, r3, #16
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	4619      	mov	r1, r3
 80083fa:	4610      	mov	r0, r2
 80083fc:	f7ff f849 	bl	8007492 <st_word>
	}
}
 8008400:	bf00      	nop
 8008402:	3710      	adds	r7, #16
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008408:	b590      	push	{r4, r7, lr}
 800840a:	b087      	sub	sp, #28
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	331a      	adds	r3, #26
 8008416:	4618      	mov	r0, r3
 8008418:	f7ff f800 	bl	800741c <ld_word>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d001      	beq.n	8008426 <cmp_lfn+0x1e>
 8008422:	2300      	movs	r3, #0
 8008424:	e059      	b.n	80084da <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800842e:	1e5a      	subs	r2, r3, #1
 8008430:	4613      	mov	r3, r2
 8008432:	005b      	lsls	r3, r3, #1
 8008434:	4413      	add	r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	4413      	add	r3, r2
 800843a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800843c:	2301      	movs	r3, #1
 800843e:	81fb      	strh	r3, [r7, #14]
 8008440:	2300      	movs	r3, #0
 8008442:	613b      	str	r3, [r7, #16]
 8008444:	e033      	b.n	80084ae <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008446:	4a27      	ldr	r2, [pc, #156]	; (80084e4 <cmp_lfn+0xdc>)
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	4413      	add	r3, r2
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	461a      	mov	r2, r3
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	4413      	add	r3, r2
 8008454:	4618      	mov	r0, r3
 8008456:	f7fe ffe1 	bl	800741c <ld_word>
 800845a:	4603      	mov	r3, r0
 800845c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800845e:	89fb      	ldrh	r3, [r7, #14]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d01a      	beq.n	800849a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	2bfe      	cmp	r3, #254	; 0xfe
 8008468:	d812      	bhi.n	8008490 <cmp_lfn+0x88>
 800846a:	89bb      	ldrh	r3, [r7, #12]
 800846c:	4618      	mov	r0, r3
 800846e:	f001 ff25 	bl	800a2bc <ff_wtoupper>
 8008472:	4603      	mov	r3, r0
 8008474:	461c      	mov	r4, r3
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	1c5a      	adds	r2, r3, #1
 800847a:	617a      	str	r2, [r7, #20]
 800847c:	005b      	lsls	r3, r3, #1
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	4413      	add	r3, r2
 8008482:	881b      	ldrh	r3, [r3, #0]
 8008484:	4618      	mov	r0, r3
 8008486:	f001 ff19 	bl	800a2bc <ff_wtoupper>
 800848a:	4603      	mov	r3, r0
 800848c:	429c      	cmp	r4, r3
 800848e:	d001      	beq.n	8008494 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008490:	2300      	movs	r3, #0
 8008492:	e022      	b.n	80084da <cmp_lfn+0xd2>
			}
			wc = uc;
 8008494:	89bb      	ldrh	r3, [r7, #12]
 8008496:	81fb      	strh	r3, [r7, #14]
 8008498:	e006      	b.n	80084a8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800849a:	89bb      	ldrh	r3, [r7, #12]
 800849c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d001      	beq.n	80084a8 <cmp_lfn+0xa0>
 80084a4:	2300      	movs	r3, #0
 80084a6:	e018      	b.n	80084da <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	3301      	adds	r3, #1
 80084ac:	613b      	str	r3, [r7, #16]
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	2b0c      	cmp	r3, #12
 80084b2:	d9c8      	bls.n	8008446 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	781b      	ldrb	r3, [r3, #0]
 80084b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00b      	beq.n	80084d8 <cmp_lfn+0xd0>
 80084c0:	89fb      	ldrh	r3, [r7, #14]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d008      	beq.n	80084d8 <cmp_lfn+0xd0>
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	005b      	lsls	r3, r3, #1
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	4413      	add	r3, r2
 80084ce:	881b      	ldrh	r3, [r3, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <cmp_lfn+0xd0>
 80084d4:	2300      	movs	r3, #0
 80084d6:	e000      	b.n	80084da <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80084d8:	2301      	movs	r3, #1
}
 80084da:	4618      	mov	r0, r3
 80084dc:	371c      	adds	r7, #28
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd90      	pop	{r4, r7, pc}
 80084e2:	bf00      	nop
 80084e4:	08011060 	.word	0x08011060

080084e8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b088      	sub	sp, #32
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	4611      	mov	r1, r2
 80084f4:	461a      	mov	r2, r3
 80084f6:	460b      	mov	r3, r1
 80084f8:	71fb      	strb	r3, [r7, #7]
 80084fa:	4613      	mov	r3, r2
 80084fc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	330d      	adds	r3, #13
 8008502:	79ba      	ldrb	r2, [r7, #6]
 8008504:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	330b      	adds	r3, #11
 800850a:	220f      	movs	r2, #15
 800850c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	330c      	adds	r3, #12
 8008512:	2200      	movs	r2, #0
 8008514:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	331a      	adds	r3, #26
 800851a:	2100      	movs	r1, #0
 800851c:	4618      	mov	r0, r3
 800851e:	f7fe ffb8 	bl	8007492 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8008522:	79fb      	ldrb	r3, [r7, #7]
 8008524:	1e5a      	subs	r2, r3, #1
 8008526:	4613      	mov	r3, r2
 8008528:	005b      	lsls	r3, r3, #1
 800852a:	4413      	add	r3, r2
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	4413      	add	r3, r2
 8008530:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008532:	2300      	movs	r3, #0
 8008534:	82fb      	strh	r3, [r7, #22]
 8008536:	2300      	movs	r3, #0
 8008538:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800853a:	8afb      	ldrh	r3, [r7, #22]
 800853c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008540:	4293      	cmp	r3, r2
 8008542:	d007      	beq.n	8008554 <put_lfn+0x6c>
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	61fa      	str	r2, [r7, #28]
 800854a:	005b      	lsls	r3, r3, #1
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	4413      	add	r3, r2
 8008550:	881b      	ldrh	r3, [r3, #0]
 8008552:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8008554:	4a17      	ldr	r2, [pc, #92]	; (80085b4 <put_lfn+0xcc>)
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	4413      	add	r3, r2
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	461a      	mov	r2, r3
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	4413      	add	r3, r2
 8008562:	8afa      	ldrh	r2, [r7, #22]
 8008564:	4611      	mov	r1, r2
 8008566:	4618      	mov	r0, r3
 8008568:	f7fe ff93 	bl	8007492 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800856c:	8afb      	ldrh	r3, [r7, #22]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d102      	bne.n	8008578 <put_lfn+0x90>
 8008572:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008576:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	3301      	adds	r3, #1
 800857c:	61bb      	str	r3, [r7, #24]
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	2b0c      	cmp	r3, #12
 8008582:	d9da      	bls.n	800853a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008584:	8afb      	ldrh	r3, [r7, #22]
 8008586:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800858a:	4293      	cmp	r3, r2
 800858c:	d006      	beq.n	800859c <put_lfn+0xb4>
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	005b      	lsls	r3, r3, #1
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	4413      	add	r3, r2
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d103      	bne.n	80085a4 <put_lfn+0xbc>
 800859c:	79fb      	ldrb	r3, [r7, #7]
 800859e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085a2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	79fa      	ldrb	r2, [r7, #7]
 80085a8:	701a      	strb	r2, [r3, #0]
}
 80085aa:	bf00      	nop
 80085ac:	3720      	adds	r7, #32
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop
 80085b4:	08011060 	.word	0x08011060

080085b8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b08c      	sub	sp, #48	; 0x30
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
 80085c4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80085c6:	220b      	movs	r2, #11
 80085c8:	68b9      	ldr	r1, [r7, #8]
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f7fe ffa8 	bl	8007520 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	2b05      	cmp	r3, #5
 80085d4:	d92b      	bls.n	800862e <gen_numname+0x76>
		sr = seq;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80085da:	e022      	b.n	8008622 <gen_numname+0x6a>
			wc = *lfn++;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	1c9a      	adds	r2, r3, #2
 80085e0:	607a      	str	r2, [r7, #4]
 80085e2:	881b      	ldrh	r3, [r3, #0]
 80085e4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80085e6:	2300      	movs	r3, #0
 80085e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80085ea:	e017      	b.n	800861c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	005a      	lsls	r2, r3, #1
 80085f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	4413      	add	r3, r2
 80085f8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80085fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80085fc:	085b      	lsrs	r3, r3, #1
 80085fe:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d005      	beq.n	8008616 <gen_numname+0x5e>
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008610:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008614:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008618:	3301      	adds	r3, #1
 800861a:	62bb      	str	r3, [r7, #40]	; 0x28
 800861c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861e:	2b0f      	cmp	r3, #15
 8008620:	d9e4      	bls.n	80085ec <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	881b      	ldrh	r3, [r3, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1d8      	bne.n	80085dc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800862e:	2307      	movs	r3, #7
 8008630:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	b2db      	uxtb	r3, r3
 8008636:	f003 030f 	and.w	r3, r3, #15
 800863a:	b2db      	uxtb	r3, r3
 800863c:	3330      	adds	r3, #48	; 0x30
 800863e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008642:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008646:	2b39      	cmp	r3, #57	; 0x39
 8008648:	d904      	bls.n	8008654 <gen_numname+0x9c>
 800864a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800864e:	3307      	adds	r3, #7
 8008650:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008656:	1e5a      	subs	r2, r3, #1
 8008658:	62ba      	str	r2, [r7, #40]	; 0x28
 800865a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800865e:	4413      	add	r3, r2
 8008660:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008664:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	091b      	lsrs	r3, r3, #4
 800866c:	603b      	str	r3, [r7, #0]
	} while (seq);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1de      	bne.n	8008632 <gen_numname+0x7a>
	ns[i] = '~';
 8008674:	f107 0214 	add.w	r2, r7, #20
 8008678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800867a:	4413      	add	r3, r2
 800867c:	227e      	movs	r2, #126	; 0x7e
 800867e:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008680:	2300      	movs	r3, #0
 8008682:	627b      	str	r3, [r7, #36]	; 0x24
 8008684:	e002      	b.n	800868c <gen_numname+0xd4>
 8008686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008688:	3301      	adds	r3, #1
 800868a:	627b      	str	r3, [r7, #36]	; 0x24
 800868c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800868e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008690:	429a      	cmp	r2, r3
 8008692:	d205      	bcs.n	80086a0 <gen_numname+0xe8>
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008698:	4413      	add	r3, r2
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	2b20      	cmp	r3, #32
 800869e:	d1f2      	bne.n	8008686 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80086a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a2:	2b07      	cmp	r3, #7
 80086a4:	d808      	bhi.n	80086b8 <gen_numname+0x100>
 80086a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a8:	1c5a      	adds	r2, r3, #1
 80086aa:	62ba      	str	r2, [r7, #40]	; 0x28
 80086ac:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80086b0:	4413      	add	r3, r2
 80086b2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80086b6:	e000      	b.n	80086ba <gen_numname+0x102>
 80086b8:	2120      	movs	r1, #32
 80086ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086bc:	1c5a      	adds	r2, r3, #1
 80086be:	627a      	str	r2, [r7, #36]	; 0x24
 80086c0:	68fa      	ldr	r2, [r7, #12]
 80086c2:	4413      	add	r3, r2
 80086c4:	460a      	mov	r2, r1
 80086c6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80086c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ca:	2b07      	cmp	r3, #7
 80086cc:	d9e8      	bls.n	80086a0 <gen_numname+0xe8>
}
 80086ce:	bf00      	nop
 80086d0:	bf00      	nop
 80086d2:	3730      	adds	r7, #48	; 0x30
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80086e0:	2300      	movs	r3, #0
 80086e2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80086e4:	230b      	movs	r3, #11
 80086e6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80086e8:	7bfb      	ldrb	r3, [r7, #15]
 80086ea:	b2da      	uxtb	r2, r3
 80086ec:	0852      	lsrs	r2, r2, #1
 80086ee:	01db      	lsls	r3, r3, #7
 80086f0:	4313      	orrs	r3, r2
 80086f2:	b2da      	uxtb	r2, r3
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	1c59      	adds	r1, r3, #1
 80086f8:	6079      	str	r1, [r7, #4]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	4413      	add	r3, r2
 80086fe:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	3b01      	subs	r3, #1
 8008704:	60bb      	str	r3, [r7, #8]
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1ed      	bne.n	80086e8 <sum_sfn+0x10>
	return sum;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800871a:	b580      	push	{r7, lr}
 800871c:	b086      	sub	sp, #24
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008728:	2100      	movs	r1, #0
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f7ff fca6 	bl	800807c <dir_sdi>
 8008730:	4603      	mov	r3, r0
 8008732:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008734:	7dfb      	ldrb	r3, [r7, #23]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d001      	beq.n	800873e <dir_find+0x24>
 800873a:	7dfb      	ldrb	r3, [r7, #23]
 800873c:	e0a9      	b.n	8008892 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800873e:	23ff      	movs	r3, #255	; 0xff
 8008740:	753b      	strb	r3, [r7, #20]
 8008742:	7d3b      	ldrb	r3, [r7, #20]
 8008744:	757b      	strb	r3, [r7, #21]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f04f 32ff 	mov.w	r2, #4294967295
 800874c:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	69db      	ldr	r3, [r3, #28]
 8008752:	4619      	mov	r1, r3
 8008754:	6938      	ldr	r0, [r7, #16]
 8008756:	f7ff f911 	bl	800797c <move_window>
 800875a:	4603      	mov	r3, r0
 800875c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800875e:	7dfb      	ldrb	r3, [r7, #23]
 8008760:	2b00      	cmp	r3, #0
 8008762:	f040 8090 	bne.w	8008886 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800876e:	7dbb      	ldrb	r3, [r7, #22]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d102      	bne.n	800877a <dir_find+0x60>
 8008774:	2304      	movs	r3, #4
 8008776:	75fb      	strb	r3, [r7, #23]
 8008778:	e08a      	b.n	8008890 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a1b      	ldr	r3, [r3, #32]
 800877e:	330b      	adds	r3, #11
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008786:	73fb      	strb	r3, [r7, #15]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	7bfa      	ldrb	r2, [r7, #15]
 800878c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800878e:	7dbb      	ldrb	r3, [r7, #22]
 8008790:	2be5      	cmp	r3, #229	; 0xe5
 8008792:	d007      	beq.n	80087a4 <dir_find+0x8a>
 8008794:	7bfb      	ldrb	r3, [r7, #15]
 8008796:	f003 0308 	and.w	r3, r3, #8
 800879a:	2b00      	cmp	r3, #0
 800879c:	d009      	beq.n	80087b2 <dir_find+0x98>
 800879e:	7bfb      	ldrb	r3, [r7, #15]
 80087a0:	2b0f      	cmp	r3, #15
 80087a2:	d006      	beq.n	80087b2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80087a4:	23ff      	movs	r3, #255	; 0xff
 80087a6:	757b      	strb	r3, [r7, #21]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f04f 32ff 	mov.w	r2, #4294967295
 80087ae:	631a      	str	r2, [r3, #48]	; 0x30
 80087b0:	e05e      	b.n	8008870 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80087b2:	7bfb      	ldrb	r3, [r7, #15]
 80087b4:	2b0f      	cmp	r3, #15
 80087b6:	d136      	bne.n	8008826 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80087be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d154      	bne.n	8008870 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80087c6:	7dbb      	ldrb	r3, [r7, #22]
 80087c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00d      	beq.n	80087ec <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a1b      	ldr	r3, [r3, #32]
 80087d4:	7b5b      	ldrb	r3, [r3, #13]
 80087d6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80087d8:	7dbb      	ldrb	r3, [r7, #22]
 80087da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087de:	75bb      	strb	r3, [r7, #22]
 80087e0:	7dbb      	ldrb	r3, [r7, #22]
 80087e2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	695a      	ldr	r2, [r3, #20]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80087ec:	7dba      	ldrb	r2, [r7, #22]
 80087ee:	7d7b      	ldrb	r3, [r7, #21]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d115      	bne.n	8008820 <dir_find+0x106>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6a1b      	ldr	r3, [r3, #32]
 80087f8:	330d      	adds	r3, #13
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	7d3a      	ldrb	r2, [r7, #20]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d10e      	bne.n	8008820 <dir_find+0x106>
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	68da      	ldr	r2, [r3, #12]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a1b      	ldr	r3, [r3, #32]
 800880a:	4619      	mov	r1, r3
 800880c:	4610      	mov	r0, r2
 800880e:	f7ff fdfb 	bl	8008408 <cmp_lfn>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d003      	beq.n	8008820 <dir_find+0x106>
 8008818:	7d7b      	ldrb	r3, [r7, #21]
 800881a:	3b01      	subs	r3, #1
 800881c:	b2db      	uxtb	r3, r3
 800881e:	e000      	b.n	8008822 <dir_find+0x108>
 8008820:	23ff      	movs	r3, #255	; 0xff
 8008822:	757b      	strb	r3, [r7, #21]
 8008824:	e024      	b.n	8008870 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008826:	7d7b      	ldrb	r3, [r7, #21]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d109      	bne.n	8008840 <dir_find+0x126>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6a1b      	ldr	r3, [r3, #32]
 8008830:	4618      	mov	r0, r3
 8008832:	f7ff ff51 	bl	80086d8 <sum_sfn>
 8008836:	4603      	mov	r3, r0
 8008838:	461a      	mov	r2, r3
 800883a:	7d3b      	ldrb	r3, [r7, #20]
 800883c:	4293      	cmp	r3, r2
 800883e:	d024      	beq.n	800888a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10a      	bne.n	8008864 <dir_find+0x14a>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a18      	ldr	r0, [r3, #32]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	3324      	adds	r3, #36	; 0x24
 8008856:	220b      	movs	r2, #11
 8008858:	4619      	mov	r1, r3
 800885a:	f7fe fe9d 	bl	8007598 <mem_cmp>
 800885e:	4603      	mov	r3, r0
 8008860:	2b00      	cmp	r3, #0
 8008862:	d014      	beq.n	800888e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008864:	23ff      	movs	r3, #255	; 0xff
 8008866:	757b      	strb	r3, [r7, #21]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f04f 32ff 	mov.w	r2, #4294967295
 800886e:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008870:	2100      	movs	r1, #0
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7ff fc7d 	bl	8008172 <dir_next>
 8008878:	4603      	mov	r3, r0
 800887a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800887c:	7dfb      	ldrb	r3, [r7, #23]
 800887e:	2b00      	cmp	r3, #0
 8008880:	f43f af65 	beq.w	800874e <dir_find+0x34>
 8008884:	e004      	b.n	8008890 <dir_find+0x176>
		if (res != FR_OK) break;
 8008886:	bf00      	nop
 8008888:	e002      	b.n	8008890 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800888a:	bf00      	nop
 800888c:	e000      	b.n	8008890 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800888e:	bf00      	nop

	return res;
 8008890:	7dfb      	ldrb	r3, [r7, #23]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
	...

0800889c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b08c      	sub	sp, #48	; 0x30
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80088b0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d001      	beq.n	80088bc <dir_register+0x20>
 80088b8:	2306      	movs	r3, #6
 80088ba:	e0e0      	b.n	8008a7e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80088bc:	2300      	movs	r3, #0
 80088be:	627b      	str	r3, [r7, #36]	; 0x24
 80088c0:	e002      	b.n	80088c8 <dir_register+0x2c>
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	3301      	adds	r3, #1
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	68da      	ldr	r2, [r3, #12]
 80088cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ce:	005b      	lsls	r3, r3, #1
 80088d0:	4413      	add	r3, r2
 80088d2:	881b      	ldrh	r3, [r3, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1f4      	bne.n	80088c2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80088de:	f107 030c 	add.w	r3, r7, #12
 80088e2:	220c      	movs	r2, #12
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7fe fe1b 	bl	8007520 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80088ea:	7dfb      	ldrb	r3, [r7, #23]
 80088ec:	f003 0301 	and.w	r3, r3, #1
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d032      	beq.n	800895a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2240      	movs	r2, #64	; 0x40
 80088f8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80088fc:	2301      	movs	r3, #1
 80088fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8008900:	e016      	b.n	8008930 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	68da      	ldr	r2, [r3, #12]
 800890c:	f107 010c 	add.w	r1, r7, #12
 8008910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008912:	f7ff fe51 	bl	80085b8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7ff feff 	bl	800871a <dir_find>
 800891c:	4603      	mov	r3, r0
 800891e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008926:	2b00      	cmp	r3, #0
 8008928:	d106      	bne.n	8008938 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800892a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800892c:	3301      	adds	r3, #1
 800892e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008932:	2b63      	cmp	r3, #99	; 0x63
 8008934:	d9e5      	bls.n	8008902 <dir_register+0x66>
 8008936:	e000      	b.n	800893a <dir_register+0x9e>
			if (res != FR_OK) break;
 8008938:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800893a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893c:	2b64      	cmp	r3, #100	; 0x64
 800893e:	d101      	bne.n	8008944 <dir_register+0xa8>
 8008940:	2307      	movs	r3, #7
 8008942:	e09c      	b.n	8008a7e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008944:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008948:	2b04      	cmp	r3, #4
 800894a:	d002      	beq.n	8008952 <dir_register+0xb6>
 800894c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008950:	e095      	b.n	8008a7e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008952:	7dfa      	ldrb	r2, [r7, #23]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800895a:	7dfb      	ldrb	r3, [r7, #23]
 800895c:	f003 0302 	and.w	r3, r3, #2
 8008960:	2b00      	cmp	r3, #0
 8008962:	d007      	beq.n	8008974 <dir_register+0xd8>
 8008964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008966:	330c      	adds	r3, #12
 8008968:	4a47      	ldr	r2, [pc, #284]	; (8008a88 <dir_register+0x1ec>)
 800896a:	fba2 2303 	umull	r2, r3, r2, r3
 800896e:	089b      	lsrs	r3, r3, #2
 8008970:	3301      	adds	r3, #1
 8008972:	e000      	b.n	8008976 <dir_register+0xda>
 8008974:	2301      	movs	r3, #1
 8008976:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008978:	6a39      	ldr	r1, [r7, #32]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f7ff fcbe 	bl	80082fc <dir_alloc>
 8008980:	4603      	mov	r3, r0
 8008982:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008986:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800898a:	2b00      	cmp	r3, #0
 800898c:	d148      	bne.n	8008a20 <dir_register+0x184>
 800898e:	6a3b      	ldr	r3, [r7, #32]
 8008990:	3b01      	subs	r3, #1
 8008992:	623b      	str	r3, [r7, #32]
 8008994:	6a3b      	ldr	r3, [r7, #32]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d042      	beq.n	8008a20 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	695a      	ldr	r2, [r3, #20]
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	015b      	lsls	r3, r3, #5
 80089a2:	1ad3      	subs	r3, r2, r3
 80089a4:	4619      	mov	r1, r3
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7ff fb68 	bl	800807c <dir_sdi>
 80089ac:	4603      	mov	r3, r0
 80089ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80089b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d132      	bne.n	8008a20 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	3324      	adds	r3, #36	; 0x24
 80089be:	4618      	mov	r0, r3
 80089c0:	f7ff fe8a 	bl	80086d8 <sum_sfn>
 80089c4:	4603      	mov	r3, r0
 80089c6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	69db      	ldr	r3, [r3, #28]
 80089cc:	4619      	mov	r1, r3
 80089ce:	69f8      	ldr	r0, [r7, #28]
 80089d0:	f7fe ffd4 	bl	800797c <move_window>
 80089d4:	4603      	mov	r3, r0
 80089d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80089da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d11d      	bne.n	8008a1e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	68d8      	ldr	r0, [r3, #12]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6a19      	ldr	r1, [r3, #32]
 80089ea:	6a3b      	ldr	r3, [r7, #32]
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	7efb      	ldrb	r3, [r7, #27]
 80089f0:	f7ff fd7a 	bl	80084e8 <put_lfn>
				fs->wflag = 1;
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	2201      	movs	r2, #1
 80089f8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80089fa:	2100      	movs	r1, #0
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f7ff fbb8 	bl	8008172 <dir_next>
 8008a02:	4603      	mov	r3, r0
 8008a04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008a08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d107      	bne.n	8008a20 <dir_register+0x184>
 8008a10:	6a3b      	ldr	r3, [r7, #32]
 8008a12:	3b01      	subs	r3, #1
 8008a14:	623b      	str	r3, [r7, #32]
 8008a16:	6a3b      	ldr	r3, [r7, #32]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d1d5      	bne.n	80089c8 <dir_register+0x12c>
 8008a1c:	e000      	b.n	8008a20 <dir_register+0x184>
				if (res != FR_OK) break;
 8008a1e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008a20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d128      	bne.n	8008a7a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	69db      	ldr	r3, [r3, #28]
 8008a2c:	4619      	mov	r1, r3
 8008a2e:	69f8      	ldr	r0, [r7, #28]
 8008a30:	f7fe ffa4 	bl	800797c <move_window>
 8008a34:	4603      	mov	r3, r0
 8008a36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008a3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d11b      	bne.n	8008a7a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a1b      	ldr	r3, [r3, #32]
 8008a46:	2220      	movs	r2, #32
 8008a48:	2100      	movs	r1, #0
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7fe fd89 	bl	8007562 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6a18      	ldr	r0, [r3, #32]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	3324      	adds	r3, #36	; 0x24
 8008a58:	220b      	movs	r2, #11
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	f7fe fd60 	bl	8007520 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a1b      	ldr	r3, [r3, #32]
 8008a6a:	330c      	adds	r3, #12
 8008a6c:	f002 0218 	and.w	r2, r2, #24
 8008a70:	b2d2      	uxtb	r2, r2
 8008a72:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	2201      	movs	r2, #1
 8008a78:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008a7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3730      	adds	r7, #48	; 0x30
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	4ec4ec4f 	.word	0x4ec4ec4f

08008a8c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08a      	sub	sp, #40	; 0x28
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	613b      	str	r3, [r7, #16]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68db      	ldr	r3, [r3, #12]
 8008aa2:	60fb      	str	r3, [r7, #12]
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	617b      	str	r3, [r7, #20]
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	61ba      	str	r2, [r7, #24]
 8008ab2:	693a      	ldr	r2, [r7, #16]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008aba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008abc:	2b1f      	cmp	r3, #31
 8008abe:	d940      	bls.n	8008b42 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008ac0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ac2:	2b2f      	cmp	r3, #47	; 0x2f
 8008ac4:	d006      	beq.n	8008ad4 <create_name+0x48>
 8008ac6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ac8:	2b5c      	cmp	r3, #92	; 0x5c
 8008aca:	d110      	bne.n	8008aee <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008acc:	e002      	b.n	8008ad4 <create_name+0x48>
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	61bb      	str	r3, [r7, #24]
 8008ad4:	693a      	ldr	r2, [r7, #16]
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	4413      	add	r3, r2
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	2b2f      	cmp	r3, #47	; 0x2f
 8008ade:	d0f6      	beq.n	8008ace <create_name+0x42>
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	2b5c      	cmp	r3, #92	; 0x5c
 8008aea:	d0f0      	beq.n	8008ace <create_name+0x42>
			break;
 8008aec:	e02a      	b.n	8008b44 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	2bfe      	cmp	r3, #254	; 0xfe
 8008af2:	d901      	bls.n	8008af8 <create_name+0x6c>
 8008af4:	2306      	movs	r3, #6
 8008af6:	e177      	b.n	8008de8 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008af8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008afe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b00:	2101      	movs	r1, #1
 8008b02:	4618      	mov	r0, r3
 8008b04:	f001 fb9e 	bl	800a244 <ff_convert>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008b0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <create_name+0x8a>
 8008b12:	2306      	movs	r3, #6
 8008b14:	e168      	b.n	8008de8 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008b16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b18:	2b7f      	cmp	r3, #127	; 0x7f
 8008b1a:	d809      	bhi.n	8008b30 <create_name+0xa4>
 8008b1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b1e:	4619      	mov	r1, r3
 8008b20:	48b3      	ldr	r0, [pc, #716]	; (8008df0 <create_name+0x364>)
 8008b22:	f7fe fd60 	bl	80075e6 <chk_chr>
 8008b26:	4603      	mov	r3, r0
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d001      	beq.n	8008b30 <create_name+0xa4>
 8008b2c:	2306      	movs	r3, #6
 8008b2e:	e15b      	b.n	8008de8 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	1c5a      	adds	r2, r3, #1
 8008b34:	617a      	str	r2, [r7, #20]
 8008b36:	005b      	lsls	r3, r3, #1
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008b3e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008b40:	e7b4      	b.n	8008aac <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008b42:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008b44:	693a      	ldr	r2, [r7, #16]
 8008b46:	69bb      	ldr	r3, [r7, #24]
 8008b48:	441a      	add	r2, r3
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008b4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b50:	2b1f      	cmp	r3, #31
 8008b52:	d801      	bhi.n	8008b58 <create_name+0xcc>
 8008b54:	2304      	movs	r3, #4
 8008b56:	e000      	b.n	8008b5a <create_name+0xce>
 8008b58:	2300      	movs	r3, #0
 8008b5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008b5e:	e011      	b.n	8008b84 <create_name+0xf8>
		w = lfn[di - 1];
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008b66:	3b01      	subs	r3, #1
 8008b68:	005b      	lsls	r3, r3, #1
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	881b      	ldrh	r3, [r3, #0]
 8008b70:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008b72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b74:	2b20      	cmp	r3, #32
 8008b76:	d002      	beq.n	8008b7e <create_name+0xf2>
 8008b78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8008b7c:	d106      	bne.n	8008b8c <create_name+0x100>
		di--;
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	3b01      	subs	r3, #1
 8008b82:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1ea      	bne.n	8008b60 <create_name+0xd4>
 8008b8a:	e000      	b.n	8008b8e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8008b8c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	005b      	lsls	r3, r3, #1
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	4413      	add	r3, r2
 8008b96:	2200      	movs	r2, #0
 8008b98:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <create_name+0x118>
 8008ba0:	2306      	movs	r3, #6
 8008ba2:	e121      	b.n	8008de8 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	3324      	adds	r3, #36	; 0x24
 8008ba8:	220b      	movs	r2, #11
 8008baa:	2120      	movs	r1, #32
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fe fcd8 	bl	8007562 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	61bb      	str	r3, [r7, #24]
 8008bb6:	e002      	b.n	8008bbe <create_name+0x132>
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	3301      	adds	r3, #1
 8008bbc:	61bb      	str	r3, [r7, #24]
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	005b      	lsls	r3, r3, #1
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	881b      	ldrh	r3, [r3, #0]
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	d0f5      	beq.n	8008bb8 <create_name+0x12c>
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	005b      	lsls	r3, r3, #1
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	881b      	ldrh	r3, [r3, #0]
 8008bd6:	2b2e      	cmp	r3, #46	; 0x2e
 8008bd8:	d0ee      	beq.n	8008bb8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d009      	beq.n	8008bf4 <create_name+0x168>
 8008be0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008be4:	f043 0303 	orr.w	r3, r3, #3
 8008be8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008bec:	e002      	b.n	8008bf4 <create_name+0x168>
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	617b      	str	r3, [r7, #20]
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d009      	beq.n	8008c0e <create_name+0x182>
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c00:	3b01      	subs	r3, #1
 8008c02:	005b      	lsls	r3, r3, #1
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	4413      	add	r3, r2
 8008c08:	881b      	ldrh	r3, [r3, #0]
 8008c0a:	2b2e      	cmp	r3, #46	; 0x2e
 8008c0c:	d1ef      	bne.n	8008bee <create_name+0x162>

	i = b = 0; ni = 8;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008c14:	2300      	movs	r3, #0
 8008c16:	623b      	str	r3, [r7, #32]
 8008c18:	2308      	movs	r3, #8
 8008c1a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	61ba      	str	r2, [r7, #24]
 8008c22:	005b      	lsls	r3, r3, #1
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	4413      	add	r3, r2
 8008c28:	881b      	ldrh	r3, [r3, #0]
 8008c2a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008c2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 8090 	beq.w	8008d54 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8008c34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c36:	2b20      	cmp	r3, #32
 8008c38:	d006      	beq.n	8008c48 <create_name+0x1bc>
 8008c3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c3c:	2b2e      	cmp	r3, #46	; 0x2e
 8008c3e:	d10a      	bne.n	8008c56 <create_name+0x1ca>
 8008c40:	69ba      	ldr	r2, [r7, #24]
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d006      	beq.n	8008c56 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8008c48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c4c:	f043 0303 	orr.w	r3, r3, #3
 8008c50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008c54:	e07d      	b.n	8008d52 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8008c56:	6a3a      	ldr	r2, [r7, #32]
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d203      	bcs.n	8008c66 <create_name+0x1da>
 8008c5e:	69ba      	ldr	r2, [r7, #24]
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d123      	bne.n	8008cae <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	2b0b      	cmp	r3, #11
 8008c6a:	d106      	bne.n	8008c7a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8008c6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c70:	f043 0303 	orr.w	r3, r3, #3
 8008c74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008c78:	e06f      	b.n	8008d5a <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8008c7a:	69ba      	ldr	r2, [r7, #24]
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d005      	beq.n	8008c8e <create_name+0x202>
 8008c82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c86:	f043 0303 	orr.w	r3, r3, #3
 8008c8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d860      	bhi.n	8008d58 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	61bb      	str	r3, [r7, #24]
 8008c9a:	2308      	movs	r3, #8
 8008c9c:	623b      	str	r3, [r7, #32]
 8008c9e:	230b      	movs	r3, #11
 8008ca0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008ca2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008cac:	e051      	b.n	8008d52 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008cae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cb0:	2b7f      	cmp	r3, #127	; 0x7f
 8008cb2:	d914      	bls.n	8008cde <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008cb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f001 fac3 	bl	800a244 <ff_convert>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008cc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d004      	beq.n	8008cd2 <create_name+0x246>
 8008cc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cca:	3b80      	subs	r3, #128	; 0x80
 8008ccc:	4a49      	ldr	r2, [pc, #292]	; (8008df4 <create_name+0x368>)
 8008cce:	5cd3      	ldrb	r3, [r2, r3]
 8008cd0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008cd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008cd6:	f043 0302 	orr.w	r3, r3, #2
 8008cda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008cde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d007      	beq.n	8008cf4 <create_name+0x268>
 8008ce4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	4843      	ldr	r0, [pc, #268]	; (8008df8 <create_name+0x36c>)
 8008cea:	f7fe fc7c 	bl	80075e6 <chk_chr>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d008      	beq.n	8008d06 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008cf4:	235f      	movs	r3, #95	; 0x5f
 8008cf6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008cfc:	f043 0303 	orr.w	r3, r3, #3
 8008d00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008d04:	e01b      	b.n	8008d3e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008d06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d08:	2b40      	cmp	r3, #64	; 0x40
 8008d0a:	d909      	bls.n	8008d20 <create_name+0x294>
 8008d0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d0e:	2b5a      	cmp	r3, #90	; 0x5a
 8008d10:	d806      	bhi.n	8008d20 <create_name+0x294>
					b |= 2;
 8008d12:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d16:	f043 0302 	orr.w	r3, r3, #2
 8008d1a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008d1e:	e00e      	b.n	8008d3e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008d20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d22:	2b60      	cmp	r3, #96	; 0x60
 8008d24:	d90b      	bls.n	8008d3e <create_name+0x2b2>
 8008d26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d28:	2b7a      	cmp	r3, #122	; 0x7a
 8008d2a:	d808      	bhi.n	8008d3e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8008d2c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d30:	f043 0301 	orr.w	r3, r3, #1
 8008d34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008d38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d3a:	3b20      	subs	r3, #32
 8008d3c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008d3e:	6a3b      	ldr	r3, [r7, #32]
 8008d40:	1c5a      	adds	r2, r3, #1
 8008d42:	623a      	str	r2, [r7, #32]
 8008d44:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008d46:	b2d1      	uxtb	r1, r2
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	4413      	add	r3, r2
 8008d4c:	460a      	mov	r2, r1
 8008d4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008d52:	e763      	b.n	8008c1c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008d54:	bf00      	nop
 8008d56:	e000      	b.n	8008d5a <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8008d58:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008d60:	2be5      	cmp	r3, #229	; 0xe5
 8008d62:	d103      	bne.n	8008d6c <create_name+0x2e0>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2205      	movs	r2, #5
 8008d68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	2b08      	cmp	r3, #8
 8008d70:	d104      	bne.n	8008d7c <create_name+0x2f0>
 8008d72:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008d7c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d80:	f003 030c 	and.w	r3, r3, #12
 8008d84:	2b0c      	cmp	r3, #12
 8008d86:	d005      	beq.n	8008d94 <create_name+0x308>
 8008d88:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d8c:	f003 0303 	and.w	r3, r3, #3
 8008d90:	2b03      	cmp	r3, #3
 8008d92:	d105      	bne.n	8008da0 <create_name+0x314>
 8008d94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d98:	f043 0302 	orr.w	r3, r3, #2
 8008d9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008da0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008da4:	f003 0302 	and.w	r3, r3, #2
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d117      	bne.n	8008ddc <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008dac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008db0:	f003 0303 	and.w	r3, r3, #3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d105      	bne.n	8008dc4 <create_name+0x338>
 8008db8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008dbc:	f043 0310 	orr.w	r3, r3, #16
 8008dc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008dc4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008dc8:	f003 030c 	and.w	r3, r3, #12
 8008dcc:	2b04      	cmp	r3, #4
 8008dce:	d105      	bne.n	8008ddc <create_name+0x350>
 8008dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008dd4:	f043 0308 	orr.w	r3, r3, #8
 8008dd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008de2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8008de6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3728      	adds	r7, #40	; 0x28
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	08010e38 	.word	0x08010e38
 8008df4:	08010fe0 	.word	0x08010fe0
 8008df8:	08010e44 	.word	0x08010e44

08008dfc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b086      	sub	sp, #24
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008e10:	e002      	b.n	8008e18 <follow_path+0x1c>
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	3301      	adds	r3, #1
 8008e16:	603b      	str	r3, [r7, #0]
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	2b2f      	cmp	r3, #47	; 0x2f
 8008e1e:	d0f8      	beq.n	8008e12 <follow_path+0x16>
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	781b      	ldrb	r3, [r3, #0]
 8008e24:	2b5c      	cmp	r3, #92	; 0x5c
 8008e26:	d0f4      	beq.n	8008e12 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	2b1f      	cmp	r3, #31
 8008e34:	d80a      	bhi.n	8008e4c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2280      	movs	r2, #128	; 0x80
 8008e3a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008e3e:	2100      	movs	r1, #0
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f7ff f91b 	bl	800807c <dir_sdi>
 8008e46:	4603      	mov	r3, r0
 8008e48:	75fb      	strb	r3, [r7, #23]
 8008e4a:	e043      	b.n	8008ed4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008e4c:	463b      	mov	r3, r7
 8008e4e:	4619      	mov	r1, r3
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7ff fe1b 	bl	8008a8c <create_name>
 8008e56:	4603      	mov	r3, r0
 8008e58:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008e5a:	7dfb      	ldrb	r3, [r7, #23]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d134      	bne.n	8008eca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f7ff fc5a 	bl	800871a <dir_find>
 8008e66:	4603      	mov	r3, r0
 8008e68:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008e70:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008e72:	7dfb      	ldrb	r3, [r7, #23]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d00a      	beq.n	8008e8e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008e78:	7dfb      	ldrb	r3, [r7, #23]
 8008e7a:	2b04      	cmp	r3, #4
 8008e7c:	d127      	bne.n	8008ece <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008e7e:	7afb      	ldrb	r3, [r7, #11]
 8008e80:	f003 0304 	and.w	r3, r3, #4
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d122      	bne.n	8008ece <follow_path+0xd2>
 8008e88:	2305      	movs	r3, #5
 8008e8a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008e8c:	e01f      	b.n	8008ece <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008e8e:	7afb      	ldrb	r3, [r7, #11]
 8008e90:	f003 0304 	and.w	r3, r3, #4
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d11c      	bne.n	8008ed2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	799b      	ldrb	r3, [r3, #6]
 8008e9c:	f003 0310 	and.w	r3, r3, #16
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d102      	bne.n	8008eaa <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008ea4:	2305      	movs	r3, #5
 8008ea6:	75fb      	strb	r3, [r7, #23]
 8008ea8:	e014      	b.n	8008ed4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eb8:	4413      	add	r3, r2
 8008eba:	4619      	mov	r1, r3
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f7ff fa64 	bl	800838a <ld_clust>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008ec8:	e7c0      	b.n	8008e4c <follow_path+0x50>
			if (res != FR_OK) break;
 8008eca:	bf00      	nop
 8008ecc:	e002      	b.n	8008ed4 <follow_path+0xd8>
				break;
 8008ece:	bf00      	nop
 8008ed0:	e000      	b.n	8008ed4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008ed2:	bf00      	nop
			}
		}
	}

	return res;
 8008ed4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3718      	adds	r7, #24
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008ede:	b480      	push	{r7}
 8008ee0:	b087      	sub	sp, #28
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8008eea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d031      	beq.n	8008f58 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	617b      	str	r3, [r7, #20]
 8008efa:	e002      	b.n	8008f02 <get_ldnumber+0x24>
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	3301      	adds	r3, #1
 8008f00:	617b      	str	r3, [r7, #20]
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	2b1f      	cmp	r3, #31
 8008f08:	d903      	bls.n	8008f12 <get_ldnumber+0x34>
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	2b3a      	cmp	r3, #58	; 0x3a
 8008f10:	d1f4      	bne.n	8008efc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	2b3a      	cmp	r3, #58	; 0x3a
 8008f18:	d11c      	bne.n	8008f54 <get_ldnumber+0x76>
			tp = *path;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	60fa      	str	r2, [r7, #12]
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	3b30      	subs	r3, #48	; 0x30
 8008f2a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	2b09      	cmp	r3, #9
 8008f30:	d80e      	bhi.n	8008f50 <get_ldnumber+0x72>
 8008f32:	68fa      	ldr	r2, [r7, #12]
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d10a      	bne.n	8008f50 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d107      	bne.n	8008f50 <get_ldnumber+0x72>
					vol = (int)i;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	3301      	adds	r3, #1
 8008f48:	617b      	str	r3, [r7, #20]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	697a      	ldr	r2, [r7, #20]
 8008f4e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	e002      	b.n	8008f5a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008f54:	2300      	movs	r3, #0
 8008f56:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008f58:	693b      	ldr	r3, [r7, #16]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	371c      	adds	r7, #28
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr
	...

08008f68 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	70da      	strb	r2, [r3, #3]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008f80:	6839      	ldr	r1, [r7, #0]
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f7fe fcfa 	bl	800797c <move_window>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d001      	beq.n	8008f92 <check_fs+0x2a>
 8008f8e:	2304      	movs	r3, #4
 8008f90:	e038      	b.n	8009004 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	3334      	adds	r3, #52	; 0x34
 8008f96:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7fe fa3e 	bl	800741c <ld_word>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d001      	beq.n	8008fb0 <check_fs+0x48>
 8008fac:	2303      	movs	r3, #3
 8008fae:	e029      	b.n	8009004 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008fb6:	2be9      	cmp	r3, #233	; 0xe9
 8008fb8:	d009      	beq.n	8008fce <check_fs+0x66>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008fc0:	2beb      	cmp	r3, #235	; 0xeb
 8008fc2:	d11e      	bne.n	8009002 <check_fs+0x9a>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008fca:	2b90      	cmp	r3, #144	; 0x90
 8008fcc:	d119      	bne.n	8009002 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	3334      	adds	r3, #52	; 0x34
 8008fd2:	3336      	adds	r3, #54	; 0x36
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f7fe fa39 	bl	800744c <ld_dword>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008fe0:	4a0a      	ldr	r2, [pc, #40]	; (800900c <check_fs+0xa4>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d101      	bne.n	8008fea <check_fs+0x82>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	e00c      	b.n	8009004 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	3334      	adds	r3, #52	; 0x34
 8008fee:	3352      	adds	r3, #82	; 0x52
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7fe fa2b 	bl	800744c <ld_dword>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	4a05      	ldr	r2, [pc, #20]	; (8009010 <check_fs+0xa8>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d101      	bne.n	8009002 <check_fs+0x9a>
 8008ffe:	2300      	movs	r3, #0
 8009000:	e000      	b.n	8009004 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009002:	2302      	movs	r3, #2
}
 8009004:	4618      	mov	r0, r3
 8009006:	3708      	adds	r7, #8
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	00544146 	.word	0x00544146
 8009010:	33544146 	.word	0x33544146

08009014 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b096      	sub	sp, #88	; 0x58
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	4613      	mov	r3, r2
 8009020:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	2200      	movs	r2, #0
 8009026:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009028:	68f8      	ldr	r0, [r7, #12]
 800902a:	f7ff ff58 	bl	8008ede <get_ldnumber>
 800902e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009032:	2b00      	cmp	r3, #0
 8009034:	da01      	bge.n	800903a <find_volume+0x26>
 8009036:	230b      	movs	r3, #11
 8009038:	e22e      	b.n	8009498 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800903a:	4aa8      	ldr	r2, [pc, #672]	; (80092dc <find_volume+0x2c8>)
 800903c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800903e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009042:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <find_volume+0x3a>
 800904a:	230c      	movs	r3, #12
 800904c:	e224      	b.n	8009498 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009052:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	f023 0301 	bic.w	r3, r3, #1
 800905a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800905c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d01a      	beq.n	800909a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009066:	785b      	ldrb	r3, [r3, #1]
 8009068:	4618      	mov	r0, r3
 800906a:	f7fe f939 	bl	80072e0 <disk_status>
 800906e:	4603      	mov	r3, r0
 8009070:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009074:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009078:	f003 0301 	and.w	r3, r3, #1
 800907c:	2b00      	cmp	r3, #0
 800907e:	d10c      	bne.n	800909a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009080:	79fb      	ldrb	r3, [r7, #7]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d007      	beq.n	8009096 <find_volume+0x82>
 8009086:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800908a:	f003 0304 	and.w	r3, r3, #4
 800908e:	2b00      	cmp	r3, #0
 8009090:	d001      	beq.n	8009096 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009092:	230a      	movs	r3, #10
 8009094:	e200      	b.n	8009498 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8009096:	2300      	movs	r3, #0
 8009098:	e1fe      	b.n	8009498 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800909a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800909c:	2200      	movs	r2, #0
 800909e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80090a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090a2:	b2da      	uxtb	r2, r3
 80090a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090a6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80090a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090aa:	785b      	ldrb	r3, [r3, #1]
 80090ac:	4618      	mov	r0, r3
 80090ae:	f7fe f931 	bl	8007314 <disk_initialize>
 80090b2:	4603      	mov	r3, r0
 80090b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80090b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80090bc:	f003 0301 	and.w	r3, r3, #1
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d001      	beq.n	80090c8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80090c4:	2303      	movs	r3, #3
 80090c6:	e1e7      	b.n	8009498 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80090c8:	79fb      	ldrb	r3, [r7, #7]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d007      	beq.n	80090de <find_volume+0xca>
 80090ce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80090d2:	f003 0304 	and.w	r3, r3, #4
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d001      	beq.n	80090de <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80090da:	230a      	movs	r3, #10
 80090dc:	e1dc      	b.n	8009498 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80090de:	2300      	movs	r3, #0
 80090e0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80090e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80090e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80090e6:	f7ff ff3f 	bl	8008f68 <check_fs>
 80090ea:	4603      	mov	r3, r0
 80090ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80090f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80090f4:	2b02      	cmp	r3, #2
 80090f6:	d14b      	bne.n	8009190 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80090f8:	2300      	movs	r3, #0
 80090fa:	643b      	str	r3, [r7, #64]	; 0x40
 80090fc:	e01f      	b.n	800913e <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80090fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009100:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009106:	011b      	lsls	r3, r3, #4
 8009108:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800910c:	4413      	add	r3, r2
 800910e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009112:	3304      	adds	r3, #4
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d006      	beq.n	8009128 <find_volume+0x114>
 800911a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911c:	3308      	adds	r3, #8
 800911e:	4618      	mov	r0, r3
 8009120:	f7fe f994 	bl	800744c <ld_dword>
 8009124:	4602      	mov	r2, r0
 8009126:	e000      	b.n	800912a <find_volume+0x116>
 8009128:	2200      	movs	r2, #0
 800912a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8009132:	440b      	add	r3, r1
 8009134:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800913a:	3301      	adds	r3, #1
 800913c:	643b      	str	r3, [r7, #64]	; 0x40
 800913e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009140:	2b03      	cmp	r3, #3
 8009142:	d9dc      	bls.n	80090fe <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009144:	2300      	movs	r3, #0
 8009146:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009148:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800914a:	2b00      	cmp	r3, #0
 800914c:	d002      	beq.n	8009154 <find_volume+0x140>
 800914e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009150:	3b01      	subs	r3, #1
 8009152:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009154:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800915c:	4413      	add	r3, r2
 800915e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009162:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009164:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009166:	2b00      	cmp	r3, #0
 8009168:	d005      	beq.n	8009176 <find_volume+0x162>
 800916a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800916c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800916e:	f7ff fefb 	bl	8008f68 <check_fs>
 8009172:	4603      	mov	r3, r0
 8009174:	e000      	b.n	8009178 <find_volume+0x164>
 8009176:	2303      	movs	r3, #3
 8009178:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800917c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009180:	2b01      	cmp	r3, #1
 8009182:	d905      	bls.n	8009190 <find_volume+0x17c>
 8009184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009186:	3301      	adds	r3, #1
 8009188:	643b      	str	r3, [r7, #64]	; 0x40
 800918a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800918c:	2b03      	cmp	r3, #3
 800918e:	d9e1      	bls.n	8009154 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009190:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009194:	2b04      	cmp	r3, #4
 8009196:	d101      	bne.n	800919c <find_volume+0x188>
 8009198:	2301      	movs	r3, #1
 800919a:	e17d      	b.n	8009498 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800919c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d901      	bls.n	80091a8 <find_volume+0x194>
 80091a4:	230d      	movs	r3, #13
 80091a6:	e177      	b.n	8009498 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80091a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091aa:	3334      	adds	r3, #52	; 0x34
 80091ac:	330b      	adds	r3, #11
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fe f934 	bl	800741c <ld_word>
 80091b4:	4603      	mov	r3, r0
 80091b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091ba:	d001      	beq.n	80091c0 <find_volume+0x1ac>
 80091bc:	230d      	movs	r3, #13
 80091be:	e16b      	b.n	8009498 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80091c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091c2:	3334      	adds	r3, #52	; 0x34
 80091c4:	3316      	adds	r3, #22
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7fe f928 	bl	800741c <ld_word>
 80091cc:	4603      	mov	r3, r0
 80091ce:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80091d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d106      	bne.n	80091e4 <find_volume+0x1d0>
 80091d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d8:	3334      	adds	r3, #52	; 0x34
 80091da:	3324      	adds	r3, #36	; 0x24
 80091dc:	4618      	mov	r0, r3
 80091de:	f7fe f935 	bl	800744c <ld_dword>
 80091e2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80091e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80091e8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80091ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ec:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80091f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80091f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f6:	789b      	ldrb	r3, [r3, #2]
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d005      	beq.n	8009208 <find_volume+0x1f4>
 80091fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fe:	789b      	ldrb	r3, [r3, #2]
 8009200:	2b02      	cmp	r3, #2
 8009202:	d001      	beq.n	8009208 <find_volume+0x1f4>
 8009204:	230d      	movs	r3, #13
 8009206:	e147      	b.n	8009498 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800920a:	789b      	ldrb	r3, [r3, #2]
 800920c:	461a      	mov	r2, r3
 800920e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009210:	fb02 f303 	mul.w	r3, r2, r3
 8009214:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009218:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800921c:	b29a      	uxth	r2, r3
 800921e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009220:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009224:	895b      	ldrh	r3, [r3, #10]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d008      	beq.n	800923c <find_volume+0x228>
 800922a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922c:	895b      	ldrh	r3, [r3, #10]
 800922e:	461a      	mov	r2, r3
 8009230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009232:	895b      	ldrh	r3, [r3, #10]
 8009234:	3b01      	subs	r3, #1
 8009236:	4013      	ands	r3, r2
 8009238:	2b00      	cmp	r3, #0
 800923a:	d001      	beq.n	8009240 <find_volume+0x22c>
 800923c:	230d      	movs	r3, #13
 800923e:	e12b      	b.n	8009498 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009242:	3334      	adds	r3, #52	; 0x34
 8009244:	3311      	adds	r3, #17
 8009246:	4618      	mov	r0, r3
 8009248:	f7fe f8e8 	bl	800741c <ld_word>
 800924c:	4603      	mov	r3, r0
 800924e:	461a      	mov	r2, r3
 8009250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009252:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009256:	891b      	ldrh	r3, [r3, #8]
 8009258:	f003 030f 	and.w	r3, r3, #15
 800925c:	b29b      	uxth	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d001      	beq.n	8009266 <find_volume+0x252>
 8009262:	230d      	movs	r3, #13
 8009264:	e118      	b.n	8009498 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009268:	3334      	adds	r3, #52	; 0x34
 800926a:	3313      	adds	r3, #19
 800926c:	4618      	mov	r0, r3
 800926e:	f7fe f8d5 	bl	800741c <ld_word>
 8009272:	4603      	mov	r3, r0
 8009274:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009278:	2b00      	cmp	r3, #0
 800927a:	d106      	bne.n	800928a <find_volume+0x276>
 800927c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800927e:	3334      	adds	r3, #52	; 0x34
 8009280:	3320      	adds	r3, #32
 8009282:	4618      	mov	r0, r3
 8009284:	f7fe f8e2 	bl	800744c <ld_dword>
 8009288:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800928a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800928c:	3334      	adds	r3, #52	; 0x34
 800928e:	330e      	adds	r3, #14
 8009290:	4618      	mov	r0, r3
 8009292:	f7fe f8c3 	bl	800741c <ld_word>
 8009296:	4603      	mov	r3, r0
 8009298:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800929a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800929c:	2b00      	cmp	r3, #0
 800929e:	d101      	bne.n	80092a4 <find_volume+0x290>
 80092a0:	230d      	movs	r3, #13
 80092a2:	e0f9      	b.n	8009498 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80092a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80092a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092a8:	4413      	add	r3, r2
 80092aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092ac:	8912      	ldrh	r2, [r2, #8]
 80092ae:	0912      	lsrs	r2, r2, #4
 80092b0:	b292      	uxth	r2, r2
 80092b2:	4413      	add	r3, r2
 80092b4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80092b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d201      	bcs.n	80092c2 <find_volume+0x2ae>
 80092be:	230d      	movs	r3, #13
 80092c0:	e0ea      	b.n	8009498 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80092c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c6:	1ad3      	subs	r3, r2, r3
 80092c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092ca:	8952      	ldrh	r2, [r2, #10]
 80092cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80092d0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80092d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d103      	bne.n	80092e0 <find_volume+0x2cc>
 80092d8:	230d      	movs	r3, #13
 80092da:	e0dd      	b.n	8009498 <find_volume+0x484>
 80092dc:	200000c8 	.word	0x200000c8
		fmt = FS_FAT32;
 80092e0:	2303      	movs	r3, #3
 80092e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80092e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d802      	bhi.n	80092f6 <find_volume+0x2e2>
 80092f0:	2302      	movs	r3, #2
 80092f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80092f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f8:	f640 72f5 	movw	r2, #4085	; 0xff5
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d802      	bhi.n	8009306 <find_volume+0x2f2>
 8009300:	2301      	movs	r3, #1
 8009302:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009308:	1c9a      	adds	r2, r3, #2
 800930a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930c:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800930e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009310:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009312:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009314:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009318:	441a      	add	r2, r3
 800931a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800931c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800931e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009322:	441a      	add	r2, r3
 8009324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009326:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8009328:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800932c:	2b03      	cmp	r3, #3
 800932e:	d11e      	bne.n	800936e <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009332:	3334      	adds	r3, #52	; 0x34
 8009334:	332a      	adds	r3, #42	; 0x2a
 8009336:	4618      	mov	r0, r3
 8009338:	f7fe f870 	bl	800741c <ld_word>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d001      	beq.n	8009346 <find_volume+0x332>
 8009342:	230d      	movs	r3, #13
 8009344:	e0a8      	b.n	8009498 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009348:	891b      	ldrh	r3, [r3, #8]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d001      	beq.n	8009352 <find_volume+0x33e>
 800934e:	230d      	movs	r3, #13
 8009350:	e0a2      	b.n	8009498 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009354:	3334      	adds	r3, #52	; 0x34
 8009356:	332c      	adds	r3, #44	; 0x2c
 8009358:	4618      	mov	r0, r3
 800935a:	f7fe f877 	bl	800744c <ld_dword>
 800935e:	4602      	mov	r2, r0
 8009360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009362:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009366:	699b      	ldr	r3, [r3, #24]
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	647b      	str	r3, [r7, #68]	; 0x44
 800936c:	e01f      	b.n	80093ae <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800936e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009370:	891b      	ldrh	r3, [r3, #8]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <find_volume+0x366>
 8009376:	230d      	movs	r3, #13
 8009378:	e08e      	b.n	8009498 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800937a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800937c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800937e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009380:	441a      	add	r2, r3
 8009382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009384:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009386:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800938a:	2b02      	cmp	r3, #2
 800938c:	d103      	bne.n	8009396 <find_volume+0x382>
 800938e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009390:	699b      	ldr	r3, [r3, #24]
 8009392:	005b      	lsls	r3, r3, #1
 8009394:	e00a      	b.n	80093ac <find_volume+0x398>
 8009396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009398:	699a      	ldr	r2, [r3, #24]
 800939a:	4613      	mov	r3, r2
 800939c:	005b      	lsls	r3, r3, #1
 800939e:	4413      	add	r3, r2
 80093a0:	085a      	lsrs	r2, r3, #1
 80093a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a4:	699b      	ldr	r3, [r3, #24]
 80093a6:	f003 0301 	and.w	r3, r3, #1
 80093aa:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80093ac:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	69da      	ldr	r2, [r3, #28]
 80093b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093b4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80093b8:	0a5b      	lsrs	r3, r3, #9
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d201      	bcs.n	80093c2 <find_volume+0x3ae>
 80093be:	230d      	movs	r3, #13
 80093c0:	e06a      	b.n	8009498 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80093c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c4:	f04f 32ff 	mov.w	r2, #4294967295
 80093c8:	615a      	str	r2, [r3, #20]
 80093ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093cc:	695a      	ldr	r2, [r3, #20]
 80093ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80093d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d4:	2280      	movs	r2, #128	; 0x80
 80093d6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80093d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093dc:	2b03      	cmp	r3, #3
 80093de:	d149      	bne.n	8009474 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80093e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e2:	3334      	adds	r3, #52	; 0x34
 80093e4:	3330      	adds	r3, #48	; 0x30
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7fe f818 	bl	800741c <ld_word>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d140      	bne.n	8009474 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 80093f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093f4:	3301      	adds	r3, #1
 80093f6:	4619      	mov	r1, r3
 80093f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80093fa:	f7fe fabf 	bl	800797c <move_window>
 80093fe:	4603      	mov	r3, r0
 8009400:	2b00      	cmp	r3, #0
 8009402:	d137      	bne.n	8009474 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8009404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009406:	2200      	movs	r2, #0
 8009408:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800940a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800940c:	3334      	adds	r3, #52	; 0x34
 800940e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009412:	4618      	mov	r0, r3
 8009414:	f7fe f802 	bl	800741c <ld_word>
 8009418:	4603      	mov	r3, r0
 800941a:	461a      	mov	r2, r3
 800941c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009420:	429a      	cmp	r2, r3
 8009422:	d127      	bne.n	8009474 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009426:	3334      	adds	r3, #52	; 0x34
 8009428:	4618      	mov	r0, r3
 800942a:	f7fe f80f 	bl	800744c <ld_dword>
 800942e:	4603      	mov	r3, r0
 8009430:	4a1b      	ldr	r2, [pc, #108]	; (80094a0 <find_volume+0x48c>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d11e      	bne.n	8009474 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009438:	3334      	adds	r3, #52	; 0x34
 800943a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800943e:	4618      	mov	r0, r3
 8009440:	f7fe f804 	bl	800744c <ld_dword>
 8009444:	4603      	mov	r3, r0
 8009446:	4a17      	ldr	r2, [pc, #92]	; (80094a4 <find_volume+0x490>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d113      	bne.n	8009474 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800944c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800944e:	3334      	adds	r3, #52	; 0x34
 8009450:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009454:	4618      	mov	r0, r3
 8009456:	f7fd fff9 	bl	800744c <ld_dword>
 800945a:	4602      	mov	r2, r0
 800945c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800945e:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009462:	3334      	adds	r3, #52	; 0x34
 8009464:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009468:	4618      	mov	r0, r3
 800946a:	f7fd ffef 	bl	800744c <ld_dword>
 800946e:	4602      	mov	r2, r0
 8009470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009472:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009476:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800947a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800947c:	4b0a      	ldr	r3, [pc, #40]	; (80094a8 <find_volume+0x494>)
 800947e:	881b      	ldrh	r3, [r3, #0]
 8009480:	3301      	adds	r3, #1
 8009482:	b29a      	uxth	r2, r3
 8009484:	4b08      	ldr	r3, [pc, #32]	; (80094a8 <find_volume+0x494>)
 8009486:	801a      	strh	r2, [r3, #0]
 8009488:	4b07      	ldr	r3, [pc, #28]	; (80094a8 <find_volume+0x494>)
 800948a:	881a      	ldrh	r2, [r3, #0]
 800948c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009490:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009492:	f7fe fa0b 	bl	80078ac <clear_lock>
#endif
	return FR_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3758      	adds	r7, #88	; 0x58
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	41615252 	.word	0x41615252
 80094a4:	61417272 	.word	0x61417272
 80094a8:	200000cc 	.word	0x200000cc

080094ac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b084      	sub	sp, #16
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80094b6:	2309      	movs	r3, #9
 80094b8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d01c      	beq.n	80094fa <validate+0x4e>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d018      	beq.n	80094fa <validate+0x4e>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d013      	beq.n	80094fa <validate+0x4e>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	889a      	ldrh	r2, [r3, #4]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	88db      	ldrh	r3, [r3, #6]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d10c      	bne.n	80094fa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	785b      	ldrb	r3, [r3, #1]
 80094e6:	4618      	mov	r0, r3
 80094e8:	f7fd fefa 	bl	80072e0 <disk_status>
 80094ec:	4603      	mov	r3, r0
 80094ee:	f003 0301 	and.w	r3, r3, #1
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d101      	bne.n	80094fa <validate+0x4e>
			res = FR_OK;
 80094f6:	2300      	movs	r3, #0
 80094f8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d102      	bne.n	8009506 <validate+0x5a>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	e000      	b.n	8009508 <validate+0x5c>
 8009506:	2300      	movs	r3, #0
 8009508:	683a      	ldr	r2, [r7, #0]
 800950a:	6013      	str	r3, [r2, #0]
	return res;
 800950c:	7bfb      	ldrb	r3, [r7, #15]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
	...

08009518 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b088      	sub	sp, #32
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	4613      	mov	r3, r2
 8009524:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800952a:	f107 0310 	add.w	r3, r7, #16
 800952e:	4618      	mov	r0, r3
 8009530:	f7ff fcd5 	bl	8008ede <get_ldnumber>
 8009534:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	2b00      	cmp	r3, #0
 800953a:	da01      	bge.n	8009540 <f_mount+0x28>
 800953c:	230b      	movs	r3, #11
 800953e:	e02b      	b.n	8009598 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009540:	4a17      	ldr	r2, [pc, #92]	; (80095a0 <f_mount+0x88>)
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009548:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d005      	beq.n	800955c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009550:	69b8      	ldr	r0, [r7, #24]
 8009552:	f7fe f9ab 	bl	80078ac <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	2200      	movs	r2, #0
 800955a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d002      	beq.n	8009568 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2200      	movs	r2, #0
 8009566:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	490d      	ldr	r1, [pc, #52]	; (80095a0 <f_mount+0x88>)
 800956c:	69fb      	ldr	r3, [r7, #28]
 800956e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d002      	beq.n	800957e <f_mount+0x66>
 8009578:	79fb      	ldrb	r3, [r7, #7]
 800957a:	2b01      	cmp	r3, #1
 800957c:	d001      	beq.n	8009582 <f_mount+0x6a>
 800957e:	2300      	movs	r3, #0
 8009580:	e00a      	b.n	8009598 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009582:	f107 010c 	add.w	r1, r7, #12
 8009586:	f107 0308 	add.w	r3, r7, #8
 800958a:	2200      	movs	r2, #0
 800958c:	4618      	mov	r0, r3
 800958e:	f7ff fd41 	bl	8009014 <find_volume>
 8009592:	4603      	mov	r3, r0
 8009594:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009596:	7dfb      	ldrb	r3, [r7, #23]
}
 8009598:	4618      	mov	r0, r3
 800959a:	3720      	adds	r7, #32
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	200000c8 	.word	0x200000c8

080095a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b09a      	sub	sp, #104	; 0x68
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	4613      	mov	r3, r2
 80095b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d101      	bne.n	80095bc <f_open+0x18>
 80095b8:	2309      	movs	r3, #9
 80095ba:	e1bd      	b.n	8009938 <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80095bc:	79fb      	ldrb	r3, [r7, #7]
 80095be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80095c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80095c4:	79fa      	ldrb	r2, [r7, #7]
 80095c6:	f107 0110 	add.w	r1, r7, #16
 80095ca:	f107 0308 	add.w	r3, r7, #8
 80095ce:	4618      	mov	r0, r3
 80095d0:	f7ff fd20 	bl	8009014 <find_volume>
 80095d4:	4603      	mov	r3, r0
 80095d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80095da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f040 81a1 	bne.w	8009926 <f_open+0x382>
		dj.obj.fs = fs;
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 80095e8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80095ec:	f000 fef0 	bl	800a3d0 <ff_memalloc>
 80095f0:	65b8      	str	r0, [r7, #88]	; 0x58
 80095f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d101      	bne.n	80095fc <f_open+0x58>
 80095f8:	2311      	movs	r3, #17
 80095fa:	e19d      	b.n	8009938 <f_open+0x394>
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009600:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009602:	68ba      	ldr	r2, [r7, #8]
 8009604:	f107 0314 	add.w	r3, r7, #20
 8009608:	4611      	mov	r1, r2
 800960a:	4618      	mov	r0, r3
 800960c:	f7ff fbf6 	bl	8008dfc <follow_path>
 8009610:	4603      	mov	r3, r0
 8009612:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009616:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800961a:	2b00      	cmp	r3, #0
 800961c:	d11a      	bne.n	8009654 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800961e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009622:	b25b      	sxtb	r3, r3
 8009624:	2b00      	cmp	r3, #0
 8009626:	da03      	bge.n	8009630 <f_open+0x8c>
				res = FR_INVALID_NAME;
 8009628:	2306      	movs	r3, #6
 800962a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800962e:	e011      	b.n	8009654 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009630:	79fb      	ldrb	r3, [r7, #7]
 8009632:	f023 0301 	bic.w	r3, r3, #1
 8009636:	2b00      	cmp	r3, #0
 8009638:	bf14      	ite	ne
 800963a:	2301      	movne	r3, #1
 800963c:	2300      	moveq	r3, #0
 800963e:	b2db      	uxtb	r3, r3
 8009640:	461a      	mov	r2, r3
 8009642:	f107 0314 	add.w	r3, r7, #20
 8009646:	4611      	mov	r1, r2
 8009648:	4618      	mov	r0, r3
 800964a:	f7fd ffe7 	bl	800761c <chk_lock>
 800964e:	4603      	mov	r3, r0
 8009650:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009654:	79fb      	ldrb	r3, [r7, #7]
 8009656:	f003 031c 	and.w	r3, r3, #28
 800965a:	2b00      	cmp	r3, #0
 800965c:	d07f      	beq.n	800975e <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 800965e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009662:	2b00      	cmp	r3, #0
 8009664:	d017      	beq.n	8009696 <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009666:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800966a:	2b04      	cmp	r3, #4
 800966c:	d10e      	bne.n	800968c <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800966e:	f7fe f831 	bl	80076d4 <enq_lock>
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d006      	beq.n	8009686 <f_open+0xe2>
 8009678:	f107 0314 	add.w	r3, r7, #20
 800967c:	4618      	mov	r0, r3
 800967e:	f7ff f90d 	bl	800889c <dir_register>
 8009682:	4603      	mov	r3, r0
 8009684:	e000      	b.n	8009688 <f_open+0xe4>
 8009686:	2312      	movs	r3, #18
 8009688:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800968c:	79fb      	ldrb	r3, [r7, #7]
 800968e:	f043 0308 	orr.w	r3, r3, #8
 8009692:	71fb      	strb	r3, [r7, #7]
 8009694:	e010      	b.n	80096b8 <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009696:	7ebb      	ldrb	r3, [r7, #26]
 8009698:	f003 0311 	and.w	r3, r3, #17
 800969c:	2b00      	cmp	r3, #0
 800969e:	d003      	beq.n	80096a8 <f_open+0x104>
					res = FR_DENIED;
 80096a0:	2307      	movs	r3, #7
 80096a2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80096a6:	e007      	b.n	80096b8 <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80096a8:	79fb      	ldrb	r3, [r7, #7]
 80096aa:	f003 0304 	and.w	r3, r3, #4
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d002      	beq.n	80096b8 <f_open+0x114>
 80096b2:	2308      	movs	r3, #8
 80096b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80096b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d168      	bne.n	8009792 <f_open+0x1ee>
 80096c0:	79fb      	ldrb	r3, [r7, #7]
 80096c2:	f003 0308 	and.w	r3, r3, #8
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d063      	beq.n	8009792 <f_open+0x1ee>
				dw = GET_FATTIME();
 80096ca:	f001 faaf 	bl	800ac2c <get_fattime>
 80096ce:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80096d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096d2:	330e      	adds	r3, #14
 80096d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7fd fef6 	bl	80074c8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80096dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096de:	3316      	adds	r3, #22
 80096e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7fd fef0 	bl	80074c8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80096e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ea:	330b      	adds	r3, #11
 80096ec:	2220      	movs	r2, #32
 80096ee:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80096f4:	4611      	mov	r1, r2
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7fe fe47 	bl	800838a <ld_clust>
 80096fc:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009702:	2200      	movs	r2, #0
 8009704:	4618      	mov	r0, r3
 8009706:	f7fe fe5f 	bl	80083c8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800970a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800970c:	331c      	adds	r3, #28
 800970e:	2100      	movs	r1, #0
 8009710:	4618      	mov	r0, r3
 8009712:	f7fd fed9 	bl	80074c8 <st_dword>
					fs->wflag = 1;
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	2201      	movs	r2, #1
 800971a:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800971c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800971e:	2b00      	cmp	r3, #0
 8009720:	d037      	beq.n	8009792 <f_open+0x1ee>
						dw = fs->winsect;
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009726:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 8009728:	f107 0314 	add.w	r3, r7, #20
 800972c:	2200      	movs	r2, #0
 800972e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009730:	4618      	mov	r0, r3
 8009732:	f7fe fb72 	bl	8007e1a <remove_chain>
 8009736:	4603      	mov	r3, r0
 8009738:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800973c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009740:	2b00      	cmp	r3, #0
 8009742:	d126      	bne.n	8009792 <f_open+0x1ee>
							res = move_window(fs, dw);
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009748:	4618      	mov	r0, r3
 800974a:	f7fe f917 	bl	800797c <move_window>
 800974e:	4603      	mov	r3, r0
 8009750:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009758:	3a01      	subs	r2, #1
 800975a:	611a      	str	r2, [r3, #16]
 800975c:	e019      	b.n	8009792 <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800975e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009762:	2b00      	cmp	r3, #0
 8009764:	d115      	bne.n	8009792 <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009766:	7ebb      	ldrb	r3, [r7, #26]
 8009768:	f003 0310 	and.w	r3, r3, #16
 800976c:	2b00      	cmp	r3, #0
 800976e:	d003      	beq.n	8009778 <f_open+0x1d4>
					res = FR_NO_FILE;
 8009770:	2304      	movs	r3, #4
 8009772:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009776:	e00c      	b.n	8009792 <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009778:	79fb      	ldrb	r3, [r7, #7]
 800977a:	f003 0302 	and.w	r3, r3, #2
 800977e:	2b00      	cmp	r3, #0
 8009780:	d007      	beq.n	8009792 <f_open+0x1ee>
 8009782:	7ebb      	ldrb	r3, [r7, #26]
 8009784:	f003 0301 	and.w	r3, r3, #1
 8009788:	2b00      	cmp	r3, #0
 800978a:	d002      	beq.n	8009792 <f_open+0x1ee>
						res = FR_DENIED;
 800978c:	2307      	movs	r3, #7
 800978e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009792:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009796:	2b00      	cmp	r3, #0
 8009798:	d128      	bne.n	80097ec <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800979a:	79fb      	ldrb	r3, [r7, #7]
 800979c:	f003 0308 	and.w	r3, r3, #8
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d003      	beq.n	80097ac <f_open+0x208>
				mode |= FA_MODIFIED;
 80097a4:	79fb      	ldrb	r3, [r7, #7]
 80097a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097aa:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80097b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80097ba:	79fb      	ldrb	r3, [r7, #7]
 80097bc:	f023 0301 	bic.w	r3, r3, #1
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	bf14      	ite	ne
 80097c4:	2301      	movne	r3, #1
 80097c6:	2300      	moveq	r3, #0
 80097c8:	b2db      	uxtb	r3, r3
 80097ca:	461a      	mov	r2, r3
 80097cc:	f107 0314 	add.w	r3, r7, #20
 80097d0:	4611      	mov	r1, r2
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7fd ffa0 	bl	8007718 <inc_lock>
 80097d8:	4602      	mov	r2, r0
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	691b      	ldr	r3, [r3, #16]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d102      	bne.n	80097ec <f_open+0x248>
 80097e6:	2302      	movs	r3, #2
 80097e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80097ec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f040 8095 	bne.w	8009920 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097fa:	4611      	mov	r1, r2
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fe fdc4 	bl	800838a <ld_clust>
 8009802:	4602      	mov	r2, r0
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800980a:	331c      	adds	r3, #28
 800980c:	4618      	mov	r0, r3
 800980e:	f7fd fe1d 	bl	800744c <ld_dword>
 8009812:	4602      	mov	r2, r0
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2200      	movs	r2, #0
 800981c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800981e:	693a      	ldr	r2, [r7, #16]
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	88da      	ldrh	r2, [r3, #6]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	79fa      	ldrb	r2, [r7, #7]
 8009830:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2200      	movs	r2, #0
 8009836:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2200      	movs	r2, #0
 800983c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2200      	movs	r2, #0
 8009842:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	3330      	adds	r3, #48	; 0x30
 8009848:	f44f 7200 	mov.w	r2, #512	; 0x200
 800984c:	2100      	movs	r1, #0
 800984e:	4618      	mov	r0, r3
 8009850:	f7fd fe87 	bl	8007562 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009854:	79fb      	ldrb	r3, [r7, #7]
 8009856:	f003 0320 	and.w	r3, r3, #32
 800985a:	2b00      	cmp	r3, #0
 800985c:	d060      	beq.n	8009920 <f_open+0x37c>
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d05c      	beq.n	8009920 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	68da      	ldr	r2, [r3, #12]
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	895b      	ldrh	r3, [r3, #10]
 8009872:	025b      	lsls	r3, r3, #9
 8009874:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	68db      	ldr	r3, [r3, #12]
 8009880:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009882:	e016      	b.n	80098b2 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009888:	4618      	mov	r0, r3
 800988a:	f7fe f932 	bl	8007af2 <get_fat>
 800988e:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009890:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009892:	2b01      	cmp	r3, #1
 8009894:	d802      	bhi.n	800989c <f_open+0x2f8>
 8009896:	2302      	movs	r3, #2
 8009898:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800989c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800989e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a2:	d102      	bne.n	80098aa <f_open+0x306>
 80098a4:	2301      	movs	r3, #1
 80098a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80098aa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80098ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098ae:	1ad3      	subs	r3, r2, r3
 80098b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80098b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d103      	bne.n	80098c2 <f_open+0x31e>
 80098ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80098bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098be:	429a      	cmp	r2, r3
 80098c0:	d8e0      	bhi.n	8009884 <f_open+0x2e0>
				}
				fp->clust = clst;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80098c6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80098c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d127      	bne.n	8009920 <f_open+0x37c>
 80098d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80098d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d022      	beq.n	8009920 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80098de:	4618      	mov	r0, r3
 80098e0:	f7fe f8e8 	bl	8007ab4 <clust2sect>
 80098e4:	64b8      	str	r0, [r7, #72]	; 0x48
 80098e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d103      	bne.n	80098f4 <f_open+0x350>
						res = FR_INT_ERR;
 80098ec:	2302      	movs	r3, #2
 80098ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80098f2:	e015      	b.n	8009920 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80098f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80098f6:	0a5a      	lsrs	r2, r3, #9
 80098f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098fa:	441a      	add	r2, r3
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	7858      	ldrb	r0, [r3, #1]
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	6a1a      	ldr	r2, [r3, #32]
 800990e:	2301      	movs	r3, #1
 8009910:	f7fd fd26 	bl	8007360 <disk_read>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <f_open+0x37c>
 800991a:	2301      	movs	r3, #1
 800991c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8009920:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009922:	f000 fd61 	bl	800a3e8 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009926:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800992a:	2b00      	cmp	r3, #0
 800992c:	d002      	beq.n	8009934 <f_open+0x390>
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2200      	movs	r2, #0
 8009932:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009934:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009938:	4618      	mov	r0, r3
 800993a:	3768      	adds	r7, #104	; 0x68
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b08c      	sub	sp, #48	; 0x30
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	607a      	str	r2, [r7, #4]
 800994c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	2200      	movs	r2, #0
 8009956:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	f107 0210 	add.w	r2, r7, #16
 800995e:	4611      	mov	r1, r2
 8009960:	4618      	mov	r0, r3
 8009962:	f7ff fda3 	bl	80094ac <validate>
 8009966:	4603      	mov	r3, r0
 8009968:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800996c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009970:	2b00      	cmp	r3, #0
 8009972:	d107      	bne.n	8009984 <f_write+0x44>
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	7d5b      	ldrb	r3, [r3, #21]
 8009978:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800997c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009980:	2b00      	cmp	r3, #0
 8009982:	d002      	beq.n	800998a <f_write+0x4a>
 8009984:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009988:	e14b      	b.n	8009c22 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	7d1b      	ldrb	r3, [r3, #20]
 800998e:	f003 0302 	and.w	r3, r3, #2
 8009992:	2b00      	cmp	r3, #0
 8009994:	d101      	bne.n	800999a <f_write+0x5a>
 8009996:	2307      	movs	r3, #7
 8009998:	e143      	b.n	8009c22 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	699a      	ldr	r2, [r3, #24]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	441a      	add	r2, r3
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	699b      	ldr	r3, [r3, #24]
 80099a6:	429a      	cmp	r2, r3
 80099a8:	f080 812d 	bcs.w	8009c06 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	699b      	ldr	r3, [r3, #24]
 80099b0:	43db      	mvns	r3, r3
 80099b2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80099b4:	e127      	b.n	8009c06 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	699b      	ldr	r3, [r3, #24]
 80099ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f040 80e3 	bne.w	8009b8a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	699b      	ldr	r3, [r3, #24]
 80099c8:	0a5b      	lsrs	r3, r3, #9
 80099ca:	693a      	ldr	r2, [r7, #16]
 80099cc:	8952      	ldrh	r2, [r2, #10]
 80099ce:	3a01      	subs	r2, #1
 80099d0:	4013      	ands	r3, r2
 80099d2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d143      	bne.n	8009a62 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10c      	bne.n	80099fc <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	689b      	ldr	r3, [r3, #8]
 80099e6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80099e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d11a      	bne.n	8009a24 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2100      	movs	r1, #0
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7fe fa76 	bl	8007ee4 <create_chain>
 80099f8:	62b8      	str	r0, [r7, #40]	; 0x28
 80099fa:	e013      	b.n	8009a24 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d007      	beq.n	8009a14 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	699b      	ldr	r3, [r3, #24]
 8009a08:	4619      	mov	r1, r3
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f7fe fb02 	bl	8008014 <clmt_clust>
 8009a10:	62b8      	str	r0, [r7, #40]	; 0x28
 8009a12:	e007      	b.n	8009a24 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	69db      	ldr	r3, [r3, #28]
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	4610      	mov	r0, r2
 8009a1e:	f7fe fa61 	bl	8007ee4 <create_chain>
 8009a22:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f000 80f2 	beq.w	8009c10 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d104      	bne.n	8009a3c <f_write+0xfc>
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	2202      	movs	r2, #2
 8009a36:	755a      	strb	r2, [r3, #21]
 8009a38:	2302      	movs	r3, #2
 8009a3a:	e0f2      	b.n	8009c22 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a42:	d104      	bne.n	8009a4e <f_write+0x10e>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2201      	movs	r2, #1
 8009a48:	755a      	strb	r2, [r3, #21]
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e0e9      	b.n	8009c22 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a52:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d102      	bne.n	8009a62 <f_write+0x122>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a60:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	7d1b      	ldrb	r3, [r3, #20]
 8009a66:	b25b      	sxtb	r3, r3
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	da18      	bge.n	8009a9e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	7858      	ldrb	r0, [r3, #1]
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6a1a      	ldr	r2, [r3, #32]
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	f7fd fc90 	bl	80073a0 <disk_write>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d004      	beq.n	8009a90 <f_write+0x150>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2201      	movs	r2, #1
 8009a8a:	755a      	strb	r2, [r3, #21]
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e0c8      	b.n	8009c22 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	7d1b      	ldrb	r3, [r3, #20]
 8009a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a98:	b2da      	uxtb	r2, r3
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	69db      	ldr	r3, [r3, #28]
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	4610      	mov	r0, r2
 8009aa8:	f7fe f804 	bl	8007ab4 <clust2sect>
 8009aac:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d104      	bne.n	8009abe <f_write+0x17e>
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2202      	movs	r2, #2
 8009ab8:	755a      	strb	r2, [r3, #21]
 8009aba:	2302      	movs	r3, #2
 8009abc:	e0b1      	b.n	8009c22 <f_write+0x2e2>
			sect += csect;
 8009abe:	697a      	ldr	r2, [r7, #20]
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	4413      	add	r3, r2
 8009ac4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	0a5b      	lsrs	r3, r3, #9
 8009aca:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009acc:	6a3b      	ldr	r3, [r7, #32]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d03c      	beq.n	8009b4c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009ad2:	69ba      	ldr	r2, [r7, #24]
 8009ad4:	6a3b      	ldr	r3, [r7, #32]
 8009ad6:	4413      	add	r3, r2
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	8952      	ldrh	r2, [r2, #10]
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d905      	bls.n	8009aec <f_write+0x1ac>
					cc = fs->csize - csect;
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	895b      	ldrh	r3, [r3, #10]
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	1ad3      	subs	r3, r2, r3
 8009aea:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	7858      	ldrb	r0, [r3, #1]
 8009af0:	6a3b      	ldr	r3, [r7, #32]
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	69f9      	ldr	r1, [r7, #28]
 8009af6:	f7fd fc53 	bl	80073a0 <disk_write>
 8009afa:	4603      	mov	r3, r0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d004      	beq.n	8009b0a <f_write+0x1ca>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2201      	movs	r2, #1
 8009b04:	755a      	strb	r2, [r3, #21]
 8009b06:	2301      	movs	r3, #1
 8009b08:	e08b      	b.n	8009c22 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6a1a      	ldr	r2, [r3, #32]
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	1ad3      	subs	r3, r2, r3
 8009b12:	6a3a      	ldr	r2, [r7, #32]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d915      	bls.n	8009b44 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6a1a      	ldr	r2, [r3, #32]
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	1ad3      	subs	r3, r2, r3
 8009b26:	025b      	lsls	r3, r3, #9
 8009b28:	69fa      	ldr	r2, [r7, #28]
 8009b2a:	4413      	add	r3, r2
 8009b2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009b30:	4619      	mov	r1, r3
 8009b32:	f7fd fcf5 	bl	8007520 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	7d1b      	ldrb	r3, [r3, #20]
 8009b3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009b44:	6a3b      	ldr	r3, [r7, #32]
 8009b46:	025b      	lsls	r3, r3, #9
 8009b48:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009b4a:	e03f      	b.n	8009bcc <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6a1b      	ldr	r3, [r3, #32]
 8009b50:	697a      	ldr	r2, [r7, #20]
 8009b52:	429a      	cmp	r2, r3
 8009b54:	d016      	beq.n	8009b84 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	699a      	ldr	r2, [r3, #24]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009b5e:	429a      	cmp	r2, r3
 8009b60:	d210      	bcs.n	8009b84 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	7858      	ldrb	r0, [r3, #1]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	697a      	ldr	r2, [r7, #20]
 8009b70:	f7fd fbf6 	bl	8007360 <disk_read>
 8009b74:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d004      	beq.n	8009b84 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	755a      	strb	r2, [r3, #21]
 8009b80:	2301      	movs	r3, #1
 8009b82:	e04e      	b.n	8009c22 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	697a      	ldr	r2, [r7, #20]
 8009b88:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	699b      	ldr	r3, [r3, #24]
 8009b8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b92:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8009b96:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009b98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d901      	bls.n	8009ba4 <f_write+0x264>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	699b      	ldr	r3, [r3, #24]
 8009bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bb2:	4413      	add	r3, r2
 8009bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bb6:	69f9      	ldr	r1, [r7, #28]
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7fd fcb1 	bl	8007520 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	7d1b      	ldrb	r3, [r3, #20]
 8009bc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009bc6:	b2da      	uxtb	r2, r3
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009bcc:	69fa      	ldr	r2, [r7, #28]
 8009bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd0:	4413      	add	r3, r2
 8009bd2:	61fb      	str	r3, [r7, #28]
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	699a      	ldr	r2, [r3, #24]
 8009bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bda:	441a      	add	r2, r3
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	619a      	str	r2, [r3, #24]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	68da      	ldr	r2, [r3, #12]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	699b      	ldr	r3, [r3, #24]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	bf38      	it	cc
 8009bec:	461a      	movcc	r2, r3
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	60da      	str	r2, [r3, #12]
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf8:	441a      	add	r2, r3
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	601a      	str	r2, [r3, #0]
 8009bfe:	687a      	ldr	r2, [r7, #4]
 8009c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c02:	1ad3      	subs	r3, r2, r3
 8009c04:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	f47f aed4 	bne.w	80099b6 <f_write+0x76>
 8009c0e:	e000      	b.n	8009c12 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009c10:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	7d1b      	ldrb	r3, [r3, #20]
 8009c16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c1a:	b2da      	uxtb	r2, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009c20:	2300      	movs	r3, #0
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3730      	adds	r7, #48	; 0x30
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	b086      	sub	sp, #24
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f107 0208 	add.w	r2, r7, #8
 8009c38:	4611      	mov	r1, r2
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7ff fc36 	bl	80094ac <validate>
 8009c40:	4603      	mov	r3, r0
 8009c42:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009c44:	7dfb      	ldrb	r3, [r7, #23]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d168      	bne.n	8009d1c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	7d1b      	ldrb	r3, [r3, #20]
 8009c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d062      	beq.n	8009d1c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	7d1b      	ldrb	r3, [r3, #20]
 8009c5a:	b25b      	sxtb	r3, r3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	da15      	bge.n	8009c8c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	7858      	ldrb	r0, [r3, #1]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6a1a      	ldr	r2, [r3, #32]
 8009c6e:	2301      	movs	r3, #1
 8009c70:	f7fd fb96 	bl	80073a0 <disk_write>
 8009c74:	4603      	mov	r3, r0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d001      	beq.n	8009c7e <f_sync+0x54>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e04f      	b.n	8009d1e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	7d1b      	ldrb	r3, [r3, #20]
 8009c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c86:	b2da      	uxtb	r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009c8c:	f000 ffce 	bl	800ac2c <get_fattime>
 8009c90:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4610      	mov	r0, r2
 8009c9c:	f7fd fe6e 	bl	800797c <move_window>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009ca4:	7dfb      	ldrb	r3, [r7, #23]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d138      	bne.n	8009d1c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	330b      	adds	r3, #11
 8009cb4:	781a      	ldrb	r2, [r3, #0]
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	330b      	adds	r3, #11
 8009cba:	f042 0220 	orr.w	r2, r2, #32
 8009cbe:	b2d2      	uxtb	r2, r2
 8009cc0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6818      	ldr	r0, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	689b      	ldr	r3, [r3, #8]
 8009cca:	461a      	mov	r2, r3
 8009ccc:	68f9      	ldr	r1, [r7, #12]
 8009cce:	f7fe fb7b 	bl	80083c8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f103 021c 	add.w	r2, r3, #28
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	4619      	mov	r1, r3
 8009cde:	4610      	mov	r0, r2
 8009ce0:	f7fd fbf2 	bl	80074c8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	3316      	adds	r3, #22
 8009ce8:	6939      	ldr	r1, [r7, #16]
 8009cea:	4618      	mov	r0, r3
 8009cec:	f7fd fbec 	bl	80074c8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	3312      	adds	r3, #18
 8009cf4:	2100      	movs	r1, #0
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7fd fbcb 	bl	8007492 <st_word>
					fs->wflag = 1;
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	2201      	movs	r2, #1
 8009d00:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7fd fe67 	bl	80079d8 <sync_fs>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	7d1b      	ldrb	r3, [r3, #20]
 8009d12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d16:	b2da      	uxtb	r2, r3
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3718      	adds	r7, #24
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009d26:	b580      	push	{r7, lr}
 8009d28:	b084      	sub	sp, #16
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f7ff ff7b 	bl	8009c2a <f_sync>
 8009d34:	4603      	mov	r3, r0
 8009d36:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009d38:	7bfb      	ldrb	r3, [r7, #15]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d118      	bne.n	8009d70 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f107 0208 	add.w	r2, r7, #8
 8009d44:	4611      	mov	r1, r2
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7ff fbb0 	bl	80094ac <validate>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009d50:	7bfb      	ldrb	r3, [r7, #15]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10c      	bne.n	8009d70 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7fd fd6a 	bl	8007834 <dec_lock>
 8009d60:	4603      	mov	r3, r0
 8009d62:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d102      	bne.n	8009d70 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b090      	sub	sp, #64	; 0x40
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
 8009d82:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f107 0208 	add.w	r2, r7, #8
 8009d8a:	4611      	mov	r1, r2
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f7ff fb8d 	bl	80094ac <validate>
 8009d92:	4603      	mov	r3, r0
 8009d94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009d98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d103      	bne.n	8009da8 <f_lseek+0x2e>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	7d5b      	ldrb	r3, [r3, #21]
 8009da4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8009da8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d002      	beq.n	8009db6 <f_lseek+0x3c>
 8009db0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009db4:	e1e6      	b.n	800a184 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	f000 80d1 	beq.w	8009f62 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc6:	d15a      	bne.n	8009e7e <f_lseek+0x104>
			tbl = fp->cltbl;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dcc:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd0:	1d1a      	adds	r2, r3, #4
 8009dd2:	627a      	str	r2, [r7, #36]	; 0x24
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	617b      	str	r3, [r7, #20]
 8009dd8:	2302      	movs	r3, #2
 8009dda:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8009de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d03a      	beq.n	8009e5e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dea:	613b      	str	r3, [r7, #16]
 8009dec:	2300      	movs	r3, #0
 8009dee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009df2:	3302      	adds	r3, #2
 8009df4:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8009df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df8:	60fb      	str	r3, [r7, #12]
 8009dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fd fe74 	bl	8007af2 <get_fat>
 8009e0a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d804      	bhi.n	8009e1c <f_lseek+0xa2>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2202      	movs	r2, #2
 8009e16:	755a      	strb	r2, [r3, #21]
 8009e18:	2302      	movs	r3, #2
 8009e1a:	e1b3      	b.n	800a184 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e22:	d104      	bne.n	8009e2e <f_lseek+0xb4>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2201      	movs	r2, #1
 8009e28:	755a      	strb	r2, [r3, #21]
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e1aa      	b.n	800a184 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	3301      	adds	r3, #1
 8009e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d0de      	beq.n	8009df6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009e38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d809      	bhi.n	8009e54 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e42:	1d1a      	adds	r2, r3, #4
 8009e44:	627a      	str	r2, [r7, #36]	; 0x24
 8009e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e48:	601a      	str	r2, [r3, #0]
 8009e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4c:	1d1a      	adds	r2, r3, #4
 8009e4e:	627a      	str	r2, [r7, #36]	; 0x24
 8009e50:	693a      	ldr	r2, [r7, #16]
 8009e52:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	699b      	ldr	r3, [r3, #24]
 8009e58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d3c4      	bcc.n	8009de8 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e64:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d803      	bhi.n	8009e76 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e70:	2200      	movs	r2, #0
 8009e72:	601a      	str	r2, [r3, #0]
 8009e74:	e184      	b.n	800a180 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009e76:	2311      	movs	r3, #17
 8009e78:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009e7c:	e180      	b.n	800a180 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	683a      	ldr	r2, [r7, #0]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d902      	bls.n	8009e8e <f_lseek+0x114>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	683a      	ldr	r2, [r7, #0]
 8009e92:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	f000 8172 	beq.w	800a180 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	4619      	mov	r1, r3
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f7fe f8b6 	bl	8008014 <clmt_clust>
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009eae:	68ba      	ldr	r2, [r7, #8]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	69db      	ldr	r3, [r3, #28]
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	4610      	mov	r0, r2
 8009eb8:	f7fd fdfc 	bl	8007ab4 <clust2sect>
 8009ebc:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d104      	bne.n	8009ece <f_lseek+0x154>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	755a      	strb	r2, [r3, #21]
 8009eca:	2302      	movs	r3, #2
 8009ecc:	e15a      	b.n	800a184 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	3b01      	subs	r3, #1
 8009ed2:	0a5b      	lsrs	r3, r3, #9
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	8952      	ldrh	r2, [r2, #10]
 8009ed8:	3a01      	subs	r2, #1
 8009eda:	4013      	ands	r3, r2
 8009edc:	69ba      	ldr	r2, [r7, #24]
 8009ede:	4413      	add	r3, r2
 8009ee0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	699b      	ldr	r3, [r3, #24]
 8009ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	f000 8148 	beq.w	800a180 <f_lseek+0x406>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6a1b      	ldr	r3, [r3, #32]
 8009ef4:	69ba      	ldr	r2, [r7, #24]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	f000 8142 	beq.w	800a180 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	7d1b      	ldrb	r3, [r3, #20]
 8009f00:	b25b      	sxtb	r3, r3
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	da18      	bge.n	8009f38 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	7858      	ldrb	r0, [r3, #1]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a1a      	ldr	r2, [r3, #32]
 8009f14:	2301      	movs	r3, #1
 8009f16:	f7fd fa43 	bl	80073a0 <disk_write>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d004      	beq.n	8009f2a <f_lseek+0x1b0>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2201      	movs	r2, #1
 8009f24:	755a      	strb	r2, [r3, #21]
 8009f26:	2301      	movs	r3, #1
 8009f28:	e12c      	b.n	800a184 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	7d1b      	ldrb	r3, [r3, #20]
 8009f2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f32:	b2da      	uxtb	r2, r3
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	7858      	ldrb	r0, [r3, #1]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f42:	2301      	movs	r3, #1
 8009f44:	69ba      	ldr	r2, [r7, #24]
 8009f46:	f7fd fa0b 	bl	8007360 <disk_read>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d004      	beq.n	8009f5a <f_lseek+0x1e0>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	755a      	strb	r2, [r3, #21]
 8009f56:	2301      	movs	r3, #1
 8009f58:	e114      	b.n	800a184 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	69ba      	ldr	r2, [r7, #24]
 8009f5e:	621a      	str	r2, [r3, #32]
 8009f60:	e10e      	b.n	800a180 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	683a      	ldr	r2, [r7, #0]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d908      	bls.n	8009f7e <f_lseek+0x204>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	7d1b      	ldrb	r3, [r3, #20]
 8009f70:	f003 0302 	and.w	r3, r3, #2
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d102      	bne.n	8009f7e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	699b      	ldr	r3, [r3, #24]
 8009f82:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009f84:	2300      	movs	r3, #0
 8009f86:	637b      	str	r3, [r7, #52]	; 0x34
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f8c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f000 80a7 	beq.w	800a0e4 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	895b      	ldrh	r3, [r3, #10]
 8009f9a:	025b      	lsls	r3, r3, #9
 8009f9c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8009f9e:	6a3b      	ldr	r3, [r7, #32]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d01b      	beq.n	8009fdc <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	1e5a      	subs	r2, r3, #1
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	fbb2 f2f3 	udiv	r2, r2, r3
 8009fae:	6a3b      	ldr	r3, [r7, #32]
 8009fb0:	1e59      	subs	r1, r3, #1
 8009fb2:	69fb      	ldr	r3, [r7, #28]
 8009fb4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d30f      	bcc.n	8009fdc <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	1e5a      	subs	r2, r3, #1
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	425b      	negs	r3, r3
 8009fc4:	401a      	ands	r2, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	699b      	ldr	r3, [r3, #24]
 8009fce:	683a      	ldr	r2, [r7, #0]
 8009fd0:	1ad3      	subs	r3, r2, r3
 8009fd2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	69db      	ldr	r3, [r3, #28]
 8009fd8:	63bb      	str	r3, [r7, #56]	; 0x38
 8009fda:	e022      	b.n	800a022 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d119      	bne.n	800a01c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2100      	movs	r1, #0
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7fd ff79 	bl	8007ee4 <create_chain>
 8009ff2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d104      	bne.n	800a004 <f_lseek+0x28a>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2202      	movs	r2, #2
 8009ffe:	755a      	strb	r2, [r3, #21]
 800a000:	2302      	movs	r3, #2
 800a002:	e0bf      	b.n	800a184 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a00a:	d104      	bne.n	800a016 <f_lseek+0x29c>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2201      	movs	r2, #1
 800a010:	755a      	strb	r2, [r3, #21]
 800a012:	2301      	movs	r3, #1
 800a014:	e0b6      	b.n	800a184 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a01a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a020:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a024:	2b00      	cmp	r3, #0
 800a026:	d05d      	beq.n	800a0e4 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800a028:	e03a      	b.n	800a0a0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800a02a:	683a      	ldr	r2, [r7, #0]
 800a02c:	69fb      	ldr	r3, [r7, #28]
 800a02e:	1ad3      	subs	r3, r2, r3
 800a030:	603b      	str	r3, [r7, #0]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	699a      	ldr	r2, [r3, #24]
 800a036:	69fb      	ldr	r3, [r7, #28]
 800a038:	441a      	add	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	7d1b      	ldrb	r3, [r3, #20]
 800a042:	f003 0302 	and.w	r3, r3, #2
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00b      	beq.n	800a062 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a04e:	4618      	mov	r0, r3
 800a050:	f7fd ff48 	bl	8007ee4 <create_chain>
 800a054:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d108      	bne.n	800a06e <f_lseek+0x2f4>
							ofs = 0; break;
 800a05c:	2300      	movs	r3, #0
 800a05e:	603b      	str	r3, [r7, #0]
 800a060:	e022      	b.n	800a0a8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a066:	4618      	mov	r0, r3
 800a068:	f7fd fd43 	bl	8007af2 <get_fat>
 800a06c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a074:	d104      	bne.n	800a080 <f_lseek+0x306>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2201      	movs	r2, #1
 800a07a:	755a      	strb	r2, [r3, #21]
 800a07c:	2301      	movs	r3, #1
 800a07e:	e081      	b.n	800a184 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a082:	2b01      	cmp	r3, #1
 800a084:	d904      	bls.n	800a090 <f_lseek+0x316>
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	699b      	ldr	r3, [r3, #24]
 800a08a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d304      	bcc.n	800a09a <f_lseek+0x320>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2202      	movs	r2, #2
 800a094:	755a      	strb	r2, [r3, #21]
 800a096:	2302      	movs	r3, #2
 800a098:	e074      	b.n	800a184 <f_lseek+0x40a>
					fp->clust = clst;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a09e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a0a0:	683a      	ldr	r2, [r7, #0]
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d8c0      	bhi.n	800a02a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	699a      	ldr	r2, [r3, #24]
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	441a      	add	r2, r3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d012      	beq.n	800a0e4 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7fd fcf6 	bl	8007ab4 <clust2sect>
 800a0c8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a0ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d104      	bne.n	800a0da <f_lseek+0x360>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2202      	movs	r2, #2
 800a0d4:	755a      	strb	r2, [r3, #21]
 800a0d6:	2302      	movs	r3, #2
 800a0d8:	e054      	b.n	800a184 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	0a5b      	lsrs	r3, r3, #9
 800a0de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a0e0:	4413      	add	r3, r2
 800a0e2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	699a      	ldr	r2, [r3, #24]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d90a      	bls.n	800a106 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	699a      	ldr	r2, [r3, #24]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	7d1b      	ldrb	r3, [r3, #20]
 800a0fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a100:	b2da      	uxtb	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	699b      	ldr	r3, [r3, #24]
 800a10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d036      	beq.n	800a180 <f_lseek+0x406>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6a1b      	ldr	r3, [r3, #32]
 800a116:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a118:	429a      	cmp	r2, r3
 800a11a:	d031      	beq.n	800a180 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	7d1b      	ldrb	r3, [r3, #20]
 800a120:	b25b      	sxtb	r3, r3
 800a122:	2b00      	cmp	r3, #0
 800a124:	da18      	bge.n	800a158 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	7858      	ldrb	r0, [r3, #1]
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6a1a      	ldr	r2, [r3, #32]
 800a134:	2301      	movs	r3, #1
 800a136:	f7fd f933 	bl	80073a0 <disk_write>
 800a13a:	4603      	mov	r3, r0
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d004      	beq.n	800a14a <f_lseek+0x3d0>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	755a      	strb	r2, [r3, #21]
 800a146:	2301      	movs	r3, #1
 800a148:	e01c      	b.n	800a184 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	7d1b      	ldrb	r3, [r3, #20]
 800a14e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a152:	b2da      	uxtb	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	7858      	ldrb	r0, [r3, #1]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a162:	2301      	movs	r3, #1
 800a164:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a166:	f7fd f8fb 	bl	8007360 <disk_read>
 800a16a:	4603      	mov	r3, r0
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d004      	beq.n	800a17a <f_lseek+0x400>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2201      	movs	r2, #1
 800a174:	755a      	strb	r2, [r3, #21]
 800a176:	2301      	movs	r3, #1
 800a178:	e004      	b.n	800a184 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a17e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a180:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a184:	4618      	mov	r0, r3
 800a186:	3740      	adds	r7, #64	; 0x40
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b087      	sub	sp, #28
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	4613      	mov	r3, r2
 800a198:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a19a:	2301      	movs	r3, #1
 800a19c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a1a2:	4b1f      	ldr	r3, [pc, #124]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1a4:	7a5b      	ldrb	r3, [r3, #9]
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d131      	bne.n	800a210 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a1ac:	4b1c      	ldr	r3, [pc, #112]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1ae:	7a5b      	ldrb	r3, [r3, #9]
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	4b1a      	ldr	r3, [pc, #104]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1b6:	2100      	movs	r1, #0
 800a1b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a1ba:	4b19      	ldr	r3, [pc, #100]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1bc:	7a5b      	ldrb	r3, [r3, #9]
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	4a17      	ldr	r2, [pc, #92]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	4413      	add	r3, r2
 800a1c6:	68fa      	ldr	r2, [r7, #12]
 800a1c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a1ca:	4b15      	ldr	r3, [pc, #84]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1cc:	7a5b      	ldrb	r3, [r3, #9]
 800a1ce:	b2db      	uxtb	r3, r3
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	4b13      	ldr	r3, [pc, #76]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1d4:	4413      	add	r3, r2
 800a1d6:	79fa      	ldrb	r2, [r7, #7]
 800a1d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a1da:	4b11      	ldr	r3, [pc, #68]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1dc:	7a5b      	ldrb	r3, [r3, #9]
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	1c5a      	adds	r2, r3, #1
 800a1e2:	b2d1      	uxtb	r1, r2
 800a1e4:	4a0e      	ldr	r2, [pc, #56]	; (800a220 <FATFS_LinkDriverEx+0x94>)
 800a1e6:	7251      	strb	r1, [r2, #9]
 800a1e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a1ea:	7dbb      	ldrb	r3, [r7, #22]
 800a1ec:	3330      	adds	r3, #48	; 0x30
 800a1ee:	b2da      	uxtb	r2, r3
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	223a      	movs	r2, #58	; 0x3a
 800a1fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	3302      	adds	r3, #2
 800a200:	222f      	movs	r2, #47	; 0x2f
 800a202:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	3303      	adds	r3, #3
 800a208:	2200      	movs	r2, #0
 800a20a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a20c:	2300      	movs	r3, #0
 800a20e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a210:	7dfb      	ldrb	r3, [r7, #23]
}
 800a212:	4618      	mov	r0, r3
 800a214:	371c      	adds	r7, #28
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr
 800a21e:	bf00      	nop
 800a220:	200000f0 	.word	0x200000f0

0800a224 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a22e:	2200      	movs	r2, #0
 800a230:	6839      	ldr	r1, [r7, #0]
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f7ff ffaa 	bl	800a18c <FATFS_LinkDriverEx>
 800a238:	4603      	mov	r3, r0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
	...

0800a244 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a244:	b480      	push	{r7}
 800a246:	b085      	sub	sp, #20
 800a248:	af00      	add	r7, sp, #0
 800a24a:	4603      	mov	r3, r0
 800a24c:	6039      	str	r1, [r7, #0]
 800a24e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a250:	88fb      	ldrh	r3, [r7, #6]
 800a252:	2b7f      	cmp	r3, #127	; 0x7f
 800a254:	d802      	bhi.n	800a25c <ff_convert+0x18>
		c = chr;
 800a256:	88fb      	ldrh	r3, [r7, #6]
 800a258:	81fb      	strh	r3, [r7, #14]
 800a25a:	e025      	b.n	800a2a8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00b      	beq.n	800a27a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a262:	88fb      	ldrh	r3, [r7, #6]
 800a264:	2bff      	cmp	r3, #255	; 0xff
 800a266:	d805      	bhi.n	800a274 <ff_convert+0x30>
 800a268:	88fb      	ldrh	r3, [r7, #6]
 800a26a:	3b80      	subs	r3, #128	; 0x80
 800a26c:	4a12      	ldr	r2, [pc, #72]	; (800a2b8 <ff_convert+0x74>)
 800a26e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a272:	e000      	b.n	800a276 <ff_convert+0x32>
 800a274:	2300      	movs	r3, #0
 800a276:	81fb      	strh	r3, [r7, #14]
 800a278:	e016      	b.n	800a2a8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a27a:	2300      	movs	r3, #0
 800a27c:	81fb      	strh	r3, [r7, #14]
 800a27e:	e009      	b.n	800a294 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a280:	89fb      	ldrh	r3, [r7, #14]
 800a282:	4a0d      	ldr	r2, [pc, #52]	; (800a2b8 <ff_convert+0x74>)
 800a284:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a288:	88fa      	ldrh	r2, [r7, #6]
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d006      	beq.n	800a29c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a28e:	89fb      	ldrh	r3, [r7, #14]
 800a290:	3301      	adds	r3, #1
 800a292:	81fb      	strh	r3, [r7, #14]
 800a294:	89fb      	ldrh	r3, [r7, #14]
 800a296:	2b7f      	cmp	r3, #127	; 0x7f
 800a298:	d9f2      	bls.n	800a280 <ff_convert+0x3c>
 800a29a:	e000      	b.n	800a29e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a29c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a29e:	89fb      	ldrh	r3, [r7, #14]
 800a2a0:	3380      	adds	r3, #128	; 0x80
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a2a8:	89fb      	ldrh	r3, [r7, #14]
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3714      	adds	r7, #20
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr
 800a2b6:	bf00      	nop
 800a2b8:	08011070 	.word	0x08011070

0800a2bc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b087      	sub	sp, #28
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a2c6:	88fb      	ldrh	r3, [r7, #6]
 800a2c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2cc:	d201      	bcs.n	800a2d2 <ff_wtoupper+0x16>
 800a2ce:	4b3e      	ldr	r3, [pc, #248]	; (800a3c8 <ff_wtoupper+0x10c>)
 800a2d0:	e000      	b.n	800a2d4 <ff_wtoupper+0x18>
 800a2d2:	4b3e      	ldr	r3, [pc, #248]	; (800a3cc <ff_wtoupper+0x110>)
 800a2d4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	1c9a      	adds	r2, r3, #2
 800a2da:	617a      	str	r2, [r7, #20]
 800a2dc:	881b      	ldrh	r3, [r3, #0]
 800a2de:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a2e0:	8a7b      	ldrh	r3, [r7, #18]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d068      	beq.n	800a3b8 <ff_wtoupper+0xfc>
 800a2e6:	88fa      	ldrh	r2, [r7, #6]
 800a2e8:	8a7b      	ldrh	r3, [r7, #18]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d364      	bcc.n	800a3b8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	1c9a      	adds	r2, r3, #2
 800a2f2:	617a      	str	r2, [r7, #20]
 800a2f4:	881b      	ldrh	r3, [r3, #0]
 800a2f6:	823b      	strh	r3, [r7, #16]
 800a2f8:	8a3b      	ldrh	r3, [r7, #16]
 800a2fa:	0a1b      	lsrs	r3, r3, #8
 800a2fc:	81fb      	strh	r3, [r7, #14]
 800a2fe:	8a3b      	ldrh	r3, [r7, #16]
 800a300:	b2db      	uxtb	r3, r3
 800a302:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a304:	88fa      	ldrh	r2, [r7, #6]
 800a306:	8a79      	ldrh	r1, [r7, #18]
 800a308:	8a3b      	ldrh	r3, [r7, #16]
 800a30a:	440b      	add	r3, r1
 800a30c:	429a      	cmp	r2, r3
 800a30e:	da49      	bge.n	800a3a4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800a310:	89fb      	ldrh	r3, [r7, #14]
 800a312:	2b08      	cmp	r3, #8
 800a314:	d84f      	bhi.n	800a3b6 <ff_wtoupper+0xfa>
 800a316:	a201      	add	r2, pc, #4	; (adr r2, 800a31c <ff_wtoupper+0x60>)
 800a318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a31c:	0800a341 	.word	0x0800a341
 800a320:	0800a353 	.word	0x0800a353
 800a324:	0800a369 	.word	0x0800a369
 800a328:	0800a371 	.word	0x0800a371
 800a32c:	0800a379 	.word	0x0800a379
 800a330:	0800a381 	.word	0x0800a381
 800a334:	0800a389 	.word	0x0800a389
 800a338:	0800a391 	.word	0x0800a391
 800a33c:	0800a399 	.word	0x0800a399
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a340:	88fa      	ldrh	r2, [r7, #6]
 800a342:	8a7b      	ldrh	r3, [r7, #18]
 800a344:	1ad3      	subs	r3, r2, r3
 800a346:	005b      	lsls	r3, r3, #1
 800a348:	697a      	ldr	r2, [r7, #20]
 800a34a:	4413      	add	r3, r2
 800a34c:	881b      	ldrh	r3, [r3, #0]
 800a34e:	80fb      	strh	r3, [r7, #6]
 800a350:	e027      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a352:	88fa      	ldrh	r2, [r7, #6]
 800a354:	8a7b      	ldrh	r3, [r7, #18]
 800a356:	1ad3      	subs	r3, r2, r3
 800a358:	b29b      	uxth	r3, r3
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	b29b      	uxth	r3, r3
 800a360:	88fa      	ldrh	r2, [r7, #6]
 800a362:	1ad3      	subs	r3, r2, r3
 800a364:	80fb      	strh	r3, [r7, #6]
 800a366:	e01c      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a368:	88fb      	ldrh	r3, [r7, #6]
 800a36a:	3b10      	subs	r3, #16
 800a36c:	80fb      	strh	r3, [r7, #6]
 800a36e:	e018      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a370:	88fb      	ldrh	r3, [r7, #6]
 800a372:	3b20      	subs	r3, #32
 800a374:	80fb      	strh	r3, [r7, #6]
 800a376:	e014      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a378:	88fb      	ldrh	r3, [r7, #6]
 800a37a:	3b30      	subs	r3, #48	; 0x30
 800a37c:	80fb      	strh	r3, [r7, #6]
 800a37e:	e010      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a380:	88fb      	ldrh	r3, [r7, #6]
 800a382:	3b1a      	subs	r3, #26
 800a384:	80fb      	strh	r3, [r7, #6]
 800a386:	e00c      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a388:	88fb      	ldrh	r3, [r7, #6]
 800a38a:	3308      	adds	r3, #8
 800a38c:	80fb      	strh	r3, [r7, #6]
 800a38e:	e008      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a390:	88fb      	ldrh	r3, [r7, #6]
 800a392:	3b50      	subs	r3, #80	; 0x50
 800a394:	80fb      	strh	r3, [r7, #6]
 800a396:	e004      	b.n	800a3a2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a398:	88fb      	ldrh	r3, [r7, #6]
 800a39a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a39e:	80fb      	strh	r3, [r7, #6]
 800a3a0:	bf00      	nop
			}
			break;
 800a3a2:	e008      	b.n	800a3b6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a3a4:	89fb      	ldrh	r3, [r7, #14]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d195      	bne.n	800a2d6 <ff_wtoupper+0x1a>
 800a3aa:	8a3b      	ldrh	r3, [r7, #16]
 800a3ac:	005b      	lsls	r3, r3, #1
 800a3ae:	697a      	ldr	r2, [r7, #20]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a3b4:	e78f      	b.n	800a2d6 <ff_wtoupper+0x1a>
			break;
 800a3b6:	bf00      	nop
	}

	return chr;
 800a3b8:	88fb      	ldrh	r3, [r7, #6]
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	371c      	adds	r7, #28
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c4:	4770      	bx	lr
 800a3c6:	bf00      	nop
 800a3c8:	08011170 	.word	0x08011170
 800a3cc:	08011364 	.word	0x08011364

0800a3d0 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f006 f883 	bl	80104e4 <malloc>
 800a3de:	4603      	mov	r3, r0
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3708      	adds	r7, #8
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f006 f87f 	bl	80104f4 <free>
}
 800a3f6:	bf00      	nop
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
	...

0800a400 <App_GetPeriod>:
/*
 * @brief  Get the current main job period.
 * @param  None.
 * @return The current main job period.
 */
uint16_t App_GetPeriod(void) {
 800a400:	b480      	push	{r7}
 800a402:	af00      	add	r7, sp, #0
	return winter.period;
 800a404:	4b03      	ldr	r3, [pc, #12]	; (800a414 <App_GetPeriod+0x14>)
 800a406:	885b      	ldrh	r3, [r3, #2]
}
 800a408:	4618      	mov	r0, r3
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr
 800a412:	bf00      	nop
 800a414:	20000008 	.word	0x20000008

0800a418 <App_SetPeriod>:

/*
 * @brief Set the main job period.
 * @param p The new main job period.
 */
void App_SetPeriod(uint16_t p) {
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	4603      	mov	r3, r0
 800a420:	80fb      	strh	r3, [r7, #6]
	winter.period = p;
 800a422:	4a04      	ldr	r2, [pc, #16]	; (800a434 <App_SetPeriod+0x1c>)
 800a424:	88fb      	ldrh	r3, [r7, #6]
 800a426:	8053      	strh	r3, [r2, #2]
}
 800a428:	bf00      	nop
 800a42a:	370c      	adds	r7, #12
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr
 800a434:	20000008 	.word	0x20000008

0800a438 <App_GetSystemState>:
/*
 * @brief  Get the current system state.
 * @param  None.
 * @return The current system state.
 */
SystemState_e App_GetSystemState(void) {
 800a438:	b480      	push	{r7}
 800a43a:	af00      	add	r7, sp, #0
	return winter.state;
 800a43c:	4b03      	ldr	r3, [pc, #12]	; (800a44c <App_GetSystemState+0x14>)
 800a43e:	781b      	ldrb	r3, [r3, #0]
}
 800a440:	4618      	mov	r0, r3
 800a442:	46bd      	mov	sp, r7
 800a444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a448:	4770      	bx	lr
 800a44a:	bf00      	nop
 800a44c:	20000008 	.word	0x20000008

0800a450 <App_SetSystemState>:
/*
 * @brief  Set the system state.
 * @param  s The new system state.
 * @return The success of the operation.
 */
uint8_t App_SetSystemState(SystemState_e s) {
 800a450:	b580      	push	{r7, lr}
 800a452:	b086      	sub	sp, #24
 800a454:	af00      	add	r7, sp, #0
 800a456:	4603      	mov	r3, r0
 800a458:	71fb      	strb	r3, [r7, #7]
	if (s != App_GetSystemState()) {
 800a45a:	f7ff ffed 	bl	800a438 <App_GetSystemState>
 800a45e:	4603      	mov	r3, r0
 800a460:	461a      	mov	r2, r3
 800a462:	79fb      	ldrb	r3, [r7, #7]
 800a464:	4293      	cmp	r3, r2
 800a466:	d066      	beq.n	800a536 <App_SetSystemState+0xe6>
		// State exiting conditions
		switch (winter.state) {
 800a468:	4b3a      	ldr	r3, [pc, #232]	; (800a554 <App_SetSystemState+0x104>)
 800a46a:	781b      	ldrb	r3, [r3, #0]
 800a46c:	2bff      	cmp	r3, #255	; 0xff
 800a46e:	d016      	beq.n	800a49e <App_SetSystemState+0x4e>
 800a470:	2bff      	cmp	r3, #255	; 0xff
 800a472:	dc18      	bgt.n	800a4a6 <App_SetSystemState+0x56>
 800a474:	2b20      	cmp	r3, #32
 800a476:	d00e      	beq.n	800a496 <App_SetSystemState+0x46>
 800a478:	2b20      	cmp	r3, #32
 800a47a:	dc14      	bgt.n	800a4a6 <App_SetSystemState+0x56>
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d002      	beq.n	800a486 <App_SetSystemState+0x36>
 800a480:	2b10      	cmp	r3, #16
 800a482:	d004      	beq.n	800a48e <App_SetSystemState+0x3e>
			break;
		case SYSTEM_STATE_ERROR:
			IO_ResetLED(LED_RED);
			break;
		default:
			break;
 800a484:	e00f      	b.n	800a4a6 <App_SetSystemState+0x56>
			IO_ResetLED(LED_BLUE);
 800a486:	2004      	movs	r0, #4
 800a488:	f005 ffac 	bl	80103e4 <IO_ResetLED>
			break;
 800a48c:	e00c      	b.n	800a4a8 <App_SetSystemState+0x58>
			IO_ResetLED(LED_GREEN | LED_BLUE);
 800a48e:	2006      	movs	r0, #6
 800a490:	f005 ffa8 	bl	80103e4 <IO_ResetLED>
			break;
 800a494:	e008      	b.n	800a4a8 <App_SetSystemState+0x58>
			IO_ResetLED(LED_GREEN);
 800a496:	2002      	movs	r0, #2
 800a498:	f005 ffa4 	bl	80103e4 <IO_ResetLED>
			break;
 800a49c:	e004      	b.n	800a4a8 <App_SetSystemState+0x58>
			IO_ResetLED(LED_RED);
 800a49e:	2001      	movs	r0, #1
 800a4a0:	f005 ffa0 	bl	80103e4 <IO_ResetLED>
			break;
 800a4a4:	e000      	b.n	800a4a8 <App_SetSystemState+0x58>
			break;
 800a4a6:	bf00      	nop
		}

		// State entering conditions
		switch (s) {
 800a4a8:	79fb      	ldrb	r3, [r7, #7]
 800a4aa:	2bff      	cmp	r3, #255	; 0xff
 800a4ac:	d033      	beq.n	800a516 <App_SetSystemState+0xc6>
 800a4ae:	2bff      	cmp	r3, #255	; 0xff
 800a4b0:	dc36      	bgt.n	800a520 <App_SetSystemState+0xd0>
 800a4b2:	2b20      	cmp	r3, #32
 800a4b4:	d00f      	beq.n	800a4d6 <App_SetSystemState+0x86>
 800a4b6:	2b20      	cmp	r3, #32
 800a4b8:	dc32      	bgt.n	800a520 <App_SetSystemState+0xd0>
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d002      	beq.n	800a4c4 <App_SetSystemState+0x74>
 800a4be:	2b10      	cmp	r3, #16
 800a4c0:	d004      	beq.n	800a4cc <App_SetSystemState+0x7c>

		case SYSTEM_STATE_ERROR:
			App_SetPeriod(PERIOD_ERROR);
			break;
		default:
			break;
 800a4c2:	e02d      	b.n	800a520 <App_SetSystemState+0xd0>
			IO_SetLED(LED_BLUE);
 800a4c4:	2004      	movs	r0, #4
 800a4c6:	f005 ff61 	bl	801038c <IO_SetLED>
			break;
 800a4ca:	e02a      	b.n	800a522 <App_SetSystemState+0xd2>
			App_SetPeriod(PERIOD_IDLE);
 800a4cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a4d0:	f7ff ffa2 	bl	800a418 <App_SetPeriod>
			break;
 800a4d4:	e025      	b.n	800a522 <App_SetSystemState+0xd2>
			if (!BSP_SD_IsDetected())
 800a4d6:	f000 fae6 	bl	800aaa6 <BSP_SD_IsDetected>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d101      	bne.n	800a4e4 <App_SetSystemState+0x94>
				return 0;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e032      	b.n	800a54a <App_SetSystemState+0xfa>
			RTC_GetDateTime_FormattedChar(logName);
 800a4e4:	f107 0308 	add.w	r3, r7, #8
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f005 fd1f 	bl	800ff2c <RTC_GetDateTime_FormattedChar>
			if (!Log_Create_DataFile(logName)) {
 800a4ee:	f107 0308 	add.w	r3, r7, #8
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 fd4e 	bl	800af94 <Log_Create_DataFile>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d101      	bne.n	800a502 <App_SetSystemState+0xb2>
				return 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	e023      	b.n	800a54a <App_SetSystemState+0xfa>
			IO_SetLED(LED_GREEN);
 800a502:	2002      	movs	r0, #2
 800a504:	f005 ff42 	bl	801038c <IO_SetLED>
			HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, buffer2sd, BUFFER_SIZE * 2);
 800a508:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a50c:	4912      	ldr	r1, [pc, #72]	; (800a558 <App_SetSystemState+0x108>)
 800a50e:	4813      	ldr	r0, [pc, #76]	; (800a55c <App_SetSystemState+0x10c>)
 800a510:	f7f6 fc38 	bl	8000d84 <HAL_DFSDM_FilterRegularStart_DMA>
			break;
 800a514:	e005      	b.n	800a522 <App_SetSystemState+0xd2>
			App_SetPeriod(PERIOD_ERROR);
 800a516:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a51a:	f7ff ff7d 	bl	800a418 <App_SetPeriod>
			break;
 800a51e:	e000      	b.n	800a522 <App_SetSystemState+0xd2>
			break;
 800a520:	bf00      	nop
		}

		// Change the state
		winter.oldState = winter.state;
 800a522:	4b0c      	ldr	r3, [pc, #48]	; (800a554 <App_SetSystemState+0x104>)
 800a524:	781a      	ldrb	r2, [r3, #0]
 800a526:	4b0b      	ldr	r3, [pc, #44]	; (800a554 <App_SetSystemState+0x104>)
 800a528:	705a      	strb	r2, [r3, #1]
		winter.state = s;
 800a52a:	4a0a      	ldr	r2, [pc, #40]	; (800a554 <App_SetSystemState+0x104>)
 800a52c:	79fb      	ldrb	r3, [r7, #7]
 800a52e:	7013      	strb	r3, [r2, #0]

		// Reset the tick counter
		myTick = 0;
 800a530:	4b0b      	ldr	r3, [pc, #44]	; (800a560 <App_SetSystemState+0x110>)
 800a532:	2200      	movs	r2, #0
 800a534:	601a      	str	r2, [r3, #0]
	}

	return s == App_GetSystemState();
 800a536:	f7ff ff7f 	bl	800a438 <App_GetSystemState>
 800a53a:	4603      	mov	r3, r0
 800a53c:	461a      	mov	r2, r3
 800a53e:	79fb      	ldrb	r3, [r7, #7]
 800a540:	4293      	cmp	r3, r2
 800a542:	bf0c      	ite	eq
 800a544:	2301      	moveq	r3, #1
 800a546:	2300      	movne	r3, #0
 800a548:	b2db      	uxtb	r3, r3
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3718      	adds	r7, #24
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}
 800a552:	bf00      	nop
 800a554:	20000008 	.word	0x20000008
 800a558:	200021c0 	.word	0x200021c0
 800a55c:	200032ac 	.word	0x200032ac
 800a560:	200004e8 	.word	0x200004e8

0800a564 <App_StartLog>:
 * @param  sensors The sensors to be logged. Each bit corresponds to a specific
 * 				   sensor, according to the masks defined in app.h.
 * @param  frequency The log frequency.
 * @return The success of the operation.
 */
uint8_t App_StartLog(void) {
 800a564:	b580      	push	{r7, lr}
 800a566:	af00      	add	r7, sp, #0

	// Enter the log state
	if (!App_SetSystemState(SYSTEM_STATE_LOG)) {
 800a568:	2020      	movs	r0, #32
 800a56a:	f7ff ff71 	bl	800a450 <App_SetSystemState>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d104      	bne.n	800a57e <App_StartLog+0x1a>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 800a574:	20ff      	movs	r0, #255	; 0xff
 800a576:	f7ff ff6b 	bl	800a450 <App_SetSystemState>
		return 0;
 800a57a:	2300      	movs	r3, #0
 800a57c:	e000      	b.n	800a580 <App_StartLog+0x1c>
	} else
		return 1;
 800a57e:	2301      	movs	r3, #1
}
 800a580:	4618      	mov	r0, r3
 800a582:	bd80      	pop	{r7, pc}

0800a584 <App_StopLog>:
/*
 * @brief  Stop the current log session.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_StopLog() {
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800a58a:	2301      	movs	r3, #1
 800a58c:	71fb      	strb	r3, [r7, #7]
	result &= Log_Close_DataFile(1);
 800a58e:	2001      	movs	r0, #1
 800a590:	f000 fd68 	bl	800b064 <Log_Close_DataFile>
 800a594:	4603      	mov	r3, r0
 800a596:	461a      	mov	r2, r3
 800a598:	79fb      	ldrb	r3, [r7, #7]
 800a59a:	4013      	ands	r3, r2
 800a59c:	71fb      	strb	r3, [r7, #7]
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 800a59e:	4808      	ldr	r0, [pc, #32]	; (800a5c0 <App_StopLog+0x3c>)
 800a5a0:	f7f6 fc72 	bl	8000e88 <HAL_DFSDM_FilterRegularStop_DMA>
	result &= App_SetSystemState(SYSTEM_STATE_IDLE);
 800a5a4:	2010      	movs	r0, #16
 800a5a6:	f7ff ff53 	bl	800a450 <App_SetSystemState>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	79fb      	ldrb	r3, [r7, #7]
 800a5b0:	4013      	ands	r3, r2
 800a5b2:	71fb      	strb	r3, [r7, #7]
	return result;
 800a5b4:	79fb      	ldrb	r3, [r7, #7]
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	200032ac 	.word	0x200032ac

0800a5c4 <App_InitSystem>:
/*
 * @brief  Initialize the system.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_InitSystem(void) {
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	71fb      	strb	r3, [r7, #7]
	myTick = 0;
 800a5ce:	4b0c      	ldr	r3, [pc, #48]	; (800a600 <App_InitSystem+0x3c>)
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	601a      	str	r2, [r3, #0]

	// Set the state as INIT
	result &= App_SetSystemState(SYSTEM_STATE_INIT);
 800a5d4:	2001      	movs	r0, #1
 800a5d6:	f7ff ff3b 	bl	800a450 <App_SetSystemState>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	461a      	mov	r2, r3
 800a5de:	79fb      	ldrb	r3, [r7, #7]
 800a5e0:	4013      	ands	r3, r2
 800a5e2:	71fb      	strb	r3, [r7, #7]

	// Register and enable priority of the job interrupt
	HAL_NVIC_SetPriority(JOB_IRQn, JOB_IRQn_Priority, 0);
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	2104      	movs	r1, #4
 800a5e8:	2036      	movs	r0, #54	; 0x36
 800a5ea:	f7f6 f984 	bl	80008f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(JOB_IRQn);
 800a5ee:	2036      	movs	r0, #54	; 0x36
 800a5f0:	f7f6 f99d 	bl	800092e <HAL_NVIC_EnableIRQ>

	return result;
 800a5f4:	79fb      	ldrb	r3, [r7, #7]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3708      	adds	r7, #8
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	200004e8 	.word	0x200004e8

0800a604 <App_DoJob>:

/*
 * @brief  Perform the job associated to the current system state.
 * @param  None.
 */
void App_DoJob(void) {
 800a604:	b580      	push	{r7, lr}
 800a606:	af00      	add	r7, sp, #0
	switch (winter.state) {
 800a608:	4b0e      	ldr	r3, [pc, #56]	; (800a644 <App_DoJob+0x40>)
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	2bff      	cmp	r3, #255	; 0xff
 800a60e:	d013      	beq.n	800a638 <App_DoJob+0x34>
 800a610:	2bff      	cmp	r3, #255	; 0xff
 800a612:	dc14      	bgt.n	800a63e <App_DoJob+0x3a>
 800a614:	2b20      	cmp	r3, #32
 800a616:	d00c      	beq.n	800a632 <App_DoJob+0x2e>
 800a618:	2b20      	cmp	r3, #32
 800a61a:	dc10      	bgt.n	800a63e <App_DoJob+0x3a>
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d002      	beq.n	800a626 <App_DoJob+0x22>
 800a620:	2b10      	cmp	r3, #16
 800a622:	d003      	beq.n	800a62c <App_DoJob+0x28>
		break;
	case SYSTEM_STATE_ERROR:
		do_ErrorJob();
		break;
	default:
		break;
 800a624:	e00b      	b.n	800a63e <App_DoJob+0x3a>
		do_InitJob();
 800a626:	f000 f8e9 	bl	800a7fc <do_InitJob>
		break;
 800a62a:	e009      	b.n	800a640 <App_DoJob+0x3c>
		do_IdleJob();
 800a62c:	f000 f958 	bl	800a8e0 <do_IdleJob>
		break;
 800a630:	e006      	b.n	800a640 <App_DoJob+0x3c>
		do_LogJob();
 800a632:	f000 f973 	bl	800a91c <do_LogJob>
		break;
 800a636:	e003      	b.n	800a640 <App_DoJob+0x3c>
		do_ErrorJob();
 800a638:	f000 f978 	bl	800a92c <do_ErrorJob>
		break;
 800a63c:	e000      	b.n	800a640 <App_DoJob+0x3c>
		break;
 800a63e:	bf00      	nop
	}
}
 800a640:	bf00      	nop
 800a642:	bd80      	pop	{r7, pc}
 800a644:	20000008 	.word	0x20000008

0800a648 <App_Handle_SysTick>:
/*
 * @brief  Handler of the SysTick event.
 * @param  None.
 * @return None.
 */
void App_Handle_SysTick(void) {
 800a648:	b598      	push	{r3, r4, r7, lr}
 800a64a:	af00      	add	r7, sp, #0
	++myTick;
 800a64c:	4b12      	ldr	r3, [pc, #72]	; (800a698 <App_Handle_SysTick+0x50>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	3301      	adds	r3, #1
 800a652:	4a11      	ldr	r2, [pc, #68]	; (800a698 <App_Handle_SysTick+0x50>)
 800a654:	6013      	str	r3, [r2, #0]

	// Schedule the main job
	if (myTick % App_GetPeriod() == 0)
 800a656:	4b10      	ldr	r3, [pc, #64]	; (800a698 <App_Handle_SysTick+0x50>)
 800a658:	681c      	ldr	r4, [r3, #0]
 800a65a:	f7ff fed1 	bl	800a400 <App_GetPeriod>
 800a65e:	4603      	mov	r3, r0
 800a660:	fbb4 f2f3 	udiv	r2, r4, r3
 800a664:	fb03 f302 	mul.w	r3, r3, r2
 800a668:	1ae3      	subs	r3, r4, r3
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d102      	bne.n	800a674 <App_Handle_SysTick+0x2c>
		HAL_NVIC_SetPendingIRQ(JOB_IRQn);
 800a66e:	2036      	movs	r0, #54	; 0x36
 800a670:	f7f6 f985 	bl	800097e <HAL_NVIC_SetPendingIRQ>

	// Schedule the Bluetooth job
	if (myTick % 100 == 0)
 800a674:	4b08      	ldr	r3, [pc, #32]	; (800a698 <App_Handle_SysTick+0x50>)
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	4b08      	ldr	r3, [pc, #32]	; (800a69c <App_Handle_SysTick+0x54>)
 800a67a:	fba3 1302 	umull	r1, r3, r3, r2
 800a67e:	095b      	lsrs	r3, r3, #5
 800a680:	2164      	movs	r1, #100	; 0x64
 800a682:	fb01 f303 	mul.w	r3, r1, r3
 800a686:	1ad3      	subs	r3, r2, r3
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d102      	bne.n	800a692 <App_Handle_SysTick+0x4a>
		HAL_NVIC_SetPendingIRQ(BLE_JOB_IRQn);
 800a68c:	201c      	movs	r0, #28
 800a68e:	f7f6 f976 	bl	800097e <HAL_NVIC_SetPendingIRQ>
}
 800a692:	bf00      	nop
 800a694:	bd98      	pop	{r3, r4, r7, pc}
 800a696:	bf00      	nop
 800a698:	200004e8 	.word	0x200004e8
 800a69c:	51eb851f 	.word	0x51eb851f

0800a6a0 <App_Handle_BTConnected>:
/*
 * @brief  Handler of the Bluetooth connection succeeded event.
 * @param  None.
 * @return None.
 */
void App_Handle_BTConnected(void) {
 800a6a0:	b480      	push	{r7}
 800a6a2:	af00      	add	r7, sp, #0
	//TODO
}
 800a6a4:	bf00      	nop
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ac:	4770      	bx	lr

0800a6ae <App_Handle_BTDisconnected>:
/*
 * @brief  Handler of the Bluetooth disconnection succeeded event.
 * @param  None.
 * @return None.
 */
void App_Handle_BTDisconnected(void) {
 800a6ae:	b480      	push	{r7}
 800a6b0:	af00      	add	r7, sp, #0
	//TODO
}
 800a6b2:	bf00      	nop
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <init_Winter>:

/*
 * @brief  Initialize the main structure of Winter.
 * @param  None.
 */
void init_Winter(void) {
 800a6bc:	b480      	push	{r7}
 800a6be:	af00      	add	r7, sp, #0
// Default settings
	winter.logSensors = 0;
 800a6c0:	4b08      	ldr	r3, [pc, #32]	; (800a6e4 <init_Winter+0x28>)
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	711a      	strb	r2, [r3, #4]
	winter.cardMounted = 0;
 800a6c6:	4b07      	ldr	r3, [pc, #28]	; (800a6e4 <init_Winter+0x28>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	721a      	strb	r2, [r3, #8]
	winter.reachedLogBufferEnd = 0;
 800a6cc:	4b05      	ldr	r3, [pc, #20]	; (800a6e4 <init_Winter+0x28>)
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	725a      	strb	r2, [r3, #9]
	winter.logFrequency = 0;
 800a6d2:	4b04      	ldr	r3, [pc, #16]	; (800a6e4 <init_Winter+0x28>)
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	80da      	strh	r2, [r3, #6]
}
 800a6d8:	bf00      	nop
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop
 800a6e4:	20000008 	.word	0x20000008

0800a6e8 <init_LSM6DSL>:
/*
 * @brief  Initialize LSM6DSL device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_LSM6DSL(void) {
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b088      	sub	sp, #32
 800a6ec:	af00      	add	r7, sp, #0
	if (LSM6DSL_Check_WhoAmI()) {
 800a6ee:	f005 fa5d 	bl	800fbac <LSM6DSL_Check_WhoAmI>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d033      	beq.n	800a760 <init_LSM6DSL+0x78>
		uint8_t result = 1;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	77fb      	strb	r3, [r7, #31]
		LSM6DSL_Init_t config;

		// Default settings
		config.axl_odr = LSM6DSL_ODR_416Hz;
 800a6fc:	2360      	movs	r3, #96	; 0x60
 800a6fe:	703b      	strb	r3, [r7, #0]
		config.axl_fs = LSM6DSL_FS_XL_2g;
 800a700:	2300      	movs	r3, #0
 800a702:	707b      	strb	r3, [r7, #1]
		config.axl_mode = LSM6DSL_XL_HM_MODE_LOW_NORMAL;
 800a704:	2310      	movs	r3, #16
 800a706:	70bb      	strb	r3, [r7, #2]
		config.gyro_odr = LSM6DSL_ODR_416Hz;
 800a708:	2360      	movs	r3, #96	; 0x60
 800a70a:	723b      	strb	r3, [r7, #8]
		config.gyro_fs = LSM6DSL_FS_G_250dps;
 800a70c:	2300      	movs	r3, #0
 800a70e:	727b      	strb	r3, [r7, #9]
		config.gyro_mode = LSM6DSL_G_HM_MODE_LOW_NORMAL;
 800a710:	2380      	movs	r3, #128	; 0x80
 800a712:	72bb      	strb	r3, [r7, #10]
		config.bdu = LSM6DSL_BDU_BLOCKING;
 800a714:	2344      	movs	r3, #68	; 0x44
 800a716:	743b      	strb	r3, [r7, #16]

		// Double-tap settings
		config.int_enable = LSM6DSL_INTERRPUTS_ENABLED;
 800a718:	2380      	movs	r3, #128	; 0x80
 800a71a:	747b      	strb	r3, [r7, #17]
		config.int_enabledAxis =
 800a71c:	230e      	movs	r3, #14
 800a71e:	74bb      	strb	r3, [r7, #18]
				(0x07 << LSM6DSL_REG_TAP_CFG_AXIS_ENABLED_SHIFT);	// x, y, z
		config.int_lir = LSM6DSL_LIR_ENABLED;
 800a720:	2301      	movs	r3, #1
 800a722:	74fb      	strb	r3, [r7, #19]
		 * Threshold [5 bits]: 	x * axl_fs / 2^5
		 * Shock [2 bits]:		x != 0? x * 8 / axl_odr  : 4 / axl_odr
		 * Quiet [2 bits]:		x != 0? x * 4 / axl_odr  : 2 / axl_odr
		 * Duration [3 bits]:	x != 0? x * 32 / axl_odr : 16 / axl_odr
		 */
		config.int_tapThs = 0x0A;	// 625 mg
 800a724:	230a      	movs	r3, #10
 800a726:	753b      	strb	r3, [r7, #20]
		config.int_tapShock = 0x03;	// 57.7 ms
 800a728:	2303      	movs	r3, #3
 800a72a:	757b      	strb	r3, [r7, #21]
		config.int_tapQuiet = 0x03;	// 28.8 ms
 800a72c:	2303      	movs	r3, #3
 800a72e:	75bb      	strb	r3, [r7, #22]
		config.int_tapDur = 0x05;	// 384.6 ms
 800a730:	2305      	movs	r3, #5
 800a732:	75fb      	strb	r3, [r7, #23]
		config.int_SDTapEnable = LSM6DSL_SDTAP_ENABLED;
 800a734:	2380      	movs	r3, #128	; 0x80
 800a736:	763b      	strb	r3, [r7, #24]
		config.int1_dt = LSM6DSL_INT1_DTAP_ENABLED;
 800a738:	2308      	movs	r3, #8
 800a73a:	767b      	strb	r3, [r7, #25]

		result &= LSM6DSL_Config(&config);
 800a73c:	463b      	mov	r3, r7
 800a73e:	4618      	mov	r0, r3
 800a740:	f005 f8c8 	bl	800f8d4 <LSM6DSL_Config>
 800a744:	4603      	mov	r3, r0
 800a746:	461a      	mov	r2, r3
 800a748:	7ffb      	ldrb	r3, [r7, #31]
 800a74a:	4013      	ands	r3, r2
 800a74c:	77fb      	strb	r3, [r7, #31]
		result &= LSM6DSL_Reset_DoubleTapInterrupt();
 800a74e:	f005 fa1f 	bl	800fb90 <LSM6DSL_Reset_DoubleTapInterrupt>
 800a752:	4603      	mov	r3, r0
 800a754:	461a      	mov	r2, r3
 800a756:	7ffb      	ldrb	r3, [r7, #31]
 800a758:	4013      	ands	r3, r2
 800a75a:	77fb      	strb	r3, [r7, #31]

		return result;
 800a75c:	7ffb      	ldrb	r3, [r7, #31]
 800a75e:	e000      	b.n	800a762 <init_LSM6DSL+0x7a>

	} else
		return 0;
 800a760:	2300      	movs	r3, #0
}
 800a762:	4618      	mov	r0, r3
 800a764:	3720      	adds	r7, #32
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}

0800a76a <init_HTS221>:
/*
 * @brief  Initialize HTS221 device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_HTS221(void) {
 800a76a:	b580      	push	{r7, lr}
 800a76c:	af00      	add	r7, sp, #0
	if (HTS221_Check_WhoAmI())
 800a76e:	f004 ffa7 	bl	800f6c0 <HTS221_Check_WhoAmI>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d003      	beq.n	800a780 <init_HTS221+0x16>
		return HTS221_Config();
 800a778:	f004 fdee 	bl	800f358 <HTS221_Config>
 800a77c:	4603      	mov	r3, r0
 800a77e:	e000      	b.n	800a782 <init_HTS221+0x18>
	else
		return 0;
 800a780:	2300      	movs	r3, #0
}
 800a782:	4618      	mov	r0, r3
 800a784:	bd80      	pop	{r7, pc}

0800a786 <init_LPS22HH>:
/*
 * @brief  Initialize LPS22HH device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_LPS22HH(void) {
 800a786:	b580      	push	{r7, lr}
 800a788:	b082      	sub	sp, #8
 800a78a:	af00      	add	r7, sp, #0
	if (LPS22HH_Check_WhoAmI()) {
 800a78c:	f005 f868 	bl	800f860 <LPS22HH_Check_WhoAmI>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00d      	beq.n	800a7b2 <init_LPS22HH+0x2c>
		LPS22HH_Init_t config;

		// Default settings
		config.odr = LPS22HH_ODR_10Hz;
 800a796:	2320      	movs	r3, #32
 800a798:	713b      	strb	r3, [r7, #4]
		config.bdu = LPS22HH_BDU_BLOCKING;
 800a79a:	2302      	movs	r3, #2
 800a79c:	717b      	strb	r3, [r7, #5]
		config.auto_inc_en = LPS22HH_IF_ADD_INC_ENABLED;
 800a79e:	2310      	movs	r3, #16
 800a7a0:	71bb      	strb	r3, [r7, #6]
		config.low_noise_en = LPS22HH_LOW_NOISE_DISABLED;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	71fb      	strb	r3, [r7, #7]

		return LPS22HH_Config(&config);
 800a7a6:	1d3b      	adds	r3, r7, #4
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f004 ffd3 	bl	800f754 <LPS22HH_Config>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	e000      	b.n	800a7b4 <init_LPS22HH+0x2e>
	} else
		return 0;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <init_BluetoothLowEnergy>:
/*
 * @brief  Initialize Bluetooth Low Energy module.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_BluetoothLowEnergy(void) {
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b086      	sub	sp, #24
 800a7c0:	af00      	add	r7, sp, #0
	/*Configure GPIO pin : BLE_CS_Pin */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800a7c2:	1d3b      	adds	r3, r7, #4
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	601a      	str	r2, [r3, #0]
 800a7c8:	605a      	str	r2, [r3, #4]
 800a7ca:	609a      	str	r2, [r3, #8]
 800a7cc:	60da      	str	r2, [r3, #12]
 800a7ce:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = BLE_CS_Pin;
 800a7d0:	2304      	movs	r3, #4
 800a7d2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 800a7e0:	1d3b      	adds	r3, r7, #4
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	4804      	ldr	r0, [pc, #16]	; (800a7f8 <init_BluetoothLowEnergy+0x3c>)
 800a7e6:	f7f7 f977 	bl	8001ad8 <HAL_GPIO_Init>

	// Initialize the module
	return BLE_Init();
 800a7ea:	f001 ffe1 	bl	800c7b0 <BLE_Init>
 800a7ee:	4603      	mov	r3, r0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3718      	adds	r7, #24
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	48000400 	.word	0x48000400

0800a7fc <do_InitJob>:
 *			- initialize the peripherals and mount SD card;
 * 			- write the initialization status file.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t do_InitJob(void) {
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
	// Initialize the Winter main structure
	init_Winter();
 800a802:	f7ff ff5b 	bl	800a6bc <init_Winter>

	// Initialize all peripherals
	initStatus.LSM6DSL = init_LSM6DSL();
 800a806:	f7ff ff6f 	bl	800a6e8 <init_LSM6DSL>
 800a80a:	4603      	mov	r3, r0
 800a80c:	461a      	mov	r2, r3
 800a80e:	4b2d      	ldr	r3, [pc, #180]	; (800a8c4 <do_InitJob+0xc8>)
 800a810:	701a      	strb	r2, [r3, #0]
	initStatus.HTS221 = init_HTS221();
 800a812:	f7ff ffaa 	bl	800a76a <init_HTS221>
 800a816:	4603      	mov	r3, r0
 800a818:	461a      	mov	r2, r3
 800a81a:	4b2a      	ldr	r3, [pc, #168]	; (800a8c4 <do_InitJob+0xc8>)
 800a81c:	705a      	strb	r2, [r3, #1]
	initStatus.LPS22HH = init_LPS22HH();
 800a81e:	f7ff ffb2 	bl	800a786 <init_LPS22HH>
 800a822:	4603      	mov	r3, r0
 800a824:	461a      	mov	r2, r3
 800a826:	4b27      	ldr	r3, [pc, #156]	; (800a8c4 <do_InitJob+0xc8>)
 800a828:	709a      	strb	r2, [r3, #2]
	initStatus.BLE = init_BluetoothLowEnergy();
 800a82a:	f7ff ffc7 	bl	800a7bc <init_BluetoothLowEnergy>
 800a82e:	4603      	mov	r3, r0
 800a830:	461a      	mov	r2, r3
 800a832:	4b24      	ldr	r3, [pc, #144]	; (800a8c4 <do_InitJob+0xc8>)
 800a834:	711a      	strb	r2, [r3, #4]
	initStatus.MAX17048 = MAX17048_Read_SOC(&initStatus.batteryLevel);
 800a836:	4824      	ldr	r0, [pc, #144]	; (800a8c8 <do_InitJob+0xcc>)
 800a838:	f005 fab8 	bl	800fdac <MAX17048_Read_SOC>
 800a83c:	4603      	mov	r3, r0
 800a83e:	461a      	mov	r2, r3
 800a840:	4b20      	ldr	r3, [pc, #128]	; (800a8c4 <do_InitJob+0xc8>)
 800a842:	70da      	strb	r2, [r3, #3]
	 return 0;
	 }
	 */

	// Try to mount SD card
	winter.cardMounted = (f_mount(&FatFsDisk, SDPath, 1) == FR_OK);
 800a844:	2201      	movs	r2, #1
 800a846:	4921      	ldr	r1, [pc, #132]	; (800a8cc <do_InitJob+0xd0>)
 800a848:	4821      	ldr	r0, [pc, #132]	; (800a8d0 <do_InitJob+0xd4>)
 800a84a:	f7fe fe65 	bl	8009518 <f_mount>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	bf0c      	ite	eq
 800a854:	2301      	moveq	r3, #1
 800a856:	2300      	movne	r3, #0
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	461a      	mov	r2, r3
 800a85c:	4b1d      	ldr	r3, [pc, #116]	; (800a8d4 <do_InitJob+0xd8>)
 800a85e:	721a      	strb	r2, [r3, #8]
	if (!winter.cardMounted) {
 800a860:	4b1c      	ldr	r3, [pc, #112]	; (800a8d4 <do_InitJob+0xd8>)
 800a862:	7a1b      	ldrb	r3, [r3, #8]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d104      	bne.n	800a872 <do_InitJob+0x76>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 800a868:	20ff      	movs	r0, #255	; 0xff
 800a86a:	f7ff fdf1 	bl	800a450 <App_SetSystemState>
		return 0;
 800a86e:	2300      	movs	r3, #0
 800a870:	e023      	b.n	800a8ba <do_InitJob+0xbe>
	}

	// Create an init status log file
	if (!Log_Create_InitStatusFile(&initStatus)) {
 800a872:	4814      	ldr	r0, [pc, #80]	; (800a8c4 <do_InitJob+0xc8>)
 800a874:	f000 f9f6 	bl	800ac64 <Log_Create_InitStatusFile>
 800a878:	4603      	mov	r3, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d104      	bne.n	800a888 <do_InitJob+0x8c>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 800a87e:	20ff      	movs	r0, #255	; 0xff
 800a880:	f7ff fde6 	bl	800a450 <App_SetSystemState>
		return 0;
 800a884:	2300      	movs	r3, #0
 800a886:	e018      	b.n	800a8ba <do_InitJob+0xbe>
	}

	// Register DMA Callback for Mem2Mem DMA Transfer
	void (*funPtr)(DMA_HandleTypeDef*);
	funPtr = &MicToMemTxCplt;
 800a888:	4b13      	ldr	r3, [pc, #76]	; (800a8d8 <do_InitJob+0xdc>)
 800a88a:	607b      	str	r3, [r7, #4]
	HAL_DMA_RegisterCallback(&hdma_dfsdm1_flt0,
 800a88c:	687a      	ldr	r2, [r7, #4]
 800a88e:	2101      	movs	r1, #1
 800a890:	4812      	ldr	r0, [pc, #72]	; (800a8dc <do_InitJob+0xe0>)
 800a892:	f7f7 f8a9 	bl	80019e8 <HAL_DMA_RegisterCallback>
			HAL_DMA_XFER_HALFCPLT_CB_ID, funPtr);
	HAL_DMA_RegisterCallback(&hdma_dfsdm1_flt0,
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	2100      	movs	r1, #0
 800a89a:	4810      	ldr	r0, [pc, #64]	; (800a8dc <do_InitJob+0xe0>)
 800a89c:	f7f7 f8a4 	bl	80019e8 <HAL_DMA_RegisterCallback>
			HAL_DMA_XFER_CPLT_CB_ID, funPtr);

	// Set the state as IDLE
	App_SetSystemState(SYSTEM_STATE_IDLE);
 800a8a0:	2010      	movs	r0, #16
 800a8a2:	f7ff fdd5 	bl	800a450 <App_SetSystemState>

	return (initStatus.HTS221 & initStatus.LPS22HH
 800a8a6:	4b07      	ldr	r3, [pc, #28]	; (800a8c4 <do_InitJob+0xc8>)
 800a8a8:	785a      	ldrb	r2, [r3, #1]
 800a8aa:	4b06      	ldr	r3, [pc, #24]	; (800a8c4 <do_InitJob+0xc8>)
 800a8ac:	789b      	ldrb	r3, [r3, #2]
			& initStatus.BLE);
 800a8ae:	4013      	ands	r3, r2
 800a8b0:	b2da      	uxtb	r2, r3
 800a8b2:	4b04      	ldr	r3, [pc, #16]	; (800a8c4 <do_InitJob+0xc8>)
 800a8b4:	791b      	ldrb	r3, [r3, #4]
 800a8b6:	4013      	ands	r3, r2
 800a8b8:	b2db      	uxtb	r3, r3
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3708      	adds	r7, #8
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	20000014 	.word	0x20000014
 800a8c8:	20000019 	.word	0x20000019
 800a8cc:	20000724 	.word	0x20000724
 800a8d0:	200004ec 	.word	0x200004ec
 800a8d4:	20000008 	.word	0x20000008
 800a8d8:	0800b115 	.word	0x0800b115
 800a8dc:	200033cc 	.word	0x200033cc

0800a8e0 <do_IdleJob>:
 * 			- check the idle-to-sleep timeout
 * 			- blink the blue LED.
 * @param  None.
 * @return None.
 */
void do_IdleJob(void) {
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	af00      	add	r7, sp, #0
	// Blink the LED after a certain amount of function calls
	if ((myTick % LED_BLINK_PERIOD_IDLE) == 0) {
 800a8e4:	4b0b      	ldr	r3, [pc, #44]	; (800a914 <do_IdleJob+0x34>)
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	4b0b      	ldr	r3, [pc, #44]	; (800a918 <do_IdleJob+0x38>)
 800a8ea:	fba3 1302 	umull	r1, r3, r3, r2
 800a8ee:	099b      	lsrs	r3, r3, #6
 800a8f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a8f4:	fb01 f303 	mul.w	r3, r1, r3
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d108      	bne.n	800a910 <do_IdleJob+0x30>
		IO_SetLED(LED_BLUE);
 800a8fe:	2004      	movs	r0, #4
 800a900:	f005 fd44 	bl	801038c <IO_SetLED>
		HAL_Delay(10);
 800a904:	200a      	movs	r0, #10
 800a906:	f7f5 fea7 	bl	8000658 <HAL_Delay>
		IO_ResetLED(LED_BLUE);
 800a90a:	2004      	movs	r0, #4
 800a90c:	f005 fd6a 	bl	80103e4 <IO_ResetLED>
	}
}
 800a910:	bf00      	nop
 800a912:	bd80      	pop	{r7, pc}
 800a914:	200004e8 	.word	0x200004e8
 800a918:	10624dd3 	.word	0x10624dd3

0800a91c <do_LogJob>:
 * 			- write the current readings to the log file;
 * 			- toggle the green LED.
 * @param  None.
 * @return None.
 */
void do_LogJob(void) {
 800a91c:	b480      	push	{r7}
 800a91e:	af00      	add	r7, sp, #0
__NOP();
 800a920:	bf00      	nop
}
 800a922:	bf00      	nop
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <do_ErrorJob>:
 * @brief  Error job:
 * 			- toggle the red LED.
 * @param  None.
 * @return None.
 */
void do_ErrorJob(void) {
 800a92c:	b580      	push	{r7, lr}
 800a92e:	af00      	add	r7, sp, #0
	IO_ToggleLED(LED_RED);
 800a930:	2001      	movs	r0, #1
 800a932:	f005 fd03 	bl	801033c <IO_ToggleLED>
}
 800a936:	bf00      	nop
 800a938:	bd80      	pop	{r7, pc}
	...

0800a93c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a942:	2300      	movs	r3, #0
 800a944:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a946:	f000 f8ae 	bl	800aaa6 <BSP_SD_IsDetected>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b01      	cmp	r3, #1
 800a94e:	d001      	beq.n	800a954 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a950:	2302      	movs	r3, #2
 800a952:	e012      	b.n	800a97a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a954:	480b      	ldr	r0, [pc, #44]	; (800a984 <BSP_SD_Init+0x48>)
 800a956:	f7f9 fdd5 	bl	8004504 <HAL_SD_Init>
 800a95a:	4603      	mov	r3, r0
 800a95c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a95e:	79fb      	ldrb	r3, [r7, #7]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d109      	bne.n	800a978 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800a964:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a968:	4806      	ldr	r0, [pc, #24]	; (800a984 <BSP_SD_Init+0x48>)
 800a96a:	f7fa fb6d 	bl	8005048 <HAL_SD_ConfigWideBusOperation>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d001      	beq.n	800a978 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a978:	79fb      	ldrb	r3, [r7, #7]
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3708      	adds	r7, #8
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	20003300 	.word	0x20003300

0800a988 <BSP_SD_ReadBlocks_DMA>:
 * @param ReadAddr: Address from where data is to be read
 * @param NumOfBlocks: Number of SD blocks to read
 * @retval SD status
 */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr,
		uint32_t NumOfBlocks) {
 800a988:	b580      	push	{r7, lr}
 800a98a:	b086      	sub	sp, #24
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	607a      	str	r2, [r7, #4]
	uint8_t sd_state = MSD_OK;
 800a994:	2300      	movs	r3, #0
 800a996:	75fb      	strb	r3, [r7, #23]

	/* Invalidate the dma tx handle */
	hsd1.hdmatx = NULL;
 800a998:	4b0d      	ldr	r3, [pc, #52]	; (800a9d0 <BSP_SD_ReadBlocks_DMA+0x48>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Prepare the dma channel for a read operation */
	sd_state = SD_DMAConfigRx(&hsd1);
 800a99e:	480c      	ldr	r0, [pc, #48]	; (800a9d0 <BSP_SD_ReadBlocks_DMA+0x48>)
 800a9a0:	f000 f8ac 	bl	800aafc <SD_DMAConfigRx>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	75fb      	strb	r3, [r7, #23]
	if (sd_state == HAL_OK) {
 800a9a8:	7dfb      	ldrb	r3, [r7, #23]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d10a      	bne.n	800a9c4 <BSP_SD_ReadBlocks_DMA+0x3c>
		/* Read block(s) in DMA transfer mode */
		if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *) pData, ReadAddr,
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	68ba      	ldr	r2, [r7, #8]
 800a9b2:	68f9      	ldr	r1, [r7, #12]
 800a9b4:	4806      	ldr	r0, [pc, #24]	; (800a9d0 <BSP_SD_ReadBlocks_DMA+0x48>)
 800a9b6:	f7f9 fe63 	bl	8004680 <HAL_SD_ReadBlocks_DMA>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d001      	beq.n	800a9c4 <BSP_SD_ReadBlocks_DMA+0x3c>
				NumOfBlocks) != HAL_OK) sd_state = MSD_ERROR;
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	75fb      	strb	r3, [r7, #23]
	}

	return sd_state;
 800a9c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3718      	adds	r7, #24
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}
 800a9ce:	bf00      	nop
 800a9d0:	20003300 	.word	0x20003300

0800a9d4 <BSP_SD_WriteBlocks_DMA>:
 * @param WriteAddr: Address from where data is to be written
 * @param NumOfBlocks: Number of SD blocks to write
 * @retval SD status
 */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr,
		uint32_t NumOfBlocks) {
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b086      	sub	sp, #24
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	607a      	str	r2, [r7, #4]
	uint8_t sd_state = MSD_OK;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	75fb      	strb	r3, [r7, #23]

	/* Invalidate the dma tx handle */
	hsd1.hdmarx = NULL;
 800a9e4:	4b0d      	ldr	r3, [pc, #52]	; (800aa1c <BSP_SD_WriteBlocks_DMA+0x48>)
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	641a      	str	r2, [r3, #64]	; 0x40

	/* Prepare the dma channel for a read operation */
	sd_state = SD_DMAConfigTx(&hsd1);
 800a9ea:	480c      	ldr	r0, [pc, #48]	; (800aa1c <BSP_SD_WriteBlocks_DMA+0x48>)
 800a9ec:	f000 f8ca 	bl	800ab84 <SD_DMAConfigTx>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	75fb      	strb	r3, [r7, #23]
	if (sd_state == HAL_OK) {
 800a9f4:	7dfb      	ldrb	r3, [r7, #23]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d10a      	bne.n	800aa10 <BSP_SD_WriteBlocks_DMA+0x3c>
		/* Write block(s) in DMA transfer mode */
		if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *) pData, WriteAddr,
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68ba      	ldr	r2, [r7, #8]
 800a9fe:	68f9      	ldr	r1, [r7, #12]
 800aa00:	4806      	ldr	r0, [pc, #24]	; (800aa1c <BSP_SD_WriteBlocks_DMA+0x48>)
 800aa02:	f7f9 ff05 	bl	8004810 <HAL_SD_WriteBlocks_DMA>
 800aa06:	4603      	mov	r3, r0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d001      	beq.n	800aa10 <BSP_SD_WriteBlocks_DMA+0x3c>
				NumOfBlocks) != HAL_OK) sd_state = MSD_ERROR;
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	75fb      	strb	r3, [r7, #23]
	}

	return sd_state;
 800aa10:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3718      	adds	r7, #24
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}
 800aa1a:	bf00      	nop
 800aa1c:	20003300 	.word	0x20003300

0800aa20 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800aa24:	4805      	ldr	r0, [pc, #20]	; (800aa3c <BSP_SD_GetCardState+0x1c>)
 800aa26:	f7fa fba5 	bl	8005174 <HAL_SD_GetCardState>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	2b04      	cmp	r3, #4
 800aa2e:	bf14      	ite	ne
 800aa30:	2301      	movne	r3, #1
 800aa32:	2300      	moveq	r3, #0
 800aa34:	b2db      	uxtb	r3, r3
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	bf00      	nop
 800aa3c:	20003300 	.word	0x20003300

0800aa40 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b082      	sub	sp, #8
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800aa48:	6879      	ldr	r1, [r7, #4]
 800aa4a:	4803      	ldr	r0, [pc, #12]	; (800aa58 <BSP_SD_GetCardInfo+0x18>)
 800aa4c:	f7fa fad0 	bl	8004ff0 <HAL_SD_GetCardInfo>
}
 800aa50:	bf00      	nop
 800aa52:	3708      	adds	r7, #8
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}
 800aa58:	20003300 	.word	0x20003300

0800aa5c <BSP_SD_AbortCallback>:
/**
 * @brief BSP SD Abort callback
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void BSP_SD_AbortCallback(void) {
 800aa5c:	b480      	push	{r7}
 800aa5e:	af00      	add	r7, sp, #0

}
 800aa60:	bf00      	nop
 800aa62:	46bd      	mov	sp, r7
 800aa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa68:	4770      	bx	lr

0800aa6a <HAL_SD_AbortCallback>:
/**
 * @brief SD Abort callbacks
 * @param hsd: SD handle
 * @retval None
 */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd) {
 800aa6a:	b580      	push	{r7, lr}
 800aa6c:	b082      	sub	sp, #8
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
	BSP_SD_AbortCallback();
 800aa72:	f7ff fff3 	bl	800aa5c <BSP_SD_AbortCallback>
}
 800aa76:	bf00      	nop
 800aa78:	3708      	adds	r7, #8
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}

0800aa7e <HAL_SD_TxCpltCallback>:
/**
 * @brief Tx Transfer completed callback
 * @param hsd: SD handle
 * @retval None
 */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 800aa7e:	b580      	push	{r7, lr}
 800aa80:	b082      	sub	sp, #8
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	6078      	str	r0, [r7, #4]
	BSP_SD_WriteCpltCallback();
 800aa86:	f001 fb53 	bl	800c130 <BSP_SD_WriteCpltCallback>
}
 800aa8a:	bf00      	nop
 800aa8c:	3708      	adds	r7, #8
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}

0800aa92 <HAL_SD_RxCpltCallback>:
/**
 * @brief Rx Transfer completed callback
 * @param hsd: SD handle
 * @retval None
 */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 800aa92:	b580      	push	{r7, lr}
 800aa94:	b082      	sub	sp, #8
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
	BSP_SD_ReadCpltCallback();
 800aa9a:	f001 fb55 	bl	800c148 <BSP_SD_ReadCpltCallback>
}
 800aa9e:	bf00      	nop
 800aaa0:	3708      	adds	r7, #8
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}

0800aaa6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b082      	sub	sp, #8
 800aaaa:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800aaac:	2301      	movs	r3, #1
 800aaae:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800aab0:	f000 f8c4 	bl	800ac3c <BSP_PlatformIsDetected>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800aaba:	2300      	movs	r3, #0
 800aabc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800aabe:	79fb      	ldrb	r3, [r7, #7]
 800aac0:	b2db      	uxtb	r3, r3
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3708      	adds	r7, #8
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
	...

0800aacc <BSP_SD_DMA_Tx_IRQHandler>:
/* user code can be inserted here */
/**
 * @brief Handles SD DMA Tx transfer interrupt request.
 * @retval None
 */
void BSP_SD_DMA_Tx_IRQHandler(void) {
 800aacc:	b580      	push	{r7, lr}
 800aace:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hsd1.hdmatx);
 800aad0:	4b03      	ldr	r3, [pc, #12]	; (800aae0 <BSP_SD_DMA_Tx_IRQHandler+0x14>)
 800aad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aad4:	4618      	mov	r0, r3
 800aad6:	f7f6 fed8 	bl	800188a <HAL_DMA_IRQHandler>
}
 800aada:	bf00      	nop
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	20003300 	.word	0x20003300

0800aae4 <BSP_SD_DMA_Rx_IRQHandler>:
/**
 * @brief Handles SD DMA Rx transfer interrupt request.
 * @retval None
 */
void BSP_SD_DMA_Rx_IRQHandler(void) {
 800aae4:	b580      	push	{r7, lr}
 800aae6:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(hsd1.hdmarx);
 800aae8:	4b03      	ldr	r3, [pc, #12]	; (800aaf8 <BSP_SD_DMA_Rx_IRQHandler+0x14>)
 800aaea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaec:	4618      	mov	r0, r3
 800aaee:	f7f6 fecc 	bl	800188a <HAL_DMA_IRQHandler>
}
 800aaf2:	bf00      	nop
 800aaf4:	bd80      	pop	{r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	20003300 	.word	0x20003300

0800aafc <SD_DMAConfigRx>:

/**
 * @brief  Configure the DMA to receive data from the SD card
 * @retval HAL_ERROR or HAL_OK
 */
static HAL_StatusTypeDef SD_DMAConfigRx(SD_HandleTypeDef *hsd) {
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
	static DMA_HandleTypeDef hdma_rx;
	HAL_StatusTypeDef status = HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	73fb      	strb	r3, [r7, #15]

	/* Configure DMA Rx parameters */
	hdma_rx.Init.Request = DMA_REQUEST_7;
 800ab08:	4b1c      	ldr	r3, [pc, #112]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab0a:	2207      	movs	r2, #7
 800ab0c:	605a      	str	r2, [r3, #4]
	hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ab0e:	4b1b      	ldr	r3, [pc, #108]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab10:	2200      	movs	r2, #0
 800ab12:	609a      	str	r2, [r3, #8]
	hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab14:	4b19      	ldr	r3, [pc, #100]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab16:	2200      	movs	r2, #0
 800ab18:	60da      	str	r2, [r3, #12]
	hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ab1a:	4b18      	ldr	r3, [pc, #96]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab1c:	2280      	movs	r2, #128	; 0x80
 800ab1e:	611a      	str	r2, [r3, #16]
	hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800ab20:	4b16      	ldr	r3, [pc, #88]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab22:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab26:	615a      	str	r2, [r3, #20]
	hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800ab28:	4b14      	ldr	r3, [pc, #80]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab2e:	619a      	str	r2, [r3, #24]
	hdma_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800ab30:	4b12      	ldr	r3, [pc, #72]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab32:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800ab36:	621a      	str	r2, [r3, #32]
	hdma_rx.Instance = SD_DMAx_STREAM;
 800ab38:	4b10      	ldr	r3, [pc, #64]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab3a:	4a11      	ldr	r2, [pc, #68]	; (800ab80 <SD_DMAConfigRx+0x84>)
 800ab3c:	601a      	str	r2, [r3, #0]

	/* Associate the DMA handle */
	__HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	4a0e      	ldr	r2, [pc, #56]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab42:	641a      	str	r2, [r3, #64]	; 0x40
 800ab44:	4a0d      	ldr	r2, [pc, #52]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6293      	str	r3, [r2, #40]	; 0x28

	/* Stop any ongoing transfer and reset the state*/
	HAL_DMA_Abort(&hdma_rx);
 800ab4a:	480c      	ldr	r0, [pc, #48]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab4c:	f7f6 fe1e 	bl	800178c <HAL_DMA_Abort>

	/* Deinitialize the Channel for new transfer */
	HAL_DMA_DeInit(&hdma_rx);
 800ab50:	480a      	ldr	r0, [pc, #40]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab52:	f7f6 fd29 	bl	80015a8 <HAL_DMA_DeInit>

	/* Configure the DMA Channel */
	status = HAL_DMA_Init(&hdma_rx);
 800ab56:	4809      	ldr	r0, [pc, #36]	; (800ab7c <SD_DMAConfigRx+0x80>)
 800ab58:	f7f6 fc6e 	bl	8001438 <HAL_DMA_Init>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	73fb      	strb	r3, [r7, #15]

	/* NVIC configuration for DMA transfer complete interrupt */
	HAL_NVIC_SetPriority(SD_DMAx_IRQn, SD_DMARx_Priority, 0);
 800ab60:	2200      	movs	r2, #0
 800ab62:	2103      	movs	r1, #3
 800ab64:	203b      	movs	r0, #59	; 0x3b
 800ab66:	f7f5 fec6 	bl	80008f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SD_DMAx_IRQn);
 800ab6a:	203b      	movs	r0, #59	; 0x3b
 800ab6c:	f7f5 fedf 	bl	800092e <HAL_NVIC_EnableIRQ>

	return status;
 800ab70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3710      	adds	r7, #16
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
 800ab7a:	bf00      	nop
 800ab7c:	200000fc 	.word	0x200000fc
 800ab80:	40020444 	.word	0x40020444

0800ab84 <SD_DMAConfigTx>:

/**
 * @brief  Configure the DMA to transmit data to the SD card
 * @retval HAL_ERROR or HAL_OK
 */
static HAL_StatusTypeDef SD_DMAConfigTx(SD_HandleTypeDef *hsd) {
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
	static DMA_HandleTypeDef hdma_tx;
	HAL_StatusTypeDef status;

	/* Configure DMA Tx parameters */
	hdma_tx.Init.Request = DMA_REQUEST_7;
 800ab8c:	4b1c      	ldr	r3, [pc, #112]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800ab8e:	2207      	movs	r2, #7
 800ab90:	605a      	str	r2, [r3, #4]
	hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ab92:	4b1b      	ldr	r3, [pc, #108]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800ab94:	2210      	movs	r2, #16
 800ab96:	609a      	str	r2, [r3, #8]
	hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab98:	4b19      	ldr	r3, [pc, #100]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	60da      	str	r2, [r3, #12]
	hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ab9e:	4b18      	ldr	r3, [pc, #96]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800aba0:	2280      	movs	r2, #128	; 0x80
 800aba2:	611a      	str	r2, [r3, #16]
	hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800aba4:	4b16      	ldr	r3, [pc, #88]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800aba6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800abaa:	615a      	str	r2, [r3, #20]
	hdma_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800abac:	4b14      	ldr	r3, [pc, #80]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800abb2:	619a      	str	r2, [r3, #24]
	hdma_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800abb4:	4b12      	ldr	r3, [pc, #72]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abb6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800abba:	621a      	str	r2, [r3, #32]
	hdma_tx.Instance = SD_DMAx_STREAM;
 800abbc:	4b10      	ldr	r3, [pc, #64]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abbe:	4a11      	ldr	r2, [pc, #68]	; (800ac04 <SD_DMAConfigTx+0x80>)
 800abc0:	601a      	str	r2, [r3, #0]

	/* Associate the DMA handle */
	__HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a0e      	ldr	r2, [pc, #56]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abc6:	63da      	str	r2, [r3, #60]	; 0x3c
 800abc8:	4a0d      	ldr	r2, [pc, #52]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6293      	str	r3, [r2, #40]	; 0x28

	/* Stop any ongoing transfer and reset the state*/
	HAL_DMA_Abort(&hdma_tx);
 800abce:	480c      	ldr	r0, [pc, #48]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abd0:	f7f6 fddc 	bl	800178c <HAL_DMA_Abort>

	/* Deinitialize the Channel for new transfer */
	HAL_DMA_DeInit(&hdma_tx);
 800abd4:	480a      	ldr	r0, [pc, #40]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abd6:	f7f6 fce7 	bl	80015a8 <HAL_DMA_DeInit>

	/* Configure the DMA Channel */
	status = HAL_DMA_Init(&hdma_tx);
 800abda:	4809      	ldr	r0, [pc, #36]	; (800ac00 <SD_DMAConfigTx+0x7c>)
 800abdc:	f7f6 fc2c 	bl	8001438 <HAL_DMA_Init>
 800abe0:	4603      	mov	r3, r0
 800abe2:	73fb      	strb	r3, [r7, #15]

	/* NVIC configuration for DMA transfer complete interrupt */
	HAL_NVIC_SetPriority(SD_DMAx_IRQn, SD_DMATx_Priority, 0);
 800abe4:	2200      	movs	r2, #0
 800abe6:	2103      	movs	r1, #3
 800abe8:	203b      	movs	r0, #59	; 0x3b
 800abea:	f7f5 fe84 	bl	80008f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SD_DMAx_IRQn);
 800abee:	203b      	movs	r0, #59	; 0x3b
 800abf0:	f7f5 fe9d 	bl	800092e <HAL_NVIC_EnableIRQ>

	return status;
 800abf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3710      	adds	r7, #16
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
 800abfe:	bf00      	nop
 800ac00:	20000144 	.word	0x20000144
 800ac04:	40020444 	.word	0x40020444

0800ac08 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ac0c:	4904      	ldr	r1, [pc, #16]	; (800ac20 <MX_FATFS_Init+0x18>)
 800ac0e:	4805      	ldr	r0, [pc, #20]	; (800ac24 <MX_FATFS_Init+0x1c>)
 800ac10:	f7ff fb08 	bl	800a224 <FATFS_LinkDriver>
 800ac14:	4603      	mov	r3, r0
 800ac16:	461a      	mov	r2, r3
 800ac18:	4b03      	ldr	r3, [pc, #12]	; (800ac28 <MX_FATFS_Init+0x20>)
 800ac1a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
	/* additional user code for init */
  /* USER CODE END Init */
}
 800ac1c:	bf00      	nop
 800ac1e:	bd80      	pop	{r7, pc}
 800ac20:	20000724 	.word	0x20000724
 800ac24:	08011420 	.word	0x08011420
 800ac28:	20000720 	.word	0x20000720

0800ac2c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
	return 0;
 800ac30:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr

0800ac3c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ac42:	2301      	movs	r3, #1
 800ac44:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ac46:	2102      	movs	r1, #2
 800ac48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ac4c:	f7f7 f8ee 	bl	8001e2c <HAL_GPIO_ReadPin>
 800ac50:	4603      	mov	r3, r0
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d001      	beq.n	800ac5a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ac56:	2300      	movs	r3, #0
 800ac58:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
	/* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ac5a:	79fb      	ldrb	r3, [r7, #7]
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3708      	adds	r7, #8
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}

0800ac64 <Log_Create_InitStatusFile>:
extern char SDPath[4];

/* Private function prototypes -----------------------------------------------*/
void appendData(uint8_t *buffer, uint16_t *index);

uint8_t Log_Create_InitStatusFile(PeripheralsInitStatus_t *status) {
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b0a0      	sub	sp, #128	; 0x80
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
	// Check the presence of the SD card
	CHECK_SD_CARD_RETVAL;
 800ac6c:	f7ff ff1b 	bl	800aaa6 <BSP_SD_IsDetected>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b01      	cmp	r3, #1
 800ac74:	d001      	beq.n	800ac7a <Log_Create_InitStatusFile+0x16>
 800ac76:	2300      	movs	r3, #0
 800ac78:	e172      	b.n	800af60 <Log_Create_InitStatusFile+0x2fc>

	// Create a new status file
	char filePath[] = "status.txt";
 800ac7a:	4abb      	ldr	r2, [pc, #748]	; (800af68 <Log_Create_InitStatusFile+0x304>)
 800ac7c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800ac80:	ca07      	ldmia	r2, {r0, r1, r2}
 800ac82:	c303      	stmia	r3!, {r0, r1}
 800ac84:	801a      	strh	r2, [r3, #0]
 800ac86:	3302      	adds	r3, #2
 800ac88:	0c12      	lsrs	r2, r2, #16
 800ac8a:	701a      	strb	r2, [r3, #0]
	retSD = f_open(&SDFile, filePath, FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 800ac8c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800ac90:	220b      	movs	r2, #11
 800ac92:	4619      	mov	r1, r3
 800ac94:	48b5      	ldr	r0, [pc, #724]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800ac96:	f7fe fc85 	bl	80095a4 <f_open>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	4bb4      	ldr	r3, [pc, #720]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800aca0:	701a      	strb	r2, [r3, #0]

	if (retSD == FR_OK) {
 800aca2:	4bb3      	ldr	r3, [pc, #716]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	f040 8153 	bne.w	800af52 <Log_Create_InitStatusFile+0x2ee>
		// Write the information
		unsigned int bytesWritten;
		char string[100];

		// Title
		sprintf(string, "*** INITIALIZATION STATUS ***\r\n\r\n");
 800acac:	f107 030c 	add.w	r3, r7, #12
 800acb0:	49b0      	ldr	r1, [pc, #704]	; (800af74 <Log_Create_InitStatusFile+0x310>)
 800acb2:	4618      	mov	r0, r3
 800acb4:	f005 fcf6 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800acb8:	f107 030c 	add.w	r3, r7, #12
 800acbc:	4618      	mov	r0, r3
 800acbe:	f7f5 fa87 	bl	80001d0 <strlen>
 800acc2:	4602      	mov	r2, r0
 800acc4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800acc8:	f107 010c 	add.w	r1, r7, #12
 800accc:	48a7      	ldr	r0, [pc, #668]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800acce:	f7fe fe37 	bl	8009940 <f_write>
 800acd2:	4603      	mov	r3, r0
 800acd4:	461a      	mov	r2, r3
 800acd6:	4ba6      	ldr	r3, [pc, #664]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	4313      	orrs	r3, r2
 800acdc:	b2da      	uxtb	r2, r3
 800acde:	4ba4      	ldr	r3, [pc, #656]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ace0:	701a      	strb	r2, [r3, #0]

		// LSM6DSL
		sprintf(string, "LSM6DSL init state:\t");
 800ace2:	f107 030c 	add.w	r3, r7, #12
 800ace6:	49a4      	ldr	r1, [pc, #656]	; (800af78 <Log_Create_InitStatusFile+0x314>)
 800ace8:	4618      	mov	r0, r3
 800acea:	f005 fcdb 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800acee:	f107 030c 	add.w	r3, r7, #12
 800acf2:	4618      	mov	r0, r3
 800acf4:	f7f5 fa6c 	bl	80001d0 <strlen>
 800acf8:	4602      	mov	r2, r0
 800acfa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800acfe:	f107 010c 	add.w	r1, r7, #12
 800ad02:	489a      	ldr	r0, [pc, #616]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800ad04:	f7fe fe1c 	bl	8009940 <f_write>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	4b98      	ldr	r3, [pc, #608]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ad0e:	781b      	ldrb	r3, [r3, #0]
 800ad10:	4313      	orrs	r3, r2
 800ad12:	b2da      	uxtb	r2, r3
 800ad14:	4b96      	ldr	r3, [pc, #600]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ad16:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->LSM6DSL ? "OK\r\n" : "ERROR\r\n"));
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d001      	beq.n	800ad24 <Log_Create_InitStatusFile+0xc0>
 800ad20:	4a96      	ldr	r2, [pc, #600]	; (800af7c <Log_Create_InitStatusFile+0x318>)
 800ad22:	e000      	b.n	800ad26 <Log_Create_InitStatusFile+0xc2>
 800ad24:	4a96      	ldr	r2, [pc, #600]	; (800af80 <Log_Create_InitStatusFile+0x31c>)
 800ad26:	f107 030c 	add.w	r3, r7, #12
 800ad2a:	4611      	mov	r1, r2
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f005 fcb9 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ad32:	f107 030c 	add.w	r3, r7, #12
 800ad36:	4618      	mov	r0, r3
 800ad38:	f7f5 fa4a 	bl	80001d0 <strlen>
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ad42:	f107 010c 	add.w	r1, r7, #12
 800ad46:	4889      	ldr	r0, [pc, #548]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800ad48:	f7fe fdfa 	bl	8009940 <f_write>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	461a      	mov	r2, r3
 800ad50:	4b87      	ldr	r3, [pc, #540]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	4313      	orrs	r3, r2
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	4b85      	ldr	r3, [pc, #532]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ad5a:	701a      	strb	r2, [r3, #0]

		// HTS221
		sprintf(string, "HTS221 init state:\t");
 800ad5c:	f107 030c 	add.w	r3, r7, #12
 800ad60:	4988      	ldr	r1, [pc, #544]	; (800af84 <Log_Create_InitStatusFile+0x320>)
 800ad62:	4618      	mov	r0, r3
 800ad64:	f005 fc9e 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ad68:	f107 030c 	add.w	r3, r7, #12
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	f7f5 fa2f 	bl	80001d0 <strlen>
 800ad72:	4602      	mov	r2, r0
 800ad74:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ad78:	f107 010c 	add.w	r1, r7, #12
 800ad7c:	487b      	ldr	r0, [pc, #492]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800ad7e:	f7fe fddf 	bl	8009940 <f_write>
 800ad82:	4603      	mov	r3, r0
 800ad84:	461a      	mov	r2, r3
 800ad86:	4b7a      	ldr	r3, [pc, #488]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ad88:	781b      	ldrb	r3, [r3, #0]
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	b2da      	uxtb	r2, r3
 800ad8e:	4b78      	ldr	r3, [pc, #480]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ad90:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->HTS221 ? "OK\r\n" : "ERROR\r\n"));
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	785b      	ldrb	r3, [r3, #1]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d001      	beq.n	800ad9e <Log_Create_InitStatusFile+0x13a>
 800ad9a:	4a78      	ldr	r2, [pc, #480]	; (800af7c <Log_Create_InitStatusFile+0x318>)
 800ad9c:	e000      	b.n	800ada0 <Log_Create_InitStatusFile+0x13c>
 800ad9e:	4a78      	ldr	r2, [pc, #480]	; (800af80 <Log_Create_InitStatusFile+0x31c>)
 800ada0:	f107 030c 	add.w	r3, r7, #12
 800ada4:	4611      	mov	r1, r2
 800ada6:	4618      	mov	r0, r3
 800ada8:	f005 fc7c 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800adac:	f107 030c 	add.w	r3, r7, #12
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7f5 fa0d 	bl	80001d0 <strlen>
 800adb6:	4602      	mov	r2, r0
 800adb8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800adbc:	f107 010c 	add.w	r1, r7, #12
 800adc0:	486a      	ldr	r0, [pc, #424]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800adc2:	f7fe fdbd 	bl	8009940 <f_write>
 800adc6:	4603      	mov	r3, r0
 800adc8:	461a      	mov	r2, r3
 800adca:	4b69      	ldr	r3, [pc, #420]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	4313      	orrs	r3, r2
 800add0:	b2da      	uxtb	r2, r3
 800add2:	4b67      	ldr	r3, [pc, #412]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800add4:	701a      	strb	r2, [r3, #0]

		// LPS22HH
		sprintf(string, "LPS22HH init state:\t");
 800add6:	f107 030c 	add.w	r3, r7, #12
 800adda:	496b      	ldr	r1, [pc, #428]	; (800af88 <Log_Create_InitStatusFile+0x324>)
 800addc:	4618      	mov	r0, r3
 800adde:	f005 fc61 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ade2:	f107 030c 	add.w	r3, r7, #12
 800ade6:	4618      	mov	r0, r3
 800ade8:	f7f5 f9f2 	bl	80001d0 <strlen>
 800adec:	4602      	mov	r2, r0
 800adee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800adf2:	f107 010c 	add.w	r1, r7, #12
 800adf6:	485d      	ldr	r0, [pc, #372]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800adf8:	f7fe fda2 	bl	8009940 <f_write>
 800adfc:	4603      	mov	r3, r0
 800adfe:	461a      	mov	r2, r3
 800ae00:	4b5b      	ldr	r3, [pc, #364]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	4313      	orrs	r3, r2
 800ae06:	b2da      	uxtb	r2, r3
 800ae08:	4b59      	ldr	r3, [pc, #356]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ae0a:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->LPS22HH ? "OK\r\n" : "ERROR\r\n"));
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	789b      	ldrb	r3, [r3, #2]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d001      	beq.n	800ae18 <Log_Create_InitStatusFile+0x1b4>
 800ae14:	4a59      	ldr	r2, [pc, #356]	; (800af7c <Log_Create_InitStatusFile+0x318>)
 800ae16:	e000      	b.n	800ae1a <Log_Create_InitStatusFile+0x1b6>
 800ae18:	4a59      	ldr	r2, [pc, #356]	; (800af80 <Log_Create_InitStatusFile+0x31c>)
 800ae1a:	f107 030c 	add.w	r3, r7, #12
 800ae1e:	4611      	mov	r1, r2
 800ae20:	4618      	mov	r0, r3
 800ae22:	f005 fc3f 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ae26:	f107 030c 	add.w	r3, r7, #12
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f7f5 f9d0 	bl	80001d0 <strlen>
 800ae30:	4602      	mov	r2, r0
 800ae32:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ae36:	f107 010c 	add.w	r1, r7, #12
 800ae3a:	484c      	ldr	r0, [pc, #304]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800ae3c:	f7fe fd80 	bl	8009940 <f_write>
 800ae40:	4603      	mov	r3, r0
 800ae42:	461a      	mov	r2, r3
 800ae44:	4b4a      	ldr	r3, [pc, #296]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ae46:	781b      	ldrb	r3, [r3, #0]
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	b2da      	uxtb	r2, r3
 800ae4c:	4b48      	ldr	r3, [pc, #288]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ae4e:	701a      	strb	r2, [r3, #0]

		// BLE
		sprintf(string, "BLE init state:\t");
 800ae50:	f107 030c 	add.w	r3, r7, #12
 800ae54:	494d      	ldr	r1, [pc, #308]	; (800af8c <Log_Create_InitStatusFile+0x328>)
 800ae56:	4618      	mov	r0, r3
 800ae58:	f005 fc24 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800ae5c:	f107 030c 	add.w	r3, r7, #12
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7f5 f9b5 	bl	80001d0 <strlen>
 800ae66:	4602      	mov	r2, r0
 800ae68:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800ae6c:	f107 010c 	add.w	r1, r7, #12
 800ae70:	483e      	ldr	r0, [pc, #248]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800ae72:	f7fe fd65 	bl	8009940 <f_write>
 800ae76:	4603      	mov	r3, r0
 800ae78:	461a      	mov	r2, r3
 800ae7a:	4b3d      	ldr	r3, [pc, #244]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	b2da      	uxtb	r2, r3
 800ae82:	4b3b      	ldr	r3, [pc, #236]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800ae84:	701a      	strb	r2, [r3, #0]
		sprintf(string, (status->BLE ? "OK\r\n" : "ERROR\r\n"));
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	791b      	ldrb	r3, [r3, #4]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d001      	beq.n	800ae92 <Log_Create_InitStatusFile+0x22e>
 800ae8e:	4a3b      	ldr	r2, [pc, #236]	; (800af7c <Log_Create_InitStatusFile+0x318>)
 800ae90:	e000      	b.n	800ae94 <Log_Create_InitStatusFile+0x230>
 800ae92:	4a3b      	ldr	r2, [pc, #236]	; (800af80 <Log_Create_InitStatusFile+0x31c>)
 800ae94:	f107 030c 	add.w	r3, r7, #12
 800ae98:	4611      	mov	r1, r2
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f005 fc02 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aea0:	f107 030c 	add.w	r3, r7, #12
 800aea4:	4618      	mov	r0, r3
 800aea6:	f7f5 f993 	bl	80001d0 <strlen>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800aeb0:	f107 010c 	add.w	r1, r7, #12
 800aeb4:	482d      	ldr	r0, [pc, #180]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800aeb6:	f7fe fd43 	bl	8009940 <f_write>
 800aeba:	4603      	mov	r3, r0
 800aebc:	461a      	mov	r2, r3
 800aebe:	4b2c      	ldr	r3, [pc, #176]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	4313      	orrs	r3, r2
 800aec4:	b2da      	uxtb	r2, r3
 800aec6:	4b2a      	ldr	r3, [pc, #168]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800aec8:	701a      	strb	r2, [r3, #0]

		// MAX17048
		sprintf(string, "Battery level:\t");
 800aeca:	f107 030c 	add.w	r3, r7, #12
 800aece:	4930      	ldr	r1, [pc, #192]	; (800af90 <Log_Create_InitStatusFile+0x32c>)
 800aed0:	4618      	mov	r0, r3
 800aed2:	f005 fbe7 	bl	80106a4 <siprintf>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800aed6:	f107 030c 	add.w	r3, r7, #12
 800aeda:	4618      	mov	r0, r3
 800aedc:	f7f5 f978 	bl	80001d0 <strlen>
 800aee0:	4602      	mov	r2, r0
 800aee2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800aee6:	f107 010c 	add.w	r1, r7, #12
 800aeea:	4820      	ldr	r0, [pc, #128]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800aeec:	f7fe fd28 	bl	8009940 <f_write>
 800aef0:	4603      	mov	r3, r0
 800aef2:	461a      	mov	r2, r3
 800aef4:	4b1e      	ldr	r3, [pc, #120]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	4313      	orrs	r3, r2
 800aefa:	b2da      	uxtb	r2, r3
 800aefc:	4b1c      	ldr	r3, [pc, #112]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800aefe:	701a      	strb	r2, [r3, #0]
		utoa(status->MAX17048, string, 10);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	78db      	ldrb	r3, [r3, #3]
 800af04:	4618      	mov	r0, r3
 800af06:	f107 030c 	add.w	r3, r7, #12
 800af0a:	220a      	movs	r2, #10
 800af0c:	4619      	mov	r1, r3
 800af0e:	f005 fc3f 	bl	8010790 <utoa>
		retSD |= f_write(&SDFile, string, strlen(string), &bytesWritten);
 800af12:	f107 030c 	add.w	r3, r7, #12
 800af16:	4618      	mov	r0, r3
 800af18:	f7f5 f95a 	bl	80001d0 <strlen>
 800af1c:	4602      	mov	r2, r0
 800af1e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800af22:	f107 010c 	add.w	r1, r7, #12
 800af26:	4811      	ldr	r0, [pc, #68]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800af28:	f7fe fd0a 	bl	8009940 <f_write>
 800af2c:	4603      	mov	r3, r0
 800af2e:	461a      	mov	r2, r3
 800af30:	4b0f      	ldr	r3, [pc, #60]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	4313      	orrs	r3, r2
 800af36:	b2da      	uxtb	r2, r3
 800af38:	4b0d      	ldr	r3, [pc, #52]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800af3a:	701a      	strb	r2, [r3, #0]

		// Close the file
		retSD |= f_close(&SDFile);
 800af3c:	480b      	ldr	r0, [pc, #44]	; (800af6c <Log_Create_InitStatusFile+0x308>)
 800af3e:	f7fe fef2 	bl	8009d26 <f_close>
 800af42:	4603      	mov	r3, r0
 800af44:	461a      	mov	r2, r3
 800af46:	4b0a      	ldr	r3, [pc, #40]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	4313      	orrs	r3, r2
 800af4c:	b2da      	uxtb	r2, r3
 800af4e:	4b08      	ldr	r3, [pc, #32]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800af50:	701a      	strb	r2, [r3, #0]
	}

	return retSD == FR_OK;
 800af52:	4b07      	ldr	r3, [pc, #28]	; (800af70 <Log_Create_InitStatusFile+0x30c>)
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	2b00      	cmp	r3, #0
 800af58:	bf0c      	ite	eq
 800af5a:	2301      	moveq	r3, #1
 800af5c:	2300      	movne	r3, #0
 800af5e:	b2db      	uxtb	r3, r3
}
 800af60:	4618      	mov	r0, r3
 800af62:	3780      	adds	r7, #128	; 0x80
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	08010f1c 	.word	0x08010f1c
 800af6c:	20000728 	.word	0x20000728
 800af70:	20000720 	.word	0x20000720
 800af74:	08010e80 	.word	0x08010e80
 800af78:	08010ea4 	.word	0x08010ea4
 800af7c:	08010ebc 	.word	0x08010ebc
 800af80:	08010ec4 	.word	0x08010ec4
 800af84:	08010ecc 	.word	0x08010ecc
 800af88:	08010ee0 	.word	0x08010ee0
 800af8c:	08010ef8 	.word	0x08010ef8
 800af90:	08010f0c 	.word	0x08010f0c

0800af94 <Log_Create_DataFile>:

uint8_t Log_Create_DataFile(char *logPath) {
 800af94:	b580      	push	{r7, lr}
 800af96:	b086      	sub	sp, #24
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
	// Check the presence of the SD card
	CHECK_SD_CARD_RETVAL;
 800af9c:	f7ff fd83 	bl	800aaa6 <BSP_SD_IsDetected>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d001      	beq.n	800afaa <Log_Create_DataFile+0x16>
 800afa6:	2300      	movs	r3, #0
 800afa8:	e046      	b.n	800b038 <Log_Create_DataFile+0xa4>

	retSD = FR_OK;
 800afaa:	4b25      	ldr	r3, [pc, #148]	; (800b040 <Log_Create_DataFile+0xac>)
 800afac:	2200      	movs	r2, #0
 800afae:	701a      	strb	r2, [r3, #0]

	// Initialize private variables
	bufferSection = 0;
 800afb0:	4b24      	ldr	r3, [pc, #144]	; (800b044 <Log_Create_DataFile+0xb0>)
 800afb2:	2200      	movs	r2, #0
 800afb4:	701a      	strb	r2, [r3, #0]
	logIndex = 0;
 800afb6:	4b24      	ldr	r3, [pc, #144]	; (800b048 <Log_Create_DataFile+0xb4>)
 800afb8:	2200      	movs	r2, #0
 800afba:	801a      	strh	r2, [r3, #0]
	bytesToWrite = 0;
 800afbc:	4b23      	ldr	r3, [pc, #140]	; (800b04c <Log_Create_DataFile+0xb8>)
 800afbe:	2200      	movs	r2, #0
 800afc0:	801a      	strh	r2, [r3, #0]

	// Create a new INFO file
	sprintf(info_path, "%s_info.bin", logPath);
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	4922      	ldr	r1, [pc, #136]	; (800b050 <Log_Create_DataFile+0xbc>)
 800afc6:	4823      	ldr	r0, [pc, #140]	; (800b054 <Log_Create_DataFile+0xc0>)
 800afc8:	f005 fb6c 	bl	80106a4 <siprintf>
	if (f_open(&SDFile, info_path, FA_WRITE | FA_READ | FA_CREATE_ALWAYS)
 800afcc:	220b      	movs	r2, #11
 800afce:	4921      	ldr	r1, [pc, #132]	; (800b054 <Log_Create_DataFile+0xc0>)
 800afd0:	4821      	ldr	r0, [pc, #132]	; (800b058 <Log_Create_DataFile+0xc4>)
 800afd2:	f7fe fae7 	bl	80095a4 <f_open>
 800afd6:	4603      	mov	r3, r0
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d12d      	bne.n	800b038 <Log_Create_DataFile+0xa4>
			== FR_OK) {
		// Write the log session information
		uint8_t info[6];
		info[0] = 33;
 800afdc:	2321      	movs	r3, #33	; 0x21
 800afde:	743b      	strb	r3, [r7, #16]
		info[1] = winter.logSensors;
 800afe0:	4b1e      	ldr	r3, [pc, #120]	; (800b05c <Log_Create_DataFile+0xc8>)
 800afe2:	791b      	ldrb	r3, [r3, #4]
 800afe4:	b2db      	uxtb	r3, r3
 800afe6:	747b      	strb	r3, [r7, #17]
		info[2] = currentAGConfig.axl_fs;
 800afe8:	4b1d      	ldr	r3, [pc, #116]	; (800b060 <Log_Create_DataFile+0xcc>)
 800afea:	785b      	ldrb	r3, [r3, #1]
 800afec:	74bb      	strb	r3, [r7, #18]
		info[3] = currentAGConfig.gyro_fs;
 800afee:	4b1c      	ldr	r3, [pc, #112]	; (800b060 <Log_Create_DataFile+0xcc>)
 800aff0:	7a5b      	ldrb	r3, [r3, #9]
 800aff2:	74fb      	strb	r3, [r7, #19]
		info[4] = winter.logFrequency;
 800aff4:	4b19      	ldr	r3, [pc, #100]	; (800b05c <Log_Create_DataFile+0xc8>)
 800aff6:	88db      	ldrh	r3, [r3, #6]
 800aff8:	b29b      	uxth	r3, r3
 800affa:	b2db      	uxtb	r3, r3
 800affc:	753b      	strb	r3, [r7, #20]
		info[5] = 33;
 800affe:	2321      	movs	r3, #33	; 0x21
 800b000:	757b      	strb	r3, [r7, #21]

		unsigned int bytesWritten;
		retSD |= f_write(&SDFile, info, 6, &bytesWritten);
 800b002:	f107 030c 	add.w	r3, r7, #12
 800b006:	f107 0110 	add.w	r1, r7, #16
 800b00a:	2206      	movs	r2, #6
 800b00c:	4812      	ldr	r0, [pc, #72]	; (800b058 <Log_Create_DataFile+0xc4>)
 800b00e:	f7fe fc97 	bl	8009940 <f_write>
 800b012:	4603      	mov	r3, r0
 800b014:	461a      	mov	r2, r3
 800b016:	4b0a      	ldr	r3, [pc, #40]	; (800b040 <Log_Create_DataFile+0xac>)
 800b018:	781b      	ldrb	r3, [r3, #0]
 800b01a:	4313      	orrs	r3, r2
 800b01c:	b2da      	uxtb	r2, r3
 800b01e:	4b08      	ldr	r3, [pc, #32]	; (800b040 <Log_Create_DataFile+0xac>)
 800b020:	701a      	strb	r2, [r3, #0]
		retSD |= f_close(&SDFile);
 800b022:	480d      	ldr	r0, [pc, #52]	; (800b058 <Log_Create_DataFile+0xc4>)
 800b024:	f7fe fe7f 	bl	8009d26 <f_close>
 800b028:	4603      	mov	r3, r0
 800b02a:	461a      	mov	r2, r3
 800b02c:	4b04      	ldr	r3, [pc, #16]	; (800b040 <Log_Create_DataFile+0xac>)
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	4313      	orrs	r3, r2
 800b032:	b2da      	uxtb	r2, r3
 800b034:	4b02      	ldr	r3, [pc, #8]	; (800b040 <Log_Create_DataFile+0xac>)
 800b036:	701a      	strb	r2, [r3, #0]
	// Create a new log file
	/*	sprintf(data_path, "%s_data.bin", logPath);
	 retSD |= f_open(&SDFile, data_path, FA_WRITE | FA_READ | FA_CREATE_ALWAYS);

	 return retSD == FR_OK;*/
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3718      	adds	r7, #24
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}
 800b040:	20000720 	.word	0x20000720
 800b044:	20000b8e 	.word	0x20000b8e
 800b048:	200031c0 	.word	0x200031c0
 800b04c:	20000b8c 	.word	0x20000b8c
 800b050:	08010f28 	.word	0x08010f28
 800b054:	20000b90 	.word	0x20000b90
 800b058:	20000728 	.word	0x20000728
 800b05c:	20000008 	.word	0x20000008
 800b060:	2000350c 	.word	0x2000350c

0800b064 <Log_Close_DataFile>:
			++bufferSection;
		}
	}
}

uint8_t Log_Close_DataFile(char *logPath) {
 800b064:	b580      	push	{r7, lr}
 800b066:	b086      	sub	sp, #24
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
	// Check the presence of the SD card
	CHECK_SD_CARD_RETVAL;
 800b06c:	f7ff fd1b 	bl	800aaa6 <BSP_SD_IsDetected>
 800b070:	4603      	mov	r3, r0
 800b072:	2b01      	cmp	r3, #1
 800b074:	d001      	beq.n	800b07a <Log_Close_DataFile+0x16>
 800b076:	2300      	movs	r3, #0
 800b078:	e040      	b.n	800b0fc <Log_Close_DataFile+0x98>
	//uint8_t pos = 0;

	char backup[] = "backup.bin";
 800b07a:	4a22      	ldr	r2, [pc, #136]	; (800b104 <Log_Close_DataFile+0xa0>)
 800b07c:	f107 030c 	add.w	r3, r7, #12
 800b080:	ca07      	ldmia	r2, {r0, r1, r2}
 800b082:	c303      	stmia	r3!, {r0, r1}
 800b084:	801a      	strh	r2, [r3, #0]
 800b086:	3302      	adds	r3, #2
 800b088:	0c12      	lsrs	r2, r2, #16
 800b08a:	701a      	strb	r2, [r3, #0]
	if (f_open(&SDFile, backup, FA_WRITE | FA_READ | FA_CREATE_ALWAYS)
 800b08c:	f107 030c 	add.w	r3, r7, #12
 800b090:	220b      	movs	r2, #11
 800b092:	4619      	mov	r1, r3
 800b094:	481c      	ldr	r0, [pc, #112]	; (800b108 <Log_Close_DataFile+0xa4>)
 800b096:	f7fe fa85 	bl	80095a4 <f_open>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d126      	bne.n	800b0ee <Log_Close_DataFile+0x8a>
		// Write the log session information
		unsigned int bytesWritten;

		// f_write needs the number of bytes (= int8) to be written
		// 1024 int32 = 4*1024 bytes
		retSD = f_write(&SDFile, buffer2sd[0], 4*2*BUFFER_SIZE, &bytesWritten);
 800b0a0:	f107 0308 	add.w	r3, r7, #8
 800b0a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b0a8:	4918      	ldr	r1, [pc, #96]	; (800b10c <Log_Close_DataFile+0xa8>)
 800b0aa:	4817      	ldr	r0, [pc, #92]	; (800b108 <Log_Close_DataFile+0xa4>)
 800b0ac:	f7fe fc48 	bl	8009940 <f_write>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	4b16      	ldr	r3, [pc, #88]	; (800b110 <Log_Close_DataFile+0xac>)
 800b0b6:	701a      	strb	r2, [r3, #0]

		f_lseek(&SDFile, f_size(&SDFile));
 800b0b8:	4b13      	ldr	r3, [pc, #76]	; (800b108 <Log_Close_DataFile+0xa4>)
 800b0ba:	68db      	ldr	r3, [r3, #12]
 800b0bc:	4619      	mov	r1, r3
 800b0be:	4812      	ldr	r0, [pc, #72]	; (800b108 <Log_Close_DataFile+0xa4>)
 800b0c0:	f7fe fe5b 	bl	8009d7a <f_lseek>
		if (retSD == FR_OK && bytesWritten > 0)
 800b0c4:	4b12      	ldr	r3, [pc, #72]	; (800b110 <Log_Close_DataFile+0xac>)
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d105      	bne.n	800b0d8 <Log_Close_DataFile+0x74>
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <Log_Close_DataFile+0x74>
		f_sync(&SDFile);
 800b0d2:	480d      	ldr	r0, [pc, #52]	; (800b108 <Log_Close_DataFile+0xa4>)
 800b0d4:	f7fe fda9 	bl	8009c2a <f_sync>

		retSD |= f_close(&SDFile);
 800b0d8:	480b      	ldr	r0, [pc, #44]	; (800b108 <Log_Close_DataFile+0xa4>)
 800b0da:	f7fe fe24 	bl	8009d26 <f_close>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	4b0b      	ldr	r3, [pc, #44]	; (800b110 <Log_Close_DataFile+0xac>)
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	b2da      	uxtb	r2, r3
 800b0ea:	4b09      	ldr	r3, [pc, #36]	; (800b110 <Log_Close_DataFile+0xac>)
 800b0ec:	701a      	strb	r2, [r3, #0]
//				(uint32_t) ((uint32_t*) (little)),
//				(uint32_t) ((uint32_t*) (big + (bufferSection) * LITTLE_SIZE)),
//				logIndex);
	//}

	return retSD == FR_OK;
 800b0ee:	4b08      	ldr	r3, [pc, #32]	; (800b110 <Log_Close_DataFile+0xac>)
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	bf0c      	ite	eq
 800b0f6:	2301      	moveq	r3, #1
 800b0f8:	2300      	movne	r3, #0
 800b0fa:	b2db      	uxtb	r3, r3
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3718      	adds	r7, #24
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}
 800b104:	08010f34 	.word	0x08010f34
 800b108:	20000728 	.word	0x20000728
 800b10c:	200021c0 	.word	0x200021c0
 800b110:	20000720 	.word	0x20000720

0800b114 <MicToMemTxCplt>:

void MicToMemTxCplt(DMA_HandleTypeDef *dma) {
 800b114:	b580      	push	{r7, lr}
 800b116:	b084      	sub	sp, #16
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
	unsigned int bytesWritten;
	uint8_t pos = 0;
 800b11c:	2300      	movs	r3, #0
 800b11e:	73fb      	strb	r3, [r7, #15]

	if (__HAL_DMA_GET_FLAG(dma, __HAL_DMA_GET_HT_FLAG_INDEX(dma))) {
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	461a      	mov	r2, r3
 800b126:	4b9a      	ldr	r3, [pc, #616]	; (800b390 <MicToMemTxCplt+0x27c>)
 800b128:	429a      	cmp	r2, r3
 800b12a:	d966      	bls.n	800b1fa <MicToMemTxCplt+0xe6>
 800b12c:	4b99      	ldr	r3, [pc, #612]	; (800b394 <MicToMemTxCplt+0x280>)
 800b12e:	681a      	ldr	r2, [r3, #0]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	4998      	ldr	r1, [pc, #608]	; (800b398 <MicToMemTxCplt+0x284>)
 800b136:	428b      	cmp	r3, r1
 800b138:	d057      	beq.n	800b1ea <MicToMemTxCplt+0xd6>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	4997      	ldr	r1, [pc, #604]	; (800b39c <MicToMemTxCplt+0x288>)
 800b140:	428b      	cmp	r3, r1
 800b142:	d050      	beq.n	800b1e6 <MicToMemTxCplt+0xd2>
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	4995      	ldr	r1, [pc, #596]	; (800b3a0 <MicToMemTxCplt+0x28c>)
 800b14a:	428b      	cmp	r3, r1
 800b14c:	d049      	beq.n	800b1e2 <MicToMemTxCplt+0xce>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	4994      	ldr	r1, [pc, #592]	; (800b3a4 <MicToMemTxCplt+0x290>)
 800b154:	428b      	cmp	r3, r1
 800b156:	d042      	beq.n	800b1de <MicToMemTxCplt+0xca>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	4992      	ldr	r1, [pc, #584]	; (800b3a8 <MicToMemTxCplt+0x294>)
 800b15e:	428b      	cmp	r3, r1
 800b160:	d03a      	beq.n	800b1d8 <MicToMemTxCplt+0xc4>
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	4991      	ldr	r1, [pc, #580]	; (800b3ac <MicToMemTxCplt+0x298>)
 800b168:	428b      	cmp	r3, r1
 800b16a:	d032      	beq.n	800b1d2 <MicToMemTxCplt+0xbe>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	498f      	ldr	r1, [pc, #572]	; (800b3b0 <MicToMemTxCplt+0x29c>)
 800b172:	428b      	cmp	r3, r1
 800b174:	d02a      	beq.n	800b1cc <MicToMemTxCplt+0xb8>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	498e      	ldr	r1, [pc, #568]	; (800b3b4 <MicToMemTxCplt+0x2a0>)
 800b17c:	428b      	cmp	r3, r1
 800b17e:	d022      	beq.n	800b1c6 <MicToMemTxCplt+0xb2>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	498c      	ldr	r1, [pc, #560]	; (800b3b8 <MicToMemTxCplt+0x2a4>)
 800b186:	428b      	cmp	r3, r1
 800b188:	d01a      	beq.n	800b1c0 <MicToMemTxCplt+0xac>
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	498b      	ldr	r1, [pc, #556]	; (800b3bc <MicToMemTxCplt+0x2a8>)
 800b190:	428b      	cmp	r3, r1
 800b192:	d012      	beq.n	800b1ba <MicToMemTxCplt+0xa6>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4989      	ldr	r1, [pc, #548]	; (800b3c0 <MicToMemTxCplt+0x2ac>)
 800b19a:	428b      	cmp	r3, r1
 800b19c:	d00a      	beq.n	800b1b4 <MicToMemTxCplt+0xa0>
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	4988      	ldr	r1, [pc, #544]	; (800b3c4 <MicToMemTxCplt+0x2b0>)
 800b1a4:	428b      	cmp	r3, r1
 800b1a6:	d102      	bne.n	800b1ae <MicToMemTxCplt+0x9a>
 800b1a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b1ac:	e01e      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b1b2:	e01b      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b1b8:	e018      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b1be:	e015      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b1c4:	e012      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b1ca:	e00f      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b1d0:	e00c      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1d6:	e009      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1dc:	e006      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1de:	2340      	movs	r3, #64	; 0x40
 800b1e0:	e004      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1e2:	2340      	movs	r3, #64	; 0x40
 800b1e4:	e002      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1e6:	2304      	movs	r3, #4
 800b1e8:	e000      	b.n	800b1ec <MicToMemTxCplt+0xd8>
 800b1ea:	2304      	movs	r3, #4
 800b1ec:	4013      	ands	r3, r2
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	bf14      	ite	ne
 800b1f2:	2301      	movne	r3, #1
 800b1f4:	2300      	moveq	r3, #0
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	e065      	b.n	800b2c6 <MicToMemTxCplt+0x1b2>
 800b1fa:	4b73      	ldr	r3, [pc, #460]	; (800b3c8 <MicToMemTxCplt+0x2b4>)
 800b1fc:	681a      	ldr	r2, [r3, #0]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4965      	ldr	r1, [pc, #404]	; (800b398 <MicToMemTxCplt+0x284>)
 800b204:	428b      	cmp	r3, r1
 800b206:	d057      	beq.n	800b2b8 <MicToMemTxCplt+0x1a4>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4963      	ldr	r1, [pc, #396]	; (800b39c <MicToMemTxCplt+0x288>)
 800b20e:	428b      	cmp	r3, r1
 800b210:	d050      	beq.n	800b2b4 <MicToMemTxCplt+0x1a0>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4962      	ldr	r1, [pc, #392]	; (800b3a0 <MicToMemTxCplt+0x28c>)
 800b218:	428b      	cmp	r3, r1
 800b21a:	d049      	beq.n	800b2b0 <MicToMemTxCplt+0x19c>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4960      	ldr	r1, [pc, #384]	; (800b3a4 <MicToMemTxCplt+0x290>)
 800b222:	428b      	cmp	r3, r1
 800b224:	d042      	beq.n	800b2ac <MicToMemTxCplt+0x198>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	495f      	ldr	r1, [pc, #380]	; (800b3a8 <MicToMemTxCplt+0x294>)
 800b22c:	428b      	cmp	r3, r1
 800b22e:	d03a      	beq.n	800b2a6 <MicToMemTxCplt+0x192>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	495d      	ldr	r1, [pc, #372]	; (800b3ac <MicToMemTxCplt+0x298>)
 800b236:	428b      	cmp	r3, r1
 800b238:	d032      	beq.n	800b2a0 <MicToMemTxCplt+0x18c>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	495c      	ldr	r1, [pc, #368]	; (800b3b0 <MicToMemTxCplt+0x29c>)
 800b240:	428b      	cmp	r3, r1
 800b242:	d02a      	beq.n	800b29a <MicToMemTxCplt+0x186>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	495a      	ldr	r1, [pc, #360]	; (800b3b4 <MicToMemTxCplt+0x2a0>)
 800b24a:	428b      	cmp	r3, r1
 800b24c:	d022      	beq.n	800b294 <MicToMemTxCplt+0x180>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	4959      	ldr	r1, [pc, #356]	; (800b3b8 <MicToMemTxCplt+0x2a4>)
 800b254:	428b      	cmp	r3, r1
 800b256:	d01a      	beq.n	800b28e <MicToMemTxCplt+0x17a>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	4957      	ldr	r1, [pc, #348]	; (800b3bc <MicToMemTxCplt+0x2a8>)
 800b25e:	428b      	cmp	r3, r1
 800b260:	d012      	beq.n	800b288 <MicToMemTxCplt+0x174>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4956      	ldr	r1, [pc, #344]	; (800b3c0 <MicToMemTxCplt+0x2ac>)
 800b268:	428b      	cmp	r3, r1
 800b26a:	d00a      	beq.n	800b282 <MicToMemTxCplt+0x16e>
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	4954      	ldr	r1, [pc, #336]	; (800b3c4 <MicToMemTxCplt+0x2b0>)
 800b272:	428b      	cmp	r3, r1
 800b274:	d102      	bne.n	800b27c <MicToMemTxCplt+0x168>
 800b276:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b27a:	e01e      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b27c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b280:	e01b      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b282:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b286:	e018      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b288:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b28c:	e015      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b28e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b292:	e012      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b294:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b298:	e00f      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b29a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b29e:	e00c      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b2a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2a4:	e009      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b2a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2aa:	e006      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b2ac:	2340      	movs	r3, #64	; 0x40
 800b2ae:	e004      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b2b0:	2340      	movs	r3, #64	; 0x40
 800b2b2:	e002      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b2b4:	2304      	movs	r3, #4
 800b2b6:	e000      	b.n	800b2ba <MicToMemTxCplt+0x1a6>
 800b2b8:	2304      	movs	r3, #4
 800b2ba:	4013      	ands	r3, r2
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	bf14      	ite	ne
 800b2c0:	2301      	movne	r3, #1
 800b2c2:	2300      	moveq	r3, #0
 800b2c4:	b2db      	uxtb	r3, r3
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d002      	beq.n	800b2d0 <MicToMemTxCplt+0x1bc>
		pos = 0;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	73fb      	strb	r3, [r7, #15]
 800b2ce:	e0f5      	b.n	800b4bc <MicToMemTxCplt+0x3a8>
	}

	else if (__HAL_DMA_GET_FLAG(dma, __HAL_DMA_GET_TC_FLAG_INDEX(dma))) {
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	4b2e      	ldr	r3, [pc, #184]	; (800b390 <MicToMemTxCplt+0x27c>)
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	f240 8085 	bls.w	800b3e8 <MicToMemTxCplt+0x2d4>
 800b2de:	4b2d      	ldr	r3, [pc, #180]	; (800b394 <MicToMemTxCplt+0x280>)
 800b2e0:	681a      	ldr	r2, [r3, #0]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	492c      	ldr	r1, [pc, #176]	; (800b398 <MicToMemTxCplt+0x284>)
 800b2e8:	428b      	cmp	r3, r1
 800b2ea:	d075      	beq.n	800b3d8 <MicToMemTxCplt+0x2c4>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	492a      	ldr	r1, [pc, #168]	; (800b39c <MicToMemTxCplt+0x288>)
 800b2f2:	428b      	cmp	r3, r1
 800b2f4:	d06e      	beq.n	800b3d4 <MicToMemTxCplt+0x2c0>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4929      	ldr	r1, [pc, #164]	; (800b3a0 <MicToMemTxCplt+0x28c>)
 800b2fc:	428b      	cmp	r3, r1
 800b2fe:	d067      	beq.n	800b3d0 <MicToMemTxCplt+0x2bc>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4927      	ldr	r1, [pc, #156]	; (800b3a4 <MicToMemTxCplt+0x290>)
 800b306:	428b      	cmp	r3, r1
 800b308:	d060      	beq.n	800b3cc <MicToMemTxCplt+0x2b8>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	4926      	ldr	r1, [pc, #152]	; (800b3a8 <MicToMemTxCplt+0x294>)
 800b310:	428b      	cmp	r3, r1
 800b312:	d03a      	beq.n	800b38a <MicToMemTxCplt+0x276>
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	4924      	ldr	r1, [pc, #144]	; (800b3ac <MicToMemTxCplt+0x298>)
 800b31a:	428b      	cmp	r3, r1
 800b31c:	d032      	beq.n	800b384 <MicToMemTxCplt+0x270>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	4923      	ldr	r1, [pc, #140]	; (800b3b0 <MicToMemTxCplt+0x29c>)
 800b324:	428b      	cmp	r3, r1
 800b326:	d02a      	beq.n	800b37e <MicToMemTxCplt+0x26a>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	4921      	ldr	r1, [pc, #132]	; (800b3b4 <MicToMemTxCplt+0x2a0>)
 800b32e:	428b      	cmp	r3, r1
 800b330:	d022      	beq.n	800b378 <MicToMemTxCplt+0x264>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4920      	ldr	r1, [pc, #128]	; (800b3b8 <MicToMemTxCplt+0x2a4>)
 800b338:	428b      	cmp	r3, r1
 800b33a:	d01a      	beq.n	800b372 <MicToMemTxCplt+0x25e>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	491e      	ldr	r1, [pc, #120]	; (800b3bc <MicToMemTxCplt+0x2a8>)
 800b342:	428b      	cmp	r3, r1
 800b344:	d012      	beq.n	800b36c <MicToMemTxCplt+0x258>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	491d      	ldr	r1, [pc, #116]	; (800b3c0 <MicToMemTxCplt+0x2ac>)
 800b34c:	428b      	cmp	r3, r1
 800b34e:	d00a      	beq.n	800b366 <MicToMemTxCplt+0x252>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	491b      	ldr	r1, [pc, #108]	; (800b3c4 <MicToMemTxCplt+0x2b0>)
 800b356:	428b      	cmp	r3, r1
 800b358:	d102      	bne.n	800b360 <MicToMemTxCplt+0x24c>
 800b35a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b35e:	e03c      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b360:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b364:	e039      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b366:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b36a:	e036      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b36c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b370:	e033      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b376:	e030      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b378:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b37c:	e02d      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b37e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b382:	e02a      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b384:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b388:	e027      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b38a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b38e:	e024      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b390:	40020080 	.word	0x40020080
 800b394:	40020400 	.word	0x40020400
 800b398:	40020008 	.word	0x40020008
 800b39c:	40020408 	.word	0x40020408
 800b3a0:	4002001c 	.word	0x4002001c
 800b3a4:	4002041c 	.word	0x4002041c
 800b3a8:	40020030 	.word	0x40020030
 800b3ac:	40020430 	.word	0x40020430
 800b3b0:	40020044 	.word	0x40020044
 800b3b4:	40020444 	.word	0x40020444
 800b3b8:	40020058 	.word	0x40020058
 800b3bc:	40020458 	.word	0x40020458
 800b3c0:	4002006c 	.word	0x4002006c
 800b3c4:	4002046c 	.word	0x4002046c
 800b3c8:	40020000 	.word	0x40020000
 800b3cc:	2320      	movs	r3, #32
 800b3ce:	e004      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b3d0:	2320      	movs	r3, #32
 800b3d2:	e002      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b3d4:	2302      	movs	r3, #2
 800b3d6:	e000      	b.n	800b3da <MicToMemTxCplt+0x2c6>
 800b3d8:	2302      	movs	r3, #2
 800b3da:	4013      	ands	r3, r2
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	bf14      	ite	ne
 800b3e0:	2301      	movne	r3, #1
 800b3e2:	2300      	moveq	r3, #0
 800b3e4:	b2db      	uxtb	r3, r3
 800b3e6:	e065      	b.n	800b4b4 <MicToMemTxCplt+0x3a0>
 800b3e8:	4b46      	ldr	r3, [pc, #280]	; (800b504 <MicToMemTxCplt+0x3f0>)
 800b3ea:	681a      	ldr	r2, [r3, #0]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4945      	ldr	r1, [pc, #276]	; (800b508 <MicToMemTxCplt+0x3f4>)
 800b3f2:	428b      	cmp	r3, r1
 800b3f4:	d057      	beq.n	800b4a6 <MicToMemTxCplt+0x392>
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4944      	ldr	r1, [pc, #272]	; (800b50c <MicToMemTxCplt+0x3f8>)
 800b3fc:	428b      	cmp	r3, r1
 800b3fe:	d050      	beq.n	800b4a2 <MicToMemTxCplt+0x38e>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4942      	ldr	r1, [pc, #264]	; (800b510 <MicToMemTxCplt+0x3fc>)
 800b406:	428b      	cmp	r3, r1
 800b408:	d049      	beq.n	800b49e <MicToMemTxCplt+0x38a>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	4941      	ldr	r1, [pc, #260]	; (800b514 <MicToMemTxCplt+0x400>)
 800b410:	428b      	cmp	r3, r1
 800b412:	d042      	beq.n	800b49a <MicToMemTxCplt+0x386>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	493f      	ldr	r1, [pc, #252]	; (800b518 <MicToMemTxCplt+0x404>)
 800b41a:	428b      	cmp	r3, r1
 800b41c:	d03a      	beq.n	800b494 <MicToMemTxCplt+0x380>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	493e      	ldr	r1, [pc, #248]	; (800b51c <MicToMemTxCplt+0x408>)
 800b424:	428b      	cmp	r3, r1
 800b426:	d032      	beq.n	800b48e <MicToMemTxCplt+0x37a>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	493c      	ldr	r1, [pc, #240]	; (800b520 <MicToMemTxCplt+0x40c>)
 800b42e:	428b      	cmp	r3, r1
 800b430:	d02a      	beq.n	800b488 <MicToMemTxCplt+0x374>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	493b      	ldr	r1, [pc, #236]	; (800b524 <MicToMemTxCplt+0x410>)
 800b438:	428b      	cmp	r3, r1
 800b43a:	d022      	beq.n	800b482 <MicToMemTxCplt+0x36e>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4939      	ldr	r1, [pc, #228]	; (800b528 <MicToMemTxCplt+0x414>)
 800b442:	428b      	cmp	r3, r1
 800b444:	d01a      	beq.n	800b47c <MicToMemTxCplt+0x368>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4938      	ldr	r1, [pc, #224]	; (800b52c <MicToMemTxCplt+0x418>)
 800b44c:	428b      	cmp	r3, r1
 800b44e:	d012      	beq.n	800b476 <MicToMemTxCplt+0x362>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4936      	ldr	r1, [pc, #216]	; (800b530 <MicToMemTxCplt+0x41c>)
 800b456:	428b      	cmp	r3, r1
 800b458:	d00a      	beq.n	800b470 <MicToMemTxCplt+0x35c>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4935      	ldr	r1, [pc, #212]	; (800b534 <MicToMemTxCplt+0x420>)
 800b460:	428b      	cmp	r3, r1
 800b462:	d102      	bne.n	800b46a <MicToMemTxCplt+0x356>
 800b464:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b468:	e01e      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b46a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b46e:	e01b      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b470:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b474:	e018      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b476:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b47a:	e015      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b47c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b480:	e012      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b482:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b486:	e00f      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b48c:	e00c      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b48e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b492:	e009      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b494:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b498:	e006      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b49a:	2320      	movs	r3, #32
 800b49c:	e004      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b49e:	2320      	movs	r3, #32
 800b4a0:	e002      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b4a2:	2302      	movs	r3, #2
 800b4a4:	e000      	b.n	800b4a8 <MicToMemTxCplt+0x394>
 800b4a6:	2302      	movs	r3, #2
 800b4a8:	4013      	ands	r3, r2
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	bf14      	ite	ne
 800b4ae:	2301      	movne	r3, #1
 800b4b0:	2300      	moveq	r3, #0
 800b4b2:	b2db      	uxtb	r3, r3
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d001      	beq.n	800b4bc <MicToMemTxCplt+0x3a8>
		pos = 1;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	73fb      	strb	r3, [r7, #15]
	}

	// Write the content of "big" buffer into the memory
	f_lseek(&SDFile, f_size(&SDFile));
 800b4bc:	4b1e      	ldr	r3, [pc, #120]	; (800b538 <MicToMemTxCplt+0x424>)
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	481d      	ldr	r0, [pc, #116]	; (800b538 <MicToMemTxCplt+0x424>)
 800b4c4:	f7fe fc59 	bl	8009d7a <f_lseek>
	retSD = f_write(&SDFile, buffer2sd[pos], BUFFER_SIZE, &bytesWritten);
 800b4c8:	7bfb      	ldrb	r3, [r7, #15]
 800b4ca:	02db      	lsls	r3, r3, #11
 800b4cc:	4a1b      	ldr	r2, [pc, #108]	; (800b53c <MicToMemTxCplt+0x428>)
 800b4ce:	1899      	adds	r1, r3, r2
 800b4d0:	f107 0308 	add.w	r3, r7, #8
 800b4d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4d8:	4817      	ldr	r0, [pc, #92]	; (800b538 <MicToMemTxCplt+0x424>)
 800b4da:	f7fe fa31 	bl	8009940 <f_write>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	461a      	mov	r2, r3
 800b4e2:	4b17      	ldr	r3, [pc, #92]	; (800b540 <MicToMemTxCplt+0x42c>)
 800b4e4:	701a      	strb	r2, [r3, #0]

	if (retSD == FR_OK && bytesWritten > 0)
 800b4e6:	4b16      	ldr	r3, [pc, #88]	; (800b540 <MicToMemTxCplt+0x42c>)
 800b4e8:	781b      	ldrb	r3, [r3, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d105      	bne.n	800b4fa <MicToMemTxCplt+0x3e6>
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <MicToMemTxCplt+0x3e6>
		f_sync(&SDFile);
 800b4f4:	4810      	ldr	r0, [pc, #64]	; (800b538 <MicToMemTxCplt+0x424>)
 800b4f6:	f7fe fb98 	bl	8009c2a <f_sync>
}
 800b4fa:	bf00      	nop
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	40020000 	.word	0x40020000
 800b508:	40020008 	.word	0x40020008
 800b50c:	40020408 	.word	0x40020408
 800b510:	4002001c 	.word	0x4002001c
 800b514:	4002041c 	.word	0x4002041c
 800b518:	40020030 	.word	0x40020030
 800b51c:	40020430 	.word	0x40020430
 800b520:	40020044 	.word	0x40020044
 800b524:	40020444 	.word	0x40020444
 800b528:	40020058 	.word	0x40020058
 800b52c:	40020458 	.word	0x40020458
 800b530:	4002006c 	.word	0x4002006c
 800b534:	4002046c 	.word	0x4002046c
 800b538:	20000728 	.word	0x20000728
 800b53c:	200021c0 	.word	0x200021c0
 800b540:	20000720 	.word	0x20000720

0800b544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b548:	f7f5 f816 	bl	8000578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b54c:	f000 f816 	bl	800b57c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b550:	f000 faae 	bl	800bab0 <MX_GPIO_Init>
  MX_DMA_Init();
 800b554:	f000 fa4a 	bl	800b9ec <MX_DMA_Init>
  MX_I2C1_Init();
 800b558:	f000 f90e 	bl	800b778 <MX_I2C1_Init>
  MX_I2C2_Init();
 800b55c:	f000 f94c 	bl	800b7f8 <MX_I2C2_Init>
  MX_SDMMC1_SD_Init();
 800b560:	f000 f9e6 	bl	800b930 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 800b564:	f000 fa04 	bl	800b970 <MX_SPI1_Init>
  MX_RTC_Init();
 800b568:	f000 f986 	bl	800b878 <MX_RTC_Init>
  MX_FATFS_Init();
 800b56c:	f7ff fb4c 	bl	800ac08 <MX_FATFS_Init>
  MX_DFSDM1_Init();
 800b570:	f000 f89c 	bl	800b6ac <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */
	App_InitSystem();
 800b574:	f7ff f826 	bl	800a5c4 <App_InitSystem>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800b578:	e7fe      	b.n	800b578 <main+0x34>
	...

0800b57c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b0b8      	sub	sp, #224	; 0xe0
 800b580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b582:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b586:	2244      	movs	r2, #68	; 0x44
 800b588:	2100      	movs	r1, #0
 800b58a:	4618      	mov	r0, r3
 800b58c:	f004 ffc8 	bl	8010520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b590:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800b594:	2200      	movs	r2, #0
 800b596:	601a      	str	r2, [r3, #0]
 800b598:	605a      	str	r2, [r3, #4]
 800b59a:	609a      	str	r2, [r3, #8]
 800b59c:	60da      	str	r2, [r3, #12]
 800b59e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b5a0:	463b      	mov	r3, r7
 800b5a2:	2288      	movs	r2, #136	; 0x88
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f004 ffba 	bl	8010520 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800b5ac:	f7f7 f99c 	bl	80028e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800b5b0:	4b3c      	ldr	r3, [pc, #240]	; (800b6a4 <SystemClock_Config+0x128>)
 800b5b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5b6:	4a3b      	ldr	r2, [pc, #236]	; (800b6a4 <SystemClock_Config+0x128>)
 800b5b8:	f023 0318 	bic.w	r3, r3, #24
 800b5bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800b5c0:	2314      	movs	r3, #20
 800b5c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800b5d8:	2370      	movs	r3, #112	; 0x70
 800b5da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b5e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f7f7 f9f1 	bl	80029d0 <HAL_RCC_OscConfig>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d001      	beq.n	800b5f8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800b5f4:	f000 fc28 	bl	800be48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b5f8:	230f      	movs	r3, #15
 800b5fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800b5fe:	2300      	movs	r3, #0
 800b600:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b604:	2300      	movs	r3, #0
 800b606:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800b60a:	2300      	movs	r3, #0
 800b60c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b610:	2300      	movs	r3, #0
 800b612:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800b616:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800b61a:	2100      	movs	r1, #0
 800b61c:	4618      	mov	r0, r3
 800b61e:	f7f7 fdbd 	bl	800319c <HAL_RCC_ClockConfig>
 800b622:	4603      	mov	r3, r0
 800b624:	2b00      	cmp	r3, #0
 800b626:	d001      	beq.n	800b62c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800b628:	f000 fc0e 	bl	800be48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 800b62c:	4b1e      	ldr	r3, [pc, #120]	; (800b6a8 <SystemClock_Config+0x12c>)
 800b62e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_SDMMC1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800b630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b634:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 800b636:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b63a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800b63c:	2300      	movs	r3, #0
 800b63e:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800b640:	2300      	movs	r3, #0
 800b642:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b646:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b64a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_MSI;
 800b64e:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 800b652:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800b654:	2301      	movs	r3, #1
 800b656:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800b658:	2301      	movs	r3, #1
 800b65a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 43;
 800b65c:	232b      	movs	r3, #43	; 0x2b
 800b65e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800b660:	2307      	movs	r3, #7
 800b662:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800b664:	2302      	movs	r3, #2
 800b666:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800b668:	2302      	movs	r3, #2
 800b66a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800b66c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b670:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b672:	463b      	mov	r3, r7
 800b674:	4618      	mov	r0, r3
 800b676:	f7f7 ff5f 	bl	8003538 <HAL_RCCEx_PeriphCLKConfig>
 800b67a:	4603      	mov	r3, r0
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d001      	beq.n	800b684 <SystemClock_Config+0x108>
  {
    Error_Handler();
 800b680:	f000 fbe2 	bl	800be48 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800b684:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b688:	f7f7 f94c 	bl	8002924 <HAL_PWREx_ControlVoltageScaling>
 800b68c:	4603      	mov	r3, r0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d001      	beq.n	800b696 <SystemClock_Config+0x11a>
  {
    Error_Handler();
 800b692:	f000 fbd9 	bl	800be48 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800b696:	f7f8 fa39 	bl	8003b0c <HAL_RCCEx_EnableMSIPLLMode>
}
 800b69a:	bf00      	nop
 800b69c:	37e0      	adds	r7, #224	; 0xe0
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	40021000 	.word	0x40021000
 800b6a8:	000b08c0 	.word	0x000b08c0

0800b6ac <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800b6b0:	4b2c      	ldr	r3, [pc, #176]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6b2:	4a2d      	ldr	r2, [pc, #180]	; (800b768 <MX_DFSDM1_Init+0xbc>)
 800b6b4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800b6b6:	4b2b      	ldr	r3, [pc, #172]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800b6bc:	4b29      	ldr	r3, [pc, #164]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6be:	2201      	movs	r2, #1
 800b6c0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800b6c2:	4b28      	ldr	r3, [pc, #160]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC4_ORDER;
 800b6c8:	4b26      	ldr	r3, [pc, #152]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b6ce:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 800b6d0:	4b24      	ldr	r3, [pc, #144]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6d2:	2240      	movs	r2, #64	; 0x40
 800b6d4:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 800b6d6:	4b23      	ldr	r3, [pc, #140]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6d8:	2201      	movs	r2, #1
 800b6da:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 800b6dc:	4821      	ldr	r0, [pc, #132]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b6de:	f7f5 fa31 	bl	8000b44 <HAL_DFSDM_FilterInit>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d001      	beq.n	800b6ec <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 800b6e8:	f000 fbae 	bl	800be48 <Error_Handler>
  }
  hdfsdm1_channel4.Instance = DFSDM1_Channel4;
 800b6ec:	4b1f      	ldr	r3, [pc, #124]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b6ee:	4a20      	ldr	r2, [pc, #128]	; (800b770 <MX_DFSDM1_Init+0xc4>)
 800b6f0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel4.Init.OutputClock.Activation = ENABLE;
 800b6f2:	4b1e      	ldr	r3, [pc, #120]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b6f4:	2201      	movs	r2, #1
 800b6f6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel4.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 800b6f8:	4b1c      	ldr	r3, [pc, #112]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b6fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b6fe:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel4.Init.OutputClock.Divider = 48;
 800b700:	4b1a      	ldr	r3, [pc, #104]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b702:	2230      	movs	r2, #48	; 0x30
 800b704:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel4.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800b706:	4b19      	ldr	r3, [pc, #100]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b708:	2200      	movs	r2, #0
 800b70a:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel4.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800b70c:	4b17      	ldr	r3, [pc, #92]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b70e:	2200      	movs	r2, #0
 800b710:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel4.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800b712:	4b16      	ldr	r3, [pc, #88]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b714:	2200      	movs	r2, #0
 800b716:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel4.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800b718:	4b14      	ldr	r3, [pc, #80]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel4.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800b71e:	4b13      	ldr	r3, [pc, #76]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b720:	2204      	movs	r2, #4
 800b722:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel4.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800b724:	4b11      	ldr	r3, [pc, #68]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b726:	2200      	movs	r2, #0
 800b728:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel4.Init.Awd.Oversampling = 1;
 800b72a:	4b10      	ldr	r3, [pc, #64]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b72c:	2201      	movs	r2, #1
 800b72e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel4.Init.Offset = 0;
 800b730:	4b0e      	ldr	r3, [pc, #56]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b732:	2200      	movs	r2, #0
 800b734:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel4.Init.RightBitShift = 0x00;
 800b736:	4b0d      	ldr	r3, [pc, #52]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b738:	2200      	movs	r2, #0
 800b73a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel4) != HAL_OK)
 800b73c:	480b      	ldr	r0, [pc, #44]	; (800b76c <MX_DFSDM1_Init+0xc0>)
 800b73e:	f7f5 f92d 	bl	800099c <HAL_DFSDM_ChannelInit>
 800b742:	4603      	mov	r3, r0
 800b744:	2b00      	cmp	r3, #0
 800b746:	d001      	beq.n	800b74c <MX_DFSDM1_Init+0xa0>
  {
    Error_Handler();
 800b748:	f000 fb7e 	bl	800be48 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_4, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800b74c:	2201      	movs	r2, #1
 800b74e:	4909      	ldr	r1, [pc, #36]	; (800b774 <MX_DFSDM1_Init+0xc8>)
 800b750:	4804      	ldr	r0, [pc, #16]	; (800b764 <MX_DFSDM1_Init+0xb8>)
 800b752:	f7f5 fad1 	bl	8000cf8 <HAL_DFSDM_FilterConfigRegChannel>
 800b756:	4603      	mov	r3, r0
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d001      	beq.n	800b760 <MX_DFSDM1_Init+0xb4>
  {
    Error_Handler();
 800b75c:	f000 fb74 	bl	800be48 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800b760:	bf00      	nop
 800b762:	bd80      	pop	{r7, pc}
 800b764:	200032ac 	.word	0x200032ac
 800b768:	40016100 	.word	0x40016100
 800b76c:	200031dc 	.word	0x200031dc
 800b770:	40016080 	.word	0x40016080
 800b774:	00040010 	.word	0x00040010

0800b778 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800b77c:	4b1b      	ldr	r3, [pc, #108]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b77e:	4a1c      	ldr	r2, [pc, #112]	; (800b7f0 <MX_I2C1_Init+0x78>)
 800b780:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800b782:	4b1a      	ldr	r3, [pc, #104]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b784:	4a1b      	ldr	r2, [pc, #108]	; (800b7f4 <MX_I2C1_Init+0x7c>)
 800b786:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800b788:	4b18      	ldr	r3, [pc, #96]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b78e:	4b17      	ldr	r3, [pc, #92]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b790:	2201      	movs	r2, #1
 800b792:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b794:	4b15      	ldr	r3, [pc, #84]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b796:	2200      	movs	r2, #0
 800b798:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800b79a:	4b14      	ldr	r3, [pc, #80]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b79c:	2200      	movs	r2, #0
 800b79e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b7a0:	4b12      	ldr	r3, [pc, #72]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b7a6:	4b11      	ldr	r3, [pc, #68]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b7ac:	4b0f      	ldr	r3, [pc, #60]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b7b2:	480e      	ldr	r0, [pc, #56]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b7b4:	f7f6 fba7 	bl	8001f06 <HAL_I2C_Init>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d001      	beq.n	800b7c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800b7be:	f000 fb43 	bl	800be48 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800b7c2:	2100      	movs	r1, #0
 800b7c4:	4809      	ldr	r0, [pc, #36]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b7c6:	f7f6 fff7 	bl	80027b8 <HAL_I2CEx_ConfigAnalogFilter>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d001      	beq.n	800b7d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800b7d0:	f000 fb3a 	bl	800be48 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800b7d4:	2100      	movs	r1, #0
 800b7d6:	4805      	ldr	r0, [pc, #20]	; (800b7ec <MX_I2C1_Init+0x74>)
 800b7d8:	f7f7 f839 	bl	800284e <HAL_I2CEx_ConfigDigitalFilter>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d001      	beq.n	800b7e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800b7e2:	f000 fb31 	bl	800be48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800b7e6:	bf00      	nop
 800b7e8:	bd80      	pop	{r7, pc}
 800b7ea:	bf00      	nop
 800b7ec:	20003214 	.word	0x20003214
 800b7f0:	40005400 	.word	0x40005400
 800b7f4:	2000090e 	.word	0x2000090e

0800b7f8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800b7fc:	4b1b      	ldr	r3, [pc, #108]	; (800b86c <MX_I2C2_Init+0x74>)
 800b7fe:	4a1c      	ldr	r2, [pc, #112]	; (800b870 <MX_I2C2_Init+0x78>)
 800b800:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 800b802:	4b1a      	ldr	r3, [pc, #104]	; (800b86c <MX_I2C2_Init+0x74>)
 800b804:	4a1b      	ldr	r2, [pc, #108]	; (800b874 <MX_I2C2_Init+0x7c>)
 800b806:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800b808:	4b18      	ldr	r3, [pc, #96]	; (800b86c <MX_I2C2_Init+0x74>)
 800b80a:	2200      	movs	r2, #0
 800b80c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b80e:	4b17      	ldr	r3, [pc, #92]	; (800b86c <MX_I2C2_Init+0x74>)
 800b810:	2201      	movs	r2, #1
 800b812:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b814:	4b15      	ldr	r3, [pc, #84]	; (800b86c <MX_I2C2_Init+0x74>)
 800b816:	2200      	movs	r2, #0
 800b818:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800b81a:	4b14      	ldr	r3, [pc, #80]	; (800b86c <MX_I2C2_Init+0x74>)
 800b81c:	2200      	movs	r2, #0
 800b81e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b820:	4b12      	ldr	r3, [pc, #72]	; (800b86c <MX_I2C2_Init+0x74>)
 800b822:	2200      	movs	r2, #0
 800b824:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b826:	4b11      	ldr	r3, [pc, #68]	; (800b86c <MX_I2C2_Init+0x74>)
 800b828:	2200      	movs	r2, #0
 800b82a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b82c:	4b0f      	ldr	r3, [pc, #60]	; (800b86c <MX_I2C2_Init+0x74>)
 800b82e:	2200      	movs	r2, #0
 800b830:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800b832:	480e      	ldr	r0, [pc, #56]	; (800b86c <MX_I2C2_Init+0x74>)
 800b834:	f7f6 fb67 	bl	8001f06 <HAL_I2C_Init>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d001      	beq.n	800b842 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800b83e:	f000 fb03 	bl	800be48 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800b842:	2100      	movs	r1, #0
 800b844:	4809      	ldr	r0, [pc, #36]	; (800b86c <MX_I2C2_Init+0x74>)
 800b846:	f7f6 ffb7 	bl	80027b8 <HAL_I2CEx_ConfigAnalogFilter>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d001      	beq.n	800b854 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800b850:	f000 fafa 	bl	800be48 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800b854:	2100      	movs	r1, #0
 800b856:	4805      	ldr	r0, [pc, #20]	; (800b86c <MX_I2C2_Init+0x74>)
 800b858:	f7f6 fff9 	bl	800284e <HAL_I2CEx_ConfigDigitalFilter>
 800b85c:	4603      	mov	r3, r0
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d001      	beq.n	800b866 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800b862:	f000 faf1 	bl	800be48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800b866:	bf00      	nop
 800b868:	bd80      	pop	{r7, pc}
 800b86a:	bf00      	nop
 800b86c:	20003260 	.word	0x20003260
 800b870:	40005800 	.word	0x40005800
 800b874:	2000090e 	.word	0x2000090e

0800b878 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b086      	sub	sp, #24
 800b87c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800b87e:	1d3b      	adds	r3, r7, #4
 800b880:	2200      	movs	r2, #0
 800b882:	601a      	str	r2, [r3, #0]
 800b884:	605a      	str	r2, [r3, #4]
 800b886:	609a      	str	r2, [r3, #8]
 800b888:	60da      	str	r2, [r3, #12]
 800b88a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800b88c:	2300      	movs	r3, #0
 800b88e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800b890:	4b25      	ldr	r3, [pc, #148]	; (800b928 <MX_RTC_Init+0xb0>)
 800b892:	4a26      	ldr	r2, [pc, #152]	; (800b92c <MX_RTC_Init+0xb4>)
 800b894:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b896:	4b24      	ldr	r3, [pc, #144]	; (800b928 <MX_RTC_Init+0xb0>)
 800b898:	2200      	movs	r2, #0
 800b89a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800b89c:	4b22      	ldr	r3, [pc, #136]	; (800b928 <MX_RTC_Init+0xb0>)
 800b89e:	227f      	movs	r2, #127	; 0x7f
 800b8a0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800b8a2:	4b21      	ldr	r3, [pc, #132]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8a4:	22ff      	movs	r2, #255	; 0xff
 800b8a6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b8a8:	4b1f      	ldr	r3, [pc, #124]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800b8ae:	4b1e      	ldr	r3, [pc, #120]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b8b4:	4b1c      	ldr	r3, [pc, #112]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b8ba:	4b1b      	ldr	r3, [pc, #108]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8bc:	2200      	movs	r2, #0
 800b8be:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800b8c0:	4819      	ldr	r0, [pc, #100]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8c2:	f7f8 fb05 	bl	8003ed0 <HAL_RTC_Init>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d001      	beq.n	800b8d0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800b8cc:	f000 fabc 	bl	800be48 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800b8e4:	1d3b      	adds	r3, r7, #4
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	4619      	mov	r1, r3
 800b8ea:	480f      	ldr	r0, [pc, #60]	; (800b928 <MX_RTC_Init+0xb0>)
 800b8ec:	f7f8 fb6b 	bl	8003fc6 <HAL_RTC_SetTime>
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d001      	beq.n	800b8fa <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800b8f6:	f000 faa7 	bl	800be48 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800b8fe:	2301      	movs	r3, #1
 800b900:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800b902:	2301      	movs	r3, #1
 800b904:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800b906:	2300      	movs	r3, #0
 800b908:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800b90a:	463b      	mov	r3, r7
 800b90c:	2201      	movs	r2, #1
 800b90e:	4619      	mov	r1, r3
 800b910:	4805      	ldr	r0, [pc, #20]	; (800b928 <MX_RTC_Init+0xb0>)
 800b912:	f7f8 fc51 	bl	80041b8 <HAL_RTC_SetDate>
 800b916:	4603      	mov	r3, r0
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d001      	beq.n	800b920 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800b91c:	f000 fa94 	bl	800be48 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800b920:	bf00      	nop
 800b922:	3718      	adds	r7, #24
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	20003414 	.word	0x20003414
 800b92c:	40002800 	.word	0x40002800

0800b930 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 800b930:	b480      	push	{r7}
 800b932:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 800b934:	4b0c      	ldr	r3, [pc, #48]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b936:	4a0d      	ldr	r2, [pc, #52]	; (800b96c <MX_SDMMC1_SD_Init+0x3c>)
 800b938:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800b93a:	4b0b      	ldr	r3, [pc, #44]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800b940:	4b09      	ldr	r3, [pc, #36]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b942:	2200      	movs	r2, #0
 800b944:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800b946:	4b08      	ldr	r3, [pc, #32]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b948:	2200      	movs	r2, #0
 800b94a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800b94c:	4b06      	ldr	r3, [pc, #24]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b94e:	2200      	movs	r2, #0
 800b950:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800b952:	4b05      	ldr	r3, [pc, #20]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b954:	2200      	movs	r2, #0
 800b956:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800b958:	4b03      	ldr	r3, [pc, #12]	; (800b968 <MX_SDMMC1_SD_Init+0x38>)
 800b95a:	2200      	movs	r2, #0
 800b95c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800b95e:	bf00      	nop
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr
 800b968:	20003300 	.word	0x20003300
 800b96c:	40012800 	.word	0x40012800

0800b970 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800b974:	4b1b      	ldr	r3, [pc, #108]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b976:	4a1c      	ldr	r2, [pc, #112]	; (800b9e8 <MX_SPI1_Init+0x78>)
 800b978:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800b97a:	4b1a      	ldr	r3, [pc, #104]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b97c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b980:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b982:	4b18      	ldr	r3, [pc, #96]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b984:	2200      	movs	r2, #0
 800b986:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b988:	4b16      	ldr	r3, [pc, #88]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b98a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800b98e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b990:	4b14      	ldr	r3, [pc, #80]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b992:	2200      	movs	r2, #0
 800b994:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b996:	4b13      	ldr	r3, [pc, #76]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b998:	2200      	movs	r2, #0
 800b99a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800b99c:	4b11      	ldr	r3, [pc, #68]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b99e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b9a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b9a4:	4b0f      	ldr	r3, [pc, #60]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b9aa:	4b0e      	ldr	r3, [pc, #56]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b9b0:	4b0c      	ldr	r3, [pc, #48]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b9b6:	4b0b      	ldr	r3, [pc, #44]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800b9bc:	4b09      	ldr	r3, [pc, #36]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9be:	2207      	movs	r2, #7
 800b9c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800b9c2:	4b08      	ldr	r3, [pc, #32]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800b9c8:	4b06      	ldr	r3, [pc, #24]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9ca:	2208      	movs	r2, #8
 800b9cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800b9ce:	4805      	ldr	r0, [pc, #20]	; (800b9e4 <MX_SPI1_Init+0x74>)
 800b9d0:	f7fa f880 	bl	8005ad4 <HAL_SPI_Init>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d001      	beq.n	800b9de <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800b9da:	f000 fa35 	bl	800be48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800b9de:	bf00      	nop
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	20003438 	.word	0x20003438
 800b9e8:	40013000 	.word	0x40013000

0800b9ec <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_channel1
  */
static void MX_DMA_Init(void)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800b9f2:	4b2c      	ldr	r3, [pc, #176]	; (800baa4 <MX_DMA_Init+0xb8>)
 800b9f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9f6:	4a2b      	ldr	r2, [pc, #172]	; (800baa4 <MX_DMA_Init+0xb8>)
 800b9f8:	f043 0302 	orr.w	r3, r3, #2
 800b9fc:	6493      	str	r3, [r2, #72]	; 0x48
 800b9fe:	4b29      	ldr	r3, [pc, #164]	; (800baa4 <MX_DMA_Init+0xb8>)
 800ba00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba02:	f003 0302 	and.w	r3, r3, #2
 800ba06:	607b      	str	r3, [r7, #4]
 800ba08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ba0a:	4b26      	ldr	r3, [pc, #152]	; (800baa4 <MX_DMA_Init+0xb8>)
 800ba0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba0e:	4a25      	ldr	r2, [pc, #148]	; (800baa4 <MX_DMA_Init+0xb8>)
 800ba10:	f043 0301 	orr.w	r3, r3, #1
 800ba14:	6493      	str	r3, [r2, #72]	; 0x48
 800ba16:	4b23      	ldr	r3, [pc, #140]	; (800baa4 <MX_DMA_Init+0xb8>)
 800ba18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba1a:	f003 0301 	and.w	r3, r3, #1
 800ba1e:	603b      	str	r3, [r7, #0]
 800ba20:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_channel1 on DMA2_Channel1 */
  hdma_memtomem_dma2_channel1.Instance = DMA2_Channel1;
 800ba22:	4b21      	ldr	r3, [pc, #132]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba24:	4a21      	ldr	r2, [pc, #132]	; (800baac <MX_DMA_Init+0xc0>)
 800ba26:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_channel1.Init.Request = DMA_REQUEST_0;
 800ba28:	4b1f      	ldr	r3, [pc, #124]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800ba2e:	4b1e      	ldr	r3, [pc, #120]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba30:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ba34:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800ba36:	4b1c      	ldr	r3, [pc, #112]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba38:	2240      	movs	r2, #64	; 0x40
 800ba3a:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800ba3c:	4b1a      	ldr	r3, [pc, #104]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba3e:	2280      	movs	r2, #128	; 0x80
 800ba40:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ba42:	4b19      	ldr	r3, [pc, #100]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba44:	2200      	movs	r2, #0
 800ba46:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ba48:	4b17      	ldr	r3, [pc, #92]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_channel1.Init.Mode = DMA_NORMAL;
 800ba4e:	4b16      	ldr	r3, [pc, #88]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_channel1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800ba54:	4b14      	ldr	r3, [pc, #80]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ba5a:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma2_channel1) != HAL_OK)
 800ba5c:	4812      	ldr	r0, [pc, #72]	; (800baa8 <MX_DMA_Init+0xbc>)
 800ba5e:	f7f5 fceb 	bl	8001438 <HAL_DMA_Init>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d001      	beq.n	800ba6c <MX_DMA_Init+0x80>
  {
    Error_Handler( );
 800ba68:	f000 f9ee 	bl	800be48 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	2100      	movs	r1, #0
 800ba70:	200e      	movs	r0, #14
 800ba72:	f7f4 ff40 	bl	80008f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800ba76:	200e      	movs	r0, #14
 800ba78:	f7f4 ff59 	bl	800092e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 4, 0);
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	2104      	movs	r1, #4
 800ba80:	2038      	movs	r0, #56	; 0x38
 800ba82:	f7f4 ff38 	bl	80008f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800ba86:	2038      	movs	r0, #56	; 0x38
 800ba88:	f7f4 ff51 	bl	800092e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 3, 0);
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	2103      	movs	r1, #3
 800ba90:	203b      	movs	r0, #59	; 0x3b
 800ba92:	f7f4 ff30 	bl	80008f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 800ba96:	203b      	movs	r0, #59	; 0x3b
 800ba98:	f7f4 ff49 	bl	800092e <HAL_NVIC_EnableIRQ>

}
 800ba9c:	bf00      	nop
 800ba9e:	3708      	adds	r7, #8
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}
 800baa4:	40021000 	.word	0x40021000
 800baa8:	20003384 	.word	0x20003384
 800baac:	40020408 	.word	0x40020408

0800bab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b08a      	sub	sp, #40	; 0x28
 800bab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bab6:	f107 0314 	add.w	r3, r7, #20
 800baba:	2200      	movs	r2, #0
 800babc:	601a      	str	r2, [r3, #0]
 800babe:	605a      	str	r2, [r3, #4]
 800bac0:	609a      	str	r2, [r3, #8]
 800bac2:	60da      	str	r2, [r3, #12]
 800bac4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bac6:	4b8c      	ldr	r3, [pc, #560]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800baca:	4a8b      	ldr	r2, [pc, #556]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bacc:	f043 0304 	orr.w	r3, r3, #4
 800bad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bad2:	4b89      	ldr	r3, [pc, #548]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bad6:	f003 0304 	and.w	r3, r3, #4
 800bada:	613b      	str	r3, [r7, #16]
 800badc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bade:	4b86      	ldr	r3, [pc, #536]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bae2:	4a85      	ldr	r2, [pc, #532]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800baea:	4b83      	ldr	r3, [pc, #524]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800baec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800baee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800baf2:	60fb      	str	r3, [r7, #12]
 800baf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800baf6:	4b80      	ldr	r3, [pc, #512]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800baf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bafa:	4a7f      	ldr	r2, [pc, #508]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bafc:	f043 0301 	orr.w	r3, r3, #1
 800bb00:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bb02:	4b7d      	ldr	r3, [pc, #500]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb06:	f003 0301 	and.w	r3, r3, #1
 800bb0a:	60bb      	str	r3, [r7, #8]
 800bb0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bb0e:	4b7a      	ldr	r3, [pc, #488]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb12:	4a79      	ldr	r2, [pc, #484]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb14:	f043 0302 	orr.w	r3, r3, #2
 800bb18:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bb1a:	4b77      	ldr	r3, [pc, #476]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb1e:	f003 0302 	and.w	r3, r3, #2
 800bb22:	607b      	str	r3, [r7, #4]
 800bb24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800bb26:	4b74      	ldr	r3, [pc, #464]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb2a:	4a73      	ldr	r2, [pc, #460]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb2c:	f043 0308 	orr.w	r3, r3, #8
 800bb30:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bb32:	4b71      	ldr	r3, [pc, #452]	; (800bcf8 <MX_GPIO_Init+0x248>)
 800bb34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb36:	f003 0308 	and.w	r3, r3, #8
 800bb3a:	603b      	str	r3, [r7, #0]
 800bb3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOT_CS_Pin|LOAD_EN_Pin, GPIO_PIN_SET);
 800bb3e:	2201      	movs	r2, #1
 800bb40:	f242 0110 	movw	r1, #8208	; 0x2010
 800bb44:	486d      	ldr	r0, [pc, #436]	; (800bcfc <MX_GPIO_Init+0x24c>)
 800bb46:	f7f6 f989 	bl	8001e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	2108      	movs	r1, #8
 800bb4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bb52:	f7f6 f983 	bl	8001e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800bb56:	2200      	movs	r2, #0
 800bb58:	2120      	movs	r1, #32
 800bb5a:	4868      	ldr	r0, [pc, #416]	; (800bcfc <MX_GPIO_Init+0x24c>)
 800bb5c:	f7f6 f97e 	bl	8001e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_BLUE_Pin|BLE_RST_Pin, GPIO_PIN_RESET);
 800bb60:	2200      	movs	r2, #0
 800bb62:	f640 0103 	movw	r1, #2051	; 0x803
 800bb66:	4866      	ldr	r0, [pc, #408]	; (800bd00 <MX_GPIO_Init+0x250>)
 800bb68:	f7f6 f978 	bl	8001e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG_GPIO1_GPIO_Port, DBG_GPIO1_Pin, GPIO_PIN_RESET);
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bb72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bb76:	f7f6 f971 	bl	8001e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOT_CS_Pin */
  GPIO_InitStruct.Pin = MOT_CS_Pin;
 800bb7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bb7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bb80:	2301      	movs	r3, #1
 800bb82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bb84:	2301      	movs	r3, #1
 800bb86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOT_CS_GPIO_Port, &GPIO_InitStruct);
 800bb8c:	f107 0314 	add.w	r3, r7, #20
 800bb90:	4619      	mov	r1, r3
 800bb92:	485a      	ldr	r0, [pc, #360]	; (800bcfc <MX_GPIO_Init+0x24c>)
 800bb94:	f7f5 ffa0 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800bb98:	2303      	movs	r3, #3
 800bb9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bb9c:	2303      	movs	r3, #3
 800bb9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bba0:	2300      	movs	r3, #0
 800bba2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800bba4:	f107 0314 	add.w	r3, r7, #20
 800bba8:	4619      	mov	r1, r3
 800bbaa:	4856      	ldr	r0, [pc, #344]	; (800bd04 <MX_GPIO_Init+0x254>)
 800bbac:	f7f5 ff94 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC3 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 800bbb0:	23ca      	movs	r3, #202	; 0xca
 800bbb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bbb4:	2303      	movs	r3, #3
 800bbb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bbbc:	f107 0314 	add.w	r3, r7, #20
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	484e      	ldr	r0, [pc, #312]	; (800bcfc <MX_GPIO_Init+0x24c>)
 800bbc4:	f7f5 ff88 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_ACC_Pin BLE_IRQ_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|BLE_IRQ_Pin;
 800bbc8:	2305      	movs	r3, #5
 800bbca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800bbcc:	4b4e      	ldr	r3, [pc, #312]	; (800bd08 <MX_GPIO_Init+0x258>)
 800bbce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bbd4:	f107 0314 	add.w	r3, r7, #20
 800bbd8:	4619      	mov	r1, r3
 800bbda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bbde:	f7f5 ff7b 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 800bbe2:	2302      	movs	r3, #2
 800bbe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bbea:	2301      	movs	r3, #1
 800bbec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 800bbee:	f107 0314 	add.w	r3, r7, #20
 800bbf2:	4619      	mov	r1, r3
 800bbf4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bbf8:	f7f5 ff6e 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXP_CS_Pin */
  GPIO_InitStruct.Pin = EXP_CS_Pin;
 800bbfc:	2308      	movs	r3, #8
 800bbfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc00:	2301      	movs	r3, #1
 800bc02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bc04:	2301      	movs	r3, #1
 800bc06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXP_CS_GPIO_Port, &GPIO_InitStruct);
 800bc0c:	f107 0314 	add.w	r3, r7, #20
 800bc10:	4619      	mov	r1, r3
 800bc12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bc16:	f7f5 ff5f 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXP_GPIO_Pin */
  GPIO_InitStruct.Pin = EXP_GPIO_Pin;
 800bc1a:	2310      	movs	r3, #16
 800bc1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc22:	2300      	movs	r3, #0
 800bc24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EXP_GPIO_GPIO_Port, &GPIO_InitStruct);
 800bc26:	f107 0314 	add.w	r3, r7, #20
 800bc2a:	4619      	mov	r1, r3
 800bc2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bc30:	f7f5 ff52 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_EN_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LOAD_EN_Pin|LED_GREEN_Pin;
 800bc34:	2330      	movs	r3, #48	; 0x30
 800bc36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc38:	2301      	movs	r3, #1
 800bc3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc40:	2300      	movs	r3, #0
 800bc42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bc44:	f107 0314 	add.w	r3, r7, #20
 800bc48:	4619      	mov	r1, r3
 800bc4a:	482c      	ldr	r0, [pc, #176]	; (800bcfc <MX_GPIO_Init+0x24c>)
 800bc4c:	f7f5 ff44 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_BLUE_Pin BLE_RST_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_BLUE_Pin|BLE_RST_Pin;
 800bc50:	f640 0303 	movw	r3, #2051	; 0x803
 800bc54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc56:	2301      	movs	r3, #1
 800bc58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc62:	f107 0314 	add.w	r3, r7, #20
 800bc66:	4619      	mov	r1, r3
 800bc68:	4825      	ldr	r0, [pc, #148]	; (800bd00 <MX_GPIO_Init+0x250>)
 800bc6a:	f7f5 ff35 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_CS_Pin PB10 PB15 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = BLE_CS_Pin|GPIO_PIN_10|GPIO_PIN_15|GPIO_PIN_5
 800bc6e:	f248 7324 	movw	r3, #34596	; 0x8724
 800bc72:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc74:	2303      	movs	r3, #3
 800bc76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc7c:	f107 0314 	add.w	r3, r7, #20
 800bc80:	4619      	mov	r1, r3
 800bc82:	481f      	ldr	r0, [pc, #124]	; (800bd00 <MX_GPIO_Init+0x250>)
 800bc84:	f7f5 ff28 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BATT_STAT_Pin DBG_GPIO3_Pin DBG_GPIO2_Pin */
  GPIO_InitStruct.Pin = BATT_STAT_Pin|DBG_GPIO3_Pin|DBG_GPIO2_Pin;
 800bc88:	f241 0318 	movw	r3, #4120	; 0x1018
 800bc8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc92:	2300      	movs	r3, #0
 800bc94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc96:	f107 0314 	add.w	r3, r7, #20
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	4818      	ldr	r0, [pc, #96]	; (800bd00 <MX_GPIO_Init+0x250>)
 800bc9e:	f7f5 ff1b 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800bca2:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800bca6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bca8:	2303      	movs	r3, #3
 800bcaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcac:	2300      	movs	r3, #0
 800bcae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bcb0:	f107 0314 	add.w	r3, r7, #20
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bcba:	f7f5 ff0d 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DBG_GPIO1_Pin */
  GPIO_InitStruct.Pin = DBG_GPIO1_Pin;
 800bcbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bcc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bccc:	2300      	movs	r3, #0
 800bcce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DBG_GPIO1_GPIO_Port, &GPIO_InitStruct);
 800bcd0:	f107 0314 	add.w	r3, r7, #20
 800bcd4:	4619      	mov	r1, r3
 800bcd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bcda:	f7f5 fefd 	bl	8001ad8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 800bcde:	2200      	movs	r2, #0
 800bce0:	2103      	movs	r1, #3
 800bce2:	2008      	movs	r0, #8
 800bce4:	f7f4 fe07 	bl	80008f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800bce8:	2008      	movs	r0, #8
 800bcea:	f7f4 fe20 	bl	800092e <HAL_NVIC_EnableIRQ>

}
 800bcee:	bf00      	nop
 800bcf0:	3728      	adds	r7, #40	; 0x28
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}
 800bcf6:	bf00      	nop
 800bcf8:	40021000 	.word	0x40021000
 800bcfc:	48000800 	.word	0x48000800
 800bd00:	48000400 	.word	0x48000400
 800bd04:	48001c00 	.word	0x48001c00
 800bd08:	10110000 	.word	0x10110000

0800bd0c <I2C_Write>:
 * @param  DevAddress Target device address.
 * @param  pData 	  Pointer to data buffer.
 * @param  Size 	  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t I2C_Write(I2C_e i2c, uint8_t DevAddress, uint8_t *pData, uint8_t Size) {
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b086      	sub	sp, #24
 800bd10:	af02      	add	r7, sp, #8
 800bd12:	603a      	str	r2, [r7, #0]
 800bd14:	461a      	mov	r2, r3
 800bd16:	4603      	mov	r3, r0
 800bd18:	71fb      	strb	r3, [r7, #7]
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	71bb      	strb	r3, [r7, #6]
 800bd1e:	4613      	mov	r3, r2
 800bd20:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res = HAL_OK;
 800bd22:	2300      	movs	r3, #0
 800bd24:	73fb      	strb	r3, [r7, #15]

	switch (i2c) {
 800bd26:	79fb      	ldrb	r3, [r7, #7]
 800bd28:	2b01      	cmp	r3, #1
 800bd2a:	d002      	beq.n	800bd32 <I2C_Write+0x26>
 800bd2c:	2b02      	cmp	r3, #2
 800bd2e:	d010      	beq.n	800bd52 <I2C_Write+0x46>
		break;
	case I2C_GAS:
		res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, pData, Size, 100);
		break;
	default:
		break;
 800bd30:	e01f      	b.n	800bd72 <I2C_Write+0x66>
		res |= HAL_I2C_Master_Transmit(&hi2c1, DevAddress, pData, Size, 100);
 800bd32:	79bb      	ldrb	r3, [r7, #6]
 800bd34:	b299      	uxth	r1, r3
 800bd36:	797b      	ldrb	r3, [r7, #5]
 800bd38:	b29b      	uxth	r3, r3
 800bd3a:	2264      	movs	r2, #100	; 0x64
 800bd3c:	9200      	str	r2, [sp, #0]
 800bd3e:	683a      	ldr	r2, [r7, #0]
 800bd40:	480e      	ldr	r0, [pc, #56]	; (800bd7c <I2C_Write+0x70>)
 800bd42:	f7f6 f96f 	bl	8002024 <HAL_I2C_Master_Transmit>
 800bd46:	4603      	mov	r3, r0
 800bd48:	461a      	mov	r2, r3
 800bd4a:	7bfb      	ldrb	r3, [r7, #15]
 800bd4c:	4313      	orrs	r3, r2
 800bd4e:	73fb      	strb	r3, [r7, #15]
		break;
 800bd50:	e00f      	b.n	800bd72 <I2C_Write+0x66>
		res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, pData, Size, 100);
 800bd52:	79bb      	ldrb	r3, [r7, #6]
 800bd54:	b299      	uxth	r1, r3
 800bd56:	797b      	ldrb	r3, [r7, #5]
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	2264      	movs	r2, #100	; 0x64
 800bd5c:	9200      	str	r2, [sp, #0]
 800bd5e:	683a      	ldr	r2, [r7, #0]
 800bd60:	4807      	ldr	r0, [pc, #28]	; (800bd80 <I2C_Write+0x74>)
 800bd62:	f7f6 f95f 	bl	8002024 <HAL_I2C_Master_Transmit>
 800bd66:	4603      	mov	r3, r0
 800bd68:	461a      	mov	r2, r3
 800bd6a:	7bfb      	ldrb	r3, [r7, #15]
 800bd6c:	4313      	orrs	r3, r2
 800bd6e:	73fb      	strb	r3, [r7, #15]
		break;
 800bd70:	bf00      	nop
	}

	return res;
 800bd72:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3710      	adds	r7, #16
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}
 800bd7c:	20003214 	.word	0x20003214
 800bd80:	20003260 	.word	0x20003260

0800bd84 <I2C_Read>:
 * @param  pData 	  Pointer to data buffer.
 * @param  Size 	  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t I2C_Read(I2C_e i2c, uint8_t DevAddress, uint8_t RegAddress,
		uint8_t *pData, uint16_t Size) {
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b086      	sub	sp, #24
 800bd88:	af02      	add	r7, sp, #8
 800bd8a:	603b      	str	r3, [r7, #0]
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	71fb      	strb	r3, [r7, #7]
 800bd90:	460b      	mov	r3, r1
 800bd92:	71bb      	strb	r3, [r7, #6]
 800bd94:	4613      	mov	r3, r2
 800bd96:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res = HAL_OK;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	73fb      	strb	r3, [r7, #15]

	switch (i2c) {
 800bd9c:	79fb      	ldrb	r3, [r7, #7]
 800bd9e:	2b01      	cmp	r3, #1
 800bda0:	d002      	beq.n	800bda8 <I2C_Read+0x24>
 800bda2:	2b02      	cmp	r3, #2
 800bda4:	d020      	beq.n	800bde8 <I2C_Read+0x64>
 800bda6:	e03f      	b.n	800be28 <I2C_Read+0xa4>
	case I2C_ENV:
		res |= HAL_I2C_Master_Transmit(&hi2c1, DevAddress, &RegAddress, 1, 100);
 800bda8:	79bb      	ldrb	r3, [r7, #6]
 800bdaa:	b299      	uxth	r1, r3
 800bdac:	1d7a      	adds	r2, r7, #5
 800bdae:	2364      	movs	r3, #100	; 0x64
 800bdb0:	9300      	str	r3, [sp, #0]
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	4822      	ldr	r0, [pc, #136]	; (800be40 <I2C_Read+0xbc>)
 800bdb6:	f7f6 f935 	bl	8002024 <HAL_I2C_Master_Transmit>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	7bfb      	ldrb	r3, [r7, #15]
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 800bdc4:	7bfb      	ldrb	r3, [r7, #15]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d131      	bne.n	800be2e <I2C_Read+0xaa>
			res |= HAL_I2C_Master_Receive(&hi2c1, DevAddress, pData, Size, 100);
 800bdca:	79bb      	ldrb	r3, [r7, #6]
 800bdcc:	b299      	uxth	r1, r3
 800bdce:	8b3b      	ldrh	r3, [r7, #24]
 800bdd0:	2264      	movs	r2, #100	; 0x64
 800bdd2:	9200      	str	r2, [sp, #0]
 800bdd4:	683a      	ldr	r2, [r7, #0]
 800bdd6:	481a      	ldr	r0, [pc, #104]	; (800be40 <I2C_Read+0xbc>)
 800bdd8:	f7f6 fa18 	bl	800220c <HAL_I2C_Master_Receive>
 800bddc:	4603      	mov	r3, r0
 800bdde:	461a      	mov	r2, r3
 800bde0:	7bfb      	ldrb	r3, [r7, #15]
 800bde2:	4313      	orrs	r3, r2
 800bde4:	73fb      	strb	r3, [r7, #15]
		break;
 800bde6:	e022      	b.n	800be2e <I2C_Read+0xaa>
	case I2C_GAS:
		res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, &RegAddress, 1, 100);
 800bde8:	79bb      	ldrb	r3, [r7, #6]
 800bdea:	b299      	uxth	r1, r3
 800bdec:	1d7a      	adds	r2, r7, #5
 800bdee:	2364      	movs	r3, #100	; 0x64
 800bdf0:	9300      	str	r3, [sp, #0]
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	4813      	ldr	r0, [pc, #76]	; (800be44 <I2C_Read+0xc0>)
 800bdf6:	f7f6 f915 	bl	8002024 <HAL_I2C_Master_Transmit>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	461a      	mov	r2, r3
 800bdfe:	7bfb      	ldrb	r3, [r7, #15]
 800be00:	4313      	orrs	r3, r2
 800be02:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 800be04:	7bfb      	ldrb	r3, [r7, #15]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d113      	bne.n	800be32 <I2C_Read+0xae>
			res |= HAL_I2C_Master_Receive(&hi2c2, DevAddress, pData, Size, 100);
 800be0a:	79bb      	ldrb	r3, [r7, #6]
 800be0c:	b299      	uxth	r1, r3
 800be0e:	8b3b      	ldrh	r3, [r7, #24]
 800be10:	2264      	movs	r2, #100	; 0x64
 800be12:	9200      	str	r2, [sp, #0]
 800be14:	683a      	ldr	r2, [r7, #0]
 800be16:	480b      	ldr	r0, [pc, #44]	; (800be44 <I2C_Read+0xc0>)
 800be18:	f7f6 f9f8 	bl	800220c <HAL_I2C_Master_Receive>
 800be1c:	4603      	mov	r3, r0
 800be1e:	461a      	mov	r2, r3
 800be20:	7bfb      	ldrb	r3, [r7, #15]
 800be22:	4313      	orrs	r3, r2
 800be24:	73fb      	strb	r3, [r7, #15]
		break;
 800be26:	e004      	b.n	800be32 <I2C_Read+0xae>
	default:
		res = HAL_ERROR;
 800be28:	2301      	movs	r3, #1
 800be2a:	73fb      	strb	r3, [r7, #15]
		break;
 800be2c:	e002      	b.n	800be34 <I2C_Read+0xb0>
		break;
 800be2e:	bf00      	nop
 800be30:	e000      	b.n	800be34 <I2C_Read+0xb0>
		break;
 800be32:	bf00      	nop
	}

	return res;
 800be34:	7bfb      	ldrb	r3, [r7, #15]
}
 800be36:	4618      	mov	r0, r3
 800be38:	3710      	adds	r7, #16
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	20003214 	.word	0x20003214
 800be44:	20003260 	.word	0x20003260

0800be48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	// Suspend tick
	HAL_SuspendTick();
 800be4c:	f7f4 fc26 	bl	800069c <HAL_SuspendTick>

	// Turn ON red LED
	IO_ResetLED(LED_GREEN | LED_BLUE);
 800be50:	2006      	movs	r0, #6
 800be52:	f004 fac7 	bl	80103e4 <IO_ResetLED>
	IO_SetLED(LED_RED);
 800be56:	2001      	movs	r0, #1
 800be58:	f004 fa98 	bl	801038c <IO_SetLED>

	while (1) {
 800be5c:	e7fe      	b.n	800be5c <Error_Handler+0x14>

0800be5e <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800be5e:	b580      	push	{r7, lr}
 800be60:	b084      	sub	sp, #16
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800be66:	f7f4 fbeb 	bl	8000640 <HAL_GetTick>
 800be6a:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800be6c:	e006      	b.n	800be7c <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800be6e:	f7fe fdd7 	bl	800aa20 <BSP_SD_GetCardState>
 800be72:	4603      	mov	r3, r0
 800be74:	2b00      	cmp	r3, #0
 800be76:	d101      	bne.n	800be7c <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800be78:	2300      	movs	r3, #0
 800be7a:	e009      	b.n	800be90 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800be7c:	f7f4 fbe0 	bl	8000640 <HAL_GetTick>
 800be80:	4602      	mov	r2, r0
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	1ad3      	subs	r3, r2, r3
 800be86:	687a      	ldr	r2, [r7, #4]
 800be88:	429a      	cmp	r2, r3
 800be8a:	d8f0      	bhi.n	800be6e <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800be8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800be90:	4618      	mov	r0, r3
 800be92:	3710      	adds	r7, #16
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	4603      	mov	r3, r0
 800bea0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bea2:	4b0b      	ldr	r3, [pc, #44]	; (800bed0 <SD_CheckStatus+0x38>)
 800bea4:	2201      	movs	r2, #1
 800bea6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bea8:	f7fe fdba 	bl	800aa20 <BSP_SD_GetCardState>
 800beac:	4603      	mov	r3, r0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d107      	bne.n	800bec2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800beb2:	4b07      	ldr	r3, [pc, #28]	; (800bed0 <SD_CheckStatus+0x38>)
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	b2db      	uxtb	r3, r3
 800beb8:	f023 0301 	bic.w	r3, r3, #1
 800bebc:	b2da      	uxtb	r2, r3
 800bebe:	4b04      	ldr	r3, [pc, #16]	; (800bed0 <SD_CheckStatus+0x38>)
 800bec0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bec2:	4b03      	ldr	r3, [pc, #12]	; (800bed0 <SD_CheckStatus+0x38>)
 800bec4:	781b      	ldrb	r3, [r3, #0]
 800bec6:	b2db      	uxtb	r3, r3
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3708      	adds	r7, #8
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}
 800bed0:	2000001a 	.word	0x2000001a

0800bed4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b082      	sub	sp, #8
 800bed8:	af00      	add	r7, sp, #0
 800beda:	4603      	mov	r3, r0
 800bedc:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bede:	f7fe fd2d 	bl	800a93c <BSP_SD_Init>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d107      	bne.n	800bef8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800bee8:	79fb      	ldrb	r3, [r7, #7]
 800beea:	4618      	mov	r0, r3
 800beec:	f7ff ffd4 	bl	800be98 <SD_CheckStatus>
 800bef0:	4603      	mov	r3, r0
 800bef2:	461a      	mov	r2, r3
 800bef4:	4b04      	ldr	r3, [pc, #16]	; (800bf08 <SD_initialize+0x34>)
 800bef6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800bef8:	4b03      	ldr	r3, [pc, #12]	; (800bf08 <SD_initialize+0x34>)
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	b2db      	uxtb	r3, r3
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3708      	adds	r7, #8
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	2000001a 	.word	0x2000001a

0800bf0c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b082      	sub	sp, #8
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	4603      	mov	r3, r0
 800bf14:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bf16:	79fb      	ldrb	r3, [r7, #7]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7ff ffbd 	bl	800be98 <SD_CheckStatus>
 800bf1e:	4603      	mov	r3, r0
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b086      	sub	sp, #24
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60b9      	str	r1, [r7, #8]
 800bf30:	607a      	str	r2, [r7, #4]
 800bf32:	603b      	str	r3, [r7, #0]
 800bf34:	4603      	mov	r3, r0
 800bf36:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bf3c:	f247 5030 	movw	r0, #30000	; 0x7530
 800bf40:	f7ff ff8d 	bl	800be5e <SD_CheckStatusWithTimeout>
 800bf44:	4603      	mov	r3, r0
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	da01      	bge.n	800bf4e <SD_read+0x26>
  {
    return res;
 800bf4a:	7dfb      	ldrb	r3, [r7, #23]
 800bf4c:	e03b      	b.n	800bfc6 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800bf4e:	683a      	ldr	r2, [r7, #0]
 800bf50:	6879      	ldr	r1, [r7, #4]
 800bf52:	68b8      	ldr	r0, [r7, #8]
 800bf54:	f7fe fd18 	bl	800a988 <BSP_SD_ReadBlocks_DMA>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d132      	bne.n	800bfc4 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800bf5e:	4b1c      	ldr	r3, [pc, #112]	; (800bfd0 <SD_read+0xa8>)
 800bf60:	2200      	movs	r2, #0
 800bf62:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800bf64:	f7f4 fb6c 	bl	8000640 <HAL_GetTick>
 800bf68:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800bf6a:	bf00      	nop
 800bf6c:	4b18      	ldr	r3, [pc, #96]	; (800bfd0 <SD_read+0xa8>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d108      	bne.n	800bf86 <SD_read+0x5e>
 800bf74:	f7f4 fb64 	bl	8000640 <HAL_GetTick>
 800bf78:	4602      	mov	r2, r0
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	1ad3      	subs	r3, r2, r3
 800bf7e:	f247 522f 	movw	r2, #29999	; 0x752f
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d9f2      	bls.n	800bf6c <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800bf86:	4b12      	ldr	r3, [pc, #72]	; (800bfd0 <SD_read+0xa8>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d102      	bne.n	800bf94 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800bf8e:	2301      	movs	r3, #1
 800bf90:	75fb      	strb	r3, [r7, #23]
 800bf92:	e017      	b.n	800bfc4 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800bf94:	4b0e      	ldr	r3, [pc, #56]	; (800bfd0 <SD_read+0xa8>)
 800bf96:	2200      	movs	r2, #0
 800bf98:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800bf9a:	f7f4 fb51 	bl	8000640 <HAL_GetTick>
 800bf9e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bfa0:	e007      	b.n	800bfb2 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bfa2:	f7fe fd3d 	bl	800aa20 <BSP_SD_GetCardState>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d102      	bne.n	800bfb2 <SD_read+0x8a>
          {
            res = RES_OK;
 800bfac:	2300      	movs	r3, #0
 800bfae:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800bfb0:	e008      	b.n	800bfc4 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bfb2:	f7f4 fb45 	bl	8000640 <HAL_GetTick>
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	1ad3      	subs	r3, r2, r3
 800bfbc:	f247 522f 	movw	r2, #29999	; 0x752f
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d9ee      	bls.n	800bfa2 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800bfc4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3718      	adds	r7, #24
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}
 800bfce:	bf00      	nop
 800bfd0:	20000190 	.word	0x20000190

0800bfd4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b086      	sub	sp, #24
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	60b9      	str	r1, [r7, #8]
 800bfdc:	607a      	str	r2, [r7, #4]
 800bfde:	603b      	str	r3, [r7, #0]
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800bfe8:	4b24      	ldr	r3, [pc, #144]	; (800c07c <SD_write+0xa8>)
 800bfea:	2200      	movs	r2, #0
 800bfec:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bfee:	f247 5030 	movw	r0, #30000	; 0x7530
 800bff2:	f7ff ff34 	bl	800be5e <SD_CheckStatusWithTimeout>
 800bff6:	4603      	mov	r3, r0
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	da01      	bge.n	800c000 <SD_write+0x2c>
  {
    return res;
 800bffc:	7dfb      	ldrb	r3, [r7, #23]
 800bffe:	e038      	b.n	800c072 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c000:	683a      	ldr	r2, [r7, #0]
 800c002:	6879      	ldr	r1, [r7, #4]
 800c004:	68b8      	ldr	r0, [r7, #8]
 800c006:	f7fe fce5 	bl	800a9d4 <BSP_SD_WriteBlocks_DMA>
 800c00a:	4603      	mov	r3, r0
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d12f      	bne.n	800c070 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800c010:	f7f4 fb16 	bl	8000640 <HAL_GetTick>
 800c014:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c016:	bf00      	nop
 800c018:	4b18      	ldr	r3, [pc, #96]	; (800c07c <SD_write+0xa8>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d108      	bne.n	800c032 <SD_write+0x5e>
 800c020:	f7f4 fb0e 	bl	8000640 <HAL_GetTick>
 800c024:	4602      	mov	r2, r0
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	1ad3      	subs	r3, r2, r3
 800c02a:	f247 522f 	movw	r2, #29999	; 0x752f
 800c02e:	4293      	cmp	r3, r2
 800c030:	d9f2      	bls.n	800c018 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800c032:	4b12      	ldr	r3, [pc, #72]	; (800c07c <SD_write+0xa8>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d102      	bne.n	800c040 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800c03a:	2301      	movs	r3, #1
 800c03c:	75fb      	strb	r3, [r7, #23]
 800c03e:	e017      	b.n	800c070 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800c040:	4b0e      	ldr	r3, [pc, #56]	; (800c07c <SD_write+0xa8>)
 800c042:	2200      	movs	r2, #0
 800c044:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c046:	f7f4 fafb 	bl	8000640 <HAL_GetTick>
 800c04a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c04c:	e007      	b.n	800c05e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c04e:	f7fe fce7 	bl	800aa20 <BSP_SD_GetCardState>
 800c052:	4603      	mov	r3, r0
 800c054:	2b00      	cmp	r3, #0
 800c056:	d102      	bne.n	800c05e <SD_write+0x8a>
          {
            res = RES_OK;
 800c058:	2300      	movs	r3, #0
 800c05a:	75fb      	strb	r3, [r7, #23]
            break;
 800c05c:	e008      	b.n	800c070 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c05e:	f7f4 faef 	bl	8000640 <HAL_GetTick>
 800c062:	4602      	mov	r2, r0
 800c064:	693b      	ldr	r3, [r7, #16]
 800c066:	1ad3      	subs	r3, r2, r3
 800c068:	f247 522f 	movw	r2, #29999	; 0x752f
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d9ee      	bls.n	800c04e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800c070:	7dfb      	ldrb	r3, [r7, #23]
}
 800c072:	4618      	mov	r0, r3
 800c074:	3718      	adds	r7, #24
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}
 800c07a:	bf00      	nop
 800c07c:	2000018c 	.word	0x2000018c

0800c080 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b08c      	sub	sp, #48	; 0x30
 800c084:	af00      	add	r7, sp, #0
 800c086:	4603      	mov	r3, r0
 800c088:	603a      	str	r2, [r7, #0]
 800c08a:	71fb      	strb	r3, [r7, #7]
 800c08c:	460b      	mov	r3, r1
 800c08e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c090:	2301      	movs	r3, #1
 800c092:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c096:	4b25      	ldr	r3, [pc, #148]	; (800c12c <SD_ioctl+0xac>)
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	b2db      	uxtb	r3, r3
 800c09c:	f003 0301 	and.w	r3, r3, #1
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d001      	beq.n	800c0a8 <SD_ioctl+0x28>
 800c0a4:	2303      	movs	r3, #3
 800c0a6:	e03c      	b.n	800c122 <SD_ioctl+0xa2>

  switch (cmd)
 800c0a8:	79bb      	ldrb	r3, [r7, #6]
 800c0aa:	2b03      	cmp	r3, #3
 800c0ac:	d834      	bhi.n	800c118 <SD_ioctl+0x98>
 800c0ae:	a201      	add	r2, pc, #4	; (adr r2, 800c0b4 <SD_ioctl+0x34>)
 800c0b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b4:	0800c0c5 	.word	0x0800c0c5
 800c0b8:	0800c0cd 	.word	0x0800c0cd
 800c0bc:	0800c0e5 	.word	0x0800c0e5
 800c0c0:	0800c0ff 	.word	0x0800c0ff
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c0ca:	e028      	b.n	800c11e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c0cc:	f107 030c 	add.w	r3, r7, #12
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7fe fcb5 	bl	800aa40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c0d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c0e2:	e01c      	b.n	800c11e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c0e4:	f107 030c 	add.w	r3, r7, #12
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f7fe fca9 	bl	800aa40 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0f0:	b29a      	uxth	r2, r3
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c0fc:	e00f      	b.n	800c11e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c0fe:	f107 030c 	add.w	r3, r7, #12
 800c102:	4618      	mov	r0, r3
 800c104:	f7fe fc9c 	bl	800aa40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c10a:	0a5a      	lsrs	r2, r3, #9
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c110:	2300      	movs	r3, #0
 800c112:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c116:	e002      	b.n	800c11e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c118:	2304      	movs	r3, #4
 800c11a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800c11e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c122:	4618      	mov	r0, r3
 800c124:	3730      	adds	r7, #48	; 0x30
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}
 800c12a:	bf00      	nop
 800c12c:	2000001a 	.word	0x2000001a

0800c130 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800c130:	b480      	push	{r7}
 800c132:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800c134:	4b03      	ldr	r3, [pc, #12]	; (800c144 <BSP_SD_WriteCpltCallback+0x14>)
 800c136:	2201      	movs	r2, #1
 800c138:	601a      	str	r2, [r3, #0]
}
 800c13a:	bf00      	nop
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr
 800c144:	2000018c 	.word	0x2000018c

0800c148 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800c148:	b480      	push	{r7}
 800c14a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800c14c:	4b03      	ldr	r3, [pc, #12]	; (800c15c <BSP_SD_ReadCpltCallback+0x14>)
 800c14e:	2201      	movs	r2, #1
 800c150:	601a      	str	r2, [r3, #0]
}
 800c152:	bf00      	nop
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr
 800c15c:	20000190 	.word	0x20000190

0800c160 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c160:	b480      	push	{r7}
 800c162:	b083      	sub	sp, #12
 800c164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c166:	4b0f      	ldr	r3, [pc, #60]	; (800c1a4 <HAL_MspInit+0x44>)
 800c168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c16a:	4a0e      	ldr	r2, [pc, #56]	; (800c1a4 <HAL_MspInit+0x44>)
 800c16c:	f043 0301 	orr.w	r3, r3, #1
 800c170:	6613      	str	r3, [r2, #96]	; 0x60
 800c172:	4b0c      	ldr	r3, [pc, #48]	; (800c1a4 <HAL_MspInit+0x44>)
 800c174:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c176:	f003 0301 	and.w	r3, r3, #1
 800c17a:	607b      	str	r3, [r7, #4]
 800c17c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c17e:	4b09      	ldr	r3, [pc, #36]	; (800c1a4 <HAL_MspInit+0x44>)
 800c180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c182:	4a08      	ldr	r2, [pc, #32]	; (800c1a4 <HAL_MspInit+0x44>)
 800c184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c188:	6593      	str	r3, [r2, #88]	; 0x58
 800c18a:	4b06      	ldr	r3, [pc, #24]	; (800c1a4 <HAL_MspInit+0x44>)
 800c18c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c18e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c192:	603b      	str	r3, [r7, #0]
 800c194:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c196:	bf00      	nop
 800c198:	370c      	adds	r7, #12
 800c19a:	46bd      	mov	sp, r7
 800c19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a0:	4770      	bx	lr
 800c1a2:	bf00      	nop
 800c1a4:	40021000 	.word	0x40021000

0800c1a8 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b08a      	sub	sp, #40	; 0x28
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c1b0:	f107 0314 	add.w	r3, r7, #20
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	601a      	str	r2, [r3, #0]
 800c1b8:	605a      	str	r2, [r3, #4]
 800c1ba:	609a      	str	r2, [r3, #8]
 800c1bc:	60da      	str	r2, [r3, #12]
 800c1be:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 800c1c0:	4b3b      	ldr	r3, [pc, #236]	; (800c2b0 <HAL_DFSDM_FilterMspInit+0x108>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d138      	bne.n	800c23a <HAL_DFSDM_FilterMspInit+0x92>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800c1c8:	4b3a      	ldr	r3, [pc, #232]	; (800c2b4 <HAL_DFSDM_FilterMspInit+0x10c>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	4a39      	ldr	r2, [pc, #228]	; (800c2b4 <HAL_DFSDM_FilterMspInit+0x10c>)
 800c1d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800c1d2:	4b38      	ldr	r3, [pc, #224]	; (800c2b4 <HAL_DFSDM_FilterMspInit+0x10c>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d10b      	bne.n	800c1f2 <HAL_DFSDM_FilterMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800c1da:	4b37      	ldr	r3, [pc, #220]	; (800c2b8 <HAL_DFSDM_FilterMspInit+0x110>)
 800c1dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1de:	4a36      	ldr	r2, [pc, #216]	; (800c2b8 <HAL_DFSDM_FilterMspInit+0x110>)
 800c1e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c1e4:	6613      	str	r3, [r2, #96]	; 0x60
 800c1e6:	4b34      	ldr	r3, [pc, #208]	; (800c2b8 <HAL_DFSDM_FilterMspInit+0x110>)
 800c1e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c1ee:	613b      	str	r3, [r7, #16]
 800c1f0:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c1f2:	4b31      	ldr	r3, [pc, #196]	; (800c2b8 <HAL_DFSDM_FilterMspInit+0x110>)
 800c1f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1f6:	4a30      	ldr	r2, [pc, #192]	; (800c2b8 <HAL_DFSDM_FilterMspInit+0x110>)
 800c1f8:	f043 0304 	orr.w	r3, r3, #4
 800c1fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c1fe:	4b2e      	ldr	r3, [pc, #184]	; (800c2b8 <HAL_DFSDM_FilterMspInit+0x110>)
 800c200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c202:	f003 0304 	and.w	r3, r3, #4
 800c206:	60fb      	str	r3, [r7, #12]
 800c208:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC0     ------> DFSDM1_DATIN4
    PC2     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800c20a:	2305      	movs	r3, #5
 800c20c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c20e:	2302      	movs	r3, #2
 800c210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c212:	2300      	movs	r3, #0
 800c214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c216:	2300      	movs	r3, #0
 800c218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800c21a:	2306      	movs	r3, #6
 800c21c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c21e:	f107 0314 	add.w	r3, r7, #20
 800c222:	4619      	mov	r1, r3
 800c224:	4825      	ldr	r0, [pc, #148]	; (800c2bc <HAL_DFSDM_FilterMspInit+0x114>)
 800c226:	f7f5 fc57 	bl	8001ad8 <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT0_IRQn, 2, 0);
 800c22a:	2200      	movs	r2, #0
 800c22c:	2102      	movs	r1, #2
 800c22e:	203d      	movs	r0, #61	; 0x3d
 800c230:	f7f4 fb61 	bl	80008f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT0_IRQn);
 800c234:	203d      	movs	r0, #61	; 0x3d
 800c236:	f7f4 fb7a 	bl	800092e <HAL_NVIC_EnableIRQ>
  /* USER CODE END DFSDM1_MspInit 1 */
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	4a20      	ldr	r2, [pc, #128]	; (800c2c0 <HAL_DFSDM_FilterMspInit+0x118>)
 800c240:	4293      	cmp	r3, r2
 800c242:	d131      	bne.n	800c2a8 <HAL_DFSDM_FilterMspInit+0x100>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 800c244:	4b1f      	ldr	r3, [pc, #124]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c246:	4a20      	ldr	r2, [pc, #128]	; (800c2c8 <HAL_DFSDM_FilterMspInit+0x120>)
 800c248:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 800c24a:	4b1e      	ldr	r3, [pc, #120]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c24c:	2200      	movs	r2, #0
 800c24e:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c250:	4b1c      	ldr	r3, [pc, #112]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c252:	2200      	movs	r2, #0
 800c254:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800c256:	4b1b      	ldr	r3, [pc, #108]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c258:	2200      	movs	r2, #0
 800c25a:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800c25c:	4b19      	ldr	r3, [pc, #100]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c25e:	2280      	movs	r2, #128	; 0x80
 800c260:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c262:	4b18      	ldr	r3, [pc, #96]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c264:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c268:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c26a:	4b16      	ldr	r3, [pc, #88]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c26c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c270:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 800c272:	4b14      	ldr	r3, [pc, #80]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c274:	2220      	movs	r2, #32
 800c276:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 800c278:	4b12      	ldr	r3, [pc, #72]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c27a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c27e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800c280:	4810      	ldr	r0, [pc, #64]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c282:	f7f5 f8d9 	bl	8001438 <HAL_DMA_Init>
 800c286:	4603      	mov	r3, r0
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d001      	beq.n	800c290 <HAL_DFSDM_FilterMspInit+0xe8>
    {
      Error_Handler();
 800c28c:	f7ff fddc 	bl	800be48 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	4a0c      	ldr	r2, [pc, #48]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c294:	62da      	str	r2, [r3, #44]	; 0x2c
 800c296:	4a0b      	ldr	r2, [pc, #44]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	4a09      	ldr	r2, [pc, #36]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c2a0:	629a      	str	r2, [r3, #40]	; 0x28
 800c2a2:	4a08      	ldr	r2, [pc, #32]	; (800c2c4 <HAL_DFSDM_FilterMspInit+0x11c>)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800c2a8:	bf00      	nop
 800c2aa:	3728      	adds	r7, #40	; 0x28
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	20000198 	.word	0x20000198
 800c2b4:	20000194 	.word	0x20000194
 800c2b8:	40021000 	.word	0x40021000
 800c2bc:	48000800 	.word	0x48000800
 800c2c0:	40016100 	.word	0x40016100
 800c2c4:	200033cc 	.word	0x200033cc
 800c2c8:	40020044 	.word	0x40020044

0800c2cc <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b08a      	sub	sp, #40	; 0x28
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c2d4:	f107 0314 	add.w	r3, r7, #20
 800c2d8:	2200      	movs	r2, #0
 800c2da:	601a      	str	r2, [r3, #0]
 800c2dc:	605a      	str	r2, [r3, #4]
 800c2de:	609a      	str	r2, [r3, #8]
 800c2e0:	60da      	str	r2, [r3, #12]
 800c2e2:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 800c2e4:	4b1c      	ldr	r3, [pc, #112]	; (800c358 <HAL_DFSDM_ChannelMspInit+0x8c>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d130      	bne.n	800c34e <HAL_DFSDM_ChannelMspInit+0x82>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800c2ec:	4b1b      	ldr	r3, [pc, #108]	; (800c35c <HAL_DFSDM_ChannelMspInit+0x90>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	4a1a      	ldr	r2, [pc, #104]	; (800c35c <HAL_DFSDM_ChannelMspInit+0x90>)
 800c2f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800c2f6:	4b19      	ldr	r3, [pc, #100]	; (800c35c <HAL_DFSDM_ChannelMspInit+0x90>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	2b01      	cmp	r3, #1
 800c2fc:	d10b      	bne.n	800c316 <HAL_DFSDM_ChannelMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800c2fe:	4b18      	ldr	r3, [pc, #96]	; (800c360 <HAL_DFSDM_ChannelMspInit+0x94>)
 800c300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c302:	4a17      	ldr	r2, [pc, #92]	; (800c360 <HAL_DFSDM_ChannelMspInit+0x94>)
 800c304:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c308:	6613      	str	r3, [r2, #96]	; 0x60
 800c30a:	4b15      	ldr	r3, [pc, #84]	; (800c360 <HAL_DFSDM_ChannelMspInit+0x94>)
 800c30c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c30e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c312:	613b      	str	r3, [r7, #16]
 800c314:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c316:	4b12      	ldr	r3, [pc, #72]	; (800c360 <HAL_DFSDM_ChannelMspInit+0x94>)
 800c318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c31a:	4a11      	ldr	r2, [pc, #68]	; (800c360 <HAL_DFSDM_ChannelMspInit+0x94>)
 800c31c:	f043 0304 	orr.w	r3, r3, #4
 800c320:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c322:	4b0f      	ldr	r3, [pc, #60]	; (800c360 <HAL_DFSDM_ChannelMspInit+0x94>)
 800c324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c326:	f003 0304 	and.w	r3, r3, #4
 800c32a:	60fb      	str	r3, [r7, #12]
 800c32c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC0     ------> DFSDM1_DATIN4
    PC2     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800c32e:	2305      	movs	r3, #5
 800c330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c332:	2302      	movs	r3, #2
 800c334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c336:	2300      	movs	r3, #0
 800c338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c33a:	2300      	movs	r3, #0
 800c33c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800c33e:	2306      	movs	r3, #6
 800c340:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c342:	f107 0314 	add.w	r3, r7, #20
 800c346:	4619      	mov	r1, r3
 800c348:	4806      	ldr	r0, [pc, #24]	; (800c364 <HAL_DFSDM_ChannelMspInit+0x98>)
 800c34a:	f7f5 fbc5 	bl	8001ad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 800c34e:	bf00      	nop
 800c350:	3728      	adds	r7, #40	; 0x28
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}
 800c356:	bf00      	nop
 800c358:	20000198 	.word	0x20000198
 800c35c:	20000194 	.word	0x20000194
 800c360:	40021000 	.word	0x40021000
 800c364:	48000800 	.word	0x48000800

0800c368 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b08c      	sub	sp, #48	; 0x30
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c370:	f107 031c 	add.w	r3, r7, #28
 800c374:	2200      	movs	r2, #0
 800c376:	601a      	str	r2, [r3, #0]
 800c378:	605a      	str	r2, [r3, #4]
 800c37a:	609a      	str	r2, [r3, #8]
 800c37c:	60da      	str	r2, [r3, #12]
 800c37e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	4a2e      	ldr	r2, [pc, #184]	; (800c440 <HAL_I2C_MspInit+0xd8>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d128      	bne.n	800c3dc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c38a:	4b2e      	ldr	r3, [pc, #184]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c38c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c38e:	4a2d      	ldr	r2, [pc, #180]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c390:	f043 0302 	orr.w	r3, r3, #2
 800c394:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c396:	4b2b      	ldr	r3, [pc, #172]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c39a:	f003 0302 	and.w	r3, r3, #2
 800c39e:	61bb      	str	r3, [r7, #24]
 800c3a0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENV_SCL_Pin|ENV_SDA_Pin;
 800c3a2:	23c0      	movs	r3, #192	; 0xc0
 800c3a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c3a6:	2312      	movs	r3, #18
 800c3a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c3ae:	2303      	movs	r3, #3
 800c3b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c3b2:	2304      	movs	r3, #4
 800c3b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c3b6:	f107 031c 	add.w	r3, r7, #28
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	4822      	ldr	r0, [pc, #136]	; (800c448 <HAL_I2C_MspInit+0xe0>)
 800c3be:	f7f5 fb8b 	bl	8001ad8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c3c2:	4b20      	ldr	r3, [pc, #128]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c3c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3c6:	4a1f      	ldr	r2, [pc, #124]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c3c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c3cc:	6593      	str	r3, [r2, #88]	; 0x58
 800c3ce:	4b1d      	ldr	r3, [pc, #116]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c3d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c3d6:	617b      	str	r3, [r7, #20]
 800c3d8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800c3da:	e02d      	b.n	800c438 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a1a      	ldr	r2, [pc, #104]	; (800c44c <HAL_I2C_MspInit+0xe4>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d128      	bne.n	800c438 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c3e6:	4b17      	ldr	r3, [pc, #92]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c3e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3ea:	4a16      	ldr	r2, [pc, #88]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c3ec:	f043 0302 	orr.w	r3, r3, #2
 800c3f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c3f2:	4b14      	ldr	r3, [pc, #80]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c3f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3f6:	f003 0302 	and.w	r3, r3, #2
 800c3fa:	613b      	str	r3, [r7, #16]
 800c3fc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GAS_SCL_Pin|GAS_SDA_Pin;
 800c3fe:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800c402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c404:	2312      	movs	r3, #18
 800c406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c408:	2301      	movs	r3, #1
 800c40a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c40c:	2303      	movs	r3, #3
 800c40e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800c410:	2304      	movs	r3, #4
 800c412:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c414:	f107 031c 	add.w	r3, r7, #28
 800c418:	4619      	mov	r1, r3
 800c41a:	480b      	ldr	r0, [pc, #44]	; (800c448 <HAL_I2C_MspInit+0xe0>)
 800c41c:	f7f5 fb5c 	bl	8001ad8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800c420:	4b08      	ldr	r3, [pc, #32]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c422:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c424:	4a07      	ldr	r2, [pc, #28]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c426:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c42a:	6593      	str	r3, [r2, #88]	; 0x58
 800c42c:	4b05      	ldr	r3, [pc, #20]	; (800c444 <HAL_I2C_MspInit+0xdc>)
 800c42e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c430:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c434:	60fb      	str	r3, [r7, #12]
 800c436:	68fb      	ldr	r3, [r7, #12]
}
 800c438:	bf00      	nop
 800c43a:	3730      	adds	r7, #48	; 0x30
 800c43c:	46bd      	mov	sp, r7
 800c43e:	bd80      	pop	{r7, pc}
 800c440:	40005400 	.word	0x40005400
 800c444:	40021000 	.word	0x40021000
 800c448:	48000400 	.word	0x48000400
 800c44c:	40005800 	.word	0x40005800

0800c450 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800c450:	b480      	push	{r7}
 800c452:	b083      	sub	sp, #12
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4a08      	ldr	r2, [pc, #32]	; (800c480 <HAL_RTC_MspInit+0x30>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d107      	bne.n	800c472 <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800c462:	4b08      	ldr	r3, [pc, #32]	; (800c484 <HAL_RTC_MspInit+0x34>)
 800c464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c468:	4a06      	ldr	r2, [pc, #24]	; (800c484 <HAL_RTC_MspInit+0x34>)
 800c46a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c46e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800c472:	bf00      	nop
 800c474:	370c      	adds	r7, #12
 800c476:	46bd      	mov	sp, r7
 800c478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47c:	4770      	bx	lr
 800c47e:	bf00      	nop
 800c480:	40002800 	.word	0x40002800
 800c484:	40021000 	.word	0x40021000

0800c488 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b088      	sub	sp, #32
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c490:	f107 030c 	add.w	r3, r7, #12
 800c494:	2200      	movs	r2, #0
 800c496:	601a      	str	r2, [r3, #0]
 800c498:	605a      	str	r2, [r3, #4]
 800c49a:	609a      	str	r2, [r3, #8]
 800c49c:	60da      	str	r2, [r3, #12]
 800c49e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a26      	ldr	r2, [pc, #152]	; (800c540 <HAL_SD_MspInit+0xb8>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d145      	bne.n	800c536 <HAL_SD_MspInit+0xae>
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 1, 0);
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
  /* USER CODE BEGIN SDMMC1_MspInit 1 */
#else
		/* Peripheral clock enable */
		__HAL_RCC_SDMMC1_CLK_ENABLE();
 800c4aa:	4b26      	ldr	r3, [pc, #152]	; (800c544 <HAL_SD_MspInit+0xbc>)
 800c4ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4ae:	4a25      	ldr	r2, [pc, #148]	; (800c544 <HAL_SD_MspInit+0xbc>)
 800c4b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c4b4:	6613      	str	r3, [r2, #96]	; 0x60
 800c4b6:	4b23      	ldr	r3, [pc, #140]	; (800c544 <HAL_SD_MspInit+0xbc>)
 800c4b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4be:	60bb      	str	r3, [r7, #8]
 800c4c0:	68bb      	ldr	r3, [r7, #8]
		 PC10 ------> SDMMC1_D2
		 PC11 ------> SDMMC1_D3
		 PC12 ------> SDMMC1_CK
		 PD2 ------> SDMMC1_CMD
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800c4c2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800c4c6:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4c8:	2302      	movs	r3, #2
 800c4ca:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800c4d4:	230c      	movs	r3, #12
 800c4d6:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c4d8:	f107 030c 	add.w	r3, r7, #12
 800c4dc:	4619      	mov	r1, r3
 800c4de:	481a      	ldr	r0, [pc, #104]	; (800c548 <HAL_SD_MspInit+0xc0>)
 800c4e0:	f7f5 fafa 	bl	8001ad8 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_12;
 800c4e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c4e8:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4ea:	2302      	movs	r3, #2
 800c4ec:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4f2:	2303      	movs	r3, #3
 800c4f4:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800c4f6:	230c      	movs	r3, #12
 800c4f8:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c4fa:	f107 030c 	add.w	r3, r7, #12
 800c4fe:	4619      	mov	r1, r3
 800c500:	4811      	ldr	r0, [pc, #68]	; (800c548 <HAL_SD_MspInit+0xc0>)
 800c502:	f7f5 fae9 	bl	8001ad8 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c506:	2304      	movs	r3, #4
 800c508:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c50a:	2302      	movs	r3, #2
 800c50c:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c50e:	2301      	movs	r3, #1
 800c510:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c512:	2303      	movs	r3, #3
 800c514:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800c516:	230c      	movs	r3, #12
 800c518:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c51a:	f107 030c 	add.w	r3, r7, #12
 800c51e:	4619      	mov	r1, r3
 800c520:	480a      	ldr	r0, [pc, #40]	; (800c54c <HAL_SD_MspInit+0xc4>)
 800c522:	f7f5 fad9 	bl	8001ad8 <HAL_GPIO_Init>

		/* SDMMC1 DMA Init REMOVED*/
		/* SDMMC1 interrupt Init */
		HAL_NVIC_SetPriority(SDMMC1_IRQn, SDIO_Priority, 0);
 800c526:	2200      	movs	r2, #0
 800c528:	2101      	movs	r1, #1
 800c52a:	2031      	movs	r0, #49	; 0x31
 800c52c:	f7f4 f9e3 	bl	80008f6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800c530:	2031      	movs	r0, #49	; 0x31
 800c532:	f7f4 f9fc 	bl	800092e <HAL_NVIC_EnableIRQ>
#endif
  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800c536:	bf00      	nop
 800c538:	3720      	adds	r7, #32
 800c53a:	46bd      	mov	sp, r7
 800c53c:	bd80      	pop	{r7, pc}
 800c53e:	bf00      	nop
 800c540:	40012800 	.word	0x40012800
 800c544:	40021000 	.word	0x40021000
 800c548:	48000800 	.word	0x48000800
 800c54c:	48000c00 	.word	0x48000c00

0800c550 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b08a      	sub	sp, #40	; 0x28
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c558:	f107 0314 	add.w	r3, r7, #20
 800c55c:	2200      	movs	r2, #0
 800c55e:	601a      	str	r2, [r3, #0]
 800c560:	605a      	str	r2, [r3, #4]
 800c562:	609a      	str	r2, [r3, #8]
 800c564:	60da      	str	r2, [r3, #12]
 800c566:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	4a17      	ldr	r2, [pc, #92]	; (800c5cc <HAL_SPI_MspInit+0x7c>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d128      	bne.n	800c5c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800c572:	4b17      	ldr	r3, [pc, #92]	; (800c5d0 <HAL_SPI_MspInit+0x80>)
 800c574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c576:	4a16      	ldr	r2, [pc, #88]	; (800c5d0 <HAL_SPI_MspInit+0x80>)
 800c578:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c57c:	6613      	str	r3, [r2, #96]	; 0x60
 800c57e:	4b14      	ldr	r3, [pc, #80]	; (800c5d0 <HAL_SPI_MspInit+0x80>)
 800c580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c582:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c586:	613b      	str	r3, [r7, #16]
 800c588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c58a:	4b11      	ldr	r3, [pc, #68]	; (800c5d0 <HAL_SPI_MspInit+0x80>)
 800c58c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c58e:	4a10      	ldr	r2, [pc, #64]	; (800c5d0 <HAL_SPI_MspInit+0x80>)
 800c590:	f043 0301 	orr.w	r3, r3, #1
 800c594:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c596:	4b0e      	ldr	r3, [pc, #56]	; (800c5d0 <HAL_SPI_MspInit+0x80>)
 800c598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c59a:	f003 0301 	and.w	r3, r3, #1
 800c59e:	60fb      	str	r3, [r7, #12]
 800c5a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BLE_SCK_Pin|BLE_MISO_Pin|BLE_MOSI_Pin;
 800c5a2:	23e0      	movs	r3, #224	; 0xe0
 800c5a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5a6:	2302      	movs	r3, #2
 800c5a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5ae:	2303      	movs	r3, #3
 800c5b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800c5b2:	2305      	movs	r3, #5
 800c5b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5b6:	f107 0314 	add.w	r3, r7, #20
 800c5ba:	4619      	mov	r1, r3
 800c5bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c5c0:	f7f5 fa8a 	bl	8001ad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800c5c4:	bf00      	nop
 800c5c6:	3728      	adds	r7, #40	; 0x28
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}
 800c5cc:	40013000 	.word	0x40013000
 800c5d0:	40021000 	.word	0x40021000

0800c5d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800c5d8:	bf00      	nop
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr

0800c5e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800c5e2:	b580      	push	{r7, lr}
 800c5e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	IO_SetLED(LED_RED);
 800c5e6:	2001      	movs	r0, #1
 800c5e8:	f003 fed0 	bl	801038c <IO_SetLED>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800c5ec:	e7fe      	b.n	800c5ec <HardFault_Handler+0xa>

0800c5ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800c5ee:	b480      	push	{r7}
 800c5f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800c5f2:	e7fe      	b.n	800c5f2 <MemManage_Handler+0x4>

0800c5f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800c5f8:	e7fe      	b.n	800c5f8 <BusFault_Handler+0x4>

0800c5fa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800c5fa:	b480      	push	{r7}
 800c5fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800c5fe:	e7fe      	b.n	800c5fe <UsageFault_Handler+0x4>

0800c600 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800c600:	b480      	push	{r7}
 800c602:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800c604:	bf00      	nop
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr

0800c60e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800c60e:	b480      	push	{r7}
 800c610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800c612:	bf00      	nop
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800c61c:	b480      	push	{r7}
 800c61e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800c620:	bf00      	nop
 800c622:	46bd      	mov	sp, r7
 800c624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c628:	4770      	bx	lr

0800c62a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800c62e:	f7f3 fff5 	bl	800061c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	App_Handle_SysTick();
 800c632:	f7fe f809 	bl	800a648 <App_Handle_SysTick>
  /* USER CODE END SysTick_IRQn 1 */
}
 800c636:	bf00      	nop
 800c638:	bd80      	pop	{r7, pc}

0800c63a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800c63e:	2004      	movs	r0, #4
 800c640:	f7f5 fc3e 	bl	8001ec0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
	HCI_Isr();
 800c644:	f001 fc40 	bl	800dec8 <HCI_Isr>
  /* USER CODE END EXTI2_IRQn 1 */
}
 800c648:	bf00      	nop
 800c64a:	bd80      	pop	{r7, pc}

0800c64c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800c650:	4802      	ldr	r0, [pc, #8]	; (800c65c <DMA1_Channel4_IRQHandler+0x10>)
 800c652:	f7f5 f91a 	bl	800188a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800c656:	bf00      	nop
 800c658:	bd80      	pop	{r7, pc}
 800c65a:	bf00      	nop
 800c65c:	200033cc 	.word	0x200033cc

0800c660 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800c664:	4802      	ldr	r0, [pc, #8]	; (800c670 <SDMMC1_IRQHandler+0x10>)
 800c666:	f7f8 f99f 	bl	80049a8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800c66a:	bf00      	nop
 800c66c:	bd80      	pop	{r7, pc}
 800c66e:	bf00      	nop
 800c670:	20003300 	.word	0x20003300

0800c674 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_channel1);
 800c678:	4802      	ldr	r0, [pc, #8]	; (800c684 <DMA2_Channel1_IRQHandler+0x10>)
 800c67a:	f7f5 f906 	bl	800188a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800c67e:	bf00      	nop
 800c680:	bd80      	pop	{r7, pc}
 800c682:	bf00      	nop
 800c684:	20003384 	.word	0x20003384

0800c688 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	af00      	add	r7, sp, #0
#ifndef SD_CODE_PATCH
  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1);
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */
#else
	if ((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_READ_SINGLE_BLOCK))
 800c68c:	4b0b      	ldr	r3, [pc, #44]	; (800c6bc <DMA2_Channel4_IRQHandler+0x34>)
 800c68e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c690:	2b81      	cmp	r3, #129	; 0x81
 800c692:	d003      	beq.n	800c69c <DMA2_Channel4_IRQHandler+0x14>
			|| (hsd1.Context
 800c694:	4b09      	ldr	r3, [pc, #36]	; (800c6bc <DMA2_Channel4_IRQHandler+0x34>)
 800c696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c698:	2b82      	cmp	r3, #130	; 0x82
 800c69a:	d102      	bne.n	800c6a2 <DMA2_Channel4_IRQHandler+0x1a>
					== (SD_CONTEXT_DMA | SD_CONTEXT_READ_MULTIPLE_BLOCK))) {
		BSP_SD_DMA_Rx_IRQHandler();
 800c69c:	f7fe fa22 	bl	800aae4 <BSP_SD_DMA_Rx_IRQHandler>
					== (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_MULTIPLE_BLOCK))) {
		BSP_SD_DMA_Tx_IRQHandler();
	}
#endif
  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800c6a0:	e009      	b.n	800c6b6 <DMA2_Channel4_IRQHandler+0x2e>
	} else if ((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_SINGLE_BLOCK))
 800c6a2:	4b06      	ldr	r3, [pc, #24]	; (800c6bc <DMA2_Channel4_IRQHandler+0x34>)
 800c6a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6a6:	2b90      	cmp	r3, #144	; 0x90
 800c6a8:	d003      	beq.n	800c6b2 <DMA2_Channel4_IRQHandler+0x2a>
			|| (hsd1.Context
 800c6aa:	4b04      	ldr	r3, [pc, #16]	; (800c6bc <DMA2_Channel4_IRQHandler+0x34>)
 800c6ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ae:	2ba0      	cmp	r3, #160	; 0xa0
 800c6b0:	d101      	bne.n	800c6b6 <DMA2_Channel4_IRQHandler+0x2e>
		BSP_SD_DMA_Tx_IRQHandler();
 800c6b2:	f7fe fa0b 	bl	800aacc <BSP_SD_DMA_Tx_IRQHandler>
}
 800c6b6:	bf00      	nop
 800c6b8:	bd80      	pop	{r7, pc}
 800c6ba:	bf00      	nop
 800c6bc:	20003300 	.word	0x20003300

0800c6c0 <DFSDM1_FLT0_IRQHandler>:

/**
  * @brief This function handles DFSDM1 filter0 global interrupt.
  */
void DFSDM1_FLT0_IRQHandler(void)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 0 */

  /* USER CODE END DFSDM1_FLT0_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter0);
 800c6c4:	4802      	ldr	r0, [pc, #8]	; (800c6d0 <DFSDM1_FLT0_IRQHandler+0x10>)
 800c6c6:	f7f4 fbff 	bl	8000ec8 <HAL_DFSDM_IRQHandler>
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 1 */

  /* USER CODE END DFSDM1_FLT0_IRQn 1 */
}
 800c6ca:	bf00      	nop
 800c6cc:	bd80      	pop	{r7, pc}
 800c6ce:	bf00      	nop
 800c6d0:	200032ac 	.word	0x200032ac

0800c6d4 <TIM2_IRQHandler>:

/* USER CODE BEGIN 1 */
/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	af00      	add	r7, sp, #0
	BLE_DoJob();
 800c6d8:	f000 fa44 	bl	800cb64 <BLE_DoJob>
}
 800c6dc:	bf00      	nop
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt.
 */
void TIM6_IRQHandler(void) {
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	af00      	add	r7, sp, #0
	App_DoJob();
 800c6e4:	f7fd ff8e 	bl	800a604 <App_DoJob>
}
 800c6e8:	bf00      	nop
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b084      	sub	sp, #16
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800c6f4:	4b11      	ldr	r3, [pc, #68]	; (800c73c <_sbrk+0x50>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d102      	bne.n	800c702 <_sbrk+0x16>
		heap_end = &end;
 800c6fc:	4b0f      	ldr	r3, [pc, #60]	; (800c73c <_sbrk+0x50>)
 800c6fe:	4a10      	ldr	r2, [pc, #64]	; (800c740 <_sbrk+0x54>)
 800c700:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800c702:	4b0e      	ldr	r3, [pc, #56]	; (800c73c <_sbrk+0x50>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800c708:	4b0c      	ldr	r3, [pc, #48]	; (800c73c <_sbrk+0x50>)
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	4413      	add	r3, r2
 800c710:	466a      	mov	r2, sp
 800c712:	4293      	cmp	r3, r2
 800c714:	d907      	bls.n	800c726 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800c716:	f003 febb 	bl	8010490 <__errno>
 800c71a:	4603      	mov	r3, r0
 800c71c:	220c      	movs	r2, #12
 800c71e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800c720:	f04f 33ff 	mov.w	r3, #4294967295
 800c724:	e006      	b.n	800c734 <_sbrk+0x48>
	}

	heap_end += incr;
 800c726:	4b05      	ldr	r3, [pc, #20]	; (800c73c <_sbrk+0x50>)
 800c728:	681a      	ldr	r2, [r3, #0]
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	4413      	add	r3, r2
 800c72e:	4a03      	ldr	r2, [pc, #12]	; (800c73c <_sbrk+0x50>)
 800c730:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800c732:	68fb      	ldr	r3, [r7, #12]
}
 800c734:	4618      	mov	r0, r3
 800c736:	3710      	adds	r7, #16
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	2000019c 	.word	0x2000019c
 800c740:	20003538 	.word	0x20003538

0800c744 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800c744:	b480      	push	{r7}
 800c746:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c748:	4b17      	ldr	r3, [pc, #92]	; (800c7a8 <SystemInit+0x64>)
 800c74a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c74e:	4a16      	ldr	r2, [pc, #88]	; (800c7a8 <SystemInit+0x64>)
 800c750:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c754:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800c758:	4b14      	ldr	r3, [pc, #80]	; (800c7ac <SystemInit+0x68>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4a13      	ldr	r2, [pc, #76]	; (800c7ac <SystemInit+0x68>)
 800c75e:	f043 0301 	orr.w	r3, r3, #1
 800c762:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800c764:	4b11      	ldr	r3, [pc, #68]	; (800c7ac <SystemInit+0x68>)
 800c766:	2200      	movs	r2, #0
 800c768:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800c76a:	4b10      	ldr	r3, [pc, #64]	; (800c7ac <SystemInit+0x68>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	4a0f      	ldr	r2, [pc, #60]	; (800c7ac <SystemInit+0x68>)
 800c770:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800c774:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800c778:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800c77a:	4b0c      	ldr	r3, [pc, #48]	; (800c7ac <SystemInit+0x68>)
 800c77c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c780:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800c782:	4b0a      	ldr	r3, [pc, #40]	; (800c7ac <SystemInit+0x68>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4a09      	ldr	r2, [pc, #36]	; (800c7ac <SystemInit+0x68>)
 800c788:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c78c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800c78e:	4b07      	ldr	r3, [pc, #28]	; (800c7ac <SystemInit+0x68>)
 800c790:	2200      	movs	r2, #0
 800c792:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c794:	4b04      	ldr	r3, [pc, #16]	; (800c7a8 <SystemInit+0x64>)
 800c796:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c79a:	609a      	str	r2, [r3, #8]
#endif
}
 800c79c:	bf00      	nop
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a4:	4770      	bx	lr
 800c7a6:	bf00      	nop
 800c7a8:	e000ed00 	.word	0xe000ed00
 800c7ac:	40021000 	.word	0x40021000

0800c7b0 <BLE_Init>:
#define IGNORE_STATUS(x) ((void)0)
#define CHECK_STATUS_RETURN(x) if (x != BLE_STATUS_SUCCESS) return
#define CHECK_STATUS_RETVAL(x) if (x != BLE_STATUS_SUCCESS) return x
#define CHECK_STATUS_RETBOOL(x) if (x != BLE_STATUS_SUCCESS) return 0

uint8_t BLE_Init(void) {
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	73fb      	strb	r3, [r7, #15]

	// Init the Bluetooth Communication
	HCI_Init();
 800c7ba:	f001 faff 	bl	800ddbc <HCI_Init>
	HAL_Delay(10);
 800c7be:	200a      	movs	r0, #10
 800c7c0:	f7f3 ff4a 	bl	8000658 <HAL_Delay>
	HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 800c7c4:	2201      	movs	r2, #1
 800c7c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c7ca:	4829      	ldr	r0, [pc, #164]	; (800c870 <BLE_Init+0xc0>)
 800c7cc:	f7f5 fb46 	bl	8001e5c <HAL_GPIO_WritePin>
	HAL_NVIC_SetPriority(BNRG_SPI_EXTI_IRQn, BNRG_SPI_EXTI_IRQn_Priority, 0);
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	2102      	movs	r1, #2
 800c7d4:	2008      	movs	r0, #8
 800c7d6:	f7f4 f88e 	bl	80008f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 800c7da:	2008      	movs	r0, #8
 800c7dc:	f7f4 f8a7 	bl	800092e <HAL_NVIC_EnableIRQ>
	strcpy(BLE_config.name, "Winter_23");		//FIXME: Adjust device name
 800c7e0:	4b24      	ldr	r3, [pc, #144]	; (800c874 <BLE_Init+0xc4>)
 800c7e2:	4a25      	ldr	r2, [pc, #148]	; (800c878 <BLE_Init+0xc8>)
 800c7e4:	ca07      	ldmia	r2, {r0, r1, r2}
 800c7e6:	c303      	stmia	r3!, {r0, r1}
 800c7e8:	801a      	strh	r2, [r3, #0]

	// Add Services to BTLE
	HAL_Delay(10);
 800c7ea:	200a      	movs	r0, #10
 800c7ec:	f7f3 ff34 	bl	8000658 <HAL_Delay>
	BlueNRG_RST(); // Reset
 800c7f0:	f001 fe4c 	bl	800e48c <BlueNRG_RST>
	HAL_Delay(10);
 800c7f4:	200a      	movs	r0, #10
 800c7f6:	f7f3 ff2f 	bl	8000658 <HAL_Delay>
	getBlueNRGVersion(&hw_version, &fw_version);
 800c7fa:	4920      	ldr	r1, [pc, #128]	; (800c87c <BLE_Init+0xcc>)
 800c7fc:	4820      	ldr	r0, [pc, #128]	; (800c880 <BLE_Init+0xd0>)
 800c7fe:	f001 fa98 	bl	800dd32 <getBlueNRGVersion>
	if (0 < fw_version && fw_version < 0x723) {
 800c802:	4b1e      	ldr	r3, [pc, #120]	; (800c87c <BLE_Init+0xcc>)
 800c804:	881b      	ldrh	r3, [r3, #0]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d017      	beq.n	800c83a <BLE_Init+0x8a>
 800c80a:	4b1c      	ldr	r3, [pc, #112]	; (800c87c <BLE_Init+0xcc>)
 800c80c:	881b      	ldrh	r3, [r3, #0]
 800c80e:	f240 7222 	movw	r2, #1826	; 0x722
 800c812:	4293      	cmp	r3, r2
 800c814:	d811      	bhi.n	800c83a <BLE_Init+0x8a>
		int ret = program_device(fw_image, sizeof fw_image);
 800c816:	f44f 3184 	mov.w	r1, #67584	; 0x10800
 800c81a:	481a      	ldr	r0, [pc, #104]	; (800c884 <BLE_Init+0xd4>)
 800c81c:	f001 f95a 	bl	800dad4 <program_device>
 800c820:	60b8      	str	r0, [r7, #8]
		result &= (ret == BLE_STATUS_SUCCESS);
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	2b00      	cmp	r3, #0
 800c826:	bf0c      	ite	eq
 800c828:	2301      	moveq	r3, #1
 800c82a:	2300      	movne	r3, #0
 800c82c:	b2db      	uxtb	r3, r3
 800c82e:	b25a      	sxtb	r2, r3
 800c830:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c834:	4013      	ands	r3, r2
 800c836:	b25b      	sxtb	r3, r3
 800c838:	73fb      	strb	r3, [r7, #15]
	}

	BLE_Services_Init();
 800c83a:	f000 f82b 	bl	800c894 <BLE_Services_Init>

	uint8_t temp[6];
	aci_hal_read_config_data(0x80, 6, temp, BLE_config.bd_address);
 800c83e:	463a      	mov	r2, r7
 800c840:	4b11      	ldr	r3, [pc, #68]	; (800c888 <BLE_Init+0xd8>)
 800c842:	2106      	movs	r1, #6
 800c844:	2080      	movs	r0, #128	; 0x80
 800c846:	f000 ff04 	bl	800d652 <aci_hal_read_config_data>

	//Init
	HAL_NVIC_SetPriority(BLE_JOB_IRQn, BLE_JOB_IRQn_Priority, 0);
 800c84a:	2200      	movs	r2, #0
 800c84c:	2104      	movs	r1, #4
 800c84e:	201c      	movs	r0, #28
 800c850:	f7f4 f851 	bl	80008f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(BLE_JOB_IRQn);
 800c854:	201c      	movs	r0, #28
 800c856:	f7f4 f86a 	bl	800092e <HAL_NVIC_EnableIRQ>

	BLE_config.state = 1;
 800c85a:	4b0c      	ldr	r3, [pc, #48]	; (800c88c <BLE_Init+0xdc>)
 800c85c:	2201      	movs	r2, #1
 800c85e:	71da      	strb	r2, [r3, #7]
	set_connectable = 1;
 800c860:	4b0b      	ldr	r3, [pc, #44]	; (800c890 <BLE_Init+0xe0>)
 800c862:	2201      	movs	r2, #1
 800c864:	701a      	strb	r2, [r3, #0]
	return result;
 800c866:	7bfb      	ldrb	r3, [r7, #15]
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3710      	adds	r7, #16
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}
 800c870:	48000400 	.word	0x48000400
 800c874:	200001ac 	.word	0x200001ac
 800c878:	08010f40 	.word	0x08010f40
 800c87c:	200001bc 	.word	0x200001bc
 800c880:	200001bb 	.word	0x200001bb
 800c884:	08011474 	.word	0x08011474
 800c888:	200001a5 	.word	0x200001a5
 800c88c:	200001a4 	.word	0x200001a4
 800c890:	20000020 	.word	0x20000020

0800c894 <BLE_Services_Init>:

uint8_t BLE_Services_Init(void) {
 800c894:	b580      	push	{r7, lr}
 800c896:	b086      	sub	sp, #24
 800c898:	af04      	add	r7, sp, #16
	tBleStatus status;

	// Init the Bluetooth
	uint8_t bdaddr[] = { 0x89, 0xD3, 0xF5, 0xE1, 0x81, 0x02 };
 800c89a:	4a3f      	ldr	r2, [pc, #252]	; (800c998 <BLE_Services_Init+0x104>)
 800c89c:	463b      	mov	r3, r7
 800c89e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c8a2:	6018      	str	r0, [r3, #0]
 800c8a4:	3304      	adds	r3, #4
 800c8a6:	8019      	strh	r1, [r3, #0]
	status = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800c8a8:	463b      	mov	r3, r7
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	2106      	movs	r1, #6
 800c8ae:	2000      	movs	r0, #0
 800c8b0:	f000 fe68 	bl	800d584 <aci_hal_write_config_data>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	71fb      	strb	r3, [r7, #7]
	CONFIG_DATA_PUBADDR_LEN, bdaddr);
	IGNORE_STATUS(status);

	// GATT Initialization
	status = aci_gatt_init();
 800c8b8:	f000 fb02 	bl	800cec0 <aci_gatt_init>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c8c0:	79fb      	ldrb	r3, [r7, #7]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d001      	beq.n	800c8ca <BLE_Services_Init+0x36>
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	e062      	b.n	800c990 <BLE_Services_Init+0xfc>
	status = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x01, strlen(BLE_config.name),
 800c8ca:	4834      	ldr	r0, [pc, #208]	; (800c99c <BLE_Services_Init+0x108>)
 800c8cc:	f7f3 fc80 	bl	80001d0 <strlen>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	b2da      	uxtb	r2, r3
 800c8d4:	4b32      	ldr	r3, [pc, #200]	; (800c9a0 <BLE_Services_Init+0x10c>)
 800c8d6:	9301      	str	r3, [sp, #4]
 800c8d8:	4b32      	ldr	r3, [pc, #200]	; (800c9a4 <BLE_Services_Init+0x110>)
 800c8da:	9300      	str	r3, [sp, #0]
 800c8dc:	4b32      	ldr	r3, [pc, #200]	; (800c9a8 <BLE_Services_Init+0x114>)
 800c8de:	2101      	movs	r1, #1
 800c8e0:	2001      	movs	r0, #1
 800c8e2:	f000 f951 	bl	800cb88 <aci_gap_init>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	71fb      	strb	r3, [r7, #7]
			&service_handle, &devname_char_handle, &appearance_char_handle);
	CHECK_STATUS_RETBOOL(status);
 800c8ea:	79fb      	ldrb	r3, [r7, #7]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d001      	beq.n	800c8f4 <BLE_Services_Init+0x60>
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	e04d      	b.n	800c990 <BLE_Services_Init+0xfc>

	// Set Authorization Requirement
	status = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	9303      	str	r3, [sp, #12]
 800c8f8:	4b2c      	ldr	r3, [pc, #176]	; (800c9ac <BLE_Services_Init+0x118>)
 800c8fa:	9302      	str	r3, [sp, #8]
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	9301      	str	r3, [sp, #4]
 800c900:	2310      	movs	r3, #16
 800c902:	9300      	str	r3, [sp, #0]
 800c904:	2307      	movs	r3, #7
 800c906:	2200      	movs	r2, #0
 800c908:	2100      	movs	r1, #0
 800c90a:	2001      	movs	r0, #1
 800c90c:	f000 fa87 	bl	800ce1e <aci_gap_set_auth_requirement>
 800c910:	4603      	mov	r3, r0
 800c912:	71fb      	strb	r3, [r7, #7]
	OOB_AUTH_DATA_ABSENT, NULL, 7, 16, USE_FIXED_PIN_FOR_PAIRING, 135712,
	BONDING);
	CHECK_STATUS_RETBOOL(status);
 800c914:	79fb      	ldrb	r3, [r7, #7]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d001      	beq.n	800c91e <BLE_Services_Init+0x8a>
 800c91a:	2300      	movs	r3, #0
 800c91c:	e038      	b.n	800c990 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_DeviceInformation();
 800c91e:	f002 f8fd 	bl	800eb1c <Add_BLE_Service_DeviceInformation>
 800c922:	4603      	mov	r3, r0
 800c924:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c926:	79fb      	ldrb	r3, [r7, #7]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d001      	beq.n	800c930 <BLE_Services_Init+0x9c>
 800c92c:	2300      	movs	r3, #0
 800c92e:	e02f      	b.n	800c990 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Battery();
 800c930:	f002 f9ec 	bl	800ed0c <Add_BLE_Service_Battery>
 800c934:	4603      	mov	r3, r0
 800c936:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c938:	79fb      	ldrb	r3, [r7, #7]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d001      	beq.n	800c942 <BLE_Services_Init+0xae>
 800c93e:	2300      	movs	r3, #0
 800c940:	e026      	b.n	800c990 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_EnvironmentalSensing();
 800c942:	f002 fa21 	bl	800ed88 <Add_BLE_Service_EnvironmentalSensing>
 800c946:	4603      	mov	r3, r0
 800c948:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c94a:	79fb      	ldrb	r3, [r7, #7]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d001      	beq.n	800c954 <BLE_Services_Init+0xc0>
 800c950:	2300      	movs	r3, #0
 800c952:	e01d      	b.n	800c990 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Log();
 800c954:	f002 fa8c 	bl	800ee70 <Add_BLE_Service_Log>
 800c958:	4603      	mov	r3, r0
 800c95a:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c95c:	79fb      	ldrb	r3, [r7, #7]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d001      	beq.n	800c966 <BLE_Services_Init+0xd2>
 800c962:	2300      	movs	r3, #0
 800c964:	e014      	b.n	800c990 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Communication();
 800c966:	f002 fb0f 	bl	800ef88 <Add_BLE_Service_Communication>
 800c96a:	4603      	mov	r3, r0
 800c96c:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c96e:	79fb      	ldrb	r3, [r7, #7]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d001      	beq.n	800c978 <BLE_Services_Init+0xe4>
 800c974:	2300      	movs	r3, #0
 800c976:	e00b      	b.n	800c990 <BLE_Services_Init+0xfc>

	// Output power
	status = aci_hal_set_tx_power_level(1, 7); // +8dBm
 800c978:	2107      	movs	r1, #7
 800c97a:	2001      	movs	r0, #1
 800c97c:	f000 febe 	bl	800d6fc <aci_hal_set_tx_power_level>
 800c980:	4603      	mov	r3, r0
 800c982:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800c984:	79fb      	ldrb	r3, [r7, #7]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d001      	beq.n	800c98e <BLE_Services_Init+0xfa>
 800c98a:	2300      	movs	r3, #0
 800c98c:	e000      	b.n	800c990 <BLE_Services_Init+0xfc>

	return 1;
 800c98e:	2301      	movs	r3, #1
}
 800c990:	4618      	mov	r0, r3
 800c992:	3708      	adds	r7, #8
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}
 800c998:	08010f4c 	.word	0x08010f4c
 800c99c:	200001ac 	.word	0x200001ac
 800c9a0:	200001c2 	.word	0x200001c2
 800c9a4:	200001c0 	.word	0x200001c0
 800c9a8:	200001be 	.word	0x200001be
 800c9ac:	00021220 	.word	0x00021220

0800c9b0 <BLE_SetConnectable>:

void BLE_SetConnectable(void) {
 800c9b0:	b5b0      	push	{r4, r5, r7, lr}
 800c9b2:	b08e      	sub	sp, #56	; 0x38
 800c9b4:	af08      	add	r7, sp, #32
	char prefixed_name[BLE_NAME_LEN + 1] = { AD_TYPE_SHORTENED_LOCAL_NAME };
 800c9b6:	2308      	movs	r3, #8
 800c9b8:	607b      	str	r3, [r7, #4]
 800c9ba:	f107 0308 	add.w	r3, r7, #8
 800c9be:	2200      	movs	r2, #0
 800c9c0:	601a      	str	r2, [r3, #0]
 800c9c2:	605a      	str	r2, [r3, #4]
 800c9c4:	609a      	str	r2, [r3, #8]
	strncpy(prefixed_name + 1, BLE_config.name, BLE_NAME_LEN);
 800c9c6:	1d3b      	adds	r3, r7, #4
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	220f      	movs	r2, #15
 800c9cc:	4925      	ldr	r1, [pc, #148]	; (800ca64 <BLE_SetConnectable+0xb4>)
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	f003 fe88 	bl	80106e4 <strncpy>

	tBleStatus status;

	status = hci_le_set_scan_resp_data(0, NULL);
 800c9d4:	2100      	movs	r1, #0
 800c9d6:	2000      	movs	r0, #0
 800c9d8:	f001 fccc 	bl	800e374 <hci_le_set_scan_resp_data>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	75fb      	strb	r3, [r7, #23]
	CHECK_STATUS_RETURN(status);
 800c9e0:	7dfb      	ldrb	r3, [r7, #23]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d137      	bne.n	800ca56 <BLE_SetConnectable+0xa6>

	// Advertising period multiple of 0.625 ms
	status = aci_gap_set_discoverable(ADV_IND, SCAN_P, SCAN_L,
	STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE, strlen(prefixed_name), prefixed_name,
 800c9e6:	1d3b      	adds	r3, r7, #4
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	f7f3 fbf1 	bl	80001d0 <strlen>
 800c9ee:	4603      	mov	r3, r0
	status = aci_gap_set_discoverable(ADV_IND, SCAN_P, SCAN_L,
 800c9f0:	b2db      	uxtb	r3, r3
 800c9f2:	2220      	movs	r2, #32
 800c9f4:	9206      	str	r2, [sp, #24]
 800c9f6:	2220      	movs	r2, #32
 800c9f8:	9205      	str	r2, [sp, #20]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	9204      	str	r2, [sp, #16]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	9203      	str	r2, [sp, #12]
 800ca02:	1d3a      	adds	r2, r7, #4
 800ca04:	9202      	str	r2, [sp, #8]
 800ca06:	9301      	str	r3, [sp, #4]
 800ca08:	2300      	movs	r3, #0
 800ca0a:	9300      	str	r3, [sp, #0]
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca12:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ca16:	2000      	movs	r0, #0
 800ca18:	f000 f906 	bl	800cc28 <aci_gap_set_discoverable>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	75fb      	strb	r3, [r7, #23]
			0, NULL, CONN_P1, CONN_P2);
	CHECK_STATUS_RETURN(status);
 800ca20:	7dfb      	ldrb	r3, [r7, #23]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d119      	bne.n	800ca5a <BLE_SetConnectable+0xaa>

	HAL_Delay(10);
 800ca26:	200a      	movs	r0, #10
 800ca28:	f7f3 fe16 	bl	8000658 <HAL_Delay>

	// Change device name
	status = aci_gatt_update_char_value(service_handle, devname_char_handle, 0,
 800ca2c:	4b0e      	ldr	r3, [pc, #56]	; (800ca68 <BLE_SetConnectable+0xb8>)
 800ca2e:	881c      	ldrh	r4, [r3, #0]
 800ca30:	4b0e      	ldr	r3, [pc, #56]	; (800ca6c <BLE_SetConnectable+0xbc>)
 800ca32:	881d      	ldrh	r5, [r3, #0]
			strlen(BLE_config.name), BLE_config.name);
 800ca34:	480b      	ldr	r0, [pc, #44]	; (800ca64 <BLE_SetConnectable+0xb4>)
 800ca36:	f7f3 fbcb 	bl	80001d0 <strlen>
 800ca3a:	4603      	mov	r3, r0
	status = aci_gatt_update_char_value(service_handle, devname_char_handle, 0,
 800ca3c:	b2db      	uxtb	r3, r3
 800ca3e:	4a09      	ldr	r2, [pc, #36]	; (800ca64 <BLE_SetConnectable+0xb4>)
 800ca40:	9200      	str	r2, [sp, #0]
 800ca42:	2200      	movs	r2, #0
 800ca44:	4629      	mov	r1, r5
 800ca46:	4620      	mov	r0, r4
 800ca48:	f000 fcd7 	bl	800d3fa <aci_gatt_update_char_value>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	75fb      	strb	r3, [r7, #23]
	CHECK_STATUS_RETURN(status);
 800ca50:	7dfb      	ldrb	r3, [r7, #23]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	e002      	b.n	800ca5c <BLE_SetConnectable+0xac>
	CHECK_STATUS_RETURN(status);
 800ca56:	bf00      	nop
 800ca58:	e000      	b.n	800ca5c <BLE_SetConnectable+0xac>
	CHECK_STATUS_RETURN(status);
 800ca5a:	bf00      	nop
}
 800ca5c:	3718      	adds	r7, #24
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bdb0      	pop	{r4, r5, r7, pc}
 800ca62:	bf00      	nop
 800ca64:	200001ac 	.word	0x200001ac
 800ca68:	200001be 	.word	0x200001be
 800ca6c:	200001c0 	.word	0x200001c0

0800ca70 <GAP_ConnectionComplete_CB>:

void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle) {
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b082      	sub	sp, #8
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
 800ca78:	460b      	mov	r3, r1
 800ca7a:	807b      	strh	r3, [r7, #2]
	connection_handle = handle;
 800ca7c:	4a05      	ldr	r2, [pc, #20]	; (800ca94 <GAP_ConnectionComplete_CB+0x24>)
 800ca7e:	887b      	ldrh	r3, [r7, #2]
 800ca80:	8013      	strh	r3, [r2, #0]
	BLE_config.connected = 1;
 800ca82:	4b05      	ldr	r3, [pc, #20]	; (800ca98 <GAP_ConnectionComplete_CB+0x28>)
 800ca84:	2201      	movs	r2, #1
 800ca86:	701a      	strb	r2, [r3, #0]
	App_Handle_BTConnected();
 800ca88:	f7fd fe0a 	bl	800a6a0 <App_Handle_BTConnected>
//	MasterTrusted = false;
//	aci_gap_slave_security_request(handle, BONDING, MITM_PROTECTION_REQUIRED);
//	updateLastActivityTime(); TODO
}
 800ca8c:	bf00      	nop
 800ca8e:	3708      	adds	r7, #8
 800ca90:	46bd      	mov	sp, r7
 800ca92:	bd80      	pop	{r7, pc}
 800ca94:	200001a0 	.word	0x200001a0
 800ca98:	200001a4 	.word	0x200001a4

0800ca9c <GAP_DisconnectionComplete_CB>:

void GAP_DisconnectionComplete_CB(void) {
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	af00      	add	r7, sp, #0
//	updateLastActivityTime(); TODO
	BLE_config.connected = 0;
 800caa0:	4b04      	ldr	r3, [pc, #16]	; (800cab4 <GAP_DisconnectionComplete_CB+0x18>)
 800caa2:	2200      	movs	r2, #0
 800caa4:	701a      	strb	r2, [r3, #0]
	set_connectable = 1;
 800caa6:	4b04      	ldr	r3, [pc, #16]	; (800cab8 <GAP_DisconnectionComplete_CB+0x1c>)
 800caa8:	2201      	movs	r2, #1
 800caaa:	701a      	strb	r2, [r3, #0]
	App_Handle_BTDisconnected();
 800caac:	f7fd fdff 	bl	800a6ae <App_Handle_BTDisconnected>
}
 800cab0:	bf00      	nop
 800cab2:	bd80      	pop	{r7, pc}
 800cab4:	200001a4 	.word	0x200001a4
 800cab8:	20000020 	.word	0x20000020

0800cabc <HCI_Event_CB>:

void HCI_Event_CB(void *pckt) {
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b088      	sub	sp, #32
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
	hci_uart_pckt *hci_pckt = pckt;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	61fb      	str	r3, [r7, #28]
	if (hci_pckt->type != HCI_EVENT_PKT) return;
 800cac8:	69fb      	ldr	r3, [r7, #28]
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	2b04      	cmp	r3, #4
 800cace:	d142      	bne.n	800cb56 <HCI_Event_CB+0x9a>

	hci_event_pckt *event_pckt = (hci_event_pckt*) hci_pckt->data;
 800cad0:	69fb      	ldr	r3, [r7, #28]
 800cad2:	3301      	adds	r3, #1
 800cad4:	61bb      	str	r3, [r7, #24]
	switch (event_pckt->evt) {
 800cad6:	69bb      	ldr	r3, [r7, #24]
 800cad8:	781b      	ldrb	r3, [r3, #0]
 800cada:	2bff      	cmp	r3, #255	; 0xff
 800cadc:	d01f      	beq.n	800cb1e <HCI_Event_CB+0x62>
 800cade:	2bff      	cmp	r3, #255	; 0xff
 800cae0:	dc3c      	bgt.n	800cb5c <HCI_Event_CB+0xa0>
 800cae2:	2b05      	cmp	r3, #5
 800cae4:	d002      	beq.n	800caec <HCI_Event_CB+0x30>
 800cae6:	2b3e      	cmp	r3, #62	; 0x3e
 800cae8:	d003      	beq.n	800caf2 <HCI_Event_CB+0x36>
 800caea:	e037      	b.n	800cb5c <HCI_Event_CB+0xa0>
		case EVT_DISCONN_COMPLETE:
			//  vt_disconn_complete *evt = (void*)event_pckt->data;
			GAP_DisconnectionComplete_CB();
 800caec:	f7ff ffd6 	bl	800ca9c <GAP_DisconnectionComplete_CB>
			break;
 800caf0:	e034      	b.n	800cb5c <HCI_Event_CB+0xa0>
		case EVT_LE_META_EVENT: {
			evt_le_meta_event *evt = (void*) event_pckt->data;
 800caf2:	69bb      	ldr	r3, [r7, #24]
 800caf4:	3302      	adds	r3, #2
 800caf6:	613b      	str	r3, [r7, #16]
			switch (evt->subevent) {
 800caf8:	693b      	ldr	r3, [r7, #16]
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	2b01      	cmp	r3, #1
 800cafe:	d12c      	bne.n	800cb5a <HCI_Event_CB+0x9e>
				case EVT_LE_CONN_COMPLETE: {
					evt_le_connection_complete *cc = (void*) evt->data;
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	3301      	adds	r3, #1
 800cb04:	60fb      	str	r3, [r7, #12]
					GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	1d5a      	adds	r2, r3, #5
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cb10:	b29b      	uxth	r3, r3
 800cb12:	4619      	mov	r1, r3
 800cb14:	4610      	mov	r0, r2
 800cb16:	f7ff ffab 	bl	800ca70 <GAP_ConnectionComplete_CB>
					//          HAL_Delay(25);
					//          if (aci_gap_terminate(cc->handle, HCI_REJECTED_SECURITY) == 0x00)
					//              break;
					//      }
					//  }
					break;
 800cb1a:	bf00      	nop
				}
			}
			break;
 800cb1c:	e01d      	b.n	800cb5a <HCI_Event_CB+0x9e>
		}
		case EVT_VENDOR: {
			evt_blue_aci *blue_evt = (void*) event_pckt->data;
 800cb1e:	69bb      	ldr	r3, [r7, #24]
 800cb20:	3302      	adds	r3, #2
 800cb22:	617b      	str	r3, [r7, #20]
			switch (blue_evt->ecode) {
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	881b      	ldrh	r3, [r3, #0]
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	f640 4201 	movw	r2, #3073	; 0xc01
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d009      	beq.n	800cb46 <HCI_Event_CB+0x8a>
 800cb32:	f640 4214 	movw	r2, #3092	; 0xc14
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d10b      	bne.n	800cb52 <HCI_Event_CB+0x96>
				case EVT_BLUE_GATT_READ_PERMIT_REQ:
					Read_Request_CB((void*) blue_evt->data);
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	3302      	adds	r3, #2
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f002 fa72 	bl	800f028 <Read_Request_CB>
					break;
 800cb44:	e006      	b.n	800cb54 <HCI_Event_CB+0x98>
				case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
					Attribute_Modified_CB((void*) blue_evt->data);
 800cb46:	697b      	ldr	r3, [r7, #20]
 800cb48:	3302      	adds	r3, #2
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	f002 fb90 	bl	800f270 <Attribute_Modified_CB>
					break;
 800cb50:	e000      	b.n	800cb54 <HCI_Event_CB+0x98>
					//      break;
					//  case EVT_BLUE_GAP_BOND_LOST:
					//      aci_gap_allow_rebond(connection_handle);
					//		break;
				default:
					break;
 800cb52:	bf00      	nop
			}
			break;
 800cb54:	e002      	b.n	800cb5c <HCI_Event_CB+0xa0>
	if (hci_pckt->type != HCI_EVENT_PKT) return;
 800cb56:	bf00      	nop
 800cb58:	e000      	b.n	800cb5c <HCI_Event_CB+0xa0>
			break;
 800cb5a:	bf00      	nop
		}
	}
}
 800cb5c:	3720      	adds	r7, #32
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
	...

0800cb64 <BLE_DoJob>:

void BLE_DoJob(void) {
 800cb64:	b580      	push	{r7, lr}
 800cb66:	af00      	add	r7, sp, #0
	HCI_Process();
 800cb68:	f001 f970 	bl	800de4c <HCI_Process>

	if (set_connectable) {
 800cb6c:	4b05      	ldr	r3, [pc, #20]	; (800cb84 <BLE_DoJob+0x20>)
 800cb6e:	781b      	ldrb	r3, [r3, #0]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d004      	beq.n	800cb7e <BLE_DoJob+0x1a>
		BLE_SetConnectable();
 800cb74:	f7ff ff1c 	bl	800c9b0 <BLE_SetConnectable>
		set_connectable = 0;
 800cb78:	4b02      	ldr	r3, [pc, #8]	; (800cb84 <BLE_DoJob+0x20>)
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	701a      	strb	r2, [r3, #0]
	}
}
 800cb7e:	bf00      	nop
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	20000020 	.word	0x20000020

0800cb88 <aci_gap_init>:
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

#if BLUENRG_MS
tBleStatus aci_gap_init(uint8_t role, uint8_t privacy_enabled,
		uint8_t device_name_char_len, uint16_t* service_handle,
		uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle) {
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b08c      	sub	sp, #48	; 0x30
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	603b      	str	r3, [r7, #0]
 800cb90:	4603      	mov	r3, r0
 800cb92:	71fb      	strb	r3, [r7, #7]
 800cb94:	460b      	mov	r3, r1
 800cb96:	71bb      	strb	r3, [r7, #6]
 800cb98:	4613      	mov	r3, r2
 800cb9a:	717b      	strb	r3, [r7, #5]
	struct hci_request rq;
	gap_init_cp cp;
	gap_init_rp resp;

	cp.role = role;
 800cb9c:	79fb      	ldrb	r3, [r7, #7]
 800cb9e:	753b      	strb	r3, [r7, #20]
	cp.privacy_enabled = privacy_enabled;
 800cba0:	79bb      	ldrb	r3, [r7, #6]
 800cba2:	757b      	strb	r3, [r7, #21]
	cp.device_name_char_len = device_name_char_len;
 800cba4:	797b      	ldrb	r3, [r7, #5]
 800cba6:	75bb      	strb	r3, [r7, #22]

	Osal_MemSet(&resp, 0, sizeof(resp));
 800cba8:	f107 030c 	add.w	r3, r7, #12
 800cbac:	2207      	movs	r2, #7
 800cbae:	2100      	movs	r1, #0
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f001 fe95 	bl	800e8e0 <Osal_MemSet>

	Osal_MemSet(&rq, 0, sizeof(rq));
 800cbb6:	f107 0318 	add.w	r3, r7, #24
 800cbba:	2218      	movs	r2, #24
 800cbbc:	2100      	movs	r1, #0
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f001 fe8e 	bl	800e8e0 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800cbc4:	233f      	movs	r3, #63	; 0x3f
 800cbc6:	833b      	strh	r3, [r7, #24]
	rq.ocf = OCF_GAP_INIT;
 800cbc8:	238a      	movs	r3, #138	; 0x8a
 800cbca:	837b      	strh	r3, [r7, #26]
	rq.cparam = &cp;
 800cbcc:	f107 0314 	add.w	r3, r7, #20
 800cbd0:	623b      	str	r3, [r7, #32]
	rq.clen = sizeof(cp);
 800cbd2:	2303      	movs	r3, #3
 800cbd4:	627b      	str	r3, [r7, #36]	; 0x24
	rq.rparam = &resp;
 800cbd6:	f107 030c 	add.w	r3, r7, #12
 800cbda:	62bb      	str	r3, [r7, #40]	; 0x28
	rq.rlen = GAP_INIT_RP_SIZE;
 800cbdc:	2307      	movs	r3, #7
 800cbde:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (hci_send_req(&rq, FALSE) < 0)
 800cbe0:	f107 0318 	add.w	r3, r7, #24
 800cbe4:	2100      	movs	r1, #0
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f001 fa42 	bl	800e070 <hci_send_req>
 800cbec:	4603      	mov	r3, r0
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	da01      	bge.n	800cbf6 <aci_gap_init+0x6e>
		return BLE_STATUS_TIMEOUT;
 800cbf2:	23ff      	movs	r3, #255	; 0xff
 800cbf4:	e014      	b.n	800cc20 <aci_gap_init+0x98>

	if (resp.status) {
 800cbf6:	7b3b      	ldrb	r3, [r7, #12]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d001      	beq.n	800cc00 <aci_gap_init+0x78>
		return resp.status;
 800cbfc:	7b3b      	ldrb	r3, [r7, #12]
 800cbfe:	e00f      	b.n	800cc20 <aci_gap_init+0x98>
	}

	*service_handle = btohs(resp.service_handle);
 800cc00:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800cc04:	b29a      	uxth	r2, r3
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	801a      	strh	r2, [r3, #0]
	*dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800cc0a:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800cc0e:	b29a      	uxth	r2, r3
 800cc10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc12:	801a      	strh	r2, [r3, #0]
	*appearance_char_handle = btohs(resp.appearance_char_handle);
 800cc14:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cc1c:	801a      	strh	r2, [r3, #0]

	return 0;
 800cc1e:	2300      	movs	r3, #0
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	3730      	adds	r7, #48	; 0x30
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin,
		uint16_t AdvIntervMax, uint8_t OwnAddrType, uint8_t AdvFilterPolicy,
		uint8_t LocalNameLen, const char *LocalName, uint8_t ServiceUUIDLen,
		uint8_t* ServiceUUIDList, uint16_t SlaveConnIntervMin,
		uint16_t SlaveConnIntervMax) {
 800cc28:	b590      	push	{r4, r7, lr}
 800cc2a:	b095      	sub	sp, #84	; 0x54
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	4604      	mov	r4, r0
 800cc30:	4608      	mov	r0, r1
 800cc32:	4611      	mov	r1, r2
 800cc34:	461a      	mov	r2, r3
 800cc36:	4623      	mov	r3, r4
 800cc38:	71fb      	strb	r3, [r7, #7]
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	80bb      	strh	r3, [r7, #4]
 800cc3e:	460b      	mov	r3, r1
 800cc40:	807b      	strh	r3, [r7, #2]
 800cc42:	4613      	mov	r3, r2
 800cc44:	71bb      	strb	r3, [r7, #6]
	struct hci_request rq;
	uint8_t status;
	uint8_t buffer[40];
	uint8_t indx = 0;
 800cc46:	2300      	movs	r3, #0
 800cc48:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if ((LocalNameLen + ServiceUUIDLen + 14) > sizeof(buffer))
 800cc4c:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800cc50:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800cc54:	4413      	add	r3, r2
 800cc56:	330e      	adds	r3, #14
 800cc58:	2b28      	cmp	r3, #40	; 0x28
 800cc5a:	d901      	bls.n	800cc60 <aci_gap_set_discoverable+0x38>
		return BLE_STATUS_INVALID_PARAMS;
 800cc5c:	2342      	movs	r3, #66	; 0x42
 800cc5e:	e0da      	b.n	800ce16 <aci_gap_set_discoverable+0x1ee>

	buffer[indx] = AdvType;
 800cc60:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cc64:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800cc68:	4413      	add	r3, r2
 800cc6a:	79fa      	ldrb	r2, [r7, #7]
 800cc6c:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800cc70:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cc74:	3301      	adds	r3, #1
 800cc76:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	AdvIntervMin = htobs(AdvIntervMin);
 800cc7a:	88bb      	ldrh	r3, [r7, #4]
 800cc7c:	80bb      	strh	r3, [r7, #4]
	Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 800cc7e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cc82:	f107 0208 	add.w	r2, r7, #8
 800cc86:	4413      	add	r3, r2
 800cc88:	1d39      	adds	r1, r7, #4
 800cc8a:	2202      	movs	r2, #2
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f001 fe17 	bl	800e8c0 <Osal_MemCpy>
	indx += 2;
 800cc92:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cc96:	3302      	adds	r3, #2
 800cc98:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	AdvIntervMax = htobs(AdvIntervMax);
 800cc9c:	887b      	ldrh	r3, [r7, #2]
 800cc9e:	807b      	strh	r3, [r7, #2]
	Osal_MemCpy(buffer + indx, &AdvIntervMax, 2);
 800cca0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cca4:	f107 0208 	add.w	r2, r7, #8
 800cca8:	4413      	add	r3, r2
 800ccaa:	1cb9      	adds	r1, r7, #2
 800ccac:	2202      	movs	r2, #2
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f001 fe06 	bl	800e8c0 <Osal_MemCpy>
	indx += 2;
 800ccb4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ccb8:	3302      	adds	r3, #2
 800ccba:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = OwnAddrType;
 800ccbe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ccc2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ccc6:	4413      	add	r3, r2
 800ccc8:	79ba      	ldrb	r2, [r7, #6]
 800ccca:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800ccce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ccd2:	3301      	adds	r3, #1
 800ccd4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = AdvFilterPolicy;
 800ccd8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ccdc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800cce0:	4413      	add	r3, r2
 800cce2:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800cce6:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800ccea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ccee:	3301      	adds	r3, #1
 800ccf0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = LocalNameLen;
 800ccf4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ccf8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ccfc:	4413      	add	r3, r2
 800ccfe:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800cd02:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800cd06:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 800cd10:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd14:	f107 0208 	add.w	r2, r7, #8
 800cd18:	4413      	add	r3, r2
 800cd1a:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800cd1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cd20:	4618      	mov	r0, r3
 800cd22:	f001 fdcd 	bl	800e8c0 <Osal_MemCpy>
	indx += LocalNameLen;
 800cd26:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800cd2a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800cd2e:	4413      	add	r3, r2
 800cd30:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = ServiceUUIDLen;
 800cd34:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd38:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800cd3c:	4413      	add	r3, r2
 800cd3e:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800cd42:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 800cd46:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd4a:	3301      	adds	r3, #1
 800cd4c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800cd50:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd54:	f107 0208 	add.w	r2, r7, #8
 800cd58:	4413      	add	r3, r2
 800cd5a:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800cd5e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cd60:	4618      	mov	r0, r3
 800cd62:	f001 fdad 	bl	800e8c0 <Osal_MemCpy>
	indx += ServiceUUIDLen;
 800cd66:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800cd6a:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800cd6e:	4413      	add	r3, r2
 800cd70:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800cd74:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800cd78:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	Osal_MemCpy(buffer + indx, &SlaveConnIntervMin, 2);
 800cd7c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd80:	f107 0208 	add.w	r2, r7, #8
 800cd84:	4413      	add	r3, r2
 800cd86:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800cd8a:	2202      	movs	r2, #2
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	f001 fd97 	bl	800e8c0 <Osal_MemCpy>
	indx += 2;
 800cd92:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cd96:	3302      	adds	r3, #2
 800cd98:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800cd9c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800cda0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	Osal_MemCpy(buffer + indx, &SlaveConnIntervMax, 2);
 800cda4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cda8:	f107 0208 	add.w	r2, r7, #8
 800cdac:	4413      	add	r3, r2
 800cdae:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800cdb2:	2202      	movs	r2, #2
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f001 fd83 	bl	800e8c0 <Osal_MemCpy>
	indx += 2;
 800cdba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cdbe:	3302      	adds	r3, #2
 800cdc0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemSet(&rq, 0, sizeof(rq));
 800cdc4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cdc8:	2218      	movs	r2, #24
 800cdca:	2100      	movs	r1, #0
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f001 fd87 	bl	800e8e0 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800cdd2:	233f      	movs	r3, #63	; 0x3f
 800cdd4:	86bb      	strh	r3, [r7, #52]	; 0x34
	rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800cdd6:	2383      	movs	r3, #131	; 0x83
 800cdd8:	86fb      	strh	r3, [r7, #54]	; 0x36
	rq.cparam = (void *) buffer;
 800cdda:	f107 0308 	add.w	r3, r7, #8
 800cdde:	63fb      	str	r3, [r7, #60]	; 0x3c
	rq.clen = indx;
 800cde0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cde4:	643b      	str	r3, [r7, #64]	; 0x40
	rq.rparam = &status;
 800cde6:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800cdea:	647b      	str	r3, [r7, #68]	; 0x44
	rq.rlen = 1;
 800cdec:	2301      	movs	r3, #1
 800cdee:	64bb      	str	r3, [r7, #72]	; 0x48

	if (hci_send_req(&rq, FALSE) < 0)
 800cdf0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cdf4:	2100      	movs	r1, #0
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f001 f93a 	bl	800e070 <hci_send_req>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	da01      	bge.n	800ce06 <aci_gap_set_discoverable+0x1de>
		return BLE_STATUS_TIMEOUT;
 800ce02:	23ff      	movs	r3, #255	; 0xff
 800ce04:	e007      	b.n	800ce16 <aci_gap_set_discoverable+0x1ee>

	if (status) {
 800ce06:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d002      	beq.n	800ce14 <aci_gap_set_discoverable+0x1ec>
		return status;
 800ce0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ce12:	e000      	b.n	800ce16 <aci_gap_set_discoverable+0x1ee>
	}

	return 0;
 800ce14:	2300      	movs	r3, #0
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3754      	adds	r7, #84	; 0x54
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd90      	pop	{r4, r7, pc}

0800ce1e <aci_gap_set_auth_requirement>:
}

tBleStatus aci_gap_set_auth_requirement(uint8_t mitm_mode, uint8_t oob_enable,
		uint8_t oob_data[16], uint8_t min_encryption_key_size,
		uint8_t max_encryption_key_size, uint8_t use_fixed_pin,
		uint32_t fixed_pin, uint8_t bonding_mode) {
 800ce1e:	b580      	push	{r7, lr}
 800ce20:	b090      	sub	sp, #64	; 0x40
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	603a      	str	r2, [r7, #0]
 800ce26:	461a      	mov	r2, r3
 800ce28:	4603      	mov	r3, r0
 800ce2a:	71fb      	strb	r3, [r7, #7]
 800ce2c:	460b      	mov	r3, r1
 800ce2e:	71bb      	strb	r3, [r7, #6]
 800ce30:	4613      	mov	r3, r2
 800ce32:	717b      	strb	r3, [r7, #5]
	struct hci_request rq;
	gap_set_auth_requirement_cp cp;
	uint8_t status;

	cp.mitm_mode = mitm_mode;
 800ce34:	79fb      	ldrb	r3, [r7, #7]
 800ce36:	733b      	strb	r3, [r7, #12]
	cp.oob_enable = oob_enable;
 800ce38:	79bb      	ldrb	r3, [r7, #6]
 800ce3a:	737b      	strb	r3, [r7, #13]
	Osal_MemCpy(cp.oob_data, oob_data, 16);
 800ce3c:	f107 030c 	add.w	r3, r7, #12
 800ce40:	3302      	adds	r3, #2
 800ce42:	2210      	movs	r2, #16
 800ce44:	6839      	ldr	r1, [r7, #0]
 800ce46:	4618      	mov	r0, r3
 800ce48:	f001 fd3a 	bl	800e8c0 <Osal_MemCpy>
	cp.min_encryption_key_size = min_encryption_key_size;
 800ce4c:	797b      	ldrb	r3, [r7, #5]
 800ce4e:	77bb      	strb	r3, [r7, #30]
	cp.max_encryption_key_size = max_encryption_key_size;
 800ce50:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800ce54:	77fb      	strb	r3, [r7, #31]
	cp.use_fixed_pin = use_fixed_pin;
 800ce56:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800ce5a:	f887 3020 	strb.w	r3, [r7, #32]
	cp.fixed_pin = htobl(fixed_pin);
 800ce5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce60:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
	cp.bonding_mode = bonding_mode;
 800ce64:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800ce68:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	Osal_MemSet(&rq, 0, sizeof(rq));
 800ce6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ce70:	2218      	movs	r2, #24
 800ce72:	2100      	movs	r1, #0
 800ce74:	4618      	mov	r0, r3
 800ce76:	f001 fd33 	bl	800e8e0 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800ce7a:	233f      	movs	r3, #63	; 0x3f
 800ce7c:	853b      	strh	r3, [r7, #40]	; 0x28
	rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800ce7e:	2386      	movs	r3, #134	; 0x86
 800ce80:	857b      	strh	r3, [r7, #42]	; 0x2a
	rq.cparam = &cp;
 800ce82:	f107 030c 	add.w	r3, r7, #12
 800ce86:	633b      	str	r3, [r7, #48]	; 0x30
	rq.clen = sizeof(cp);
 800ce88:	231a      	movs	r3, #26
 800ce8a:	637b      	str	r3, [r7, #52]	; 0x34
	rq.rparam = &status;
 800ce8c:	f107 030b 	add.w	r3, r7, #11
 800ce90:	63bb      	str	r3, [r7, #56]	; 0x38
	rq.rlen = 1;
 800ce92:	2301      	movs	r3, #1
 800ce94:	63fb      	str	r3, [r7, #60]	; 0x3c

	if (hci_send_req(&rq, FALSE) < 0)
 800ce96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ce9a:	2100      	movs	r1, #0
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	f001 f8e7 	bl	800e070 <hci_send_req>
 800cea2:	4603      	mov	r3, r0
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	da01      	bge.n	800ceac <aci_gap_set_auth_requirement+0x8e>
		return BLE_STATUS_TIMEOUT;
 800cea8:	23ff      	movs	r3, #255	; 0xff
 800ceaa:	e005      	b.n	800ceb8 <aci_gap_set_auth_requirement+0x9a>

	if (status) {
 800ceac:	7afb      	ldrb	r3, [r7, #11]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d001      	beq.n	800ceb6 <aci_gap_set_auth_requirement+0x98>
		return status;
 800ceb2:	7afb      	ldrb	r3, [r7, #11]
 800ceb4:	e000      	b.n	800ceb8 <aci_gap_set_auth_requirement+0x9a>
	}

	return 0;
 800ceb6:	2300      	movs	r3, #0
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	3740      	adds	r7, #64	; 0x40
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b088      	sub	sp, #32
 800cec4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cec6:	f107 0308 	add.w	r3, r7, #8
 800ceca:	2218      	movs	r2, #24
 800cecc:	2100      	movs	r1, #0
 800cece:	4618      	mov	r0, r3
 800ced0:	f001 fd06 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800ced4:	233f      	movs	r3, #63	; 0x3f
 800ced6:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800ced8:	f240 1301 	movw	r3, #257	; 0x101
 800cedc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800cede:	1dfb      	adds	r3, r7, #7
 800cee0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800cee2:	2301      	movs	r3, #1
 800cee4:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cee6:	f107 0308 	add.w	r3, r7, #8
 800ceea:	2100      	movs	r1, #0
 800ceec:	4618      	mov	r0, r3
 800ceee:	f001 f8bf 	bl	800e070 <hci_send_req>
 800cef2:	4603      	mov	r3, r0
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	da01      	bge.n	800cefc <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800cef8:	23ff      	movs	r3, #255	; 0xff
 800cefa:	e000      	b.n	800cefe <aci_gatt_init+0x3e>
  
  return status;
 800cefc:	79fb      	ldrb	r3, [r7, #7]
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	3720      	adds	r7, #32
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}

0800cf06 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800cf06:	b580      	push	{r7, lr}
 800cf08:	b090      	sub	sp, #64	; 0x40
 800cf0a:	af00      	add	r7, sp, #0
 800cf0c:	6039      	str	r1, [r7, #0]
 800cf0e:	4611      	mov	r1, r2
 800cf10:	461a      	mov	r2, r3
 800cf12:	4603      	mov	r3, r0
 800cf14:	71fb      	strb	r3, [r7, #7]
 800cf16:	460b      	mov	r3, r1
 800cf18:	71bb      	strb	r3, [r7, #6]
 800cf1a:	4613      	mov	r3, r2
 800cf1c:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = service_uuid_type;
 800cf24:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cf28:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800cf2c:	4413      	add	r3, r2
 800cf2e:	79fa      	ldrb	r2, [r7, #7]
 800cf30:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800cf34:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cf38:	3301      	adds	r3, #1
 800cf3a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  if(service_uuid_type == UUID_TYPE_16){
 800cf3e:	79fb      	ldrb	r3, [r7, #7]
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d103      	bne.n	800cf4c <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 800cf44:	2302      	movs	r3, #2
 800cf46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800cf4a:	e002      	b.n	800cf52 <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 800cf4c:	2310      	movs	r3, #16
 800cf4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 800cf52:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cf56:	f107 020c 	add.w	r2, r7, #12
 800cf5a:	4413      	add	r3, r2
 800cf5c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	4618      	mov	r0, r3
 800cf64:	f001 fcac 	bl	800e8c0 <Osal_MemCpy>
  indx +=  uuid_len;
 800cf68:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 800cf6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800cf70:	4413      	add	r3, r2
 800cf72:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = service_type;
 800cf76:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cf7a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800cf7e:	4413      	add	r3, r2
 800cf80:	79ba      	ldrb	r2, [r7, #6]
 800cf82:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800cf86:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cf8a:	3301      	adds	r3, #1
 800cf8c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = max_attr_records;
 800cf90:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cf94:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800cf98:	4413      	add	r3, r2
 800cf9a:	797a      	ldrb	r2, [r7, #5]
 800cf9c:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800cfa0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cfa4:	3301      	adds	r3, #1
 800cfa6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800cfaa:	f107 0320 	add.w	r3, r7, #32
 800cfae:	2203      	movs	r2, #3
 800cfb0:	2100      	movs	r1, #0
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f001 fc94 	bl	800e8e0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800cfb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cfbc:	2218      	movs	r2, #24
 800cfbe:	2100      	movs	r1, #0
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f001 fc8d 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800cfc6:	233f      	movs	r3, #63	; 0x3f
 800cfc8:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800cfca:	f44f 7381 	mov.w	r3, #258	; 0x102
 800cfce:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 800cfd0:	f107 030c 	add.w	r3, r7, #12
 800cfd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 800cfd6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800cfda:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 800cfdc:	f107 0320 	add.w	r3, r7, #32
 800cfe0:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800cfe2:	2303      	movs	r3, #3
 800cfe4:	63bb      	str	r3, [r7, #56]	; 0x38
  
  if (hci_send_req(&rq, FALSE) < 0)
 800cfe6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cfea:	2100      	movs	r1, #0
 800cfec:	4618      	mov	r0, r3
 800cfee:	f001 f83f 	bl	800e070 <hci_send_req>
 800cff2:	4603      	mov	r3, r0
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	da01      	bge.n	800cffc <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 800cff8:	23ff      	movs	r3, #255	; 0xff
 800cffa:	e00c      	b.n	800d016 <aci_gatt_add_serv+0x110>
  
  if (resp.status) {
 800cffc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d002      	beq.n	800d00a <aci_gatt_add_serv+0x104>
    return resp.status;
 800d004:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d008:	e005      	b.n	800d016 <aci_gatt_add_serv+0x110>
  }
  
  *serviceHandle = btohs(resp.handle);
 800d00a:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 800d00e:	b29a      	uxth	r2, r3
 800d010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d012:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800d014:	2300      	movs	r3, #0
}
 800d016:	4618      	mov	r0, r3
 800d018:	3740      	adds	r7, #64	; 0x40
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}

0800d01e <aci_gatt_add_char>:
                             uint8_t secPermissions,
                             uint8_t gattEvtMask,
                             uint8_t encryKeySize,
                             uint8_t isVariable,
                             uint16_t* charHandle)                     
{
 800d01e:	b580      	push	{r7, lr}
 800d020:	b092      	sub	sp, #72	; 0x48
 800d022:	af00      	add	r7, sp, #0
 800d024:	603a      	str	r2, [r7, #0]
 800d026:	461a      	mov	r2, r3
 800d028:	4603      	mov	r3, r0
 800d02a:	80fb      	strh	r3, [r7, #6]
 800d02c:	460b      	mov	r3, r1
 800d02e:	717b      	strb	r3, [r7, #5]
 800d030:	4613      	mov	r3, r2
 800d032:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800d034:	2300      	movs	r3, #0
 800d036:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  serviceHandle = htobs(serviceHandle);
 800d03a:	88fb      	ldrh	r3, [r7, #6]
 800d03c:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800d03e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d042:	f107 020c 	add.w	r2, r7, #12
 800d046:	4413      	add	r3, r2
 800d048:	1db9      	adds	r1, r7, #6
 800d04a:	2202      	movs	r2, #2
 800d04c:	4618      	mov	r0, r3
 800d04e:	f001 fc37 	bl	800e8c0 <Osal_MemCpy>
  indx += 2;
 800d052:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d056:	3302      	adds	r3, #2
 800d058:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charUuidType;
 800d05c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d060:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d064:	4413      	add	r3, r2
 800d066:	797a      	ldrb	r2, [r7, #5]
 800d068:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d06c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d070:	3301      	adds	r3, #1
 800d072:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  if(charUuidType == UUID_TYPE_16){
 800d076:	797b      	ldrb	r3, [r7, #5]
 800d078:	2b01      	cmp	r3, #1
 800d07a:	d103      	bne.n	800d084 <aci_gatt_add_char+0x66>
    uuid_len = 2;
 800d07c:	2302      	movs	r3, #2
 800d07e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800d082:	e002      	b.n	800d08a <aci_gatt_add_char+0x6c>
  }
  else {
    uuid_len = 16;
 800d084:	2310      	movs	r3, #16
 800d086:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 800d08a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d08e:	f107 020c 	add.w	r2, r7, #12
 800d092:	4413      	add	r3, r2
 800d094:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800d098:	6839      	ldr	r1, [r7, #0]
 800d09a:	4618      	mov	r0, r3
 800d09c:	f001 fc10 	bl	800e8c0 <Osal_MemCpy>
  indx +=  uuid_len;
 800d0a0:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800d0a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d0a8:	4413      	add	r3, r2
 800d0aa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charValueLen;
 800d0ae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d0b2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d0b6:	4413      	add	r3, r2
 800d0b8:	793a      	ldrb	r2, [r7, #4]
 800d0ba:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d0be:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d0c2:	3301      	adds	r3, #1
 800d0c4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charProperties;
 800d0c8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d0cc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d0d0:	4413      	add	r3, r2
 800d0d2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800d0d6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d0da:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d0de:	3301      	adds	r3, #1
 800d0e0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = secPermissions;
 800d0e4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d0e8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d0ec:	4413      	add	r3, r2
 800d0ee:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d0f2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d0f6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d0fa:	3301      	adds	r3, #1
 800d0fc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = gattEvtMask;
 800d100:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d104:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d108:	4413      	add	r3, r2
 800d10a:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800d10e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d112:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d116:	3301      	adds	r3, #1
 800d118:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = encryKeySize;
 800d11c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d120:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d124:	4413      	add	r3, r2
 800d126:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800d12a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d12e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d132:	3301      	adds	r3, #1
 800d134:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = isVariable;
 800d138:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d13c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800d140:	4413      	add	r3, r2
 800d142:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800d146:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800d14a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d14e:	3301      	adds	r3, #1
 800d150:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800d154:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d158:	2203      	movs	r2, #3
 800d15a:	2100      	movs	r1, #0
 800d15c:	4618      	mov	r0, r3
 800d15e:	f001 fbbf 	bl	800e8e0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d166:	2218      	movs	r2, #24
 800d168:	2100      	movs	r1, #0
 800d16a:	4618      	mov	r0, r3
 800d16c:	f001 fbb8 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d170:	233f      	movs	r3, #63	; 0x3f
 800d172:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800d174:	f44f 7382 	mov.w	r3, #260	; 0x104
 800d178:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 800d17a:	f107 030c 	add.w	r3, r7, #12
 800d17e:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 800d180:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d184:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 800d186:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d18a:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800d18c:	2303      	movs	r3, #3
 800d18e:	643b      	str	r3, [r7, #64]	; 0x40
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d190:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d194:	2100      	movs	r1, #0
 800d196:	4618      	mov	r0, r3
 800d198:	f000 ff6a 	bl	800e070 <hci_send_req>
 800d19c:	4603      	mov	r3, r0
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	da01      	bge.n	800d1a6 <aci_gatt_add_char+0x188>
    return BLE_STATUS_TIMEOUT;
 800d1a2:	23ff      	movs	r3, #255	; 0xff
 800d1a4:	e00c      	b.n	800d1c0 <aci_gatt_add_char+0x1a2>
  
  if (resp.status) {
 800d1a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d002      	beq.n	800d1b4 <aci_gatt_add_char+0x196>
    return resp.status;
 800d1ae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d1b2:	e005      	b.n	800d1c0 <aci_gatt_add_char+0x1a2>
  }
  
  *charHandle = btohs(resp.handle);
 800d1b4:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 800d1b8:	b29a      	uxth	r2, r3
 800d1ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1bc:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800d1be:	2300      	movs	r3, #0
}
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	3748      	adds	r7, #72	; 0x48
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	bd80      	pop	{r7, pc}

0800d1c8 <aci_gatt_add_char_desc>:
                                  uint8_t accPermissions,
                                  uint8_t gattEvtMask,
                                  uint8_t encryKeySize,
                                  uint8_t isVariable,
                                  uint16_t* descHandle)                     
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b0ac      	sub	sp, #176	; 0xb0
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	607b      	str	r3, [r7, #4]
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	81fb      	strh	r3, [r7, #14]
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	81bb      	strh	r3, [r7, #12]
 800d1d8:	4613      	mov	r3, r2
 800d1da:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  gatt_add_char_desc_rp resp;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800d1dc:	2300      	movs	r3, #0
 800d1de:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  serviceHandle = htobs(serviceHandle);
 800d1e2:	89fb      	ldrh	r3, [r7, #14]
 800d1e4:	81fb      	strh	r3, [r7, #14]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800d1e6:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d1ea:	f107 0210 	add.w	r2, r7, #16
 800d1ee:	4413      	add	r3, r2
 800d1f0:	f107 010e 	add.w	r1, r7, #14
 800d1f4:	2202      	movs	r2, #2
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f001 fb62 	bl	800e8c0 <Osal_MemCpy>
  indx += 2;
 800d1fc:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d200:	3302      	adds	r3, #2
 800d202:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  charHandle = htobs(charHandle);
 800d206:	89bb      	ldrh	r3, [r7, #12]
 800d208:	81bb      	strh	r3, [r7, #12]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 800d20a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d20e:	f107 0210 	add.w	r2, r7, #16
 800d212:	4413      	add	r3, r2
 800d214:	f107 010c 	add.w	r1, r7, #12
 800d218:	2202      	movs	r2, #2
 800d21a:	4618      	mov	r0, r3
 800d21c:	f001 fb50 	bl	800e8c0 <Osal_MemCpy>
  indx += 2;
 800d220:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d224:	3302      	adds	r3, #2
 800d226:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descUuidType;
 800d22a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d22e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d232:	4413      	add	r3, r2
 800d234:	7afa      	ldrb	r2, [r7, #11]
 800d236:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d23a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d23e:	3301      	adds	r3, #1
 800d240:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  if(descUuidType == UUID_TYPE_16){
 800d244:	7afb      	ldrb	r3, [r7, #11]
 800d246:	2b01      	cmp	r3, #1
 800d248:	d103      	bne.n	800d252 <aci_gatt_add_char_desc+0x8a>
    uuid_len = 2;
 800d24a:	2302      	movs	r3, #2
 800d24c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 800d250:	e002      	b.n	800d258 <aci_gatt_add_char_desc+0x90>
  }
  else {
    uuid_len = 16;
 800d252:	2310      	movs	r3, #16
 800d254:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
  }        
  Osal_MemCpy(buffer + indx, uuid, uuid_len);
 800d258:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d25c:	f107 0210 	add.w	r2, r7, #16
 800d260:	4413      	add	r3, r2
 800d262:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 800d266:	6879      	ldr	r1, [r7, #4]
 800d268:	4618      	mov	r0, r3
 800d26a:	f001 fb29 	bl	800e8c0 <Osal_MemCpy>
  indx +=  uuid_len;
 800d26e:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800d272:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800d276:	4413      	add	r3, r2
 800d278:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descValueMaxLen;
 800d27c:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d280:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d284:	4413      	add	r3, r2
 800d286:	f897 20b8 	ldrb.w	r2, [r7, #184]	; 0xb8
 800d28a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d28e:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d292:	3301      	adds	r3, #1
 800d294:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descValueLen;
 800d298:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d29c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d2a0:	4413      	add	r3, r2
 800d2a2:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 800d2a6:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d2aa:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  if ((descValueLen+indx+5) > HCI_MAX_PAYLOAD_SIZE)
 800d2b4:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 800d2b8:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d2bc:	4413      	add	r3, r2
 800d2be:	2b7b      	cmp	r3, #123	; 0x7b
 800d2c0:	dd01      	ble.n	800d2c6 <aci_gatt_add_char_desc+0xfe>
    return BLE_STATUS_INVALID_PARAMS;
 800d2c2:	2342      	movs	r3, #66	; 0x42
 800d2c4:	e095      	b.n	800d3f2 <aci_gatt_add_char_desc+0x22a>
  
  Osal_MemCpy(buffer + indx, descValue, descValueLen);
 800d2c6:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d2ca:	f107 0210 	add.w	r2, r7, #16
 800d2ce:	4413      	add	r3, r2
 800d2d0:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 800d2d4:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f001 faf1 	bl	800e8c0 <Osal_MemCpy>
  indx += descValueLen;
 800d2de:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800d2e2:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 800d2e6:	4413      	add	r3, r2
 800d2e8:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = secPermissions;
 800d2ec:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d2f0:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d2f4:	4413      	add	r3, r2
 800d2f6:	f897 20c4 	ldrb.w	r2, [r7, #196]	; 0xc4
 800d2fa:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d2fe:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d302:	3301      	adds	r3, #1
 800d304:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = accPermissions;
 800d308:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d30c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d310:	4413      	add	r3, r2
 800d312:	f897 20c8 	ldrb.w	r2, [r7, #200]	; 0xc8
 800d316:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d31a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d31e:	3301      	adds	r3, #1
 800d320:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = gattEvtMask;
 800d324:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d328:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d32c:	4413      	add	r3, r2
 800d32e:	f897 20cc 	ldrb.w	r2, [r7, #204]	; 0xcc
 800d332:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d336:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d33a:	3301      	adds	r3, #1
 800d33c:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = encryKeySize;
 800d340:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d344:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d348:	4413      	add	r3, r2
 800d34a:	f897 20d0 	ldrb.w	r2, [r7, #208]	; 0xd0
 800d34e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d352:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d356:	3301      	adds	r3, #1
 800d358:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = isVariable;
 800d35c:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d360:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800d364:	4413      	add	r3, r2
 800d366:	f897 20d4 	ldrb.w	r2, [r7, #212]	; 0xd4
 800d36a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d36e:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d372:	3301      	adds	r3, #1
 800d374:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800d378:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800d37c:	2203      	movs	r2, #3
 800d37e:	2100      	movs	r1, #0
 800d380:	4618      	mov	r0, r3
 800d382:	f001 faad 	bl	800e8e0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d386:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800d38a:	2218      	movs	r2, #24
 800d38c:	2100      	movs	r1, #0
 800d38e:	4618      	mov	r0, r3
 800d390:	f001 faa6 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d394:	233f      	movs	r3, #63	; 0x3f
 800d396:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  rq.ocf = OCF_GATT_ADD_CHAR_DESC;
 800d39a:	f240 1305 	movw	r3, #261	; 0x105
 800d39e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  rq.cparam = (void *)buffer;
 800d3a2:	f107 0310 	add.w	r3, r7, #16
 800d3a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.clen = indx;
 800d3aa:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800d3ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.rparam = &resp;
 800d3b2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800d3b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rlen = GATT_ADD_CHAR_DESC_RP_SIZE;
 800d3ba:	2303      	movs	r3, #3
 800d3bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d3c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800d3c4:	2100      	movs	r1, #0
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f000 fe52 	bl	800e070 <hci_send_req>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	da01      	bge.n	800d3d6 <aci_gatt_add_char_desc+0x20e>
    return BLE_STATUS_TIMEOUT;
 800d3d2:	23ff      	movs	r3, #255	; 0xff
 800d3d4:	e00d      	b.n	800d3f2 <aci_gatt_add_char_desc+0x22a>
  
  if (resp.status) {
 800d3d6:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d002      	beq.n	800d3e4 <aci_gatt_add_char_desc+0x21c>
    return resp.status;
 800d3de:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 800d3e2:	e006      	b.n	800d3f2 <aci_gatt_add_char_desc+0x22a>
  }
  
  *descHandle = btohs(resp.handle);
 800d3e4:	f8b7 3091 	ldrh.w	r3, [r7, #145]	; 0x91
 800d3e8:	b29a      	uxth	r2, r3
 800d3ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d3ee:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800d3f0:	2300      	movs	r3, #0
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	37b0      	adds	r7, #176	; 0xb0
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}

0800d3fa <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
                                      uint16_t charHandle,
                                      uint8_t charValOffset,
                                      uint8_t charValueLen,   
                                      const void *charValue)
{
 800d3fa:	b590      	push	{r4, r7, lr}
 800d3fc:	b0ab      	sub	sp, #172	; 0xac
 800d3fe:	af00      	add	r7, sp, #0
 800d400:	4604      	mov	r4, r0
 800d402:	4608      	mov	r0, r1
 800d404:	4611      	mov	r1, r2
 800d406:	461a      	mov	r2, r3
 800d408:	4623      	mov	r3, r4
 800d40a:	80fb      	strh	r3, [r7, #6]
 800d40c:	4603      	mov	r3, r0
 800d40e:	80bb      	strh	r3, [r7, #4]
 800d410:	460b      	mov	r3, r1
 800d412:	70fb      	strb	r3, [r7, #3]
 800d414:	4613      	mov	r3, r2
 800d416:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800d418:	2300      	movs	r3, #0
 800d41a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800d41e:	78bb      	ldrb	r3, [r7, #2]
 800d420:	2b7a      	cmp	r3, #122	; 0x7a
 800d422:	d901      	bls.n	800d428 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800d424:	2342      	movs	r3, #66	; 0x42
 800d426:	e07c      	b.n	800d522 <aci_gatt_update_char_value+0x128>
  
  servHandle = htobs(servHandle);
 800d428:	88fb      	ldrh	r3, [r7, #6]
 800d42a:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 800d42c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d430:	f107 0208 	add.w	r2, r7, #8
 800d434:	4413      	add	r3, r2
 800d436:	1db9      	adds	r1, r7, #6
 800d438:	2202      	movs	r2, #2
 800d43a:	4618      	mov	r0, r3
 800d43c:	f001 fa40 	bl	800e8c0 <Osal_MemCpy>
  indx += 2;
 800d440:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d444:	3302      	adds	r3, #2
 800d446:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  charHandle = htobs(charHandle);
 800d44a:	88bb      	ldrh	r3, [r7, #4]
 800d44c:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 800d44e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d452:	f107 0208 	add.w	r2, r7, #8
 800d456:	4413      	add	r3, r2
 800d458:	1d39      	adds	r1, r7, #4
 800d45a:	2202      	movs	r2, #2
 800d45c:	4618      	mov	r0, r3
 800d45e:	f001 fa2f 	bl	800e8c0 <Osal_MemCpy>
  indx += 2;
 800d462:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d466:	3302      	adds	r3, #2
 800d468:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = charValOffset;
 800d46c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d470:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800d474:	4413      	add	r3, r2
 800d476:	78fa      	ldrb	r2, [r7, #3]
 800d478:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d47c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d480:	3301      	adds	r3, #1
 800d482:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = charValueLen;
 800d486:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d48a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800d48e:	4413      	add	r3, r2
 800d490:	78ba      	ldrb	r2, [r7, #2]
 800d492:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d496:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d49a:	3301      	adds	r3, #1
 800d49c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 800d4a0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d4a4:	f107 0208 	add.w	r2, r7, #8
 800d4a8:	4413      	add	r3, r2
 800d4aa:	78ba      	ldrb	r2, [r7, #2]
 800d4ac:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f001 fa05 	bl	800e8c0 <Osal_MemCpy>
  indx +=  charValueLen;
 800d4b6:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 800d4ba:	78bb      	ldrb	r3, [r7, #2]
 800d4bc:	4413      	add	r3, r2
 800d4be:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d4c2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d4c6:	2218      	movs	r2, #24
 800d4c8:	2100      	movs	r1, #0
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f001 fa08 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d4d0:	233f      	movs	r3, #63	; 0x3f
 800d4d2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800d4d6:	f44f 7383 	mov.w	r3, #262	; 0x106
 800d4da:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 800d4de:	f107 0308 	add.w	r3, r7, #8
 800d4e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 800d4e6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d4ea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 800d4ee:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 800d4f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d4fc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d500:	2100      	movs	r1, #0
 800d502:	4618      	mov	r0, r3
 800d504:	f000 fdb4 	bl	800e070 <hci_send_req>
 800d508:	4603      	mov	r3, r0
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	da01      	bge.n	800d512 <aci_gatt_update_char_value+0x118>
    return BLE_STATUS_TIMEOUT;
 800d50e:	23ff      	movs	r3, #255	; 0xff
 800d510:	e007      	b.n	800d522 <aci_gatt_update_char_value+0x128>
  
  if (status) {
 800d512:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800d516:	2b00      	cmp	r3, #0
 800d518:	d002      	beq.n	800d520 <aci_gatt_update_char_value+0x126>
    return status;
 800d51a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800d51e:	e000      	b.n	800d522 <aci_gatt_update_char_value+0x128>
  }
  
  return 0;
 800d520:	2300      	movs	r3, #0
}
 800d522:	4618      	mov	r0, r3
 800d524:	37ac      	adds	r7, #172	; 0xac
 800d526:	46bd      	mov	sp, r7
 800d528:	bd90      	pop	{r4, r7, pc}

0800d52a <aci_gatt_allow_read>:
  
  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800d52a:	b580      	push	{r7, lr}
 800d52c:	b08a      	sub	sp, #40	; 0x28
 800d52e:	af00      	add	r7, sp, #0
 800d530:	4603      	mov	r3, r0
 800d532:	80fb      	strh	r3, [r7, #6]
  struct hci_request rq;
  gatt_allow_read_cp cp;
  uint8_t status;
  
  cp.conn_handle = htobs(conn_handle);
 800d534:	88fb      	ldrh	r3, [r7, #6]
 800d536:	81bb      	strh	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d538:	f107 0310 	add.w	r3, r7, #16
 800d53c:	2218      	movs	r2, #24
 800d53e:	2100      	movs	r1, #0
 800d540:	4618      	mov	r0, r3
 800d542:	f001 f9cd 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d546:	233f      	movs	r3, #63	; 0x3f
 800d548:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GATT_ALLOW_READ;
 800d54a:	f240 1327 	movw	r3, #295	; 0x127
 800d54e:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800d550:	f107 030c 	add.w	r3, r7, #12
 800d554:	61bb      	str	r3, [r7, #24]
  rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800d556:	2302      	movs	r3, #2
 800d558:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800d55a:	f107 030b 	add.w	r3, r7, #11
 800d55e:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800d560:	2301      	movs	r3, #1
 800d562:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d564:	f107 0310 	add.w	r3, r7, #16
 800d568:	2100      	movs	r1, #0
 800d56a:	4618      	mov	r0, r3
 800d56c:	f000 fd80 	bl	800e070 <hci_send_req>
 800d570:	4603      	mov	r3, r0
 800d572:	2b00      	cmp	r3, #0
 800d574:	da01      	bge.n	800d57a <aci_gatt_allow_read+0x50>
    return BLE_STATUS_TIMEOUT;
 800d576:	23ff      	movs	r3, #255	; 0xff
 800d578:	e000      	b.n	800d57c <aci_gatt_allow_read+0x52>
  
  return status;
 800d57a:	7afb      	ldrb	r3, [r7, #11]
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3728      	adds	r7, #40	; 0x28
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                     uint8_t len,
                                     const uint8_t *val)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b0aa      	sub	sp, #168	; 0xa8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	4603      	mov	r3, r0
 800d58c:	603a      	str	r2, [r7, #0]
 800d58e:	71fb      	strb	r3, [r7, #7]
 800d590:	460b      	mov	r3, r1
 800d592:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800d594:	2300      	movs	r3, #0
 800d596:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 800d59a:	79bb      	ldrb	r3, [r7, #6]
 800d59c:	2b7e      	cmp	r3, #126	; 0x7e
 800d59e:	d901      	bls.n	800d5a4 <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 800d5a0:	2342      	movs	r3, #66	; 0x42
 800d5a2:	e052      	b.n	800d64a <aci_hal_write_config_data+0xc6>
  
  buffer[indx] = offset;
 800d5a4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d5a8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800d5ac:	4413      	add	r3, r2
 800d5ae:	79fa      	ldrb	r2, [r7, #7]
 800d5b0:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d5b4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = len;
 800d5be:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d5c2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800d5c6:	4413      	add	r3, r2
 800d5c8:	79ba      	ldrb	r2, [r7, #6]
 800d5ca:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800d5ce:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemCpy(buffer + indx, val, len);
 800d5d8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d5dc:	f107 0208 	add.w	r2, r7, #8
 800d5e0:	4413      	add	r3, r2
 800d5e2:	79ba      	ldrb	r2, [r7, #6]
 800d5e4:	6839      	ldr	r1, [r7, #0]
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f001 f96a 	bl	800e8c0 <Osal_MemCpy>
  indx +=  len;
 800d5ec:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 800d5f0:	79bb      	ldrb	r3, [r7, #6]
 800d5f2:	4413      	add	r3, r2
 800d5f4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d5f8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d5fc:	2218      	movs	r2, #24
 800d5fe:	2100      	movs	r1, #0
 800d600:	4618      	mov	r0, r3
 800d602:	f001 f96d 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d606:	233f      	movs	r3, #63	; 0x3f
 800d608:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 800d60c:	230c      	movs	r3, #12
 800d60e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 800d612:	f107 0308 	add.w	r3, r7, #8
 800d616:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 800d61a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800d61e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 800d622:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 800d626:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 800d62a:	2301      	movs	r3, #1
 800d62c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d630:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800d634:	2100      	movs	r1, #0
 800d636:	4618      	mov	r0, r3
 800d638:	f000 fd1a 	bl	800e070 <hci_send_req>
 800d63c:	4603      	mov	r3, r0
 800d63e:	2b00      	cmp	r3, #0
 800d640:	da01      	bge.n	800d646 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 800d642:	23ff      	movs	r3, #255	; 0xff
 800d644:	e001      	b.n	800d64a <aci_hal_write_config_data+0xc6>
  
  return status;
 800d646:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	37a8      	adds	r7, #168	; 0xa8
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}

0800d652 <aci_hal_read_config_data>:

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800d652:	b580      	push	{r7, lr}
 800d654:	b0ac      	sub	sp, #176	; 0xb0
 800d656:	af00      	add	r7, sp, #0
 800d658:	60ba      	str	r2, [r7, #8]
 800d65a:	607b      	str	r3, [r7, #4]
 800d65c:	4603      	mov	r3, r0
 800d65e:	73fb      	strb	r3, [r7, #15]
 800d660:	460b      	mov	r3, r1
 800d662:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800d664:	7bfb      	ldrb	r3, [r7, #15]
 800d666:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d66a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d66e:	2218      	movs	r2, #24
 800d670:	2100      	movs	r1, #0
 800d672:	4618      	mov	r0, r3
 800d674:	f001 f934 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d678:	233f      	movs	r3, #63	; 0x3f
 800d67a:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800d67e:	230d      	movs	r3, #13
 800d680:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  rq.cparam = &cp;
 800d684:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800d688:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.clen = sizeof(cp);
 800d68c:	2301      	movs	r3, #1
 800d68e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rparam = &rp;
 800d692:	f107 0314 	add.w	r3, r7, #20
 800d696:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rq.rlen = sizeof(rp);
 800d69a:	2380      	movs	r3, #128	; 0x80
 800d69c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d6a0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d6a4:	2100      	movs	r1, #0
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f000 fce2 	bl	800e070 <hci_send_req>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	da01      	bge.n	800d6b6 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800d6b2:	23ff      	movs	r3, #255	; 0xff
 800d6b4:	e01e      	b.n	800d6f4 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 800d6b6:	7d3b      	ldrb	r3, [r7, #20]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d001      	beq.n	800d6c0 <aci_hal_read_config_data+0x6e>
    return rp.status;
 800d6bc:	7d3b      	ldrb	r3, [r7, #20]
 800d6be:	e019      	b.n	800d6f4 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 800d6c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d6c4:	b2db      	uxtb	r3, r3
 800d6c6:	3b01      	subs	r3, #1
 800d6c8:	b2da      	uxtb	r2, r3
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	701a      	strb	r2, [r3, #0]
  
  Osal_MemCpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	781b      	ldrb	r3, [r3, #0]
 800d6d2:	b29b      	uxth	r3, r3
 800d6d4:	89ba      	ldrh	r2, [r7, #12]
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	d201      	bcs.n	800d6de <aci_hal_read_config_data+0x8c>
 800d6da:	89ba      	ldrh	r2, [r7, #12]
 800d6dc:	e002      	b.n	800d6e4 <aci_hal_read_config_data+0x92>
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	781b      	ldrb	r3, [r3, #0]
 800d6e2:	461a      	mov	r2, r3
 800d6e4:	f107 0314 	add.w	r3, r7, #20
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	4619      	mov	r1, r3
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f001 f8e7 	bl	800e8c0 <Osal_MemCpy>
  
  return 0;
 800d6f2:	2300      	movs	r3, #0
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	37b0      	adds	r7, #176	; 0xb0
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b08a      	sub	sp, #40	; 0x28
 800d700:	af00      	add	r7, sp, #0
 800d702:	4603      	mov	r3, r0
 800d704:	460a      	mov	r2, r1
 800d706:	71fb      	strb	r3, [r7, #7]
 800d708:	4613      	mov	r3, r2
 800d70a:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
  
  cp.en_high_power = en_high_power;
 800d70c:	79fb      	ldrb	r3, [r7, #7]
 800d70e:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800d710:	79bb      	ldrb	r3, [r7, #6]
 800d712:	737b      	strb	r3, [r7, #13]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d714:	f107 0310 	add.w	r3, r7, #16
 800d718:	2218      	movs	r2, #24
 800d71a:	2100      	movs	r1, #0
 800d71c:	4618      	mov	r0, r3
 800d71e:	f001 f8df 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d722:	233f      	movs	r3, #63	; 0x3f
 800d724:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800d726:	230f      	movs	r3, #15
 800d728:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800d72a:	f107 030c 	add.w	r3, r7, #12
 800d72e:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800d730:	2302      	movs	r3, #2
 800d732:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800d734:	f107 030b 	add.w	r3, r7, #11
 800d738:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800d73a:	2301      	movs	r3, #1
 800d73c:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d73e:	f107 0310 	add.w	r3, r7, #16
 800d742:	2100      	movs	r1, #0
 800d744:	4618      	mov	r0, r3
 800d746:	f000 fc93 	bl	800e070 <hci_send_req>
 800d74a:	4603      	mov	r3, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	da01      	bge.n	800d754 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800d750:	23ff      	movs	r3, #255	; 0xff
 800d752:	e000      	b.n	800d756 <aci_hal_set_tx_power_level+0x5a>
  
  return status;
 800d754:	7afb      	ldrb	r3, [r7, #11]
}
 800d756:	4618      	mov	r0, r3
 800d758:	3728      	adds	r7, #40	; 0x28
 800d75a:	46bd      	mov	sp, r7
 800d75c:	bd80      	pop	{r7, pc}

0800d75e <aci_get_updater_version>:
  
  return status;
}

tBleStatus aci_get_updater_version(uint8_t *version)
{
 800d75e:	b580      	push	{r7, lr}
 800d760:	b08a      	sub	sp, #40	; 0x28
 800d762:	af00      	add	r7, sp, #0
 800d764:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  get_updater_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800d766:	f107 030c 	add.w	r3, r7, #12
 800d76a:	2202      	movs	r2, #2
 800d76c:	2100      	movs	r1, #0
 800d76e:	4618      	mov	r0, r3
 800d770:	f001 f8b6 	bl	800e8e0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d774:	f107 0310 	add.w	r3, r7, #16
 800d778:	2218      	movs	r2, #24
 800d77a:	2100      	movs	r1, #0
 800d77c:	4618      	mov	r0, r3
 800d77e:	f001 f8af 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d782:	233f      	movs	r3, #63	; 0x3f
 800d784:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GET_UPDATER_VERSION;
 800d786:	2322      	movs	r3, #34	; 0x22
 800d788:	827b      	strh	r3, [r7, #18]
  rq.rparam = &resp;
 800d78a:	f107 030c 	add.w	r3, r7, #12
 800d78e:	623b      	str	r3, [r7, #32]
  rq.rlen = GET_UPDATER_VERSION_RP_SIZE;
 800d790:	2302      	movs	r3, #2
 800d792:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d794:	f107 0310 	add.w	r3, r7, #16
 800d798:	2100      	movs	r1, #0
 800d79a:	4618      	mov	r0, r3
 800d79c:	f000 fc68 	bl	800e070 <hci_send_req>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	da01      	bge.n	800d7aa <aci_get_updater_version+0x4c>
    return BLE_STATUS_TIMEOUT;
 800d7a6:	23ff      	movs	r3, #255	; 0xff
 800d7a8:	e003      	b.n	800d7b2 <aci_get_updater_version+0x54>
  
  *version = resp.version;
 800d7aa:	7b7a      	ldrb	r2, [r7, #13]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	701a      	strb	r2, [r3, #0]
  
  return resp.status;
 800d7b0:	7b3b      	ldrb	r3, [r7, #12]
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	3728      	adds	r7, #40	; 0x28
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd80      	pop	{r7, pc}

0800d7ba <aci_erase_blue_flag>:
  
  return resp.status;
}

tBleStatus aci_erase_blue_flag(void)
{
 800d7ba:	b580      	push	{r7, lr}
 800d7bc:	b088      	sub	sp, #32
 800d7be:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d7c0:	f107 0308 	add.w	r3, r7, #8
 800d7c4:	2218      	movs	r2, #24
 800d7c6:	2100      	movs	r1, #0
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f001 f889 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d7ce:	233f      	movs	r3, #63	; 0x3f
 800d7d0:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_UPDATER_ERASE_BLUE_FLAG;
 800d7d2:	2324      	movs	r3, #36	; 0x24
 800d7d4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d7d6:	1dfb      	adds	r3, r7, #7
 800d7d8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d7de:	f107 0308 	add.w	r3, r7, #8
 800d7e2:	2100      	movs	r1, #0
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f000 fc43 	bl	800e070 <hci_send_req>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	da01      	bge.n	800d7f4 <aci_erase_blue_flag+0x3a>
    return BLE_STATUS_TIMEOUT;
 800d7f0:	23ff      	movs	r3, #255	; 0xff
 800d7f2:	e000      	b.n	800d7f6 <aci_erase_blue_flag+0x3c>
  
  return status;  
 800d7f4:	79fb      	ldrb	r3, [r7, #7]
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3720      	adds	r7, #32
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}

0800d7fe <aci_reset_blue_flag>:

tBleStatus aci_reset_blue_flag(void)
{
 800d7fe:	b580      	push	{r7, lr}
 800d800:	b088      	sub	sp, #32
 800d802:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d804:	f107 0308 	add.w	r3, r7, #8
 800d808:	2218      	movs	r2, #24
 800d80a:	2100      	movs	r1, #0
 800d80c:	4618      	mov	r0, r3
 800d80e:	f001 f867 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d812:	233f      	movs	r3, #63	; 0x3f
 800d814:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_UPDATER_RESET_BLUE_FLAG;
 800d816:	2325      	movs	r3, #37	; 0x25
 800d818:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d81a:	1dfb      	adds	r3, r7, #7
 800d81c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d81e:	2301      	movs	r3, #1
 800d820:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d822:	f107 0308 	add.w	r3, r7, #8
 800d826:	2100      	movs	r1, #0
 800d828:	4618      	mov	r0, r3
 800d82a:	f000 fc21 	bl	800e070 <hci_send_req>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	da01      	bge.n	800d838 <aci_reset_blue_flag+0x3a>
    return BLE_STATUS_TIMEOUT;
 800d834:	23ff      	movs	r3, #255	; 0xff
 800d836:	e000      	b.n	800d83a <aci_reset_blue_flag+0x3c>
  
  return status;  
 800d838:	79fb      	ldrb	r3, [r7, #7]
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	3720      	adds	r7, #32
 800d83e:	46bd      	mov	sp, r7
 800d840:	bd80      	pop	{r7, pc}

0800d842 <aci_updater_erase_sector>:

tBleStatus aci_updater_erase_sector(uint32_t address)
{
 800d842:	b580      	push	{r7, lr}
 800d844:	b08a      	sub	sp, #40	; 0x28
 800d846:	af00      	add	r7, sp, #0
 800d848:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  updater_erase_sector_cp cp;    
  uint8_t status;
  
  cp.address = htobl(address);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	60fb      	str	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d84e:	f107 0310 	add.w	r3, r7, #16
 800d852:	2218      	movs	r2, #24
 800d854:	2100      	movs	r1, #0
 800d856:	4618      	mov	r0, r3
 800d858:	f001 f842 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d85c:	233f      	movs	r3, #63	; 0x3f
 800d85e:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_UPDATER_ERASE_SECTOR;
 800d860:	2326      	movs	r3, #38	; 0x26
 800d862:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800d864:	f107 030c 	add.w	r3, r7, #12
 800d868:	61bb      	str	r3, [r7, #24]
  rq.clen = UPDATER_ERASE_SECTOR_CP_SIZE;
 800d86a:	2304      	movs	r3, #4
 800d86c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800d86e:	f107 030b 	add.w	r3, r7, #11
 800d872:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800d874:	2301      	movs	r3, #1
 800d876:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d878:	f107 0310 	add.w	r3, r7, #16
 800d87c:	2100      	movs	r1, #0
 800d87e:	4618      	mov	r0, r3
 800d880:	f000 fbf6 	bl	800e070 <hci_send_req>
 800d884:	4603      	mov	r3, r0
 800d886:	2b00      	cmp	r3, #0
 800d888:	da01      	bge.n	800d88e <aci_updater_erase_sector+0x4c>
    return BLE_STATUS_TIMEOUT;
 800d88a:	23ff      	movs	r3, #255	; 0xff
 800d88c:	e000      	b.n	800d890 <aci_updater_erase_sector+0x4e>
  
  return status;
 800d88e:	7afb      	ldrb	r3, [r7, #11]
}
 800d890:	4618      	mov	r0, r3
 800d892:	3728      	adds	r7, #40	; 0x28
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <aci_updater_program_data_block>:

tBleStatus aci_updater_program_data_block(uint32_t address, 
                                          uint16_t len,
                                          const uint8_t *data)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b0ac      	sub	sp, #176	; 0xb0
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	60f8      	str	r0, [r7, #12]
 800d8a0:	460b      	mov	r3, r1
 800d8a2:	607a      	str	r2, [r7, #4]
 800d8a4:	817b      	strh	r3, [r7, #10]
  struct hci_request rq;
  uint8_t status;
  updater_prog_data_block_cp cp;
  
  if( len > sizeof(cp.data))
 800d8a6:	897b      	ldrh	r3, [r7, #10]
 800d8a8:	2b7a      	cmp	r3, #122	; 0x7a
 800d8aa:	d901      	bls.n	800d8b0 <aci_updater_program_data_block+0x18>
    return BLE_STATUS_INVALID_PARAMS;
 800d8ac:	2342      	movs	r3, #66	; 0x42
 800d8ae:	e034      	b.n	800d91a <aci_updater_program_data_block+0x82>
  
  cp.address = htobl(address);
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	617b      	str	r3, [r7, #20]
  cp.data_len = htobs(len);        
 800d8b4:	897b      	ldrh	r3, [r7, #10]
 800d8b6:	833b      	strh	r3, [r7, #24]
  Osal_MemCpy(cp.data, data, len);
 800d8b8:	897a      	ldrh	r2, [r7, #10]
 800d8ba:	f107 0314 	add.w	r3, r7, #20
 800d8be:	3306      	adds	r3, #6
 800d8c0:	6879      	ldr	r1, [r7, #4]
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f000 fffc 	bl	800e8c0 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d8c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d8cc:	2218      	movs	r2, #24
 800d8ce:	2100      	movs	r1, #0
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f001 f805 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d8d6:	233f      	movs	r3, #63	; 0x3f
 800d8d8:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
  rq.ocf = OCF_UPDATER_PROG_DATA_BLOCK;
 800d8dc:	2327      	movs	r3, #39	; 0x27
 800d8de:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  rq.cparam = &cp;
 800d8e2:	f107 0314 	add.w	r3, r7, #20
 800d8e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.clen = UPDATER_PROG_DATA_BLOCK_CP_SIZE+len;
 800d8ea:	897b      	ldrh	r3, [r7, #10]
 800d8ec:	3306      	adds	r3, #6
 800d8ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rparam = &status;
 800d8f2:	f107 0397 	add.w	r3, r7, #151	; 0x97
 800d8f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rq.rlen = 1;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d900:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d904:	2100      	movs	r1, #0
 800d906:	4618      	mov	r0, r3
 800d908:	f000 fbb2 	bl	800e070 <hci_send_req>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b00      	cmp	r3, #0
 800d910:	da01      	bge.n	800d916 <aci_updater_program_data_block+0x7e>
    return BLE_STATUS_TIMEOUT;
 800d912:	23ff      	movs	r3, #255	; 0xff
 800d914:	e001      	b.n	800d91a <aci_updater_program_data_block+0x82>
  
  return status;
 800d916:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800d91a:	4618      	mov	r0, r3
 800d91c:	37b0      	adds	r7, #176	; 0xb0
 800d91e:	46bd      	mov	sp, r7
 800d920:	bd80      	pop	{r7, pc}

0800d922 <aci_updater_calc_crc>:
}

tBleStatus aci_updater_calc_crc(uint32_t address,
                                uint8_t num_sectors,
                                uint32_t *crc)
{
 800d922:	b580      	push	{r7, lr}
 800d924:	b08e      	sub	sp, #56	; 0x38
 800d926:	af00      	add	r7, sp, #0
 800d928:	60f8      	str	r0, [r7, #12]
 800d92a:	460b      	mov	r3, r1
 800d92c:	607a      	str	r2, [r7, #4]
 800d92e:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  updater_calc_crc_cp cp;
  updater_calc_crc_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800d930:	f107 0310 	add.w	r3, r7, #16
 800d934:	2205      	movs	r2, #5
 800d936:	2100      	movs	r1, #0
 800d938:	4618      	mov	r0, r3
 800d93a:	f000 ffd1 	bl	800e8e0 <Osal_MemSet>
  
  cp.address = htobl(address);
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	61bb      	str	r3, [r7, #24]
  cp.num_sectors = num_sectors;
 800d942:	7afb      	ldrb	r3, [r7, #11]
 800d944:	773b      	strb	r3, [r7, #28]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d946:	f107 0320 	add.w	r3, r7, #32
 800d94a:	2218      	movs	r2, #24
 800d94c:	2100      	movs	r1, #0
 800d94e:	4618      	mov	r0, r3
 800d950:	f000 ffc6 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d954:	233f      	movs	r3, #63	; 0x3f
 800d956:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_UPDATER_CALC_CRC;
 800d958:	2329      	movs	r3, #41	; 0x29
 800d95a:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 800d95c:	f107 0318 	add.w	r3, r7, #24
 800d960:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = UPDATER_CALC_CRC_CP_SIZE;
 800d962:	2305      	movs	r3, #5
 800d964:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 800d966:	f107 0310 	add.w	r3, r7, #16
 800d96a:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = UPDATER_CALC_CRC_RP_SIZE;
 800d96c:	2305      	movs	r3, #5
 800d96e:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d970:	f107 0320 	add.w	r3, r7, #32
 800d974:	2100      	movs	r1, #0
 800d976:	4618      	mov	r0, r3
 800d978:	f000 fb7a 	bl	800e070 <hci_send_req>
 800d97c:	4603      	mov	r3, r0
 800d97e:	2b00      	cmp	r3, #0
 800d980:	da01      	bge.n	800d986 <aci_updater_calc_crc+0x64>
    return BLE_STATUS_TIMEOUT;
 800d982:	23ff      	movs	r3, #255	; 0xff
 800d984:	e004      	b.n	800d990 <aci_updater_calc_crc+0x6e>
  
  *crc = btohl(resp.crc);
 800d986:	f8d7 2011 	ldr.w	r2, [r7, #17]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	601a      	str	r2, [r3, #0]
  
  return resp.status;
 800d98e:	7c3b      	ldrb	r3, [r7, #16]
}
 800d990:	4618      	mov	r0, r3
 800d992:	3738      	adds	r7, #56	; 0x38
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}

0800d998 <aci_updater_hw_version>:

tBleStatus aci_updater_hw_version(uint8_t *version)
{
 800d998:	b580      	push	{r7, lr}
 800d99a:	b08a      	sub	sp, #40	; 0x28
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  updater_hw_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800d9a0:	f107 030c 	add.w	r3, r7, #12
 800d9a4:	2202      	movs	r2, #2
 800d9a6:	2100      	movs	r1, #0
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	f000 ff99 	bl	800e8e0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800d9ae:	f107 0310 	add.w	r3, r7, #16
 800d9b2:	2218      	movs	r2, #24
 800d9b4:	2100      	movs	r1, #0
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f000 ff92 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800d9bc:	233f      	movs	r3, #63	; 0x3f
 800d9be:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_UPDATER_HW_VERSION;
 800d9c0:	232a      	movs	r3, #42	; 0x2a
 800d9c2:	827b      	strh	r3, [r7, #18]
  rq.rparam = &resp;
 800d9c4:	f107 030c 	add.w	r3, r7, #12
 800d9c8:	623b      	str	r3, [r7, #32]
  rq.rlen = UPDATER_HW_VERSION_RP_SIZE;
 800d9ca:	2302      	movs	r3, #2
 800d9cc:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800d9ce:	f107 0310 	add.w	r3, r7, #16
 800d9d2:	2100      	movs	r1, #0
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f000 fb4b 	bl	800e070 <hci_send_req>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	da01      	bge.n	800d9e4 <aci_updater_hw_version+0x4c>
    return BLE_STATUS_TIMEOUT;
 800d9e0:	23ff      	movs	r3, #255	; 0xff
 800d9e2:	e003      	b.n	800d9ec <aci_updater_hw_version+0x54>
  
  *version = resp.version;
 800d9e4:	7b7a      	ldrb	r2, [r7, #13]
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	701a      	strb	r2, [r3, #0]
  
  return resp.status;
 800d9ea:	7b3b      	ldrb	r3, [r7, #12]
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3728      	adds	r7, #40	; 0x28
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <updater_calc_crc>:

/* This function calculates the CRC of a sector of flash, if bytes passed are less than sector size, 
   they are extended with 0xFF until sector size is reached
*/
static uint32_t updater_calc_crc(const uint8_t* data, uint16_t nr_of_bytes)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b089      	sub	sp, #36	; 0x24
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	460b      	mov	r3, r1
 800d9fe:	807b      	strh	r3, [r7, #2]
  uint32_t i, j, a1;
  uint32_t crc, value;
  
  crc = 0;
 800da00:	2300      	movs	r3, #0
 800da02:	617b      	str	r3, [r7, #20]
  for (i = 0; i < SECTOR_SIZE; i += 4) {
 800da04:	2300      	movs	r3, #0
 800da06:	61fb      	str	r3, [r7, #28]
 800da08:	e056      	b.n	800dab8 <updater_calc_crc+0xc4>
    uint8_t *dataw = (uint8_t *) &value;
 800da0a:	f107 0308 	add.w	r3, r7, #8
 800da0e:	613b      	str	r3, [r7, #16]
    
    dataw[0] = (i < nr_of_bytes) ? data[i] : 0xFF;
 800da10:	887b      	ldrh	r3, [r7, #2]
 800da12:	69fa      	ldr	r2, [r7, #28]
 800da14:	429a      	cmp	r2, r3
 800da16:	d204      	bcs.n	800da22 <updater_calc_crc+0x2e>
 800da18:	687a      	ldr	r2, [r7, #4]
 800da1a:	69fb      	ldr	r3, [r7, #28]
 800da1c:	4413      	add	r3, r2
 800da1e:	781a      	ldrb	r2, [r3, #0]
 800da20:	e000      	b.n	800da24 <updater_calc_crc+0x30>
 800da22:	22ff      	movs	r2, #255	; 0xff
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	701a      	strb	r2, [r3, #0]
    dataw[1] = ((i + 1) < nr_of_bytes) ? data[i+1] : 0xFF;
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	1c5a      	adds	r2, r3, #1
 800da2c:	887b      	ldrh	r3, [r7, #2]
 800da2e:	429a      	cmp	r2, r3
 800da30:	d205      	bcs.n	800da3e <updater_calc_crc+0x4a>
 800da32:	69fb      	ldr	r3, [r7, #28]
 800da34:	3301      	adds	r3, #1
 800da36:	687a      	ldr	r2, [r7, #4]
 800da38:	4413      	add	r3, r2
 800da3a:	781a      	ldrb	r2, [r3, #0]
 800da3c:	e000      	b.n	800da40 <updater_calc_crc+0x4c>
 800da3e:	22ff      	movs	r2, #255	; 0xff
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	3301      	adds	r3, #1
 800da44:	701a      	strb	r2, [r3, #0]
    dataw[2] = ((i + 2) < nr_of_bytes) ? data[i+2] : 0xFF;
 800da46:	69fb      	ldr	r3, [r7, #28]
 800da48:	1c9a      	adds	r2, r3, #2
 800da4a:	887b      	ldrh	r3, [r7, #2]
 800da4c:	429a      	cmp	r2, r3
 800da4e:	d205      	bcs.n	800da5c <updater_calc_crc+0x68>
 800da50:	69fb      	ldr	r3, [r7, #28]
 800da52:	3302      	adds	r3, #2
 800da54:	687a      	ldr	r2, [r7, #4]
 800da56:	4413      	add	r3, r2
 800da58:	781a      	ldrb	r2, [r3, #0]
 800da5a:	e000      	b.n	800da5e <updater_calc_crc+0x6a>
 800da5c:	22ff      	movs	r2, #255	; 0xff
 800da5e:	693b      	ldr	r3, [r7, #16]
 800da60:	3302      	adds	r3, #2
 800da62:	701a      	strb	r2, [r3, #0]
    dataw[3] = ((i + 3) < nr_of_bytes) ? data[i+3] : 0xFF;
 800da64:	69fb      	ldr	r3, [r7, #28]
 800da66:	1cda      	adds	r2, r3, #3
 800da68:	887b      	ldrh	r3, [r7, #2]
 800da6a:	429a      	cmp	r2, r3
 800da6c:	d205      	bcs.n	800da7a <updater_calc_crc+0x86>
 800da6e:	69fb      	ldr	r3, [r7, #28]
 800da70:	3303      	adds	r3, #3
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	4413      	add	r3, r2
 800da76:	781a      	ldrb	r2, [r3, #0]
 800da78:	e000      	b.n	800da7c <updater_calc_crc+0x88>
 800da7a:	22ff      	movs	r2, #255	; 0xff
 800da7c:	693b      	ldr	r3, [r7, #16]
 800da7e:	3303      	adds	r3, #3
 800da80:	701a      	strb	r2, [r3, #0]
    
    crc = crc ^ value;
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	697a      	ldr	r2, [r7, #20]
 800da86:	4053      	eors	r3, r2
 800da88:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 32; j ++) {
 800da8a:	2300      	movs	r3, #0
 800da8c:	61bb      	str	r3, [r7, #24]
 800da8e:	e00d      	b.n	800daac <updater_calc_crc+0xb8>
      a1 = (crc >> 31) & 0x1;
 800da90:	697b      	ldr	r3, [r7, #20]
 800da92:	0fdb      	lsrs	r3, r3, #31
 800da94:	60fb      	str	r3, [r7, #12]
      crc = (crc << 1) ^ (a1 * CRC_POLY);
 800da96:	697b      	ldr	r3, [r7, #20]
 800da98:	005a      	lsls	r2, r3, #1
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	490c      	ldr	r1, [pc, #48]	; (800dad0 <updater_calc_crc+0xdc>)
 800da9e:	fb01 f303 	mul.w	r3, r1, r3
 800daa2:	4053      	eors	r3, r2
 800daa4:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 32; j ++) {
 800daa6:	69bb      	ldr	r3, [r7, #24]
 800daa8:	3301      	adds	r3, #1
 800daaa:	61bb      	str	r3, [r7, #24]
 800daac:	69bb      	ldr	r3, [r7, #24]
 800daae:	2b1f      	cmp	r3, #31
 800dab0:	d9ee      	bls.n	800da90 <updater_calc_crc+0x9c>
  for (i = 0; i < SECTOR_SIZE; i += 4) {
 800dab2:	69fb      	ldr	r3, [r7, #28]
 800dab4:	3304      	adds	r3, #4
 800dab6:	61fb      	str	r3, [r7, #28]
 800dab8:	69fb      	ldr	r3, [r7, #28]
 800daba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dabe:	d3a4      	bcc.n	800da0a <updater_calc_crc+0x16>
    }
  }
  
  return crc;
 800dac0:	697b      	ldr	r3, [r7, #20]
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3724      	adds	r7, #36	; 0x24
 800dac6:	46bd      	mov	sp, r7
 800dac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dacc:	4770      	bx	lr
 800dace:	bf00      	nop
 800dad0:	04c11db7 	.word	0x04c11db7

0800dad4 <program_device>:

int program_device(const uint8_t *fw_image, uint32_t fw_size)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b090      	sub	sp, #64	; 0x40
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
 800dadc:	6039      	str	r1, [r7, #0]
  uint8_t version, num_erase_retries, status, write_block_size;
  uint32_t address;
  uint32_t crc, crc2, crc_size;
  uint32_t fw_offset = FW_OFFSET;
 800dade:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dae2:	63bb      	str	r3, [r7, #56]	; 0x38
  
  BlueNRG_HW_Bootloader();
 800dae4:	f000 fcea 	bl	800e4bc <BlueNRG_HW_Bootloader>
  HCI_Process(); // To receive the EVT_INITIALIZED
 800dae8:	f000 f9b0 	bl	800de4c <HCI_Process>
  
  if(aci_get_updater_version(&version))
 800daec:	f107 0312 	add.w	r3, r7, #18
 800daf0:	4618      	mov	r0, r3
 800daf2:	f7ff fe34 	bl	800d75e <aci_get_updater_version>
 800daf6:	4603      	mov	r3, r0
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d001      	beq.n	800db00 <program_device+0x2c>
    return BLE_UTIL_ACI_ERROR;
 800dafc:	2303      	movs	r3, #3
 800dafe:	e114      	b.n	800dd2a <program_device+0x256>
  
  if(version < SUPPORTED_BOOTLOADER_VERSION_MIN || version > SUPPORTED_BOOTLOADER_VERSION_MAX)
 800db00:	7cbb      	ldrb	r3, [r7, #18]
 800db02:	2b02      	cmp	r3, #2
 800db04:	d902      	bls.n	800db0c <program_device+0x38>
 800db06:	7cbb      	ldrb	r3, [r7, #18]
 800db08:	2b05      	cmp	r3, #5
 800db0a:	d901      	bls.n	800db10 <program_device+0x3c>
    return BLE_UTIL_UNSUPPORTED_VERSION;
 800db0c:	2301      	movs	r3, #1
 800db0e:	e10c      	b.n	800dd2a <program_device+0x256>
  
  if(aci_updater_hw_version(&version))
 800db10:	f107 0312 	add.w	r3, r7, #18
 800db14:	4618      	mov	r0, r3
 800db16:	f7ff ff3f 	bl	800d998 <aci_updater_hw_version>
 800db1a:	4603      	mov	r3, r0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d001      	beq.n	800db24 <program_device+0x50>
    return BLE_UTIL_ACI_ERROR;
 800db20:	2303      	movs	r3, #3
 800db22:	e102      	b.n	800dd2a <program_device+0x256>
  
  if(version==0x31){
 800db24:	7cbb      	ldrb	r3, [r7, #18]
 800db26:	2b31      	cmp	r3, #49	; 0x31
 800db28:	d101      	bne.n	800db2e <program_device+0x5a>
    // It does not contain bootloader inside first sector. It may contain code.
    fw_offset = FW_OFFSET_MS;
 800db2a:	2300      	movs	r3, #0
 800db2c:	63bb      	str	r3, [r7, #56]	; 0x38
  }
  
  if (fw_size != FULL_STACK_SIZE)
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	f5b3 3f84 	cmp.w	r3, #67584	; 0x10800
 800db34:	d001      	beq.n	800db3a <program_device+0x66>
    return BLE_UTIL_WRONG_IMAGE_SIZE;
 800db36:	2302      	movs	r3, #2
 800db38:	e0f7      	b.n	800dd2a <program_device+0x256>
  
  if (fw_size % MIN_WRITE_BLOCK_SIZE)
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	f003 0303 	and.w	r3, r3, #3
 800db40:	2b00      	cmp	r3, #0
 800db42:	d001      	beq.n	800db48 <program_device+0x74>
    return BLE_UTIL_WRONG_IMAGE_SIZE;
 800db44:	2302      	movs	r3, #2
 800db46:	e0f0      	b.n	800dd2a <program_device+0x256>
  
  /***********************************************************************
  * Erase BLUE flag
  ************************************************************************/
  RETRY_COMMAND(aci_erase_blue_flag(), MAX_WRITE_RETRIES, status);
 800db48:	2300      	movs	r3, #0
 800db4a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800db4e:	2300      	movs	r3, #0
 800db50:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800db54:	e00b      	b.n	800db6e <program_device+0x9a>
 800db56:	f7ff fe30 	bl	800d7ba <aci_erase_blue_flag>
 800db5a:	4603      	mov	r3, r0
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d00e      	beq.n	800db7e <program_device+0xaa>
 800db60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800db64:	2b02      	cmp	r3, #2
 800db66:	d102      	bne.n	800db6e <program_device+0x9a>
 800db68:	2303      	movs	r3, #3
 800db6a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800db6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800db72:	1c5a      	adds	r2, r3, #1
 800db74:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 800db78:	2b01      	cmp	r3, #1
 800db7a:	d9ec      	bls.n	800db56 <program_device+0x82>
 800db7c:	e000      	b.n	800db80 <program_device+0xac>
 800db7e:	bf00      	nop
  if (status != BLE_STATUS_SUCCESS)
 800db80:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800db84:	2b00      	cmp	r3, #0
 800db86:	d002      	beq.n	800db8e <program_device+0xba>
    return status;  
 800db88:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800db8c:	e0cd      	b.n	800dd2a <program_device+0x256>
  
  /***********************************************************************
  * Erase and Program sectors
  ************************************************************************/  
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE) {
 800db8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db90:	633b      	str	r3, [r7, #48]	; 0x30
 800db92:	e068      	b.n	800dc66 <program_device+0x192>
    num_erase_retries = 0;
 800db94:	2300      	movs	r3, #0
 800db96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    while (num_erase_retries++ < MAX_ERASE_RETRIES) {
 800db9a:	e051      	b.n	800dc40 <program_device+0x16c>
      
      aci_updater_erase_sector(BASE_ADDRESS + i);
 800db9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9e:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800dba2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7ff fe4b 	bl	800d842 <aci_updater_erase_sector>
      
      for (int j=i; ((j<i+SECTOR_SIZE)&&(j<fw_size)); j += write_block_size) {
 800dbac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dbb0:	e036      	b.n	800dc20 <program_device+0x14c>
        
        write_block_size = MIN(fw_size-j, MAX_WRITE_BLOCK_SIZE);	
 800dbb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbb4:	683a      	ldr	r2, [r7, #0]
 800dbb6:	1ad3      	subs	r3, r2, r3
 800dbb8:	2b40      	cmp	r3, #64	; 0x40
 800dbba:	bf28      	it	cs
 800dbbc:	2340      	movcs	r3, #64	; 0x40
 800dbbe:	74fb      	strb	r3, [r7, #19]
        
        RETRY_COMMAND(aci_updater_program_data_block(BASE_ADDRESS+j, write_block_size, fw_image+j), MAX_WRITE_RETRIES, status);
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800dbcc:	e017      	b.n	800dbfe <program_device+0x12a>
 800dbce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd0:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800dbd4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800dbd8:	4618      	mov	r0, r3
 800dbda:	7cfb      	ldrb	r3, [r7, #19]
 800dbdc:	b299      	uxth	r1, r3
 800dbde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbe0:	687a      	ldr	r2, [r7, #4]
 800dbe2:	4413      	add	r3, r2
 800dbe4:	461a      	mov	r2, r3
 800dbe6:	f7ff fe57 	bl	800d898 <aci_updater_program_data_block>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d00e      	beq.n	800dc0e <program_device+0x13a>
 800dbf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dbf4:	2b02      	cmp	r3, #2
 800dbf6:	d102      	bne.n	800dbfe <program_device+0x12a>
 800dbf8:	2303      	movs	r3, #3
 800dbfa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800dbfe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dc02:	1c5a      	adds	r2, r3, #1
 800dc04:	f887 202b 	strb.w	r2, [r7, #43]	; 0x2b
 800dc08:	2b01      	cmp	r3, #1
 800dc0a:	d9e0      	bls.n	800dbce <program_device+0xfa>
 800dc0c:	e000      	b.n	800dc10 <program_device+0x13c>
 800dc0e:	bf00      	nop
        if (status != BLE_STATUS_SUCCESS)
 800dc10:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d10e      	bne.n	800dc36 <program_device+0x162>
      for (int j=i; ((j<i+SECTOR_SIZE)&&(j<fw_size)); j += write_block_size) {
 800dc18:	7cfb      	ldrb	r3, [r7, #19]
 800dc1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dc1c:	4413      	add	r3, r2
 800dc1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dc20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc22:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800dc26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	dc05      	bgt.n	800dc38 <program_device+0x164>
 800dc2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc2e:	683a      	ldr	r2, [r7, #0]
 800dc30:	429a      	cmp	r2, r3
 800dc32:	d8be      	bhi.n	800dbb2 <program_device+0xde>
 800dc34:	e000      	b.n	800dc38 <program_device+0x164>
          break;
 800dc36:	bf00      	nop
      }
      if (status == BLE_STATUS_SUCCESS)
 800dc38:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d007      	beq.n	800dc50 <program_device+0x17c>
    while (num_erase_retries++ < MAX_ERASE_RETRIES) {
 800dc40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800dc44:	1c5a      	adds	r2, r3, #1
 800dc46:	f887 203f 	strb.w	r2, [r7, #63]	; 0x3f
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	d9a6      	bls.n	800db9c <program_device+0xc8>
 800dc4e:	e000      	b.n	800dc52 <program_device+0x17e>
        break;
 800dc50:	bf00      	nop
    }
    if (num_erase_retries == MAX_ERASE_RETRIES)
 800dc52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800dc56:	2b02      	cmp	r3, #2
 800dc58:	d101      	bne.n	800dc5e <program_device+0x18a>
      return BLE_UTIL_ACI_ERROR;
 800dc5a:	2303      	movs	r3, #3
 800dc5c:	e065      	b.n	800dd2a <program_device+0x256>
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE) {
 800dc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dc64:	633b      	str	r3, [r7, #48]	; 0x30
 800dc66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc68:	683a      	ldr	r2, [r7, #0]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d892      	bhi.n	800db94 <program_device+0xc0>
  }
  
  /***********************************************************************
  * Verify firmware
  ************************************************************************/
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE){
 800dc6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc70:	627b      	str	r3, [r7, #36]	; 0x24
 800dc72:	e02e      	b.n	800dcd2 <program_device+0x1fe>
    address = BASE_ADDRESS + i;
 800dc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc76:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800dc7a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800dc7e:	61fb      	str	r3, [r7, #28]
    if(aci_updater_calc_crc(address, 1, &crc))
 800dc80:	f107 030c 	add.w	r3, r7, #12
 800dc84:	461a      	mov	r2, r3
 800dc86:	2101      	movs	r1, #1
 800dc88:	69f8      	ldr	r0, [r7, #28]
 800dc8a:	f7ff fe4a 	bl	800d922 <aci_updater_calc_crc>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d001      	beq.n	800dc98 <program_device+0x1c4>
      return BLE_UTIL_ACI_ERROR;
 800dc94:	2303      	movs	r3, #3
 800dc96:	e048      	b.n	800dd2a <program_device+0x256>
    
    crc_size = MIN(fw_size-i,SECTOR_SIZE);
 800dc98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc9a:	683a      	ldr	r2, [r7, #0]
 800dc9c:	1ad3      	subs	r3, r2, r3
 800dc9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dca2:	bf28      	it	cs
 800dca4:	f44f 6300 	movcs.w	r3, #2048	; 0x800
 800dca8:	61bb      	str	r3, [r7, #24]
    
    crc2 = updater_calc_crc(fw_image+i,crc_size);
 800dcaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcac:	687a      	ldr	r2, [r7, #4]
 800dcae:	4413      	add	r3, r2
 800dcb0:	69ba      	ldr	r2, [r7, #24]
 800dcb2:	b292      	uxth	r2, r2
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f7ff fe9c 	bl	800d9f4 <updater_calc_crc>
 800dcbc:	6178      	str	r0, [r7, #20]
    if(crc!=crc2)
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	697a      	ldr	r2, [r7, #20]
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d001      	beq.n	800dcca <program_device+0x1f6>
      return BLE_UTIL_CRC_ERROR;
 800dcc6:	2304      	movs	r3, #4
 800dcc8:	e02f      	b.n	800dd2a <program_device+0x256>
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE){
 800dcca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dcd0:	627b      	str	r3, [r7, #36]	; 0x24
 800dcd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd4:	683a      	ldr	r2, [r7, #0]
 800dcd6:	429a      	cmp	r2, r3
 800dcd8:	d8cc      	bhi.n	800dc74 <program_device+0x1a0>
  }
  
  /***********************************************************************
  * Write BLUE flag
  ************************************************************************/
  RETRY_COMMAND(aci_reset_blue_flag(), MAX_WRITE_RETRIES, status);
 800dcda:	2300      	movs	r3, #0
 800dcdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dce0:	2300      	movs	r3, #0
 800dce2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800dce6:	e00b      	b.n	800dd00 <program_device+0x22c>
 800dce8:	f7ff fd89 	bl	800d7fe <aci_reset_blue_flag>
 800dcec:	4603      	mov	r3, r0
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d00e      	beq.n	800dd10 <program_device+0x23c>
 800dcf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dcf6:	2b02      	cmp	r3, #2
 800dcf8:	d102      	bne.n	800dd00 <program_device+0x22c>
 800dcfa:	2303      	movs	r3, #3
 800dcfc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800dd00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dd04:	1c5a      	adds	r2, r3, #1
 800dd06:	f887 2023 	strb.w	r2, [r7, #35]	; 0x23
 800dd0a:	2b01      	cmp	r3, #1
 800dd0c:	d9ec      	bls.n	800dce8 <program_device+0x214>
 800dd0e:	e000      	b.n	800dd12 <program_device+0x23e>
 800dd10:	bf00      	nop
  if (status != BLE_STATUS_SUCCESS)
 800dd12:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d002      	beq.n	800dd20 <program_device+0x24c>
    return status;
 800dd1a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800dd1e:	e004      	b.n	800dd2a <program_device+0x256>
  
  BlueNRG_RST();
 800dd20:	f000 fbb4 	bl	800e48c <BlueNRG_RST>
  HCI_Process(); // To receive the EVT_INITIALIZED
 800dd24:	f000 f892 	bl	800de4c <HCI_Process>
  
  return BLE_STATUS_SUCCESS;
 800dd28:	2300      	movs	r3, #0
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3740      	adds	r7, #64	; 0x40
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	bd80      	pop	{r7, pc}

0800dd32 <getBlueNRGVersion>:
  
  return ret;
}

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800dd32:	b590      	push	{r4, r7, lr}
 800dd34:	b089      	sub	sp, #36	; 0x24
 800dd36:	af02      	add	r7, sp, #8
 800dd38:	6078      	str	r0, [r7, #4]
 800dd3a:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;
  
  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800dd3c:	f107 0410 	add.w	r4, r7, #16
 800dd40:	f107 0215 	add.w	r2, r7, #21
 800dd44:	f107 0112 	add.w	r1, r7, #18
 800dd48:	f107 0016 	add.w	r0, r7, #22
 800dd4c:	f107 030e 	add.w	r3, r7, #14
 800dd50:	9300      	str	r3, [sp, #0]
 800dd52:	4623      	mov	r3, r4
 800dd54:	f000 fac4 	bl	800e2e0 <hci_le_read_local_version>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);
  
  if (status == BLE_STATUS_SUCCESS) {
 800dd5c:	7dfb      	ldrb	r3, [r7, #23]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d126      	bne.n	800ddb0 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 800dd62:	8a7b      	ldrh	r3, [r7, #18]
 800dd64:	0a1b      	lsrs	r3, r3, #8
 800dd66:	b29b      	uxth	r3, r3
 800dd68:	b2da      	uxtb	r2, r3
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800dd6e:	8a7b      	ldrh	r3, [r7, #18]
 800dd70:	021b      	lsls	r3, r3, #8
 800dd72:	b29a      	uxth	r2, r3
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	881b      	ldrh	r3, [r3, #0]
 800dd7c:	b21a      	sxth	r2, r3
 800dd7e:	89fb      	ldrh	r3, [r7, #14]
 800dd80:	091b      	lsrs	r3, r3, #4
 800dd82:	b29b      	uxth	r3, r3
 800dd84:	011b      	lsls	r3, r3, #4
 800dd86:	b21b      	sxth	r3, r3
 800dd88:	b2db      	uxtb	r3, r3
 800dd8a:	b21b      	sxth	r3, r3
 800dd8c:	4313      	orrs	r3, r2
 800dd8e:	b21b      	sxth	r3, r3
 800dd90:	b29a      	uxth	r2, r3
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	881b      	ldrh	r3, [r3, #0]
 800dd9a:	b21a      	sxth	r2, r3
 800dd9c:	89fb      	ldrh	r3, [r7, #14]
 800dd9e:	b21b      	sxth	r3, r3
 800dda0:	f003 030f 	and.w	r3, r3, #15
 800dda4:	b21b      	sxth	r3, r3
 800dda6:	4313      	orrs	r3, r2
 800dda8:	b21b      	sxth	r3, r3
 800ddaa:	b29a      	uxth	r2, r3
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	801a      	strh	r2, [r3, #0]
  }
  
  return status;
 800ddb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	371c      	adds	r7, #28
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd90      	pop	{r4, r7, pc}
	...

0800ddbc <HCI_Init>:
tListNode hciReadPktRxQueue;
/* pool of hci read packets */
static tHciDataPacket     hciReadPacketBuffer[HCI_READ_PACKET_NUM_MAX];

void HCI_Init(void)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b082      	sub	sp, #8
 800ddc0:	af00      	add	r7, sp, #0
  uint8_t index;
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head (&hciReadPktPool);
 800ddc2:	480f      	ldr	r0, [pc, #60]	; (800de00 <HCI_Init+0x44>)
 800ddc4:	f000 fcc5 	bl	800e752 <list_init_head>
  list_init_head (&hciReadPktRxQueue);
 800ddc8:	480e      	ldr	r0, [pc, #56]	; (800de04 <HCI_Init+0x48>)
 800ddca:	f000 fcc2 	bl	800e752 <list_init_head>
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800ddce:	2300      	movs	r3, #0
 800ddd0:	71fb      	strb	r3, [r7, #7]
 800ddd2:	e00c      	b.n	800ddee <HCI_Init+0x32>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800ddd4:	79fb      	ldrb	r3, [r7, #7]
 800ddd6:	228c      	movs	r2, #140	; 0x8c
 800ddd8:	fb02 f303 	mul.w	r3, r2, r3
 800dddc:	4a0a      	ldr	r2, [pc, #40]	; (800de08 <HCI_Init+0x4c>)
 800ddde:	4413      	add	r3, r2
 800dde0:	4619      	mov	r1, r3
 800dde2:	4807      	ldr	r0, [pc, #28]	; (800de00 <HCI_Init+0x44>)
 800dde4:	f000 fcf0 	bl	800e7c8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800dde8:	79fb      	ldrb	r3, [r7, #7]
 800ddea:	3301      	adds	r3, #1
 800ddec:	71fb      	strb	r3, [r7, #7]
 800ddee:	79fb      	ldrb	r3, [r7, #7]
 800ddf0:	2b04      	cmp	r3, #4
 800ddf2:	d9ef      	bls.n	800ddd4 <HCI_Init+0x18>
  }
}
 800ddf4:	bf00      	nop
 800ddf6:	bf00      	nop
 800ddf8:	3708      	adds	r7, #8
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}
 800ddfe:	bf00      	nop
 800de00:	200034e4 	.word	0x200034e4
 800de04:	200034ec 	.word	0x200034ec
 800de08:	200001c4 	.word	0x200001c4

0800de0c <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b085      	sub	sp, #20
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	3308      	adds	r3, #8
 800de18:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	2b04      	cmp	r3, #4
 800de20:	d001      	beq.n	800de26 <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 800de22:	2301      	movs	r3, #1
 800de24:	e00c      	b.n	800de40 <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	3302      	adds	r3, #2
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	461a      	mov	r2, r3
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800de34:	3b03      	subs	r3, #3
 800de36:	429a      	cmp	r2, r3
 800de38:	d001      	beq.n	800de3e <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 800de3a:	2302      	movs	r3, #2
 800de3c:	e000      	b.n	800de40 <HCI_verify+0x34>
  
  return 0;      
 800de3e:	2300      	movs	r3, #0
}
 800de40:	4618      	mov	r0, r3
 800de42:	3714      	adds	r7, #20
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr

0800de4c <HCI_Process>:

void HCI_Process(void)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b082      	sub	sp, #8
 800de50:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800de52:	2300      	movs	r3, #0
 800de54:	603b      	str	r3, [r7, #0]
  
  Disable_SPI_IRQ();
 800de56:	f000 fc40 	bl	800e6da <Disable_SPI_IRQ>
  uint8_t list_empty = list_is_empty(&hciReadPktRxQueue);        
 800de5a:	4814      	ldr	r0, [pc, #80]	; (800deac <HCI_Process+0x60>)
 800de5c:	f000 fc89 	bl	800e772 <list_is_empty>
 800de60:	4603      	mov	r3, r0
 800de62:	71fb      	strb	r3, [r7, #7]
  /* process any pending events read */
  while(list_empty == FALSE)
 800de64:	e017      	b.n	800de96 <HCI_Process+0x4a>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800de66:	463b      	mov	r3, r7
 800de68:	4619      	mov	r1, r3
 800de6a:	4810      	ldr	r0, [pc, #64]	; (800deac <HCI_Process+0x60>)
 800de6c:	f000 fcd9 	bl	800e822 <list_remove_head>
    Enable_SPI_IRQ();
 800de70:	f000 fc2c 	bl	800e6cc <Enable_SPI_IRQ>
    HCI_Event_CB(hciReadPacket->dataBuff);
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	3308      	adds	r3, #8
 800de78:	4618      	mov	r0, r3
 800de7a:	f7fe fe1f 	bl	800cabc <HCI_Event_CB>
    Disable_SPI_IRQ();
 800de7e:	f000 fc2c 	bl	800e6da <Disable_SPI_IRQ>
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	4619      	mov	r1, r3
 800de86:	480a      	ldr	r0, [pc, #40]	; (800deb0 <HCI_Process+0x64>)
 800de88:	f000 fc9e 	bl	800e7c8 <list_insert_tail>
    list_empty = list_is_empty(&hciReadPktRxQueue);
 800de8c:	4807      	ldr	r0, [pc, #28]	; (800deac <HCI_Process+0x60>)
 800de8e:	f000 fc70 	bl	800e772 <list_is_empty>
 800de92:	4603      	mov	r3, r0
 800de94:	71fb      	strb	r3, [r7, #7]
  while(list_empty == FALSE)
 800de96:	79fb      	ldrb	r3, [r7, #7]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d0e4      	beq.n	800de66 <HCI_Process+0x1a>
  }
  /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
  BlueNRG. */
  HCI_Isr(); 
 800de9c:	f000 f814 	bl	800dec8 <HCI_Isr>
  Enable_SPI_IRQ();
 800dea0:	f000 fc14 	bl	800e6cc <Enable_SPI_IRQ>
  
}
 800dea4:	bf00      	nop
 800dea6:	3708      	adds	r7, #8
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	200034ec 	.word	0x200034ec
 800deb0:	200034e4 	.word	0x200034e4

0800deb4 <HCI_Queue_Empty>:

BOOL HCI_Queue_Empty(void)
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	af00      	add	r7, sp, #0
  return list_is_empty(&hciReadPktRxQueue);
 800deb8:	4802      	ldr	r0, [pc, #8]	; (800dec4 <HCI_Queue_Empty+0x10>)
 800deba:	f000 fc5a 	bl	800e772 <list_is_empty>
 800debe:	4603      	mov	r3, r0
}
 800dec0:	4618      	mov	r0, r3
 800dec2:	bd80      	pop	{r7, pc}
 800dec4:	200034ec 	.word	0x200034ec

0800dec8 <HCI_Isr>:

void HCI_Isr(void)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b082      	sub	sp, #8
 800decc:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800dece:	2300      	movs	r3, #0
 800ded0:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 800ded2:	f000 fc09 	bl	800e6e8 <Clear_SPI_EXTI_Flag>
  while(HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET){
 800ded6:	e037      	b.n	800df48 <HCI_Isr+0x80>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 800ded8:	4821      	ldr	r0, [pc, #132]	; (800df60 <HCI_Isr+0x98>)
 800deda:	f000 fc4a 	bl	800e772 <list_is_empty>
 800dede:	4603      	mov	r3, r0
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d12c      	bne.n	800df3e <HCI_Isr+0x76>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800dee4:	463b      	mov	r3, r7
 800dee6:	4619      	mov	r1, r3
 800dee8:	481d      	ldr	r0, [pc, #116]	; (800df60 <HCI_Isr+0x98>)
 800deea:	f000 fc9a 	bl	800e822 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(hciReadPacket->dataBuff,HCI_READ_PACKET_SIZE);
 800deee:	683b      	ldr	r3, [r7, #0]
 800def0:	3308      	adds	r3, #8
 800def2:	2180      	movs	r1, #128	; 0x80
 800def4:	4618      	mov	r0, r3
 800def6:	f000 faef 	bl	800e4d8 <BlueNRG_SPI_Read_All>
 800defa:	4603      	mov	r3, r0
 800defc:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 800defe:	79fb      	ldrb	r3, [r7, #7]
 800df00:	2b00      	cmp	r3, #0
 800df02:	d016      	beq.n	800df32 <HCI_Isr+0x6a>
        hciReadPacket->data_len = data_len;
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	79fa      	ldrb	r2, [r7, #7]
 800df08:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	4618      	mov	r0, r3
 800df10:	f7ff ff7c 	bl	800de0c <HCI_verify>
 800df14:	4603      	mov	r3, r0
 800df16:	2b00      	cmp	r3, #0
 800df18:	d105      	bne.n	800df26 <HCI_Isr+0x5e>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800df1a:	683b      	ldr	r3, [r7, #0]
 800df1c:	4619      	mov	r1, r3
 800df1e:	4811      	ldr	r0, [pc, #68]	; (800df64 <HCI_Isr+0x9c>)
 800df20:	f000 fc52 	bl	800e7c8 <list_insert_tail>
 800df24:	e00e      	b.n	800df44 <HCI_Isr+0x7c>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	4619      	mov	r1, r3
 800df2a:	480d      	ldr	r0, [pc, #52]	; (800df60 <HCI_Isr+0x98>)
 800df2c:	f000 fc33 	bl	800e796 <list_insert_head>
 800df30:	e008      	b.n	800df44 <HCI_Isr+0x7c>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	4619      	mov	r1, r3
 800df36:	480a      	ldr	r0, [pc, #40]	; (800df60 <HCI_Isr+0x98>)
 800df38:	f000 fc2d 	bl	800e796 <list_insert_head>
 800df3c:	e002      	b.n	800df44 <HCI_Isr+0x7c>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 800df3e:	f000 fbd3 	bl	800e6e8 <Clear_SPI_EXTI_Flag>
 800df42:	e009      	b.n	800df58 <HCI_Isr+0x90>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 800df44:	f000 fbd0 	bl	800e6e8 <Clear_SPI_EXTI_Flag>
  while(HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET){
 800df48:	2104      	movs	r1, #4
 800df4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800df4e:	f7f3 ff6d 	bl	8001e2c <HAL_GPIO_ReadPin>
 800df52:	4603      	mov	r3, r0
 800df54:	2b01      	cmp	r3, #1
 800df56:	d0bf      	beq.n	800ded8 <HCI_Isr+0x10>
  }
}
 800df58:	3708      	adds	r7, #8
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}
 800df5e:	bf00      	nop
 800df60:	200034e4 	.word	0x200034e4
 800df64:	200034ec 	.word	0x200034ec

0800df68 <hci_write>:

void hci_write(const void* data1, const void* data2, uint8_t n_bytes1, uint8_t n_bytes2){
 800df68:	b580      	push	{r7, lr}
 800df6a:	b084      	sub	sp, #16
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	60f8      	str	r0, [r7, #12]
 800df70:	60b9      	str	r1, [r7, #8]
 800df72:	4611      	mov	r1, r2
 800df74:	461a      	mov	r2, r3
 800df76:	460b      	mov	r3, r1
 800df78:	71fb      	strb	r3, [r7, #7]
 800df7a:	4613      	mov	r3, r2
 800df7c:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i < n_bytes2; i++)
    PRINTF("%02X ", *((uint8_t*)data2 + i));
  PRINTF("\n");    
#endif
  
  Hal_Write_Serial(data1, data2, n_bytes1, n_bytes2);
 800df7e:	79fb      	ldrb	r3, [r7, #7]
 800df80:	b29a      	uxth	r2, r3
 800df82:	79bb      	ldrb	r3, [r7, #6]
 800df84:	b29b      	uxth	r3, r3
 800df86:	68b9      	ldr	r1, [r7, #8]
 800df88:	68f8      	ldr	r0, [r7, #12]
 800df8a:	f000 fa35 	bl	800e3f8 <Hal_Write_Serial>
}
 800df8e:	bf00      	nop
 800df90:	3710      	adds	r7, #16
 800df92:	46bd      	mov	sp, r7
 800df94:	bd80      	pop	{r7, pc}

0800df96 <hci_send_cmd>:

void hci_send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800df96:	b580      	push	{r7, lr}
 800df98:	b086      	sub	sp, #24
 800df9a:	af00      	add	r7, sp, #0
 800df9c:	607b      	str	r3, [r7, #4]
 800df9e:	4603      	mov	r3, r0
 800dfa0:	81fb      	strh	r3, [r7, #14]
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	81bb      	strh	r3, [r7, #12]
 800dfa6:	4613      	mov	r3, r2
 800dfa8:	72fb      	strb	r3, [r7, #11]
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800dfaa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dfae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dfb2:	b21a      	sxth	r2, r3
 800dfb4:	89fb      	ldrh	r3, [r7, #14]
 800dfb6:	029b      	lsls	r3, r3, #10
 800dfb8:	b21b      	sxth	r3, r3
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	b21b      	sxth	r3, r3
 800dfbe:	b29b      	uxth	r3, r3
 800dfc0:	82bb      	strh	r3, [r7, #20]
  hc.plen= plen;
 800dfc2:	7afb      	ldrb	r3, [r7, #11]
 800dfc4:	75bb      	strb	r3, [r7, #22]
  
  uint8_t header[HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE];
  header[0] = HCI_COMMAND_PKT;
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(header+1, &hc, sizeof(hc));
 800dfca:	f107 0310 	add.w	r3, r7, #16
 800dfce:	3301      	adds	r3, #1
 800dfd0:	f107 0114 	add.w	r1, r7, #20
 800dfd4:	2203      	movs	r2, #3
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f000 fc72 	bl	800e8c0 <Osal_MemCpy>
  
  hci_write(header, param, sizeof(header), plen);
 800dfdc:	7afb      	ldrb	r3, [r7, #11]
 800dfde:	f107 0010 	add.w	r0, r7, #16
 800dfe2:	2204      	movs	r2, #4
 800dfe4:	6879      	ldr	r1, [r7, #4]
 800dfe6:	f7ff ffbf 	bl	800df68 <hci_write>
}
 800dfea:	bf00      	nop
 800dfec:	3718      	adds	r7, #24
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}

0800dff2 <move_list>:

static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800dff2:	b580      	push	{r7, lr}
 800dff4:	b084      	sub	sp, #16
 800dff6:	af00      	add	r7, sp, #0
 800dff8:	6078      	str	r0, [r7, #4]
 800dffa:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while(!list_is_empty(src_list)){
 800dffc:	e00a      	b.n	800e014 <move_list+0x22>
    list_remove_tail(src_list, &tmp_node);
 800dffe:	f107 030c 	add.w	r3, r7, #12
 800e002:	4619      	mov	r1, r3
 800e004:	6838      	ldr	r0, [r7, #0]
 800e006:	f000 fc26 	bl	800e856 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	4619      	mov	r1, r3
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f000 fbc1 	bl	800e796 <list_insert_head>
  while(!list_is_empty(src_list)){
 800e014:	6838      	ldr	r0, [r7, #0]
 800e016:	f000 fbac 	bl	800e772 <list_is_empty>
 800e01a:	4603      	mov	r3, r0
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d0ee      	beq.n	800dffe <move_list+0xc>
  }
}
 800e020:	bf00      	nop
 800e022:	bf00      	nop
 800e024:	3710      	adds	r7, #16
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}
	...

0800e02c <free_event_list>:

 /* It ensures that we have at least half of the free buffers in the pool. */
static void free_event_list(void)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b082      	sub	sp, #8
 800e030:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;
    
  Disable_SPI_IRQ();
 800e032:	f000 fb52 	bl	800e6da <Disable_SPI_IRQ>
  
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800e036:	e00b      	b.n	800e050 <free_event_list+0x24>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800e038:	1d3b      	adds	r3, r7, #4
 800e03a:	4619      	mov	r1, r3
 800e03c:	480a      	ldr	r0, [pc, #40]	; (800e068 <free_event_list+0x3c>)
 800e03e:	f000 fbf0 	bl	800e822 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	4619      	mov	r1, r3
 800e046:	4809      	ldr	r0, [pc, #36]	; (800e06c <free_event_list+0x40>)
 800e048:	f000 fbbe 	bl	800e7c8 <list_insert_tail>
    /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
    BlueNRG */
    HCI_Isr();
 800e04c:	f7ff ff3c 	bl	800dec8 <HCI_Isr>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800e050:	4806      	ldr	r0, [pc, #24]	; (800e06c <free_event_list+0x40>)
 800e052:	f000 fc1a 	bl	800e88a <list_get_size>
 800e056:	4603      	mov	r3, r0
 800e058:	2b01      	cmp	r3, #1
 800e05a:	dded      	ble.n	800e038 <free_event_list+0xc>
  }
  
  Enable_SPI_IRQ();
 800e05c:	f000 fb36 	bl	800e6cc <Enable_SPI_IRQ>
}
 800e060:	bf00      	nop
 800e062:	3708      	adds	r7, #8
 800e064:	46bd      	mov	sp, r7
 800e066:	bd80      	pop	{r7, pc}
 800e068:	200034ec 	.word	0x200034ec
 800e06c:	200034e4 	.word	0x200034e4

0800e070 <hci_send_req>:

int hci_send_req(struct hci_request *r, BOOL async)
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b090      	sub	sp, #64	; 0x40
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
 800e078:	460b      	mov	r3, r1
 800e07a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	885b      	ldrh	r3, [r3, #2]
 800e080:	b21b      	sxth	r3, r3
 800e082:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e086:	b21a      	sxth	r2, r3
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	881b      	ldrh	r3, [r3, #0]
 800e08c:	029b      	lsls	r3, r3, #10
 800e08e:	b21b      	sxth	r3, r3
 800e090:	4313      	orrs	r3, r2
 800e092:	b21b      	sxth	r3, r3
 800e094:	877b      	strh	r3, [r7, #58]	; 0x3a
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;
  int to = DEFAULT_TIMEOUT;
 800e096:	4b8e      	ldr	r3, [pc, #568]	; (800e2d0 <hci_send_req+0x260>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	4a8e      	ldr	r2, [pc, #568]	; (800e2d4 <hci_send_req+0x264>)
 800e09c:	fba2 2303 	umull	r2, r3, r2, r3
 800e0a0:	08db      	lsrs	r3, r3, #3
 800e0a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  struct timer t;
  tHciDataPacket * hciReadPacket = NULL;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800e0a8:	f107 0308 	add.w	r3, r7, #8
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	f000 fb50 	bl	800e752 <list_init_head>
  
  free_event_list();
 800e0b2:	f7ff ffbb 	bl	800e02c <free_event_list>
  
  hci_send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	8818      	ldrh	r0, [r3, #0]
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	8859      	ldrh	r1, [r3, #2]
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	68db      	ldr	r3, [r3, #12]
 800e0c2:	b2da      	uxtb	r2, r3
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	689b      	ldr	r3, [r3, #8]
 800e0c8:	f7ff ff65 	bl	800df96 <hci_send_cmd>
  
  if(async){
 800e0cc:	78fb      	ldrb	r3, [r7, #3]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d001      	beq.n	800e0d6 <hci_send_req+0x66>
    return 0;
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	e0f7      	b.n	800e2c6 <hci_send_req+0x256>
  }
  
  /* Minimum timeout is 1. */
  if(to == 0)
 800e0d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d101      	bne.n	800e0e0 <hci_send_req+0x70>
    to = 1;
 800e0dc:	2301      	movs	r3, #1
 800e0de:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  Timer_Set(&t, to);
 800e0e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e0e2:	f107 0314 	add.w	r3, r7, #20
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f000 fb09 	bl	800e700 <Timer_Set>
      Enter_Sleep_Mode();
      ATOMIC_SECTION_END();
    }
#else
    while(1){
      if(Timer_Expired(&t)){
 800e0ee:	f107 0314 	add.w	r3, r7, #20
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f000 fb15 	bl	800e722 <Timer_Expired>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	f040 80bb 	bne.w	800e276 <hci_send_req+0x206>
        goto failed;
      }
      if(!HCI_Queue_Empty()){
 800e100:	f7ff fed8 	bl	800deb4 <HCI_Queue_Empty>
 800e104:	4603      	mov	r3, r0
 800e106:	2b00      	cmp	r3, #0
 800e108:	d000      	beq.n	800e10c <hci_send_req+0x9c>
      if(Timer_Expired(&t)){
 800e10a:	e7f0      	b.n	800e0ee <hci_send_req+0x7e>
        break;
 800e10c:	bf00      	nop
      }
    }
#endif
    
    /* Extract packet from HCI event queue. */
    Disable_SPI_IRQ();
 800e10e:	f000 fae4 	bl	800e6da <Disable_SPI_IRQ>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800e112:	f107 0310 	add.w	r3, r7, #16
 800e116:	4619      	mov	r1, r3
 800e118:	486f      	ldr	r0, [pc, #444]	; (800e2d8 <hci_send_req+0x268>)
 800e11a:	f000 fb82 	bl	800e822 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	3308      	adds	r3, #8
 800e122:	637b      	str	r3, [r7, #52]	; 0x34
    
    if(hci_hdr->type == HCI_EVENT_PKT){
 800e124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e126:	781b      	ldrb	r3, [r3, #0]
 800e128:	2b04      	cmp	r3, #4
 800e12a:	d17b      	bne.n	800e224 <hci_send_req+0x1b4>
    
      event_pckt = (void *) (hci_hdr->data);
 800e12c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e12e:	3301      	adds	r3, #1
 800e130:	633b      	str	r3, [r7, #48]	; 0x30
      
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	3308      	adds	r3, #8
 800e136:	3303      	adds	r3, #3
 800e138:	62fb      	str	r3, [r7, #44]	; 0x2c
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800e140:	3b03      	subs	r3, #3
 800e142:	62bb      	str	r3, [r7, #40]	; 0x28
      
      switch (event_pckt->evt) {
 800e144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e146:	781b      	ldrb	r3, [r3, #0]
 800e148:	2b3e      	cmp	r3, #62	; 0x3e
 800e14a:	d04d      	beq.n	800e1e8 <hci_send_req+0x178>
 800e14c:	2b3e      	cmp	r3, #62	; 0x3e
 800e14e:	dc6b      	bgt.n	800e228 <hci_send_req+0x1b8>
 800e150:	2b10      	cmp	r3, #16
 800e152:	f000 8092 	beq.w	800e27a <hci_send_req+0x20a>
 800e156:	2b10      	cmp	r3, #16
 800e158:	dc66      	bgt.n	800e228 <hci_send_req+0x1b8>
 800e15a:	2b0e      	cmp	r3, #14
 800e15c:	d024      	beq.n	800e1a8 <hci_send_req+0x138>
 800e15e:	2b0f      	cmp	r3, #15
 800e160:	d162      	bne.n	800e228 <hci_send_req+0x1b8>
        
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800e162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e164:	623b      	str	r3, [r7, #32]
        
        if (cs->opcode != opcode)
 800e166:	6a3b      	ldr	r3, [r7, #32]
 800e168:	885b      	ldrh	r3, [r3, #2]
 800e16a:	b29b      	uxth	r3, r3
 800e16c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800e16e:	429a      	cmp	r2, r3
 800e170:	f040 8085 	bne.w	800e27e <hci_send_req+0x20e>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	685b      	ldr	r3, [r3, #4]
 800e178:	2b0f      	cmp	r3, #15
 800e17a:	d004      	beq.n	800e186 <hci_send_req+0x116>
          if (cs->status) {
 800e17c:	6a3b      	ldr	r3, [r7, #32]
 800e17e:	781b      	ldrb	r3, [r3, #0]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d053      	beq.n	800e22c <hci_send_req+0x1bc>
            goto failed;
 800e184:	e07e      	b.n	800e284 <hci_send_req+0x214>
          }
          break;
        }
        
        r->rlen = MIN(len, r->rlen);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	695a      	ldr	r2, [r3, #20]
 800e18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e18c:	429a      	cmp	r2, r3
 800e18e:	bfa8      	it	ge
 800e190:	461a      	movge	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, ptr, r->rlen);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6918      	ldr	r0, [r3, #16]
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	695b      	ldr	r3, [r3, #20]
 800e19e:	461a      	mov	r2, r3
 800e1a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e1a2:	f000 fb8d 	bl	800e8c0 <Osal_MemCpy>
        goto done;
 800e1a6:	e080      	b.n	800e2aa <hci_send_req+0x23a>
        
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800e1a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1aa:	61fb      	str	r3, [r7, #28]
        
        if (cc->opcode != opcode)
 800e1ac:	69fb      	ldr	r3, [r7, #28]
 800e1ae:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d163      	bne.n	800e282 <hci_send_req+0x212>
          goto failed;
        
        ptr += EVT_CMD_COMPLETE_SIZE;
 800e1ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1bc:	3303      	adds	r3, #3
 800e1be:	62fb      	str	r3, [r7, #44]	; 0x2c
        len -= EVT_CMD_COMPLETE_SIZE;
 800e1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1c2:	3b03      	subs	r3, #3
 800e1c4:	62bb      	str	r3, [r7, #40]	; 0x28
        
        r->rlen = MIN(len, r->rlen);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	695a      	ldr	r2, [r3, #20]
 800e1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1cc:	429a      	cmp	r2, r3
 800e1ce:	bfa8      	it	ge
 800e1d0:	461a      	movge	r2, r3
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, ptr, r->rlen);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6918      	ldr	r0, [r3, #16]
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	695b      	ldr	r3, [r3, #20]
 800e1de:	461a      	mov	r2, r3
 800e1e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e1e2:	f000 fb6d 	bl	800e8c0 <Osal_MemCpy>
        goto done;
 800e1e6:	e060      	b.n	800e2aa <hci_send_req+0x23a>
        
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800e1e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ea:	627b      	str	r3, [r7, #36]	; 0x24
        
        if (me->subevent != r->event)
 800e1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ee:	781b      	ldrb	r3, [r3, #0]
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	685b      	ldr	r3, [r3, #4]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	d11a      	bne.n	800e230 <hci_send_req+0x1c0>
          break;
        
        len -= 1;
 800e1fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1fc:	3b01      	subs	r3, #1
 800e1fe:	62bb      	str	r3, [r7, #40]	; 0x28
        r->rlen = MIN(len, r->rlen);
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	695a      	ldr	r2, [r3, #20]
 800e204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e206:	429a      	cmp	r2, r3
 800e208:	bfa8      	it	ge
 800e20a:	461a      	movge	r2, r3
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, me->data, r->rlen);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	6918      	ldr	r0, [r3, #16]
 800e214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e216:	1c59      	adds	r1, r3, #1
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	695b      	ldr	r3, [r3, #20]
 800e21c:	461a      	mov	r2, r3
 800e21e:	f000 fb4f 	bl	800e8c0 <Osal_MemCpy>
        goto done;
 800e222:	e042      	b.n	800e2aa <hci_send_req+0x23a>
        goto failed;
        
      default:      
        break;
      }
    }
 800e224:	bf00      	nop
 800e226:	e004      	b.n	800e232 <hci_send_req+0x1c2>
        break;
 800e228:	bf00      	nop
 800e22a:	e002      	b.n	800e232 <hci_send_req+0x1c2>
          break;
 800e22c:	bf00      	nop
 800e22e:	e000      	b.n	800e232 <hci_send_req+0x1c2>
          break;
 800e230:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if(list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)){
 800e232:	482a      	ldr	r0, [pc, #168]	; (800e2dc <hci_send_req+0x26c>)
 800e234:	f000 fa9d 	bl	800e772 <list_is_empty>
 800e238:	4603      	mov	r3, r0
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d00d      	beq.n	800e25a <hci_send_req+0x1ea>
 800e23e:	4826      	ldr	r0, [pc, #152]	; (800e2d8 <hci_send_req+0x268>)
 800e240:	f000 fa97 	bl	800e772 <list_is_empty>
 800e244:	4603      	mov	r3, r0
 800e246:	2b00      	cmp	r3, #0
 800e248:	d007      	beq.n	800e25a <hci_send_req+0x1ea>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	4619      	mov	r1, r3
 800e24e:	4823      	ldr	r0, [pc, #140]	; (800e2dc <hci_send_req+0x26c>)
 800e250:	f000 faba 	bl	800e7c8 <list_insert_tail>
      hciReadPacket=NULL;
 800e254:	2300      	movs	r3, #0
 800e256:	613b      	str	r3, [r7, #16]
 800e258:	e008      	b.n	800e26c <hci_send_req+0x1fc>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
      */
      list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800e25a:	693a      	ldr	r2, [r7, #16]
 800e25c:	f107 0308 	add.w	r3, r7, #8
 800e260:	4611      	mov	r1, r2
 800e262:	4618      	mov	r0, r3
 800e264:	f000 fab0 	bl	800e7c8 <list_insert_tail>
      hciReadPacket=NULL;
 800e268:	2300      	movs	r3, #0
 800e26a:	613b      	str	r3, [r7, #16]
    }
    
    HCI_Isr();
 800e26c:	f7ff fe2c 	bl	800dec8 <HCI_Isr>
    
    Enable_SPI_IRQ();
 800e270:	f000 fa2c 	bl	800e6cc <Enable_SPI_IRQ>
  while(1) {
 800e274:	e73b      	b.n	800e0ee <hci_send_req+0x7e>
        goto failed;
 800e276:	bf00      	nop
 800e278:	e004      	b.n	800e284 <hci_send_req+0x214>
        goto failed;
 800e27a:	bf00      	nop
 800e27c:	e002      	b.n	800e284 <hci_send_req+0x214>
          goto failed;
 800e27e:	bf00      	nop
 800e280:	e000      	b.n	800e284 <hci_send_req+0x214>
          goto failed;
 800e282:	bf00      	nop
    
  }
  
failed:
  if(hciReadPacket!=NULL){
 800e284:	693b      	ldr	r3, [r7, #16]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d004      	beq.n	800e294 <hci_send_req+0x224>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	4619      	mov	r1, r3
 800e28e:	4813      	ldr	r0, [pc, #76]	; (800e2dc <hci_send_req+0x26c>)
 800e290:	f000 fa81 	bl	800e796 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800e294:	f107 0308 	add.w	r3, r7, #8
 800e298:	4619      	mov	r1, r3
 800e29a:	480f      	ldr	r0, [pc, #60]	; (800e2d8 <hci_send_req+0x268>)
 800e29c:	f7ff fea9 	bl	800dff2 <move_list>
  
  Enable_SPI_IRQ();
 800e2a0:	f000 fa14 	bl	800e6cc <Enable_SPI_IRQ>
  return -1;
 800e2a4:	f04f 33ff 	mov.w	r3, #4294967295
 800e2a8:	e00d      	b.n	800e2c6 <hci_send_req+0x256>
  
done:
  // Insert the packet back into the pool.
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800e2aa:	693b      	ldr	r3, [r7, #16]
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	480b      	ldr	r0, [pc, #44]	; (800e2dc <hci_send_req+0x26c>)
 800e2b0:	f000 fa71 	bl	800e796 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800e2b4:	f107 0308 	add.w	r3, r7, #8
 800e2b8:	4619      	mov	r1, r3
 800e2ba:	4807      	ldr	r0, [pc, #28]	; (800e2d8 <hci_send_req+0x268>)
 800e2bc:	f7ff fe99 	bl	800dff2 <move_list>
  
  Enable_SPI_IRQ();
 800e2c0:	f000 fa04 	bl	800e6cc <Enable_SPI_IRQ>
  return 0;
 800e2c4:	2300      	movs	r3, #0
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	3740      	adds	r7, #64	; 0x40
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}
 800e2ce:	bf00      	nop
 800e2d0:	08021c78 	.word	0x08021c78
 800e2d4:	cccccccd 	.word	0xcccccccd
 800e2d8:	200034ec 	.word	0x200034ec
 800e2dc:	200034e4 	.word	0x200034e4

0800e2e0 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b08e      	sub	sp, #56	; 0x38
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	60f8      	str	r0, [r7, #12]
 800e2e8:	60b9      	str	r1, [r7, #8]
 800e2ea:	607a      	str	r2, [r7, #4]
 800e2ec:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800e2ee:	f107 0314 	add.w	r3, r7, #20
 800e2f2:	2209      	movs	r2, #9
 800e2f4:	2100      	movs	r1, #0
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f000 faf2 	bl	800e8e0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800e2fc:	f107 0320 	add.w	r3, r7, #32
 800e300:	2218      	movs	r2, #24
 800e302:	2100      	movs	r1, #0
 800e304:	4618      	mov	r0, r3
 800e306:	f000 faeb 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_INFO_PARAM;
 800e30a:	2304      	movs	r3, #4
 800e30c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800e30e:	2301      	movs	r3, #1
 800e310:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 800e312:	2300      	movs	r3, #0
 800e314:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 800e316:	2300      	movs	r3, #0
 800e318:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 800e31a:	f107 0314 	add.w	r3, r7, #20
 800e31e:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800e320:	2309      	movs	r3, #9
 800e322:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800e324:	f107 0320 	add.w	r3, r7, #32
 800e328:	2100      	movs	r1, #0
 800e32a:	4618      	mov	r0, r3
 800e32c:	f7ff fea0 	bl	800e070 <hci_send_req>
 800e330:	4603      	mov	r3, r0
 800e332:	2b00      	cmp	r3, #0
 800e334:	da01      	bge.n	800e33a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800e336:	23ff      	movs	r3, #255	; 0xff
 800e338:	e018      	b.n	800e36c <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800e33a:	7d3b      	ldrb	r3, [r7, #20]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d001      	beq.n	800e344 <hci_le_read_local_version+0x64>
    return resp.status;
 800e340:	7d3b      	ldrb	r3, [r7, #20]
 800e342:	e013      	b.n	800e36c <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800e344:	7d7a      	ldrb	r2, [r7, #21]
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800e34a:	8afa      	ldrh	r2, [r7, #22]
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800e350:	7e3a      	ldrb	r2, [r7, #24]
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800e356:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800e35a:	b29a      	uxth	r2, r3
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800e360:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800e364:	b29a      	uxth	r2, r3
 800e366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e368:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800e36a:	2300      	movs	r3, #0
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3738      	adds	r7, #56	; 0x38
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}

0800e374 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b092      	sub	sp, #72	; 0x48
 800e378:	af00      	add	r7, sp, #0
 800e37a:	4603      	mov	r3, r0
 800e37c:	6039      	str	r1, [r7, #0]
 800e37e:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  Osal_MemSet(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800e380:	f107 0310 	add.w	r3, r7, #16
 800e384:	2220      	movs	r2, #32
 800e386:	2100      	movs	r1, #0
 800e388:	4618      	mov	r0, r3
 800e38a:	f000 faa9 	bl	800e8e0 <Osal_MemSet>
  scan_resp_cp.length = length;
 800e38e:	79fb      	ldrb	r3, [r7, #7]
 800e390:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(scan_resp_cp.data, data, MIN(31,length));
 800e392:	79fb      	ldrb	r3, [r7, #7]
 800e394:	2b1f      	cmp	r3, #31
 800e396:	bf28      	it	cs
 800e398:	231f      	movcs	r3, #31
 800e39a:	b2db      	uxtb	r3, r3
 800e39c:	461a      	mov	r2, r3
 800e39e:	f107 0310 	add.w	r3, r7, #16
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	6839      	ldr	r1, [r7, #0]
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	f000 fa8a 	bl	800e8c0 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800e3ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e3b0:	2218      	movs	r2, #24
 800e3b2:	2100      	movs	r1, #0
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f000 fa93 	bl	800e8e0 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 800e3ba:	2308      	movs	r3, #8
 800e3bc:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800e3be:	2309      	movs	r3, #9
 800e3c0:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 800e3c2:	f107 0310 	add.w	r3, r7, #16
 800e3c6:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800e3c8:	2320      	movs	r3, #32
 800e3ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 800e3cc:	f107 030f 	add.w	r3, r7, #15
 800e3d0:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 800e3d2:	2301      	movs	r3, #1
 800e3d4:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800e3d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e3da:	2100      	movs	r1, #0
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7ff fe47 	bl	800e070 <hci_send_req>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	da01      	bge.n	800e3ec <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800e3e8:	23ff      	movs	r3, #255	; 0xff
 800e3ea:	e000      	b.n	800e3ee <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800e3ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	3748      	adds	r7, #72	; 0x48
 800e3f2:	46bd      	mov	sp, r7
 800e3f4:	bd80      	pop	{r7, pc}
	...

0800e3f8 <Hal_Write_Serial>:
 * @param  n_bytes1: number of bytes in 1st buffer
 * @param  n_bytes2: number of bytes in 2nd buffer
 * @retval None
 */
void Hal_Write_Serial(const void* data1, const void* data2, int32_t n_bytes1,
		int32_t n_bytes2) {
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b088      	sub	sp, #32
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	60f8      	str	r0, [r7, #12]
 800e400:	60b9      	str	r1, [r7, #8]
 800e402:	607a      	str	r2, [r7, #4]
 800e404:	603b      	str	r3, [r7, #0]
	struct timer t;
	int ret;
	uint8_t data2_offset = 0;
 800e406:	2300      	movs	r3, #0
 800e408:	77fb      	strb	r3, [r7, #31]

	Timer_Set(&t, CLOCK_SECOND / 10);
 800e40a:	4b1e      	ldr	r3, [pc, #120]	; (800e484 <Hal_Write_Serial+0x8c>)
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	4a1e      	ldr	r2, [pc, #120]	; (800e488 <Hal_Write_Serial+0x90>)
 800e410:	fba2 2303 	umull	r2, r3, r2, r3
 800e414:	08da      	lsrs	r2, r3, #3
 800e416:	f107 0310 	add.w	r3, r7, #16
 800e41a:	4611      	mov	r1, r2
 800e41c:	4618      	mov	r0, r3
 800e41e:	f000 f96f 	bl	800e700 <Timer_Set>

	Disable_SPI_IRQ();
 800e422:	f000 f95a 	bl	800e6da <Disable_SPI_IRQ>
#if ENABLE_SPI_FIX
	BlueNRG_IRQ_High();
#endif

	while (1) {
		ret = BlueNRG_SPI_Write((uint8_t *) data1,
 800e426:	7ffb      	ldrb	r3, [r7, #31]
 800e428:	68ba      	ldr	r2, [r7, #8]
 800e42a:	18d1      	adds	r1, r2, r3
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	b2da      	uxtb	r2, r3
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	b2db      	uxtb	r3, r3
 800e434:	68f8      	ldr	r0, [r7, #12]
 800e436:	f000 f89f 	bl	800e578 <BlueNRG_SPI_Write>
 800e43a:	61b8      	str	r0, [r7, #24]
				(uint8_t *) data2 + data2_offset, n_bytes1, n_bytes2);

		if (ret >= 0) {
 800e43c:	69bb      	ldr	r3, [r7, #24]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	db0d      	blt.n	800e45e <Hal_Write_Serial+0x66>
			n_bytes1 = 0;
 800e442:	2300      	movs	r3, #0
 800e444:	607b      	str	r3, [r7, #4]
			n_bytes2 -= ret;
 800e446:	683a      	ldr	r2, [r7, #0]
 800e448:	69bb      	ldr	r3, [r7, #24]
 800e44a:	1ad3      	subs	r3, r2, r3
 800e44c:	603b      	str	r3, [r7, #0]
			data2_offset += ret;
 800e44e:	69bb      	ldr	r3, [r7, #24]
 800e450:	b2da      	uxtb	r2, r3
 800e452:	7ffb      	ldrb	r3, [r7, #31]
 800e454:	4413      	add	r3, r2
 800e456:	77fb      	strb	r3, [r7, #31]
			if (n_bytes2 == 0)
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d008      	beq.n	800e470 <Hal_Write_Serial+0x78>
				break;
		}

		if (Timer_Expired(&t)) {
 800e45e:	f107 0310 	add.w	r3, r7, #16
 800e462:	4618      	mov	r0, r3
 800e464:	f000 f95d 	bl	800e722 <Timer_Expired>
 800e468:	4603      	mov	r3, r0
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d102      	bne.n	800e474 <Hal_Write_Serial+0x7c>
		ret = BlueNRG_SPI_Write((uint8_t *) data1,
 800e46e:	e7da      	b.n	800e426 <Hal_Write_Serial+0x2e>
				break;
 800e470:	bf00      	nop
 800e472:	e000      	b.n	800e476 <Hal_Write_Serial+0x7e>
			break;
 800e474:	bf00      	nop
	}
#if ENABLE_SPI_FIX
	BlueNRG_Release_IRQ();
#endif

	Enable_SPI_IRQ();
 800e476:	f000 f929 	bl	800e6cc <Enable_SPI_IRQ>
}
 800e47a:	bf00      	nop
 800e47c:	3720      	adds	r7, #32
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}
 800e482:	bf00      	nop
 800e484:	08021c78 	.word	0x08021c78
 800e488:	cccccccd 	.word	0xcccccccd

0800e48c <BlueNRG_RST>:
/**
 * @brief  Resets the BlueNRG.
 * @param  None
 * @retval None
 */
void BlueNRG_RST(void) {
 800e48c:	b580      	push	{r7, lr}
 800e48e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 800e490:	2200      	movs	r2, #0
 800e492:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e496:	4808      	ldr	r0, [pc, #32]	; (800e4b8 <BlueNRG_RST+0x2c>)
 800e498:	f7f3 fce0 	bl	8001e5c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800e49c:	2005      	movs	r0, #5
 800e49e:	f7f2 f8db 	bl	8000658 <HAL_Delay>
	HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e4a8:	4803      	ldr	r0, [pc, #12]	; (800e4b8 <BlueNRG_RST+0x2c>)
 800e4aa:	f7f3 fcd7 	bl	8001e5c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800e4ae:	2005      	movs	r0, #5
 800e4b0:	f7f2 f8d2 	bl	8000658 <HAL_Delay>
}
 800e4b4:	bf00      	nop
 800e4b6:	bd80      	pop	{r7, pc}
 800e4b8:	48000400 	.word	0x48000400

0800e4bc <BlueNRG_HW_Bootloader>:
/**
 * @brief  Activate internal bootloader using pin.
 * @param  None
 * @retval None
 */
void BlueNRG_HW_Bootloader(void) {
 800e4bc:	b580      	push	{r7, lr}
 800e4be:	af00      	add	r7, sp, #0
	Disable_SPI_IRQ();
 800e4c0:	f000 f90b 	bl	800e6da <Disable_SPI_IRQ>
	set_irq_as_output();
 800e4c4:	f000 f8c4 	bl	800e650 <set_irq_as_output>
	BlueNRG_RST();
 800e4c8:	f7ff ffe0 	bl	800e48c <BlueNRG_RST>
	set_irq_as_input();
 800e4cc:	f000 f8dc 	bl	800e688 <set_irq_as_input>
	Enable_SPI_IRQ();
 800e4d0:	f000 f8fc 	bl	800e6cc <Enable_SPI_IRQ>
}
 800e4d4:	bf00      	nop
 800e4d6:	bd80      	pop	{r7, pc}

0800e4d8 <BlueNRG_SPI_Read_All>:
 * @param  hspi     : Handle of the STM32Cube HAL SPI interface
 * @param  buffer   : Buffer where data from SPI are stored
 * @param  buff_size: Buffer size
 * @retval int32_t  : Number of read bytes
 */
int32_t BlueNRG_SPI_Read_All(uint8_t *buffer, uint8_t buff_size) {
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b088      	sub	sp, #32
 800e4dc:	af02      	add	r7, sp, #8
 800e4de:	6078      	str	r0, [r7, #4]
 800e4e0:	460b      	mov	r3, r1
 800e4e2:	70fb      	strb	r3, [r7, #3]
	uint16_t byte_count;
	uint8_t len = 0;
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	757b      	strb	r3, [r7, #21]

	const uint8_t header_master[5] = { 0x0b, 0x00, 0x00, 0x00, 0x00 };
 800e4e8:	4a20      	ldr	r2, [pc, #128]	; (800e56c <BlueNRG_SPI_Read_All+0x94>)
 800e4ea:	f107 0310 	add.w	r3, r7, #16
 800e4ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e4f2:	6018      	str	r0, [r3, #0]
 800e4f4:	3304      	adds	r3, #4
 800e4f6:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800e4f8:	b672      	cpsid	i
}
 800e4fa:	bf00      	nop
	uint8_t header_slave[5];

	__disable_irq();

	/* CS reset */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	2104      	movs	r1, #4
 800e500:	481b      	ldr	r0, [pc, #108]	; (800e570 <BlueNRG_SPI_Read_All+0x98>)
 800e502:	f7f3 fcab 	bl	8001e5c <HAL_GPIO_WritePin>

	/* Read the header */
	HAL_SPI_TransmitReceive(&hspi1, header_master, header_slave, HEADER_SIZE,
 800e506:	f107 0208 	add.w	r2, r7, #8
 800e50a:	f107 0110 	add.w	r1, r7, #16
 800e50e:	230f      	movs	r3, #15
 800e510:	9300      	str	r3, [sp, #0]
 800e512:	2305      	movs	r3, #5
 800e514:	4817      	ldr	r0, [pc, #92]	; (800e574 <BlueNRG_SPI_Read_All+0x9c>)
 800e516:	f7f7 fdf5 	bl	8006104 <HAL_SPI_TransmitReceive>
			TIMEOUT_DURATION);

	if (header_slave[0] == 0x02) {
 800e51a:	7a3b      	ldrb	r3, [r7, #8]
 800e51c:	2b02      	cmp	r3, #2
 800e51e:	d119      	bne.n	800e554 <BlueNRG_SPI_Read_All+0x7c>
		// device is ready

		byte_count = (header_slave[4] << 8) | header_slave[3];
 800e520:	7b3b      	ldrb	r3, [r7, #12]
 800e522:	021b      	lsls	r3, r3, #8
 800e524:	b21a      	sxth	r2, r3
 800e526:	7afb      	ldrb	r3, [r7, #11]
 800e528:	b21b      	sxth	r3, r3
 800e52a:	4313      	orrs	r3, r2
 800e52c:	b21b      	sxth	r3, r3
 800e52e:	82fb      	strh	r3, [r7, #22]

		if (byte_count > 0) {
 800e530:	8afb      	ldrh	r3, [r7, #22]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d00e      	beq.n	800e554 <BlueNRG_SPI_Read_All+0x7c>

			// avoid to read more data that size of the buffer
			if (byte_count > buff_size)
 800e536:	78fb      	ldrb	r3, [r7, #3]
 800e538:	b29b      	uxth	r3, r3
 800e53a:	8afa      	ldrh	r2, [r7, #22]
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d901      	bls.n	800e544 <BlueNRG_SPI_Read_All+0x6c>
				byte_count = buff_size;
 800e540:	78fb      	ldrb	r3, [r7, #3]
 800e542:	82fb      	strh	r3, [r7, #22]

			HAL_SPI_Receive(&hspi1, buffer, byte_count, TIMEOUT_DURATION);
 800e544:	8afa      	ldrh	r2, [r7, #22]
 800e546:	230f      	movs	r3, #15
 800e548:	6879      	ldr	r1, [r7, #4]
 800e54a:	480a      	ldr	r0, [pc, #40]	; (800e574 <BlueNRG_SPI_Read_All+0x9c>)
 800e54c:	f7f7 fcb2 	bl	8005eb4 <HAL_SPI_Receive>

			len = byte_count;
 800e550:	8afb      	ldrh	r3, [r7, #22]
 800e552:	757b      	strb	r3, [r7, #21]
		}
	}
	/* Release CS line */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800e554:	2201      	movs	r2, #1
 800e556:	2104      	movs	r1, #4
 800e558:	4805      	ldr	r0, [pc, #20]	; (800e570 <BlueNRG_SPI_Read_All+0x98>)
 800e55a:	f7f3 fc7f 	bl	8001e5c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800e55e:	b662      	cpsie	i
}
 800e560:	bf00      	nop

	__enable_irq();

	return len;
 800e562:	7d7b      	ldrb	r3, [r7, #21]
}
 800e564:	4618      	mov	r0, r3
 800e566:	3718      	adds	r7, #24
 800e568:	46bd      	mov	sp, r7
 800e56a:	bd80      	pop	{r7, pc}
 800e56c:	08010f54 	.word	0x08010f54
 800e570:	48000400 	.word	0x48000400
 800e574:	20003438 	.word	0x20003438

0800e578 <BlueNRG_SPI_Write>:
 * @param  Nb_bytes1: Size of first data buffer to be written
 * @param  Nb_bytes2: Size of second data buffer to be written
 * @retval Number of read bytes
 */
int32_t BlueNRG_SPI_Write(uint8_t* data1, uint8_t* data2, uint8_t Nb_bytes1,
		uint8_t Nb_bytes2) {
 800e578:	b580      	push	{r7, lr}
 800e57a:	b08c      	sub	sp, #48	; 0x30
 800e57c:	af02      	add	r7, sp, #8
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	60b9      	str	r1, [r7, #8]
 800e582:	4611      	mov	r1, r2
 800e584:	461a      	mov	r2, r3
 800e586:	460b      	mov	r3, r1
 800e588:	71fb      	strb	r3, [r7, #7]
 800e58a:	4613      	mov	r3, r2
 800e58c:	71bb      	strb	r3, [r7, #6]
	int16_t result = 0;
 800e58e:	2300      	movs	r3, #0
 800e590:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t tx_bytes;
	uint8_t rx_bytes;

	const uint8_t header_master[5] = { 0x0a, 0x00, 0x00, 0x00, 0x00 };
 800e592:	4a2c      	ldr	r2, [pc, #176]	; (800e644 <BlueNRG_SPI_Write+0xcc>)
 800e594:	f107 031c 	add.w	r3, r7, #28
 800e598:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e59c:	6018      	str	r0, [r3, #0]
 800e59e:	3304      	adds	r3, #4
 800e5a0:	7019      	strb	r1, [r3, #0]
	uint8_t header_slave[5] = { 0x00 };
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	617b      	str	r3, [r7, #20]
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	763b      	strb	r3, [r7, #24]

	/* CS reset */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	2104      	movs	r1, #4
 800e5ae:	4826      	ldr	r0, [pc, #152]	; (800e648 <BlueNRG_SPI_Write+0xd0>)
 800e5b0:	f7f3 fc54 	bl	8001e5c <HAL_GPIO_WritePin>

	/* Exchange header */
	HAL_SPI_TransmitReceive(&hspi1, header_master, header_slave, HEADER_SIZE,
 800e5b4:	f107 0214 	add.w	r2, r7, #20
 800e5b8:	f107 011c 	add.w	r1, r7, #28
 800e5bc:	230f      	movs	r3, #15
 800e5be:	9300      	str	r3, [sp, #0]
 800e5c0:	2305      	movs	r3, #5
 800e5c2:	4822      	ldr	r0, [pc, #136]	; (800e64c <BlueNRG_SPI_Write+0xd4>)
 800e5c4:	f7f7 fd9e 	bl	8006104 <HAL_SPI_TransmitReceive>
			TIMEOUT_DURATION);

	if (header_slave[0] != 0x02) {
 800e5c8:	7d3b      	ldrb	r3, [r7, #20]
 800e5ca:	2b02      	cmp	r3, #2
 800e5cc:	d003      	beq.n	800e5d6 <BlueNRG_SPI_Write+0x5e>
		result = -1;
 800e5ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e5d2:	84fb      	strh	r3, [r7, #38]	; 0x26
		goto failed;
 800e5d4:	e02b      	b.n	800e62e <BlueNRG_SPI_Write+0xb6>
		// BlueNRG not awake.
	}

	rx_bytes = header_slave[1];
 800e5d6:	7d7b      	ldrb	r3, [r7, #21]
 800e5d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (rx_bytes < Nb_bytes1) {
 800e5dc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800e5e0:	79fb      	ldrb	r3, [r7, #7]
 800e5e2:	429a      	cmp	r2, r3
 800e5e4:	d203      	bcs.n	800e5ee <BlueNRG_SPI_Write+0x76>
		result = -2;
 800e5e6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800e5ea:	84fb      	strh	r3, [r7, #38]	; 0x26
		goto failed;
 800e5ec:	e01f      	b.n	800e62e <BlueNRG_SPI_Write+0xb6>
		// BlueNRG .
	}

	HAL_SPI_Transmit(&hspi1, data1, Nb_bytes1, TIMEOUT_DURATION);
 800e5ee:	79fb      	ldrb	r3, [r7, #7]
 800e5f0:	b29a      	uxth	r2, r3
 800e5f2:	230f      	movs	r3, #15
 800e5f4:	68f9      	ldr	r1, [r7, #12]
 800e5f6:	4815      	ldr	r0, [pc, #84]	; (800e64c <BlueNRG_SPI_Write+0xd4>)
 800e5f8:	f7f7 faf6 	bl	8005be8 <HAL_SPI_Transmit>

	rx_bytes -= Nb_bytes1;
 800e5fc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800e600:	79fb      	ldrb	r3, [r7, #7]
 800e602:	1ad3      	subs	r3, r2, r3
 800e604:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (Nb_bytes2 > rx_bytes) {
 800e608:	79ba      	ldrb	r2, [r7, #6]
 800e60a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e60e:	429a      	cmp	r2, r3
 800e610:	d903      	bls.n	800e61a <BlueNRG_SPI_Write+0xa2>
		tx_bytes = rx_bytes;
 800e612:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e616:	84bb      	strh	r3, [r7, #36]	; 0x24
 800e618:	e001      	b.n	800e61e <BlueNRG_SPI_Write+0xa6>
	} else {
		tx_bytes = Nb_bytes2;
 800e61a:	79bb      	ldrb	r3, [r7, #6]
 800e61c:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	HAL_SPI_Transmit(&hspi1, data2, tx_bytes, TIMEOUT_DURATION);
 800e61e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e620:	230f      	movs	r3, #15
 800e622:	68b9      	ldr	r1, [r7, #8]
 800e624:	4809      	ldr	r0, [pc, #36]	; (800e64c <BlueNRG_SPI_Write+0xd4>)
 800e626:	f7f7 fadf 	bl	8005be8 <HAL_SPI_Transmit>

	result = tx_bytes;
 800e62a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e62c:	84fb      	strh	r3, [r7, #38]	; 0x26

	failed:

	/* Release CS line */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800e62e:	2201      	movs	r2, #1
 800e630:	2104      	movs	r1, #4
 800e632:	4805      	ldr	r0, [pc, #20]	; (800e648 <BlueNRG_SPI_Write+0xd0>)
 800e634:	f7f3 fc12 	bl	8001e5c <HAL_GPIO_WritePin>

	return result;
 800e638:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
}
 800e63c:	4618      	mov	r0, r3
 800e63e:	3728      	adds	r7, #40	; 0x28
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}
 800e644:	08010f5c 	.word	0x08010f5c
 800e648:	48000400 	.word	0x48000400
 800e64c:	20003438 	.word	0x20003438

0800e650 <set_irq_as_output>:
/**
 * @brief  Set in Output mode the IRQ.
 * @param  None
 * @retval None
 */
void set_irq_as_output() {
 800e650:	b580      	push	{r7, lr}
 800e652:	b086      	sub	sp, #24
 800e654:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Pull IRQ high */
	GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800e656:	2304      	movs	r3, #4
 800e658:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800e65a:	2301      	movs	r3, #1
 800e65c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800e65e:	2303      	movs	r3, #3
 800e660:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800e662:	2300      	movs	r3, #0
 800e664:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800e666:	1d3b      	adds	r3, r7, #4
 800e668:	4619      	mov	r1, r3
 800e66a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e66e:	f7f3 fa33 	bl	8001ad8 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN, GPIO_PIN_SET);
 800e672:	2201      	movs	r2, #1
 800e674:	2104      	movs	r1, #4
 800e676:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e67a:	f7f3 fbef 	bl	8001e5c <HAL_GPIO_WritePin>
}
 800e67e:	bf00      	nop
 800e680:	3718      	adds	r7, #24
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
	...

0800e688 <set_irq_as_input>:
/**
 * @brief  Set the IRQ in input mode.
 * @param  None
 * @retval None
 */
void set_irq_as_input() {
 800e688:	b580      	push	{r7, lr}
 800e68a:	b086      	sub	sp, #24
 800e68c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* IRQ input */
	GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800e68e:	2304      	movs	r3, #4
 800e690:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = BNRG_SPI_IRQ_MODE;
 800e692:	4b0d      	ldr	r3, [pc, #52]	; (800e6c8 <set_irq_as_input+0x40>)
 800e694:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800e696:	2302      	movs	r3, #2
 800e698:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800e69a:	2303      	movs	r3, #3
 800e69c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Alternate = BNRG_SPI_IRQ_ALTERNATE;
 800e69e:	2300      	movs	r3, #0
 800e6a0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800e6a2:	1d3b      	adds	r3, r7, #4
 800e6a4:	4619      	mov	r1, r3
 800e6a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e6aa:	f7f3 fa15 	bl	8001ad8 <HAL_GPIO_Init>

	GPIO_InitStructure.Pull = BNRG_SPI_IRQ_PULL;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800e6b2:	1d3b      	adds	r3, r7, #4
 800e6b4:	4619      	mov	r1, r3
 800e6b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e6ba:	f7f3 fa0d 	bl	8001ad8 <HAL_GPIO_Init>
}
 800e6be:	bf00      	nop
 800e6c0:	3718      	adds	r7, #24
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	bd80      	pop	{r7, pc}
 800e6c6:	bf00      	nop
 800e6c8:	10110000 	.word	0x10110000

0800e6cc <Enable_SPI_IRQ>:
/**
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
void Enable_SPI_IRQ(void) {
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 800e6d0:	2008      	movs	r0, #8
 800e6d2:	f7f2 f92c 	bl	800092e <HAL_NVIC_EnableIRQ>
}
 800e6d6:	bf00      	nop
 800e6d8:	bd80      	pop	{r7, pc}

0800e6da <Disable_SPI_IRQ>:
/**
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
void Disable_SPI_IRQ(void) {
 800e6da:	b580      	push	{r7, lr}
 800e6dc:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 800e6de:	2008      	movs	r0, #8
 800e6e0:	f7f2 f933 	bl	800094a <HAL_NVIC_DisableIRQ>
}
 800e6e4:	bf00      	nop
 800e6e6:	bd80      	pop	{r7, pc}

0800e6e8 <Clear_SPI_EXTI_Flag>:
/**
 * @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
 * @param  None
 * @retval None
 */
void Clear_SPI_EXTI_Flag(void) {
 800e6e8:	b480      	push	{r7}
 800e6ea:	af00      	add	r7, sp, #0
	__HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);
 800e6ec:	4b03      	ldr	r3, [pc, #12]	; (800e6fc <Clear_SPI_EXTI_Flag+0x14>)
 800e6ee:	2204      	movs	r2, #4
 800e6f0:	615a      	str	r2, [r3, #20]
}
 800e6f2:	bf00      	nop
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6fa:	4770      	bx	lr
 800e6fc:	40010400 	.word	0x40010400

0800e700 <Timer_Set>:
 * @param[in] interval  The interval before the timer expires.
 *
 */
void
Timer_Set(struct timer *t, tClockTime interval)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b082      	sub	sp, #8
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	6039      	str	r1, [r7, #0]
  t->interval = interval;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	683a      	ldr	r2, [r7, #0]
 800e70e:	605a      	str	r2, [r3, #4]
  t->start = Clock_Time();
 800e710:	f001 fb84 	bl	800fe1c <Clock_Time>
 800e714:	4602      	mov	r2, r0
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	601a      	str	r2, [r3, #0]
}
 800e71a:	bf00      	nop
 800e71c:	3708      	adds	r7, #8
 800e71e:	46bd      	mov	sp, r7
 800e720:	bd80      	pop	{r7, pc}

0800e722 <Timer_Expired>:
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int
Timer_Expired(struct timer *t)
{
 800e722:	b580      	push	{r7, lr}
 800e724:	b084      	sub	sp, #16
 800e726:	af00      	add	r7, sp, #0
 800e728:	6078      	str	r0, [r7, #4]
  /* Note: Can not return diff >= t->interval so we add 1 to diff and return
     t->interval < diff - required to avoid an internal error in mspgcc. */
  tClockTime diff = (Clock_Time() - t->start) + 1;
 800e72a:	f001 fb77 	bl	800fe1c <Clock_Time>
 800e72e:	4602      	mov	r2, r0
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	1ad3      	subs	r3, r2, r3
 800e736:	3301      	adds	r3, #1
 800e738:	60fb      	str	r3, [r7, #12]
  return t->interval < diff;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	685b      	ldr	r3, [r3, #4]
 800e73e:	68fa      	ldr	r2, [r7, #12]
 800e740:	429a      	cmp	r2, r3
 800e742:	bf8c      	ite	hi
 800e744:	2301      	movhi	r3, #1
 800e746:	2300      	movls	r3, #0
 800e748:	b2db      	uxtb	r3, r3

}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3710      	adds	r7, #16
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}

0800e752 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800e752:	b480      	push	{r7}
 800e754:	b083      	sub	sp, #12
 800e756:	af00      	add	r7, sp, #0
 800e758:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	687a      	ldr	r2, [r7, #4]
 800e75e:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	687a      	ldr	r2, [r7, #4]
 800e764:	605a      	str	r2, [r3, #4]
}
 800e766:	bf00      	nop
 800e768:	370c      	adds	r7, #12
 800e76a:	46bd      	mov	sp, r7
 800e76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e770:	4770      	bx	lr

0800e772 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800e772:	b480      	push	{r7}
 800e774:	b083      	sub	sp, #12
 800e776:	af00      	add	r7, sp, #0
 800e778:	6078      	str	r0, [r7, #4]
  return ((listHead->next == listHead)? TRUE:FALSE);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	687a      	ldr	r2, [r7, #4]
 800e780:	429a      	cmp	r2, r3
 800e782:	bf0c      	ite	eq
 800e784:	2301      	moveq	r3, #1
 800e786:	2300      	movne	r3, #0
 800e788:	b2db      	uxtb	r3, r3
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	370c      	adds	r7, #12
 800e78e:	46bd      	mov	sp, r7
 800e790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e794:	4770      	bx	lr

0800e796 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800e796:	b480      	push	{r7}
 800e798:	b083      	sub	sp, #12
 800e79a:	af00      	add	r7, sp, #0
 800e79c:	6078      	str	r0, [r7, #4]
 800e79e:	6039      	str	r1, [r7, #0]
  node->next = listHead->next;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681a      	ldr	r2, [r3, #0]
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	683a      	ldr	r2, [r7, #0]
 800e7b2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	683a      	ldr	r2, [r7, #0]
 800e7ba:	605a      	str	r2, [r3, #4]
}
 800e7bc:	bf00      	nop
 800e7be:	370c      	adds	r7, #12
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c6:	4770      	bx	lr

0800e7c8 <list_insert_tail>:


void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800e7c8:	b480      	push	{r7}
 800e7ca:	b083      	sub	sp, #12
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
 800e7d0:	6039      	str	r1, [r7, #0]
  node->next = listHead;
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	687a      	ldr	r2, [r7, #4]
 800e7d6:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	685a      	ldr	r2, [r3, #4]
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	683a      	ldr	r2, [r7, #0]
 800e7e4:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	685b      	ldr	r3, [r3, #4]
 800e7ea:	683a      	ldr	r2, [r7, #0]
 800e7ec:	601a      	str	r2, [r3, #0]
}
 800e7ee:	bf00      	nop
 800e7f0:	370c      	adds	r7, #12
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f8:	4770      	bx	lr

0800e7fa <list_remove_node>:


void list_remove_node (tListNode * node)
{
 800e7fa:	b480      	push	{r7}
 800e7fc:	b083      	sub	sp, #12
 800e7fe:	af00      	add	r7, sp, #0
 800e800:	6078      	str	r0, [r7, #4]
  (node->prev)->next = node->next;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	685b      	ldr	r3, [r3, #4]
 800e806:	687a      	ldr	r2, [r7, #4]
 800e808:	6812      	ldr	r2, [r2, #0]
 800e80a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	687a      	ldr	r2, [r7, #4]
 800e812:	6852      	ldr	r2, [r2, #4]
 800e814:	605a      	str	r2, [r3, #4]
}
 800e816:	bf00      	nop
 800e818:	370c      	adds	r7, #12
 800e81a:	46bd      	mov	sp, r7
 800e81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e820:	4770      	bx	lr

0800e822 <list_remove_head>:


void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800e822:	b580      	push	{r7, lr}
 800e824:	b082      	sub	sp, #8
 800e826:	af00      	add	r7, sp, #0
 800e828:	6078      	str	r0, [r7, #4]
 800e82a:	6039      	str	r1, [r7, #0]
  *node = listHead->next;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681a      	ldr	r2, [r3, #0]
 800e830:	683b      	ldr	r3, [r7, #0]
 800e832:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	4618      	mov	r0, r3
 800e83a:	f7ff ffde 	bl	800e7fa <list_remove_node>
  (*node)->next = NULL;
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	2200      	movs	r2, #0
 800e844:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	2200      	movs	r2, #0
 800e84c:	605a      	str	r2, [r3, #4]
}
 800e84e:	bf00      	nop
 800e850:	3708      	adds	r7, #8
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}

0800e856 <list_remove_tail>:


void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800e856:	b580      	push	{r7, lr}
 800e858:	b082      	sub	sp, #8
 800e85a:	af00      	add	r7, sp, #0
 800e85c:	6078      	str	r0, [r7, #4]
 800e85e:	6039      	str	r1, [r7, #0]
  *node = listHead->prev;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	685a      	ldr	r2, [r3, #4]
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	685b      	ldr	r3, [r3, #4]
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7ff ffc4 	bl	800e7fa <list_remove_node>
  (*node)->next = NULL;
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	2200      	movs	r2, #0
 800e878:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	2200      	movs	r2, #0
 800e880:	605a      	str	r2, [r3, #4]
}
 800e882:	bf00      	nop
 800e884:	3708      	adds	r7, #8
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}

0800e88a <list_get_size>:
  (node->prev)->next = node;
}


int list_get_size (tListNode * listHead)
{
 800e88a:	b480      	push	{r7}
 800e88c:	b085      	sub	sp, #20
 800e88e:	af00      	add	r7, sp, #0
 800e890:	6078      	str	r0, [r7, #4]
  int size = 0;
 800e892:	2300      	movs	r3, #0
 800e894:	60fb      	str	r3, [r7, #12]
  tListNode * temp = listHead->next;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	60bb      	str	r3, [r7, #8]
  while (temp != listHead)
 800e89c:	e005      	b.n	800e8aa <list_get_size+0x20>
  {
    size++;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	3301      	adds	r3, #1
 800e8a2:	60fb      	str	r3, [r7, #12]
    temp = temp->next;		
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	60bb      	str	r3, [r7, #8]
  while (temp != listHead)
 800e8aa:	68ba      	ldr	r2, [r7, #8]
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	429a      	cmp	r2, r3
 800e8b0:	d1f5      	bne.n	800e89e <list_get_size+0x14>
  }
  return (size);
 800e8b2:	68fb      	ldr	r3, [r7, #12]
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3714      	adds	r7, #20
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr

0800e8c0 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy(void *dest,const void *src,unsigned int size)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	60b9      	str	r1, [r7, #8]
 800e8ca:	607a      	str	r2, [r7, #4]
  return(memcpy(dest,src,size)); 
 800e8cc:	687a      	ldr	r2, [r7, #4]
 800e8ce:	68b9      	ldr	r1, [r7, #8]
 800e8d0:	68f8      	ldr	r0, [r7, #12]
 800e8d2:	f001 fe17 	bl	8010504 <memcpy>
 800e8d6:	4603      	mov	r3, r0
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3710      	adds	r7, #16
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bd80      	pop	{r7, pc}

0800e8e0 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */

void* Osal_MemSet(void *ptr, int value,unsigned int size)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b084      	sub	sp, #16
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	60f8      	str	r0, [r7, #12]
 800e8e8:	60b9      	str	r1, [r7, #8]
 800e8ea:	607a      	str	r2, [r7, #4]
  return(memset(ptr,value,size));
 800e8ec:	687a      	ldr	r2, [r7, #4]
 800e8ee:	68b9      	ldr	r1, [r7, #8]
 800e8f0:	68f8      	ldr	r0, [r7, #12]
 800e8f2:	f001 fe15 	bl	8010520 <memset>
 800e8f6:	4603      	mov	r3, r0
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	3710      	adds	r7, #16
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}

0800e900 <Evaluate_Command>:
 *    Value:  Variable-sized series of bytes which contains data for this part
 * 			  of the message (N Bytes).
 */

uint8_t Evaluate_Command(uint8_t *cmdData, uint8_t dataLen,
		uint8_t* cmdResponse, uint8_t* responseLen) {
 800e900:	b590      	push	{r4, r7, lr}
 800e902:	b089      	sub	sp, #36	; 0x24
 800e904:	af00      	add	r7, sp, #0
 800e906:	60f8      	str	r0, [r7, #12]
 800e908:	607a      	str	r2, [r7, #4]
 800e90a:	603b      	str	r3, [r7, #0]
 800e90c:	460b      	mov	r3, r1
 800e90e:	72fb      	strb	r3, [r7, #11]

	uint8_t read = cmdData[0] & 0x80;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e918:	77fb      	strb	r3, [r7, #31]
	uint8_t payloadLen = cmdData[1];
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	785b      	ldrb	r3, [r3, #1]
 800e91e:	77bb      	strb	r3, [r7, #30]

	uint8_t updateValue = 1;
 800e920:	2301      	movs	r3, #1
 800e922:	777b      	strb	r3, [r7, #29]

	*responseLen = 4;
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	2204      	movs	r2, #4
 800e928:	701a      	strb	r2, [r3, #0]
	cmdResponse[0] = CMD_ACK;		// Response type
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2200      	movs	r2, #0
 800e92e:	701a      	strb	r2, [r3, #0]
	cmdResponse[1] = 2;				// Payload length (default: 2)
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	3301      	adds	r3, #1
 800e934:	2202      	movs	r2, #2
 800e936:	701a      	strb	r2, [r3, #0]
	cmdResponse[2] = cmdData[0];	// Requested command
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	3302      	adds	r3, #2
 800e93c:	68fa      	ldr	r2, [r7, #12]
 800e93e:	7812      	ldrb	r2, [r2, #0]
 800e940:	701a      	strb	r2, [r3, #0]
	cmdResponse[3] = ACK_ERROR;		// Response
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	3303      	adds	r3, #3
 800e946:	2201      	movs	r2, #1
 800e948:	701a      	strb	r2, [r3, #0]

	switch (cmdData[0] & 0x7F) {
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e952:	3b01      	subs	r3, #1
 800e954:	2b05      	cmp	r3, #5
 800e956:	f200 80d2 	bhi.w	800eafe <Evaluate_Command+0x1fe>
 800e95a:	a201      	add	r2, pc, #4	; (adr r2, 800e960 <Evaluate_Command+0x60>)
 800e95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e960:	0800eaff 	.word	0x0800eaff
 800e964:	0800e979 	.word	0x0800e979
 800e968:	0800eaff 	.word	0x0800eaff
 800e96c:	0800e9d1 	.word	0x0800e9d1
 800e970:	0800eaa1 	.word	0x0800eaa1
 800e974:	0800eacb 	.word	0x0800eacb
		case CMD_SHUTDOWN:
			break;
		case CMD_STATE:
			if (!read) {
 800e978:	7ffb      	ldrb	r3, [r7, #31]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d112      	bne.n	800e9a4 <Evaluate_Command+0xa4>
				// Set state
				if (payloadLen == 1) {
 800e97e:	7fbb      	ldrb	r3, [r7, #30]
 800e980:	2b01      	cmp	r3, #1
 800e982:	f040 80be 	bne.w	800eb02 <Evaluate_Command+0x202>
					if (App_SetSystemState(cmdData[2])) {
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	3302      	adds	r3, #2
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	4618      	mov	r0, r3
 800e98e:	f7fb fd5f 	bl	800a450 <App_SetSystemState>
 800e992:	4603      	mov	r3, r0
 800e994:	2b00      	cmp	r3, #0
 800e996:	f000 80b4 	beq.w	800eb02 <Evaluate_Command+0x202>
						cmdResponse[3] = ACK_SUCCESS;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	3303      	adds	r3, #3
 800e99e:	2200      	movs	r2, #0
 800e9a0:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 3;
					cmdResponse[3] = ACK_SUCCESS;
					cmdResponse[4] = App_GetSystemState();
				}
			}
			break;
 800e9a2:	e0ae      	b.n	800eb02 <Evaluate_Command+0x202>
				if (payloadLen == 0) {
 800e9a4:	7fbb      	ldrb	r3, [r7, #30]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	f040 80ab 	bne.w	800eb02 <Evaluate_Command+0x202>
					*responseLen = 5;
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	2205      	movs	r2, #5
 800e9b0:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 3;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	3301      	adds	r3, #1
 800e9b6:	2203      	movs	r2, #3
 800e9b8:	701a      	strb	r2, [r3, #0]
					cmdResponse[3] = ACK_SUCCESS;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	3303      	adds	r3, #3
 800e9be:	2200      	movs	r2, #0
 800e9c0:	701a      	strb	r2, [r3, #0]
					cmdResponse[4] = App_GetSystemState();
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	1d1c      	adds	r4, r3, #4
 800e9c6:	f7fb fd37 	bl	800a438 <App_GetSystemState>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	7023      	strb	r3, [r4, #0]
			break;
 800e9ce:	e098      	b.n	800eb02 <Evaluate_Command+0x202>
		case CMD_DATE:
			if (!read) {
 800e9d0:	7ffb      	ldrb	r3, [r7, #31]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d121      	bne.n	800ea1a <Evaluate_Command+0x11a>
				// Set date
				if (payloadLen == 4) {
 800e9d6:	7fbb      	ldrb	r3, [r7, #30]
 800e9d8:	2b04      	cmp	r3, #4
 800e9da:	f040 8094 	bne.w	800eb06 <Evaluate_Command+0x206>
					uint32_t epoch = ((uint32_t) cmdData[2]) << 24
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	3302      	adds	r3, #2
 800e9e2:	781b      	ldrb	r3, [r3, #0]
 800e9e4:	061a      	lsls	r2, r3, #24
							| ((uint32_t) cmdData[3]) << 16
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	3303      	adds	r3, #3
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	041b      	lsls	r3, r3, #16
 800e9ee:	431a      	orrs	r2, r3
							| ((uint32_t) cmdData[4]) << 8
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	3304      	adds	r3, #4
 800e9f4:	781b      	ldrb	r3, [r3, #0]
 800e9f6:	021b      	lsls	r3, r3, #8
 800e9f8:	4313      	orrs	r3, r2
							| ((uint32_t) cmdData[5]);
 800e9fa:	68fa      	ldr	r2, [r7, #12]
 800e9fc:	3205      	adds	r2, #5
 800e9fe:	7812      	ldrb	r2, [r2, #0]
					uint32_t epoch = ((uint32_t) cmdData[2]) << 24
 800ea00:	4313      	orrs	r3, r2
 800ea02:	61bb      	str	r3, [r7, #24]
					if (RTC_SetDateTime_Epoch(epoch)) {
 800ea04:	69b8      	ldr	r0, [r7, #24]
 800ea06:	f001 fa39 	bl	800fe7c <RTC_SetDateTime_Epoch>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d07a      	beq.n	800eb06 <Evaluate_Command+0x206>
						cmdResponse[3] = ACK_SUCCESS;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	3303      	adds	r3, #3
 800ea14:	2200      	movs	r2, #0
 800ea16:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = 0;
						cmdResponse[7] = 0;
					}
				}
			}
			break;
 800ea18:	e075      	b.n	800eb06 <Evaluate_Command+0x206>
				if (payloadLen == 0) {
 800ea1a:	7fbb      	ldrb	r3, [r7, #30]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d172      	bne.n	800eb06 <Evaluate_Command+0x206>
					*responseLen = 8;
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	2208      	movs	r2, #8
 800ea24:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 6;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	3301      	adds	r3, #1
 800ea2a:	2206      	movs	r2, #6
 800ea2c:	701a      	strb	r2, [r3, #0]
					if (RTC_GetDateTime_Epoch(&epoch)) {
 800ea2e:	f107 0314 	add.w	r3, r7, #20
 800ea32:	4618      	mov	r0, r3
 800ea34:	f001 fa60 	bl	800fef8 <RTC_GetDateTime_Epoch>
 800ea38:	4603      	mov	r3, r0
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d01b      	beq.n	800ea76 <Evaluate_Command+0x176>
						cmdResponse[3] = ACK_SUCCESS;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	3303      	adds	r3, #3
 800ea42:	2200      	movs	r2, #0
 800ea44:	701a      	strb	r2, [r3, #0]
						cmdResponse[4] = (uint8_t) ((epoch & 0xFF000000) >> 24);
 800ea46:	697b      	ldr	r3, [r7, #20]
 800ea48:	0e1a      	lsrs	r2, r3, #24
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	3304      	adds	r3, #4
 800ea4e:	b2d2      	uxtb	r2, r2
 800ea50:	701a      	strb	r2, [r3, #0]
						cmdResponse[5] = (uint8_t) ((epoch & 0xFF0000) >> 16);
 800ea52:	697b      	ldr	r3, [r7, #20]
 800ea54:	0c1a      	lsrs	r2, r3, #16
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	3305      	adds	r3, #5
 800ea5a:	b2d2      	uxtb	r2, r2
 800ea5c:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = (uint8_t) ((epoch & 0xFF00) >> 8);
 800ea5e:	697b      	ldr	r3, [r7, #20]
 800ea60:	0a1a      	lsrs	r2, r3, #8
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	3306      	adds	r3, #6
 800ea66:	b2d2      	uxtb	r2, r2
 800ea68:	701a      	strb	r2, [r3, #0]
						cmdResponse[7] = (uint8_t) (epoch & 0xFF);
 800ea6a:	697a      	ldr	r2, [r7, #20]
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	3307      	adds	r3, #7
 800ea70:	b2d2      	uxtb	r2, r2
 800ea72:	701a      	strb	r2, [r3, #0]
			break;
 800ea74:	e047      	b.n	800eb06 <Evaluate_Command+0x206>
						cmdResponse[3] = ACK_ERROR;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	3303      	adds	r3, #3
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	701a      	strb	r2, [r3, #0]
						cmdResponse[4] = 0;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	3304      	adds	r3, #4
 800ea82:	2200      	movs	r2, #0
 800ea84:	701a      	strb	r2, [r3, #0]
						cmdResponse[5] = 0;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	3305      	adds	r3, #5
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = 0;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	3306      	adds	r3, #6
 800ea92:	2200      	movs	r2, #0
 800ea94:	701a      	strb	r2, [r3, #0]
						cmdResponse[7] = 0;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	3307      	adds	r3, #7
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	701a      	strb	r2, [r3, #0]
			break;
 800ea9e:	e032      	b.n	800eb06 <Evaluate_Command+0x206>
		case CMD_START_LOG:
			if (!read) {
 800eaa0:	7ffb      	ldrb	r3, [r7, #31]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d131      	bne.n	800eb0a <Evaluate_Command+0x20a>
				if (payloadLen == 0) {
 800eaa6:	7fbb      	ldrb	r3, [r7, #30]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d12e      	bne.n	800eb0a <Evaluate_Command+0x20a>
						// Check the current state
						if (App_GetSystemState() == SYSTEM_STATE_IDLE) {
 800eaac:	f7fb fcc4 	bl	800a438 <App_GetSystemState>
 800eab0:	4603      	mov	r3, r0
 800eab2:	2b10      	cmp	r3, #16
 800eab4:	d129      	bne.n	800eb0a <Evaluate_Command+0x20a>
						// Start the log of data
							if (App_StartLog()) {
 800eab6:	f7fb fd55 	bl	800a564 <App_StartLog>
 800eaba:	4603      	mov	r3, r0
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d024      	beq.n	800eb0a <Evaluate_Command+0x20a>
								cmdResponse[3] = ACK_SUCCESS;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	3303      	adds	r3, #3
 800eac4:	2200      	movs	r2, #0
 800eac6:	701a      	strb	r2, [r3, #0]
							}
						}
					}
			}
			break;
 800eac8:	e01f      	b.n	800eb0a <Evaluate_Command+0x20a>
		case CMD_STOP_LOG:
			if (!read) {
 800eaca:	7ffb      	ldrb	r3, [r7, #31]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d11e      	bne.n	800eb0e <Evaluate_Command+0x20e>
				if (payloadLen == 0) {
 800ead0:	7fbb      	ldrb	r3, [r7, #30]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d11b      	bne.n	800eb0e <Evaluate_Command+0x20e>
					// Check the current state
					if (App_GetSystemState() != SYSTEM_STATE_LOG) {
 800ead6:	f7fb fcaf 	bl	800a438 <App_GetSystemState>
 800eada:	4603      	mov	r3, r0
 800eadc:	2b20      	cmp	r3, #32
 800eade:	d004      	beq.n	800eaea <Evaluate_Command+0x1ea>
						cmdResponse[3] = ACK_SUCCESS;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	3303      	adds	r3, #3
 800eae4:	2200      	movs	r2, #0
 800eae6:	701a      	strb	r2, [r3, #0]
							cmdResponse[3] = ACK_SUCCESS;
						}
					}
				}
			}
			break;
 800eae8:	e011      	b.n	800eb0e <Evaluate_Command+0x20e>
						if (App_StopLog()) {
 800eaea:	f7fb fd4b 	bl	800a584 <App_StopLog>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d00c      	beq.n	800eb0e <Evaluate_Command+0x20e>
							cmdResponse[3] = ACK_SUCCESS;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	3303      	adds	r3, #3
 800eaf8:	2200      	movs	r2, #0
 800eafa:	701a      	strb	r2, [r3, #0]
			break;
 800eafc:	e007      	b.n	800eb0e <Evaluate_Command+0x20e>
		default:
			break;
 800eafe:	bf00      	nop
 800eb00:	e006      	b.n	800eb10 <Evaluate_Command+0x210>
			break;
 800eb02:	bf00      	nop
 800eb04:	e004      	b.n	800eb10 <Evaluate_Command+0x210>
			break;
 800eb06:	bf00      	nop
 800eb08:	e002      	b.n	800eb10 <Evaluate_Command+0x210>
			break;
 800eb0a:	bf00      	nop
 800eb0c:	e000      	b.n	800eb10 <Evaluate_Command+0x210>
			break;
 800eb0e:	bf00      	nop
	}

	return updateValue;
 800eb10:	7f7b      	ldrb	r3, [r7, #29]
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3724      	adds	r7, #36	; 0x24
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd90      	pop	{r4, r7, pc}
 800eb1a:	bf00      	nop

0800eb1c <Add_BLE_Service_DeviceInformation>:
static uint16_t handle_log_status;

static uint16_t handle_comm_serv; //servizio di comunicazione comandi
static uint16_t handle_comm_value;

tBleStatus Add_BLE_Service_DeviceInformation(void) {
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b094      	sub	sp, #80	; 0x50
 800eb20:	af06      	add	r7, sp, #24
	// TODO Consider adding a "Serial Number String" (0x2925)

	uint8_t const max_attr_records = 7;
 800eb22:	2307      	movs	r3, #7
 800eb24:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Device Information
	//   Manufacturer Name String + Value
	//   Hardware Revision String + Value
	//   Firmware Revision String + Value

	uint8_t const uuid_serv[2] = { 0x0A, 0x18 };
 800eb28:	f641 030a 	movw	r3, #6154	; 0x180a
 800eb2c:	863b      	strh	r3, [r7, #48]	; 0x30
	uint8_t const uuid_manufacturer[2] = { 0x29, 0x2A };
 800eb2e:	f642 2329 	movw	r3, #10793	; 0x2a29
 800eb32:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t const uuid_hwrevision[2] = { 0x27, 0x2A };
 800eb34:	f642 2327 	movw	r3, #10791	; 0x2a27
 800eb38:	853b      	strh	r3, [r7, #40]	; 0x28
	uint8_t const uuid_fwrevision[2] = { 0x26, 0x2A };
 800eb3a:	f642 2326 	movw	r3, #10790	; 0x2a26
 800eb3e:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t handle_serv;
	uint16_t handle_manufacturer;
	uint16_t handle_hwrevision;
	uint16_t handle_fwrevision;

	char const manufacturer[] = "MicroLab";
 800eb40:	4a6f      	ldr	r2, [pc, #444]	; (800ed00 <Add_BLE_Service_DeviceInformation+0x1e4>)
 800eb42:	f107 0310 	add.w	r3, r7, #16
 800eb46:	ca07      	ldmia	r2, {r0, r1, r2}
 800eb48:	c303      	stmia	r3!, {r0, r1}
 800eb4a:	701a      	strb	r2, [r3, #0]
	uint8_t const manufacturer_len = strlen(manufacturer);
 800eb4c:	f107 0310 	add.w	r3, r7, #16
 800eb50:	4618      	mov	r0, r3
 800eb52:	f7f1 fb3d 	bl	80001d0 <strlen>
 800eb56:	4603      	mov	r3, r0
 800eb58:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	char const hwrevision[] = "1.0";
 800eb5c:	4b69      	ldr	r3, [pc, #420]	; (800ed04 <Add_BLE_Service_DeviceInformation+0x1e8>)
 800eb5e:	60fb      	str	r3, [r7, #12]
	uint8_t const hwrevision_len = strlen(hwrevision);
 800eb60:	f107 030c 	add.w	r3, r7, #12
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7f1 fb33 	bl	80001d0 <strlen>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	char const fwrevision[] = "1.0.0";
 800eb70:	4a65      	ldr	r2, [pc, #404]	; (800ed08 <Add_BLE_Service_DeviceInformation+0x1ec>)
 800eb72:	1d3b      	adds	r3, r7, #4
 800eb74:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eb78:	6018      	str	r0, [r3, #0]
 800eb7a:	3304      	adds	r3, #4
 800eb7c:	8019      	strh	r1, [r3, #0]
	uint8_t const fwrevision_len = strlen(fwrevision);
 800eb7e:	1d3b      	adds	r3, r7, #4
 800eb80:	4618      	mov	r0, r3
 800eb82:	f7f1 fb25 	bl	80001d0 <strlen>
 800eb86:	4603      	mov	r3, r0
 800eb88:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_serv, PRIMARY_SERVICE,
 800eb8c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800eb90:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800eb94:	f107 0322 	add.w	r3, r7, #34	; 0x22
 800eb98:	9300      	str	r3, [sp, #0]
 800eb9a:	4613      	mov	r3, r2
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	2001      	movs	r0, #1
 800eba0:	f7fe f9b1 	bl	800cf06 <aci_gatt_add_serv>
 800eba4:	4603      	mov	r3, r0
 800eba6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			max_attr_records, &handle_serv);
	CHECK_STATUS_RETVAL(status);
 800ebaa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d002      	beq.n	800ebb8 <Add_BLE_Service_DeviceInformation+0x9c>
 800ebb2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ebb6:	e09e      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_manufacturer,
 800ebb8:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800ebba:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800ebbe:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800ebc2:	f107 0320 	add.w	r3, r7, #32
 800ebc6:	9305      	str	r3, [sp, #20]
 800ebc8:	2300      	movs	r3, #0
 800ebca:	9304      	str	r3, [sp, #16]
 800ebcc:	2310      	movs	r3, #16
 800ebce:	9303      	str	r3, [sp, #12]
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	9302      	str	r3, [sp, #8]
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	9301      	str	r3, [sp, #4]
 800ebd8:	2302      	movs	r3, #2
 800ebda:	9300      	str	r3, [sp, #0]
 800ebdc:	460b      	mov	r3, r1
 800ebde:	2101      	movs	r1, #1
 800ebe0:	f7fe fa1d 	bl	800d01e <aci_gatt_add_char>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			manufacturer_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_manufacturer);

	CHECK_STATUS_RETVAL(status);
 800ebea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d002      	beq.n	800ebf8 <Add_BLE_Service_DeviceInformation+0xdc>
 800ebf2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ebf6:	e07e      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_hwrevision,
 800ebf8:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800ebfa:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 800ebfe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ec02:	f107 031e 	add.w	r3, r7, #30
 800ec06:	9305      	str	r3, [sp, #20]
 800ec08:	2300      	movs	r3, #0
 800ec0a:	9304      	str	r3, [sp, #16]
 800ec0c:	2310      	movs	r3, #16
 800ec0e:	9303      	str	r3, [sp, #12]
 800ec10:	2300      	movs	r3, #0
 800ec12:	9302      	str	r3, [sp, #8]
 800ec14:	2300      	movs	r3, #0
 800ec16:	9301      	str	r3, [sp, #4]
 800ec18:	2302      	movs	r3, #2
 800ec1a:	9300      	str	r3, [sp, #0]
 800ec1c:	460b      	mov	r3, r1
 800ec1e:	2101      	movs	r1, #1
 800ec20:	f7fe f9fd 	bl	800d01e <aci_gatt_add_char>
 800ec24:	4603      	mov	r3, r0
 800ec26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			hwrevision_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_hwrevision);

	CHECK_STATUS_RETVAL(status);
 800ec2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d002      	beq.n	800ec38 <Add_BLE_Service_DeviceInformation+0x11c>
 800ec32:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ec36:	e05e      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_fwrevision,
 800ec38:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800ec3a:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 800ec3e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800ec42:	f107 031c 	add.w	r3, r7, #28
 800ec46:	9305      	str	r3, [sp, #20]
 800ec48:	2300      	movs	r3, #0
 800ec4a:	9304      	str	r3, [sp, #16]
 800ec4c:	2310      	movs	r3, #16
 800ec4e:	9303      	str	r3, [sp, #12]
 800ec50:	2300      	movs	r3, #0
 800ec52:	9302      	str	r3, [sp, #8]
 800ec54:	2300      	movs	r3, #0
 800ec56:	9301      	str	r3, [sp, #4]
 800ec58:	2302      	movs	r3, #2
 800ec5a:	9300      	str	r3, [sp, #0]
 800ec5c:	460b      	mov	r3, r1
 800ec5e:	2101      	movs	r1, #1
 800ec60:	f7fe f9dd 	bl	800d01e <aci_gatt_add_char>
 800ec64:	4603      	mov	r3, r0
 800ec66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			fwrevision_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_fwrevision);

	CHECK_STATUS_RETVAL(status);
 800ec6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d002      	beq.n	800ec78 <Add_BLE_Service_DeviceInformation+0x15c>
 800ec72:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ec76:	e03e      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_update_char_value(handle_serv, handle_manufacturer, 0,
 800ec78:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800ec7a:	8c39      	ldrh	r1, [r7, #32]
 800ec7c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ec80:	f107 0310 	add.w	r3, r7, #16
 800ec84:	9300      	str	r3, [sp, #0]
 800ec86:	4613      	mov	r3, r2
 800ec88:	2200      	movs	r2, #0
 800ec8a:	f7fe fbb6 	bl	800d3fa <aci_gatt_update_char_value>
 800ec8e:	4603      	mov	r3, r0
 800ec90:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			manufacturer_len, manufacturer);
	CHECK_STATUS_RETVAL(status);
 800ec94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d002      	beq.n	800eca2 <Add_BLE_Service_DeviceInformation+0x186>
 800ec9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800eca0:	e029      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>
	status = aci_gatt_update_char_value(handle_serv, handle_hwrevision, 0,
 800eca2:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800eca4:	8bf9      	ldrh	r1, [r7, #30]
 800eca6:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800ecaa:	f107 030c 	add.w	r3, r7, #12
 800ecae:	9300      	str	r3, [sp, #0]
 800ecb0:	4613      	mov	r3, r2
 800ecb2:	2200      	movs	r2, #0
 800ecb4:	f7fe fba1 	bl	800d3fa <aci_gatt_update_char_value>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			hwrevision_len, hwrevision);
	CHECK_STATUS_RETVAL(status);
 800ecbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d002      	beq.n	800eccc <Add_BLE_Service_DeviceInformation+0x1b0>
 800ecc6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ecca:	e014      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>
	status = aci_gatt_update_char_value(handle_serv, handle_fwrevision, 0,
 800eccc:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800ecce:	8bb9      	ldrh	r1, [r7, #28]
 800ecd0:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800ecd4:	1d3b      	adds	r3, r7, #4
 800ecd6:	9300      	str	r3, [sp, #0]
 800ecd8:	4613      	mov	r3, r2
 800ecda:	2200      	movs	r2, #0
 800ecdc:	f7fe fb8d 	bl	800d3fa <aci_gatt_update_char_value>
 800ece0:	4603      	mov	r3, r0
 800ece2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			fwrevision_len, fwrevision);
	CHECK_STATUS_RETVAL(status);
 800ece6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d002      	beq.n	800ecf4 <Add_BLE_Service_DeviceInformation+0x1d8>
 800ecee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ecf2:	e000      	b.n	800ecf6 <Add_BLE_Service_DeviceInformation+0x1da>

	return BLE_STATUS_SUCCESS;
 800ecf4:	2300      	movs	r3, #0
}
 800ecf6:	4618      	mov	r0, r3
 800ecf8:	3738      	adds	r7, #56	; 0x38
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	08010f64 	.word	0x08010f64
 800ed04:	00302e31 	.word	0x00302e31
 800ed08:	08010f70 	.word	0x08010f70

0800ed0c <Add_BLE_Service_Battery>:

tBleStatus Add_BLE_Service_Battery(void) {
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b088      	sub	sp, #32
 800ed10:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 4;
 800ed12:	2304      	movs	r3, #4
 800ed14:	71fb      	strb	r3, [r7, #7]
	// Battery Service
	//   Battery Level + Value
	//     Client Characteristic Configuration

	uint8_t const uuid_batt_serv[2] = { 0x0F, 0x18 };
 800ed16:	f641 030f 	movw	r3, #6159	; 0x180f
 800ed1a:	80bb      	strh	r3, [r7, #4]
	uint8_t const uuid_batt_level[2] = { 0x19, 0x2A };
 800ed1c:	f642 2319 	movw	r3, #10777	; 0x2a19
 800ed20:	803b      	strh	r3, [r7, #0]

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_batt_serv, PRIMARY_SERVICE,
 800ed22:	79fb      	ldrb	r3, [r7, #7]
 800ed24:	1d39      	adds	r1, r7, #4
 800ed26:	4a16      	ldr	r2, [pc, #88]	; (800ed80 <Add_BLE_Service_Battery+0x74>)
 800ed28:	9200      	str	r2, [sp, #0]
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	2001      	movs	r0, #1
 800ed2e:	f7fe f8ea 	bl	800cf06 <aci_gatt_add_serv>
 800ed32:	4603      	mov	r3, r0
 800ed34:	71bb      	strb	r3, [r7, #6]
			max_attr_records, &handle_batt_serv);
	CHECK_STATUS_RETVAL(status);
 800ed36:	79bb      	ldrb	r3, [r7, #6]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d001      	beq.n	800ed40 <Add_BLE_Service_Battery+0x34>
 800ed3c:	79bb      	ldrb	r3, [r7, #6]
 800ed3e:	e01a      	b.n	800ed76 <Add_BLE_Service_Battery+0x6a>

	// TODO How should notification be implemented?
	status = aci_gatt_add_char(handle_batt_serv, UUID_TYPE_16, uuid_batt_level,
 800ed40:	4b0f      	ldr	r3, [pc, #60]	; (800ed80 <Add_BLE_Service_Battery+0x74>)
 800ed42:	8818      	ldrh	r0, [r3, #0]
 800ed44:	463a      	mov	r2, r7
 800ed46:	4b0f      	ldr	r3, [pc, #60]	; (800ed84 <Add_BLE_Service_Battery+0x78>)
 800ed48:	9305      	str	r3, [sp, #20]
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	9304      	str	r3, [sp, #16]
 800ed4e:	2310      	movs	r3, #16
 800ed50:	9303      	str	r3, [sp, #12]
 800ed52:	2304      	movs	r3, #4
 800ed54:	9302      	str	r3, [sp, #8]
 800ed56:	2300      	movs	r3, #0
 800ed58:	9301      	str	r3, [sp, #4]
 800ed5a:	2312      	movs	r3, #18
 800ed5c:	9300      	str	r3, [sp, #0]
 800ed5e:	2301      	movs	r3, #1
 800ed60:	2101      	movs	r1, #1
 800ed62:	f7fe f95c 	bl	800d01e <aci_gatt_add_char>
 800ed66:	4603      	mov	r3, r0
 800ed68:	71bb      	strb	r3, [r7, #6]
			1,
			CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
			GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_batt_level);

	CHECK_STATUS_RETVAL(status);
 800ed6a:	79bb      	ldrb	r3, [r7, #6]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d001      	beq.n	800ed74 <Add_BLE_Service_Battery+0x68>
 800ed70:	79bb      	ldrb	r3, [r7, #6]
 800ed72:	e000      	b.n	800ed76 <Add_BLE_Service_Battery+0x6a>

	return BLE_STATUS_SUCCESS;
 800ed74:	2300      	movs	r3, #0
}
 800ed76:	4618      	mov	r0, r3
 800ed78:	3708      	adds	r7, #8
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	bd80      	pop	{r7, pc}
 800ed7e:	bf00      	nop
 800ed80:	20000480 	.word	0x20000480
 800ed84:	20000482 	.word	0x20000482

0800ed88 <Add_BLE_Service_EnvironmentalSensing>:

tBleStatus Add_BLE_Service_EnvironmentalSensing(void) {
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b08a      	sub	sp, #40	; 0x28
 800ed8c:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 12;
 800ed8e:	230c      	movs	r3, #12
 800ed90:	73fb      	strb	r3, [r7, #15]
	// Environmental Sensing Service
	// Temperature + Value
	// Humidity + Value
	// Pressure + Value

	uint8_t const uuid_ess[2] = { 0x1A, 0x18 };
 800ed92:	f641 031a 	movw	r3, #6170	; 0x181a
 800ed96:	81bb      	strh	r3, [r7, #12]
	uint8_t const uuid_temperature[2] = { 0x6E, 0x2A };
 800ed98:	f642 236e 	movw	r3, #10862	; 0x2a6e
 800ed9c:	813b      	strh	r3, [r7, #8]
	uint8_t const uuid_humidity[2] = { 0x6F, 0x2A };
 800ed9e:	f642 236f 	movw	r3, #10863	; 0x2a6f
 800eda2:	80bb      	strh	r3, [r7, #4]
	uint8_t const uuid_pressure[2] = { 0x6D, 0x2A };
 800eda4:	f642 236d 	movw	r3, #10861	; 0x2a6d
 800eda8:	803b      	strh	r3, [r7, #0]
	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_ess, PRIMARY_SERVICE,
 800edaa:	7bfb      	ldrb	r3, [r7, #15]
 800edac:	f107 010c 	add.w	r1, r7, #12
 800edb0:	4a2b      	ldr	r2, [pc, #172]	; (800ee60 <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800edb2:	9200      	str	r2, [sp, #0]
 800edb4:	2201      	movs	r2, #1
 800edb6:	2001      	movs	r0, #1
 800edb8:	f7fe f8a5 	bl	800cf06 <aci_gatt_add_serv>
 800edbc:	4603      	mov	r3, r0
 800edbe:	73bb      	strb	r3, [r7, #14]
			max_attr_records, &handle_ess);
	CHECK_STATUS_RETVAL(status);
 800edc0:	7bbb      	ldrb	r3, [r7, #14]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d001      	beq.n	800edca <Add_BLE_Service_EnvironmentalSensing+0x42>
 800edc6:	7bbb      	ldrb	r3, [r7, #14]
 800edc8:	e045      	b.n	800ee56 <Add_BLE_Service_EnvironmentalSensing+0xce>

	// TODO How should notification be implemented?
	status = aci_gatt_add_char(handle_ess,
 800edca:	4b25      	ldr	r3, [pc, #148]	; (800ee60 <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800edcc:	8818      	ldrh	r0, [r3, #0]
 800edce:	f107 0208 	add.w	r2, r7, #8
 800edd2:	4b24      	ldr	r3, [pc, #144]	; (800ee64 <Add_BLE_Service_EnvironmentalSensing+0xdc>)
 800edd4:	9305      	str	r3, [sp, #20]
 800edd6:	2300      	movs	r3, #0
 800edd8:	9304      	str	r3, [sp, #16]
 800edda:	2310      	movs	r3, #16
 800eddc:	9303      	str	r3, [sp, #12]
 800edde:	2304      	movs	r3, #4
 800ede0:	9302      	str	r3, [sp, #8]
 800ede2:	2300      	movs	r3, #0
 800ede4:	9301      	str	r3, [sp, #4]
 800ede6:	2312      	movs	r3, #18
 800ede8:	9300      	str	r3, [sp, #0]
 800edea:	2302      	movs	r3, #2
 800edec:	2101      	movs	r1, #1
 800edee:	f7fe f916 	bl	800d01e <aci_gatt_add_char>
 800edf2:	4603      	mov	r3, r0
 800edf4:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_temperature);

	status = aci_gatt_add_char(handle_ess, UUID_TYPE_16, uuid_humidity, 2,
 800edf6:	4b1a      	ldr	r3, [pc, #104]	; (800ee60 <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800edf8:	8818      	ldrh	r0, [r3, #0]
 800edfa:	1d3a      	adds	r2, r7, #4
 800edfc:	4b1a      	ldr	r3, [pc, #104]	; (800ee68 <Add_BLE_Service_EnvironmentalSensing+0xe0>)
 800edfe:	9305      	str	r3, [sp, #20]
 800ee00:	2300      	movs	r3, #0
 800ee02:	9304      	str	r3, [sp, #16]
 800ee04:	2310      	movs	r3, #16
 800ee06:	9303      	str	r3, [sp, #12]
 800ee08:	2304      	movs	r3, #4
 800ee0a:	9302      	str	r3, [sp, #8]
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	9301      	str	r3, [sp, #4]
 800ee10:	2312      	movs	r3, #18
 800ee12:	9300      	str	r3, [sp, #0]
 800ee14:	2302      	movs	r3, #2
 800ee16:	2101      	movs	r1, #1
 800ee18:	f7fe f901 	bl	800d01e <aci_gatt_add_char>
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_humidity);

	status = aci_gatt_add_char(handle_ess, UUID_TYPE_16, uuid_pressure, 4,
 800ee20:	4b0f      	ldr	r3, [pc, #60]	; (800ee60 <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800ee22:	8818      	ldrh	r0, [r3, #0]
 800ee24:	463a      	mov	r2, r7
 800ee26:	4b11      	ldr	r3, [pc, #68]	; (800ee6c <Add_BLE_Service_EnvironmentalSensing+0xe4>)
 800ee28:	9305      	str	r3, [sp, #20]
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	9304      	str	r3, [sp, #16]
 800ee2e:	2310      	movs	r3, #16
 800ee30:	9303      	str	r3, [sp, #12]
 800ee32:	2304      	movs	r3, #4
 800ee34:	9302      	str	r3, [sp, #8]
 800ee36:	2300      	movs	r3, #0
 800ee38:	9301      	str	r3, [sp, #4]
 800ee3a:	2312      	movs	r3, #18
 800ee3c:	9300      	str	r3, [sp, #0]
 800ee3e:	2304      	movs	r3, #4
 800ee40:	2101      	movs	r1, #1
 800ee42:	f7fe f8ec 	bl	800d01e <aci_gatt_add_char>
 800ee46:	4603      	mov	r3, r0
 800ee48:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_pressure);

	CHECK_STATUS_RETVAL(status);
 800ee4a:	7bbb      	ldrb	r3, [r7, #14]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d001      	beq.n	800ee54 <Add_BLE_Service_EnvironmentalSensing+0xcc>
 800ee50:	7bbb      	ldrb	r3, [r7, #14]
 800ee52:	e000      	b.n	800ee56 <Add_BLE_Service_EnvironmentalSensing+0xce>

	return BLE_STATUS_SUCCESS;
 800ee54:	2300      	movs	r3, #0
}
 800ee56:	4618      	mov	r0, r3
 800ee58:	3710      	adds	r7, #16
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	bd80      	pop	{r7, pc}
 800ee5e:	bf00      	nop
 800ee60:	20000484 	.word	0x20000484
 800ee64:	20000486 	.word	0x20000486
 800ee68:	20000488 	.word	0x20000488
 800ee6c:	2000048a 	.word	0x2000048a

0800ee70 <Add_BLE_Service_Log>:
tBleStatus Add_BLE_Service_Log(void) {
 800ee70:	b590      	push	{r4, r7, lr}
 800ee72:	b099      	sub	sp, #100	; 0x64
 800ee74:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t const max_attr_records = 4;
 800ee76:	2304      	movs	r3, #4
 800ee78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Custom Service (Log)
	//   Custom Characteristic (Log Status) + Value
	//     Characteristic User Description

	uint8_t const uuid_log_serv[16] = { 0xD1, 0x9F, 0x1B, 0x1F, 0x80, 0xF2,
 800ee7c:	4b3c      	ldr	r3, [pc, #240]	; (800ef70 <Add_BLE_Service_Log+0x100>)
 800ee7e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800ee82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x32, 0x9F, 0xE8, 0x11, 0x69, 0xE6, 0x94, 0xCC, 0xAB, 0x31, };

	uint8_t const uuid_log_status[16] = { 0xD1, 0x9F, 0x1B, 0x1F, 0x80, 0xF2,
 800ee88:	4b3a      	ldr	r3, [pc, #232]	; (800ef74 <Add_BLE_Service_Log+0x104>)
 800ee8a:	f107 0414 	add.w	r4, r7, #20
 800ee8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x32, 0x9F, 0xE8, 0x11, 0x69, 0xE6, 0xBE, 0xD1, 0x8C, 0x6C, };

	uint16_t handle_log_status_userdesc;
	char const log_status_userdesc[] = "Log Status";
 800ee94:	4a38      	ldr	r2, [pc, #224]	; (800ef78 <Add_BLE_Service_Log+0x108>)
 800ee96:	1d3b      	adds	r3, r7, #4
 800ee98:	ca07      	ldmia	r2, {r0, r1, r2}
 800ee9a:	c303      	stmia	r3!, {r0, r1}
 800ee9c:	801a      	strh	r2, [r3, #0]
 800ee9e:	3302      	adds	r3, #2
 800eea0:	0c12      	lsrs	r2, r2, #16
 800eea2:	701a      	strb	r2, [r3, #0]
	uint8_t const log_status_userdesc_len = strlen(log_status_userdesc);
 800eea4:	1d3b      	adds	r3, r7, #4
 800eea6:	4618      	mov	r0, r3
 800eea8:	f7f1 f992 	bl	80001d0 <strlen>
 800eeac:	4603      	mov	r3, r0
 800eeae:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_128, uuid_log_serv, PRIMARY_SERVICE,
 800eeb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eeb6:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800eeba:	4a30      	ldr	r2, [pc, #192]	; (800ef7c <Add_BLE_Service_Log+0x10c>)
 800eebc:	9200      	str	r2, [sp, #0]
 800eebe:	2201      	movs	r2, #1
 800eec0:	2002      	movs	r0, #2
 800eec2:	f7fe f820 	bl	800cf06 <aci_gatt_add_serv>
 800eec6:	4603      	mov	r3, r0
 800eec8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			max_attr_records, &handle_log_serv);

	CHECK_STATUS_RETVAL(status);
 800eecc:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d002      	beq.n	800eeda <Add_BLE_Service_Log+0x6a>
 800eed4:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800eed8:	e045      	b.n	800ef66 <Add_BLE_Service_Log+0xf6>

	status = aci_gatt_add_char(handle_log_serv, UUID_TYPE_128, uuid_log_status,
 800eeda:	4b28      	ldr	r3, [pc, #160]	; (800ef7c <Add_BLE_Service_Log+0x10c>)
 800eedc:	8818      	ldrh	r0, [r3, #0]
 800eede:	f107 0214 	add.w	r2, r7, #20
 800eee2:	4b27      	ldr	r3, [pc, #156]	; (800ef80 <Add_BLE_Service_Log+0x110>)
 800eee4:	9305      	str	r3, [sp, #20]
 800eee6:	2300      	movs	r3, #0
 800eee8:	9304      	str	r3, [sp, #16]
 800eeea:	2310      	movs	r3, #16
 800eeec:	9303      	str	r3, [sp, #12]
 800eeee:	2305      	movs	r3, #5
 800eef0:	9302      	str	r3, [sp, #8]
 800eef2:	2300      	movs	r3, #0
 800eef4:	9301      	str	r3, [sp, #4]
 800eef6:	230a      	movs	r3, #10
 800eef8:	9300      	str	r3, [sp, #0]
 800eefa:	2301      	movs	r3, #1
 800eefc:	2102      	movs	r1, #2
 800eefe:	f7fe f88e 	bl	800d01e <aci_gatt_add_char>
 800ef02:	4603      	mov	r3, r0
 800ef04:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			CHAR_PROP_READ | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE,
			GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP
					| GATT_NOTIFY_ATTRIBUTE_WRITE, 16, CHAR_VALUE_LEN_CONSTANT,
			&handle_log_status);

	CHECK_STATUS_RETVAL(status);
 800ef08:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d002      	beq.n	800ef16 <Add_BLE_Service_Log+0xa6>
 800ef10:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800ef14:	e027      	b.n	800ef66 <Add_BLE_Service_Log+0xf6>

	status = aci_gatt_add_char_desc(handle_log_serv, handle_log_status,
 800ef16:	4b19      	ldr	r3, [pc, #100]	; (800ef7c <Add_BLE_Service_Log+0x10c>)
 800ef18:	8818      	ldrh	r0, [r3, #0]
 800ef1a:	4b19      	ldr	r3, [pc, #100]	; (800ef80 <Add_BLE_Service_Log+0x110>)
 800ef1c:	8819      	ldrh	r1, [r3, #0]
 800ef1e:	f107 0312 	add.w	r3, r7, #18
 800ef22:	9308      	str	r3, [sp, #32]
 800ef24:	2300      	movs	r3, #0
 800ef26:	9307      	str	r3, [sp, #28]
 800ef28:	2310      	movs	r3, #16
 800ef2a:	9306      	str	r3, [sp, #24]
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	9305      	str	r3, [sp, #20]
 800ef30:	2301      	movs	r3, #1
 800ef32:	9304      	str	r3, [sp, #16]
 800ef34:	2300      	movs	r3, #0
 800ef36:	9303      	str	r3, [sp, #12]
 800ef38:	1d3b      	adds	r3, r7, #4
 800ef3a:	9302      	str	r3, [sp, #8]
 800ef3c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ef40:	9301      	str	r3, [sp, #4]
 800ef42:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ef46:	9300      	str	r3, [sp, #0]
 800ef48:	4b0e      	ldr	r3, [pc, #56]	; (800ef84 <Add_BLE_Service_Log+0x114>)
 800ef4a:	2201      	movs	r2, #1
 800ef4c:	f7fe f93c 	bl	800d1c8 <aci_gatt_add_char_desc>
 800ef50:	4603      	mov	r3, r0
 800ef52:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			ATTR_PERMISSION_NONE,
			ATTR_ACCESS_READ_ONLY,
			GATT_DONT_NOTIFY_EVENTS, 16, CHAR_VALUE_LEN_CONSTANT,
			&handle_log_status_userdesc);

	CHECK_STATUS_RETVAL(status);
 800ef56:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d002      	beq.n	800ef64 <Add_BLE_Service_Log+0xf4>
 800ef5e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800ef62:	e000      	b.n	800ef66 <Add_BLE_Service_Log+0xf6>

	return BLE_STATUS_SUCCESS;
 800ef64:	2300      	movs	r3, #0
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	373c      	adds	r7, #60	; 0x3c
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd90      	pop	{r4, r7, pc}
 800ef6e:	bf00      	nop
 800ef70:	08010f78 	.word	0x08010f78
 800ef74:	08010f88 	.word	0x08010f88
 800ef78:	08010f98 	.word	0x08010f98
 800ef7c:	2000048c 	.word	0x2000048c
 800ef80:	2000048e 	.word	0x2000048e
 800ef84:	08021c74 	.word	0x08021c74

0800ef88 <Add_BLE_Service_Communication>:

tBleStatus Add_BLE_Service_Communication(void) {
 800ef88:	b590      	push	{r4, r7, lr}
 800ef8a:	b091      	sub	sp, #68	; 0x44
 800ef8c:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 4;
 800ef8e:	2304      	movs	r3, #4
 800ef90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// Communication Service
	//   Accelerometer + Value
	//     Client Characteristic Configuration

	uint8_t const uuid_comm_serv[16] = { 0x21, 0x45, 0xF7, 0xA0, 0x6B, 0x50,
 800ef94:	4b20      	ldr	r3, [pc, #128]	; (800f018 <Add_BLE_Service_Communication+0x90>)
 800ef96:	f107 0414 	add.w	r4, r7, #20
 800ef9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ef9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x11, 0xE9, 0xB4, 0x75, 0x08, 0x00, 0x20, 0x0C, 0x9A, 0x66 };

	uint8_t const uuid_comm_value[16] = { 0xE1, 0xAB, 0x9E, 0x10, 0x71, 0x94,
 800efa0:	4b1e      	ldr	r3, [pc, #120]	; (800f01c <Add_BLE_Service_Communication+0x94>)
 800efa2:	1d3c      	adds	r4, r7, #4
 800efa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800efa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x11, 0xE9, 0xB4, 0x75, 0x08, 0x00, 0x20, 0x0C, 0x9A, 0x66 };

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_128, uuid_comm_serv, PRIMARY_SERVICE,
 800efaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800efae:	f107 0114 	add.w	r1, r7, #20
 800efb2:	4a1b      	ldr	r2, [pc, #108]	; (800f020 <Add_BLE_Service_Communication+0x98>)
 800efb4:	9200      	str	r2, [sp, #0]
 800efb6:	2201      	movs	r2, #1
 800efb8:	2002      	movs	r0, #2
 800efba:	f7fd ffa4 	bl	800cf06 <aci_gatt_add_serv>
 800efbe:	4603      	mov	r3, r0
 800efc0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			max_attr_records, &handle_comm_serv);
	CHECK_STATUS_RETVAL(status);
 800efc4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d002      	beq.n	800efd2 <Add_BLE_Service_Communication+0x4a>
 800efcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800efd0:	e01d      	b.n	800f00e <Add_BLE_Service_Communication+0x86>

	status = aci_gatt_add_char(handle_comm_serv, UUID_TYPE_128, uuid_comm_value,
 800efd2:	4b13      	ldr	r3, [pc, #76]	; (800f020 <Add_BLE_Service_Communication+0x98>)
 800efd4:	8818      	ldrh	r0, [r3, #0]
 800efd6:	1d3a      	adds	r2, r7, #4
 800efd8:	4b12      	ldr	r3, [pc, #72]	; (800f024 <Add_BLE_Service_Communication+0x9c>)
 800efda:	9305      	str	r3, [sp, #20]
 800efdc:	2300      	movs	r3, #0
 800efde:	9304      	str	r3, [sp, #16]
 800efe0:	2310      	movs	r3, #16
 800efe2:	9303      	str	r3, [sp, #12]
 800efe4:	2305      	movs	r3, #5
 800efe6:	9302      	str	r3, [sp, #8]
 800efe8:	2300      	movs	r3, #0
 800efea:	9301      	str	r3, [sp, #4]
 800efec:	230a      	movs	r3, #10
 800efee:	9300      	str	r3, [sp, #0]
 800eff0:	2310      	movs	r3, #16
 800eff2:	2102      	movs	r1, #2
 800eff4:	f7fe f813 	bl	800d01e <aci_gatt_add_char>
 800eff8:	4603      	mov	r3, r0
 800effa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	CHAR_PROP_READ | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP | GATT_NOTIFY_ATTRIBUTE_WRITE,
			16,
			CHAR_VALUE_LEN_CONSTANT, &handle_comm_value);

	CHECK_STATUS_RETVAL(status);
 800effe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f002:	2b00      	cmp	r3, #0
 800f004:	d002      	beq.n	800f00c <Add_BLE_Service_Communication+0x84>
 800f006:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f00a:	e000      	b.n	800f00e <Add_BLE_Service_Communication+0x86>

	return BLE_STATUS_SUCCESS;
 800f00c:	2300      	movs	r3, #0
}
 800f00e:	4618      	mov	r0, r3
 800f010:	372c      	adds	r7, #44	; 0x2c
 800f012:	46bd      	mov	sp, r7
 800f014:	bd90      	pop	{r4, r7, pc}
 800f016:	bf00      	nop
 800f018:	08010fa4 	.word	0x08010fa4
 800f01c:	08010fb4 	.word	0x08010fb4
 800f020:	20000490 	.word	0x20000490
 800f024:	20000492 	.word	0x20000492

0800f028 <Read_Request_CB>:

void Read_Request_CB(evt_gatt_read_permit_req const *evt) {
 800f028:	b580      	push	{r7, lr}
 800f02a:	b090      	sub	sp, #64	; 0x40
 800f02c:	af02      	add	r7, sp, #8
 800f02e:	6078      	str	r0, [r7, #4]
	tBleStatus status;

	if (evt->attr_handle == handle_batt_level + 1) {
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	885b      	ldrh	r3, [r3, #2]
 800f034:	b29b      	uxth	r3, r3
 800f036:	461a      	mov	r2, r3
 800f038:	4b81      	ldr	r3, [pc, #516]	; (800f240 <Read_Request_CB+0x218>)
 800f03a:	881b      	ldrh	r3, [r3, #0]
 800f03c:	3301      	adds	r3, #1
 800f03e:	429a      	cmp	r2, r3
 800f040:	d113      	bne.n	800f06a <Read_Request_CB+0x42>
		// Battery level (SOC)
		uint8_t value;
		MAX17048_Read_SOC(&value);
 800f042:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800f046:	4618      	mov	r0, r3
 800f048:	f000 feb0 	bl	800fdac <MAX17048_Read_SOC>
		status = aci_gatt_update_char_value(handle_batt_serv, handle_batt_level,
 800f04c:	4b7d      	ldr	r3, [pc, #500]	; (800f244 <Read_Request_CB+0x21c>)
 800f04e:	8818      	ldrh	r0, [r3, #0]
 800f050:	4b7b      	ldr	r3, [pc, #492]	; (800f240 <Read_Request_CB+0x218>)
 800f052:	8819      	ldrh	r1, [r3, #0]
 800f054:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800f058:	9300      	str	r3, [sp, #0]
 800f05a:	2301      	movs	r3, #1
 800f05c:	2200      	movs	r2, #0
 800f05e:	f7fe f9cc 	bl	800d3fa <aci_gatt_update_char_value>
 800f062:	4603      	mov	r3, r0
 800f064:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f068:	e0d5      	b.n	800f216 <Read_Request_CB+0x1ee>
				0, 1, &value);
	} else if (evt->attr_handle == handle_temperature + 1) {
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	885b      	ldrh	r3, [r3, #2]
 800f06e:	b29b      	uxth	r3, r3
 800f070:	461a      	mov	r2, r3
 800f072:	4b75      	ldr	r3, [pc, #468]	; (800f248 <Read_Request_CB+0x220>)
 800f074:	881b      	ldrh	r3, [r3, #0]
 800f076:	3301      	adds	r3, #1
 800f078:	429a      	cmp	r2, r3
 800f07a:	d129      	bne.n	800f0d0 <Read_Request_CB+0xa8>
		// Temperature (0.01 C)
		float temperature;
		HTS221_Read_Temperature(&temperature);			// C
 800f07c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f080:	4618      	mov	r0, r3
 800f082:	f000 faa1 	bl	800f5c8 <HTS221_Read_Temperature>
		int16_t temp = (int16_t) (temperature * 100);	// from C to 0.01 C
 800f086:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f08a:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800f24c <Read_Request_CB+0x224>
 800f08e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f092:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f096:	ee17 3a90 	vmov	r3, s15
 800f09a:	85bb      	strh	r3, [r7, #44]	; 0x2c
		int8_t value[2];
		value[1] = (uint8_t) (temp & 0xFF);
 800f09c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f09e:	b25b      	sxtb	r3, r3
 800f0a0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		value[0] = (uint8_t) ((temp >> 8) & 0xFF);
 800f0a4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800f0a8:	121b      	asrs	r3, r3, #8
 800f0aa:	b21b      	sxth	r3, r3
 800f0ac:	b25b      	sxtb	r3, r3
 800f0ae:	f887 3020 	strb.w	r3, [r7, #32]
		status = aci_gatt_update_char_value(handle_ess, handle_temperature, 0,
 800f0b2:	4b67      	ldr	r3, [pc, #412]	; (800f250 <Read_Request_CB+0x228>)
 800f0b4:	8818      	ldrh	r0, [r3, #0]
 800f0b6:	4b64      	ldr	r3, [pc, #400]	; (800f248 <Read_Request_CB+0x220>)
 800f0b8:	8819      	ldrh	r1, [r3, #0]
 800f0ba:	f107 0320 	add.w	r3, r7, #32
 800f0be:	9300      	str	r3, [sp, #0]
 800f0c0:	2302      	movs	r3, #2
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	f7fe f999 	bl	800d3fa <aci_gatt_update_char_value>
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f0ce:	e0a2      	b.n	800f216 <Read_Request_CB+0x1ee>
				2, value);
	} else if (evt->attr_handle == handle_humidity + 1) {
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	885b      	ldrh	r3, [r3, #2]
 800f0d4:	b29b      	uxth	r3, r3
 800f0d6:	461a      	mov	r2, r3
 800f0d8:	4b5e      	ldr	r3, [pc, #376]	; (800f254 <Read_Request_CB+0x22c>)
 800f0da:	881b      	ldrh	r3, [r3, #0]
 800f0dc:	3301      	adds	r3, #1
 800f0de:	429a      	cmp	r2, r3
 800f0e0:	d126      	bne.n	800f130 <Read_Request_CB+0x108>
		// Humidity (0.01% rH)
		float humidity;
		HTS221_Read_Humidity(&humidity);				// %
 800f0e2:	f107 031c 	add.w	r3, r7, #28
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f000 faa4 	bl	800f634 <HTS221_Read_Humidity>
		uint16_t hum = (uint16_t) (humidity * 100);		// from % to 0.01%
 800f0ec:	edd7 7a07 	vldr	s15, [r7, #28]
 800f0f0:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800f24c <Read_Request_CB+0x224>
 800f0f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f0f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f0fc:	ee17 3a90 	vmov	r3, s15
 800f100:	85fb      	strh	r3, [r7, #46]	; 0x2e
		uint8_t value[2];
		value[1] = (uint8_t) (hum & 0xFF);
 800f102:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f104:	b2db      	uxtb	r3, r3
 800f106:	767b      	strb	r3, [r7, #25]
		value[0] = (uint8_t) ((hum >> 8) & 0xFF);
 800f108:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f10a:	0a1b      	lsrs	r3, r3, #8
 800f10c:	b29b      	uxth	r3, r3
 800f10e:	b2db      	uxtb	r3, r3
 800f110:	763b      	strb	r3, [r7, #24]
		status = aci_gatt_update_char_value(handle_ess, handle_humidity, 0, 2,
 800f112:	4b4f      	ldr	r3, [pc, #316]	; (800f250 <Read_Request_CB+0x228>)
 800f114:	8818      	ldrh	r0, [r3, #0]
 800f116:	4b4f      	ldr	r3, [pc, #316]	; (800f254 <Read_Request_CB+0x22c>)
 800f118:	8819      	ldrh	r1, [r3, #0]
 800f11a:	f107 0318 	add.w	r3, r7, #24
 800f11e:	9300      	str	r3, [sp, #0]
 800f120:	2302      	movs	r3, #2
 800f122:	2200      	movs	r2, #0
 800f124:	f7fe f969 	bl	800d3fa <aci_gatt_update_char_value>
 800f128:	4603      	mov	r3, r0
 800f12a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f12e:	e072      	b.n	800f216 <Read_Request_CB+0x1ee>
				value);
	} else if (evt->attr_handle == handle_pressure + 1) {
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	885b      	ldrh	r3, [r3, #2]
 800f134:	b29b      	uxth	r3, r3
 800f136:	461a      	mov	r2, r3
 800f138:	4b47      	ldr	r3, [pc, #284]	; (800f258 <Read_Request_CB+0x230>)
 800f13a:	881b      	ldrh	r3, [r3, #0]
 800f13c:	3301      	adds	r3, #1
 800f13e:	429a      	cmp	r2, r3
 800f140:	d12d      	bne.n	800f19e <Read_Request_CB+0x176>
		// Pressure (0.1 Pa)
		float pressure;
		LPS22HH_Read_Pressure(&pressure);				// hPa
 800f142:	f107 0314 	add.w	r3, r7, #20
 800f146:	4618      	mov	r0, r3
 800f148:	f000 fb5c 	bl	800f804 <LPS22HH_Read_Pressure>
		uint32_t press = (uint32_t) (pressure * 1000);	// from hPa to dPa
 800f14c:	edd7 7a05 	vldr	s15, [r7, #20]
 800f150:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800f25c <Read_Request_CB+0x234>
 800f154:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f15c:	ee17 3a90 	vmov	r3, s15
 800f160:	633b      	str	r3, [r7, #48]	; 0x30
		uint8_t value[4];
		value[3] = (uint8_t) (press & 0xFF);
 800f162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f164:	b2db      	uxtb	r3, r3
 800f166:	74fb      	strb	r3, [r7, #19]
		value[2] = (uint8_t) ((press >> 8) & 0xFF);
 800f168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f16a:	0a1b      	lsrs	r3, r3, #8
 800f16c:	b2db      	uxtb	r3, r3
 800f16e:	74bb      	strb	r3, [r7, #18]
		value[1] = (uint8_t) ((press >> 16) & 0xFF);
 800f170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f172:	0c1b      	lsrs	r3, r3, #16
 800f174:	b2db      	uxtb	r3, r3
 800f176:	747b      	strb	r3, [r7, #17]
		value[0] = (uint8_t) ((press >> 24) & 0xFF);
 800f178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f17a:	0e1b      	lsrs	r3, r3, #24
 800f17c:	b2db      	uxtb	r3, r3
 800f17e:	743b      	strb	r3, [r7, #16]
		status = aci_gatt_update_char_value(handle_ess, handle_pressure, 0, 4,
 800f180:	4b33      	ldr	r3, [pc, #204]	; (800f250 <Read_Request_CB+0x228>)
 800f182:	8818      	ldrh	r0, [r3, #0]
 800f184:	4b34      	ldr	r3, [pc, #208]	; (800f258 <Read_Request_CB+0x230>)
 800f186:	8819      	ldrh	r1, [r3, #0]
 800f188:	f107 0310 	add.w	r3, r7, #16
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	2304      	movs	r3, #4
 800f190:	2200      	movs	r2, #0
 800f192:	f7fe f932 	bl	800d3fa <aci_gatt_update_char_value>
 800f196:	4603      	mov	r3, r0
 800f198:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f19c:	e03b      	b.n	800f216 <Read_Request_CB+0x1ee>
				&value);
	} else if (evt->attr_handle == handle_log_status + 1) {
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	885b      	ldrh	r3, [r3, #2]
 800f1a2:	b29b      	uxth	r3, r3
 800f1a4:	461a      	mov	r2, r3
 800f1a6:	4b2e      	ldr	r3, [pc, #184]	; (800f260 <Read_Request_CB+0x238>)
 800f1a8:	881b      	ldrh	r3, [r3, #0]
 800f1aa:	3301      	adds	r3, #1
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	d117      	bne.n	800f1e0 <Read_Request_CB+0x1b8>
		// Log status
		uint8_t value = App_GetSystemState() == SYSTEM_STATE_LOG;
 800f1b0:	f7fb f942 	bl	800a438 <App_GetSystemState>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	2b20      	cmp	r3, #32
 800f1b8:	bf0c      	ite	eq
 800f1ba:	2301      	moveq	r3, #1
 800f1bc:	2300      	movne	r3, #0
 800f1be:	b2db      	uxtb	r3, r3
 800f1c0:	73fb      	strb	r3, [r7, #15]
		status = aci_gatt_update_char_value(handle_log_serv, handle_log_status,
 800f1c2:	4b28      	ldr	r3, [pc, #160]	; (800f264 <Read_Request_CB+0x23c>)
 800f1c4:	8818      	ldrh	r0, [r3, #0]
 800f1c6:	4b26      	ldr	r3, [pc, #152]	; (800f260 <Read_Request_CB+0x238>)
 800f1c8:	8819      	ldrh	r1, [r3, #0]
 800f1ca:	f107 030f 	add.w	r3, r7, #15
 800f1ce:	9300      	str	r3, [sp, #0]
 800f1d0:	2301      	movs	r3, #1
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	f7fe f911 	bl	800d3fa <aci_gatt_update_char_value>
 800f1d8:	4603      	mov	r3, r0
 800f1da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f1de:	e01a      	b.n	800f216 <Read_Request_CB+0x1ee>
				0, 1, &value);
	} else if (evt->attr_handle == handle_comm_value + 1) {
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	885b      	ldrh	r3, [r3, #2]
 800f1e4:	b29b      	uxth	r3, r3
 800f1e6:	461a      	mov	r2, r3
 800f1e8:	4b1f      	ldr	r3, [pc, #124]	; (800f268 <Read_Request_CB+0x240>)
 800f1ea:	881b      	ldrh	r3, [r3, #0]
 800f1ec:	3301      	adds	r3, #1
 800f1ee:	429a      	cmp	r2, r3
 800f1f0:	d111      	bne.n	800f216 <Read_Request_CB+0x1ee>
		// Communication (?)
		uint8_t value = App_GetSystemState();
 800f1f2:	f7fb f921 	bl	800a438 <App_GetSystemState>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	73bb      	strb	r3, [r7, #14]
		status = aci_gatt_update_char_value(handle_comm_serv, handle_comm_value,
 800f1fa:	4b1c      	ldr	r3, [pc, #112]	; (800f26c <Read_Request_CB+0x244>)
 800f1fc:	8818      	ldrh	r0, [r3, #0]
 800f1fe:	4b1a      	ldr	r3, [pc, #104]	; (800f268 <Read_Request_CB+0x240>)
 800f200:	8819      	ldrh	r1, [r3, #0]
 800f202:	f107 030e 	add.w	r3, r7, #14
 800f206:	9300      	str	r3, [sp, #0]
 800f208:	2301      	movs	r3, #1
 800f20a:	2200      	movs	r2, #0
 800f20c:	f7fe f8f5 	bl	800d3fa <aci_gatt_update_char_value>
 800f210:	4603      	mov	r3, r0
 800f212:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				0, 1, &value);
	}

	CHECK_STATUS_RETURN(status);
 800f216:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d10c      	bne.n	800f238 <Read_Request_CB+0x210>
	status = aci_gatt_allow_read(evt->conn_handle);
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	881b      	ldrh	r3, [r3, #0]
 800f222:	b29b      	uxth	r3, r3
 800f224:	4618      	mov	r0, r3
 800f226:	f7fe f980 	bl	800d52a <aci_gatt_allow_read>
 800f22a:	4603      	mov	r3, r0
 800f22c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	CHECK_STATUS_RETURN(status);
 800f230:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f234:	2b00      	cmp	r3, #0
 800f236:	e000      	b.n	800f23a <Read_Request_CB+0x212>
	CHECK_STATUS_RETURN(status);
 800f238:	bf00      	nop
}
 800f23a:	3738      	adds	r7, #56	; 0x38
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}
 800f240:	20000482 	.word	0x20000482
 800f244:	20000480 	.word	0x20000480
 800f248:	20000486 	.word	0x20000486
 800f24c:	42c80000 	.word	0x42c80000
 800f250:	20000484 	.word	0x20000484
 800f254:	20000488 	.word	0x20000488
 800f258:	2000048a 	.word	0x2000048a
 800f25c:	447a0000 	.word	0x447a0000
 800f260:	2000048e 	.word	0x2000048e
 800f264:	2000048c 	.word	0x2000048c
 800f268:	20000492 	.word	0x20000492
 800f26c:	20000490 	.word	0x20000490

0800f270 <Attribute_Modified_CB>:

void Attribute_Modified_CB(evt_gatt_attr_modified const *evt) {
 800f270:	b580      	push	{r7, lr}
 800f272:	b084      	sub	sp, #16
 800f274:	af02      	add	r7, sp, #8
 800f276:	6078      	str	r0, [r7, #4]

	if (evt->attr_handle == handle_comm_value + 1) {
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	885b      	ldrh	r3, [r3, #2]
 800f27c:	b29b      	uxth	r3, r3
 800f27e:	461a      	mov	r2, r3
 800f280:	4b11      	ldr	r3, [pc, #68]	; (800f2c8 <Attribute_Modified_CB+0x58>)
 800f282:	881b      	ldrh	r3, [r3, #0]
 800f284:	3301      	adds	r3, #1
 800f286:	429a      	cmp	r2, r3
 800f288:	d11a      	bne.n	800f2c0 <Attribute_Modified_CB+0x50>
		ble_config.updateChar = Evaluate_Command(evt->att_data,
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	1dd8      	adds	r0, r3, #7
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	7919      	ldrb	r1, [r3, #4]
 800f292:	4b0e      	ldr	r3, [pc, #56]	; (800f2cc <Attribute_Modified_CB+0x5c>)
 800f294:	4a0e      	ldr	r2, [pc, #56]	; (800f2d0 <Attribute_Modified_CB+0x60>)
 800f296:	f7ff fb33 	bl	800e900 <Evaluate_Command>
 800f29a:	4603      	mov	r3, r0
 800f29c:	461a      	mov	r2, r3
 800f29e:	4b0d      	ldr	r3, [pc, #52]	; (800f2d4 <Attribute_Modified_CB+0x64>)
 800f2a0:	701a      	strb	r2, [r3, #0]
				evt->data_length, ble_config.respValue, &(ble_config.respLen));

		if (ble_config.updateChar) {
 800f2a2:	4b0c      	ldr	r3, [pc, #48]	; (800f2d4 <Attribute_Modified_CB+0x64>)
 800f2a4:	781b      	ldrb	r3, [r3, #0]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d00a      	beq.n	800f2c0 <Attribute_Modified_CB+0x50>
			aci_gatt_update_char_value(handle_comm_serv, handle_comm_value, 0,
 800f2aa:	4b0b      	ldr	r3, [pc, #44]	; (800f2d8 <Attribute_Modified_CB+0x68>)
 800f2ac:	8818      	ldrh	r0, [r3, #0]
 800f2ae:	4b06      	ldr	r3, [pc, #24]	; (800f2c8 <Attribute_Modified_CB+0x58>)
 800f2b0:	8819      	ldrh	r1, [r3, #0]
 800f2b2:	4b08      	ldr	r3, [pc, #32]	; (800f2d4 <Attribute_Modified_CB+0x64>)
 800f2b4:	7c5b      	ldrb	r3, [r3, #17]
 800f2b6:	4a06      	ldr	r2, [pc, #24]	; (800f2d0 <Attribute_Modified_CB+0x60>)
 800f2b8:	9200      	str	r2, [sp, #0]
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	f7fe f89d 	bl	800d3fa <aci_gatt_update_char_value>
					ble_config.respLen, ble_config.respValue);
		}
	}
}
 800f2c0:	bf00      	nop
 800f2c2:	3708      	adds	r7, #8
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	bd80      	pop	{r7, pc}
 800f2c8:	20000492 	.word	0x20000492
 800f2cc:	20003505 	.word	0x20003505
 800f2d0:	200034f5 	.word	0x200034f5
 800f2d4:	200034f4 	.word	0x200034f4
 800f2d8:	20000490 	.word	0x20000490

0800f2dc <HTS221_Read_Reg>:
 * @param[in]  Register The first register to read from.
 * @param[out] ReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t HTS221_Read_Reg(uint8_t Register, uint8_t* ReadByte, uint16_t Size) {
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	b084      	sub	sp, #16
 800f2e0:	af02      	add	r7, sp, #8
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	6039      	str	r1, [r7, #0]
 800f2e6:	71fb      	strb	r3, [r7, #7]
 800f2e8:	4613      	mov	r3, r2
 800f2ea:	80bb      	strh	r3, [r7, #4]
	if (Size > 1)
 800f2ec:	88bb      	ldrh	r3, [r7, #4]
 800f2ee:	2b01      	cmp	r3, #1
 800f2f0:	d903      	bls.n	800f2fa <HTS221_Read_Reg+0x1e>
		Register |= 0x80;
 800f2f2:	79fb      	ldrb	r3, [r7, #7]
 800f2f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f2f8:	71fb      	strb	r3, [r7, #7]
	return I2C_Read(I2C_ENV, HTS221_ADDRESS, Register, ReadByte, Size) == HAL_OK;
 800f2fa:	79fa      	ldrb	r2, [r7, #7]
 800f2fc:	88bb      	ldrh	r3, [r7, #4]
 800f2fe:	9300      	str	r3, [sp, #0]
 800f300:	683b      	ldr	r3, [r7, #0]
 800f302:	21be      	movs	r1, #190	; 0xbe
 800f304:	2001      	movs	r0, #1
 800f306:	f7fc fd3d 	bl	800bd84 <I2C_Read>
 800f30a:	4603      	mov	r3, r0
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	bf0c      	ite	eq
 800f310:	2301      	moveq	r3, #1
 800f312:	2300      	movne	r3, #0
 800f314:	b2db      	uxtb	r3, r3
}
 800f316:	4618      	mov	r0, r3
 800f318:	3708      	adds	r7, #8
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd80      	pop	{r7, pc}

0800f31e <HTS221_Write_Reg>:
 * @brief     Write the specified value into the specified register of HTS221.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t HTS221_Write_Reg(uint8_t Register, uint8_t Value) {
 800f31e:	b580      	push	{r7, lr}
 800f320:	b084      	sub	sp, #16
 800f322:	af00      	add	r7, sp, #0
 800f324:	4603      	mov	r3, r0
 800f326:	460a      	mov	r2, r1
 800f328:	71fb      	strb	r3, [r7, #7]
 800f32a:	4613      	mov	r3, r2
 800f32c:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register;
 800f32e:	79fb      	ldrb	r3, [r7, #7]
 800f330:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800f332:	79bb      	ldrb	r3, [r7, #6]
 800f334:	737b      	strb	r3, [r7, #13]
	return I2C_Write(I2C_ENV, HTS221_ADDRESS, temp, 2) == HAL_OK;
 800f336:	f107 020c 	add.w	r2, r7, #12
 800f33a:	2302      	movs	r3, #2
 800f33c:	21be      	movs	r1, #190	; 0xbe
 800f33e:	2001      	movs	r0, #1
 800f340:	f7fc fce4 	bl	800bd0c <I2C_Write>
 800f344:	4603      	mov	r3, r0
 800f346:	2b00      	cmp	r3, #0
 800f348:	bf0c      	ite	eq
 800f34a:	2301      	moveq	r3, #1
 800f34c:	2300      	movne	r3, #0
 800f34e:	b2db      	uxtb	r3, r3
}
 800f350:	4618      	mov	r0, r3
 800f352:	3710      	adds	r7, #16
 800f354:	46bd      	mov	sp, r7
 800f356:	bd80      	pop	{r7, pc}

0800f358 <HTS221_Config>:
/*
 * @brief  Configure the device.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t HTS221_Config(void) {
 800f358:	b580      	push	{r7, lr}
 800f35a:	b08c      	sub	sp, #48	; 0x30
 800f35c:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800f35e:	2301      	movs	r3, #1
 800f360:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t buffer[4];

	// AV_CONF
	buffer[0] = 0x3F;	// (AVGT: 256, AVGH: 512)
 800f364:	233f      	movs	r3, #63	; 0x3f
 800f366:	743b      	strb	r3, [r7, #16]
	result &= HTS221_Write_Reg(HTS221_REG_AV_CONF, buffer[0]);
 800f368:	7c3b      	ldrb	r3, [r7, #16]
 800f36a:	4619      	mov	r1, r3
 800f36c:	2010      	movs	r0, #16
 800f36e:	f7ff ffd6 	bl	800f31e <HTS221_Write_Reg>
 800f372:	4603      	mov	r3, r0
 800f374:	461a      	mov	r2, r3
 800f376:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f37a:	4013      	ands	r3, r2
 800f37c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// CTRL_REG1:
	// 		PD = 0x80 (active mode)
	// 		BDU = 0x04 (non-continuous update)
	// 		ODR = 0x03 (T: 12.5Hz, H: 12.5Hz)
	buffer[0] = 0x80 | 0x04 | 0x03;
 800f380:	2387      	movs	r3, #135	; 0x87
 800f382:	743b      	strb	r3, [r7, #16]
	result &= HTS221_Write_Reg(HTS221_REG_CTRL1, buffer[0]);
 800f384:	7c3b      	ldrb	r3, [r7, #16]
 800f386:	4619      	mov	r1, r3
 800f388:	2020      	movs	r0, #32
 800f38a:	f7ff ffc8 	bl	800f31e <HTS221_Write_Reg>
 800f38e:	4603      	mov	r3, r0
 800f390:	461a      	mov	r2, r3
 800f392:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f396:	4013      	ands	r3, r2
 800f398:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	float t0_degC, t1_degC;
	uint16_t t0_out_U, t1_out_U;
	int16_t t0_out, t1_out;

	// Read T0_degC and T1_degC coefficients (absolute value)
	result &= HTS221_Read_Reg(HTS221_REG_T0_degC_x8, buffer, 2);
 800f39c:	f107 0310 	add.w	r3, r7, #16
 800f3a0:	2202      	movs	r2, #2
 800f3a2:	4619      	mov	r1, r3
 800f3a4:	2032      	movs	r0, #50	; 0x32
 800f3a6:	f7ff ff99 	bl	800f2dc <HTS221_Read_Reg>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	461a      	mov	r2, r3
 800f3ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f3b2:	4013      	ands	r3, r2
 800f3b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// Read the MSB bits of T0_degC and T1_degC
	result &= HTS221_Read_Reg(HTS221_REG_T1_T0_msb, &tmp, 1);
 800f3b8:	f107 030f 	add.w	r3, r7, #15
 800f3bc:	2201      	movs	r2, #1
 800f3be:	4619      	mov	r1, r3
 800f3c0:	2035      	movs	r0, #53	; 0x35
 800f3c2:	f7ff ff8b 	bl	800f2dc <HTS221_Read_Reg>
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	461a      	mov	r2, r3
 800f3ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f3ce:	4013      	ands	r3, r2
 800f3d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// Calculate the T0_degC and T1_degC values
	t0_degC = ((((uint16_t) (tmp & 0x03)) << 8) | ((uint16_t) buffer[0])) >> 3;
 800f3d4:	7bfb      	ldrb	r3, [r7, #15]
 800f3d6:	021b      	lsls	r3, r3, #8
 800f3d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f3dc:	7c3a      	ldrb	r2, [r7, #16]
 800f3de:	4313      	orrs	r3, r2
 800f3e0:	10db      	asrs	r3, r3, #3
 800f3e2:	ee07 3a90 	vmov	s15, r3
 800f3e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f3ea:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	t1_degC = ((((uint16_t) (tmp & 0x0C)) << 6) | ((uint16_t) buffer[1])) >> 3;
 800f3ee:	7bfb      	ldrb	r3, [r7, #15]
 800f3f0:	019b      	lsls	r3, r3, #6
 800f3f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f3f6:	7c7a      	ldrb	r2, [r7, #17]
 800f3f8:	4313      	orrs	r3, r2
 800f3fa:	10db      	asrs	r3, r3, #3
 800f3fc:	ee07 3a90 	vmov	s15, r3
 800f400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f404:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	// Read T0_OUT and T1_OUT
	result &= HTS221_Read_Reg(HTS221_REG_T0_OUT_L, buffer, 4);
 800f408:	f107 0310 	add.w	r3, r7, #16
 800f40c:	2204      	movs	r2, #4
 800f40e:	4619      	mov	r1, r3
 800f410:	203c      	movs	r0, #60	; 0x3c
 800f412:	f7ff ff63 	bl	800f2dc <HTS221_Read_Reg>
 800f416:	4603      	mov	r3, r0
 800f418:	461a      	mov	r2, r3
 800f41a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f41e:	4013      	ands	r3, r2
 800f420:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800f424:	7c7b      	ldrb	r3, [r7, #17]
 800f426:	021b      	lsls	r3, r3, #8
 800f428:	b21a      	sxth	r2, r3
 800f42a:	7c3b      	ldrb	r3, [r7, #16]
 800f42c:	b21b      	sxth	r3, r3
 800f42e:	4313      	orrs	r3, r2
 800f430:	b21b      	sxth	r3, r3
 800f432:	b29b      	uxth	r3, r3
 800f434:	81bb      	strh	r3, [r7, #12]
	t1_out_U = (((uint16_t) buffer[3]) << 8) | (uint16_t) buffer[2];
 800f436:	7cfb      	ldrb	r3, [r7, #19]
 800f438:	021b      	lsls	r3, r3, #8
 800f43a:	b21a      	sxth	r2, r3
 800f43c:	7cbb      	ldrb	r3, [r7, #18]
 800f43e:	b21b      	sxth	r3, r3
 800f440:	4313      	orrs	r3, r2
 800f442:	b21b      	sxth	r3, r3
 800f444:	b29b      	uxth	r3, r3
 800f446:	817b      	strh	r3, [r7, #10]
	t0_out = *((int16_t*) (&t0_out_U));
 800f448:	f107 030c 	add.w	r3, r7, #12
 800f44c:	881b      	ldrh	r3, [r3, #0]
 800f44e:	847b      	strh	r3, [r7, #34]	; 0x22
	t1_out = *((int16_t*) (&t1_out_U));
 800f450:	f107 030a 	add.w	r3, r7, #10
 800f454:	881b      	ldrh	r3, [r3, #0]
 800f456:	843b      	strh	r3, [r7, #32]

	if (result) {
 800f458:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d025      	beq.n	800f4ac <HTS221_Config+0x154>
		HTS221_T_slope = (t1_degC - t0_degC) / (t1_out - t0_out);
 800f460:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800f464:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800f468:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f46c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800f470:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f474:	1ad3      	subs	r3, r2, r3
 800f476:	ee07 3a90 	vmov	s15, r3
 800f47a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f47e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f482:	4b4d      	ldr	r3, [pc, #308]	; (800f5b8 <HTS221_Config+0x260>)
 800f484:	edc3 7a00 	vstr	s15, [r3]
		HTS221_T_offset = t0_degC - t0_out * HTS221_T_slope;
 800f488:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f48c:	ee07 3a90 	vmov	s15, r3
 800f490:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f494:	4b48      	ldr	r3, [pc, #288]	; (800f5b8 <HTS221_Config+0x260>)
 800f496:	edd3 7a00 	vldr	s15, [r3]
 800f49a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f49e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f4a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f4a6:	4b45      	ldr	r3, [pc, #276]	; (800f5bc <HTS221_Config+0x264>)
 800f4a8:	edc3 7a00 	vstr	s15, [r3]
	float h0_rh, h1_rh;
	uint16_t h0_t0_out_U, h1_t0_out_U;
	int16_t h0_t0_out, h1_t0_out;

	// Read H0_rH and H1_rH coefficients
	result &= HTS221_Read_Reg(HTS221_REG_H0_rH_x2, buffer, 2);
 800f4ac:	f107 0310 	add.w	r3, r7, #16
 800f4b0:	2202      	movs	r2, #2
 800f4b2:	4619      	mov	r1, r3
 800f4b4:	2030      	movs	r0, #48	; 0x30
 800f4b6:	f7ff ff11 	bl	800f2dc <HTS221_Read_Reg>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	461a      	mov	r2, r3
 800f4be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f4c2:	4013      	ands	r3, r2
 800f4c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h0_rh = buffer[0] >> 1;		// divide by 2
 800f4c8:	7c3b      	ldrb	r3, [r7, #16]
 800f4ca:	085b      	lsrs	r3, r3, #1
 800f4cc:	b2db      	uxtb	r3, r3
 800f4ce:	ee07 3a90 	vmov	s15, r3
 800f4d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f4d6:	edc7 7a07 	vstr	s15, [r7, #28]
	h1_rh = buffer[1] >> 1;		// divide by 2
 800f4da:	7c7b      	ldrb	r3, [r7, #17]
 800f4dc:	085b      	lsrs	r3, r3, #1
 800f4de:	b2db      	uxtb	r3, r3
 800f4e0:	ee07 3a90 	vmov	s15, r3
 800f4e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f4e8:	edc7 7a06 	vstr	s15, [r7, #24]

	// Read H0_T0_OUT
	result &= HTS221_Read_Reg(HTS221_REG_H0_T0_OUT_L, buffer, 2);
 800f4ec:	f107 0310 	add.w	r3, r7, #16
 800f4f0:	2202      	movs	r2, #2
 800f4f2:	4619      	mov	r1, r3
 800f4f4:	2036      	movs	r0, #54	; 0x36
 800f4f6:	f7ff fef1 	bl	800f2dc <HTS221_Read_Reg>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	461a      	mov	r2, r3
 800f4fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f502:	4013      	ands	r3, r2
 800f504:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h0_t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800f508:	7c7b      	ldrb	r3, [r7, #17]
 800f50a:	021b      	lsls	r3, r3, #8
 800f50c:	b21a      	sxth	r2, r3
 800f50e:	7c3b      	ldrb	r3, [r7, #16]
 800f510:	b21b      	sxth	r3, r3
 800f512:	4313      	orrs	r3, r2
 800f514:	b21b      	sxth	r3, r3
 800f516:	b29b      	uxth	r3, r3
 800f518:	813b      	strh	r3, [r7, #8]
	h0_t0_out = *((int16_t*) (&h0_t0_out_U));
 800f51a:	f107 0308 	add.w	r3, r7, #8
 800f51e:	881b      	ldrh	r3, [r3, #0]
 800f520:	82fb      	strh	r3, [r7, #22]

	// Read H1_T0_OUT
	result &= HTS221_Read_Reg(HTS221_REG_H1_T0_OUT_L, buffer, 2);
 800f522:	f107 0310 	add.w	r3, r7, #16
 800f526:	2202      	movs	r2, #2
 800f528:	4619      	mov	r1, r3
 800f52a:	203a      	movs	r0, #58	; 0x3a
 800f52c:	f7ff fed6 	bl	800f2dc <HTS221_Read_Reg>
 800f530:	4603      	mov	r3, r0
 800f532:	461a      	mov	r2, r3
 800f534:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f538:	4013      	ands	r3, r2
 800f53a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h1_t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800f53e:	7c7b      	ldrb	r3, [r7, #17]
 800f540:	021b      	lsls	r3, r3, #8
 800f542:	b21a      	sxth	r2, r3
 800f544:	7c3b      	ldrb	r3, [r7, #16]
 800f546:	b21b      	sxth	r3, r3
 800f548:	4313      	orrs	r3, r2
 800f54a:	b21b      	sxth	r3, r3
 800f54c:	b29b      	uxth	r3, r3
 800f54e:	80fb      	strh	r3, [r7, #6]
	h1_t0_out = *((int16_t*) (&h1_t0_out_U));
 800f550:	1dbb      	adds	r3, r7, #6
 800f552:	881b      	ldrh	r3, [r3, #0]
 800f554:	82bb      	strh	r3, [r7, #20]

	// Define the slope and the offset
	if (result) {
 800f556:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d025      	beq.n	800f5aa <HTS221_Config+0x252>
		HTS221_H_slope = (h1_rh - h0_rh) / (h1_t0_out - h0_t0_out);
 800f55e:	ed97 7a06 	vldr	s14, [r7, #24]
 800f562:	edd7 7a07 	vldr	s15, [r7, #28]
 800f566:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f56a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800f56e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f572:	1ad3      	subs	r3, r2, r3
 800f574:	ee07 3a90 	vmov	s15, r3
 800f578:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f57c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f580:	4b0f      	ldr	r3, [pc, #60]	; (800f5c0 <HTS221_Config+0x268>)
 800f582:	edc3 7a00 	vstr	s15, [r3]
		HTS221_H_offset = h0_rh - h0_t0_out * HTS221_H_slope;
 800f586:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f58a:	ee07 3a90 	vmov	s15, r3
 800f58e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f592:	4b0b      	ldr	r3, [pc, #44]	; (800f5c0 <HTS221_Config+0x268>)
 800f594:	edd3 7a00 	vldr	s15, [r3]
 800f598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f59c:	ed97 7a07 	vldr	s14, [r7, #28]
 800f5a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f5a4:	4b07      	ldr	r3, [pc, #28]	; (800f5c4 <HTS221_Config+0x26c>)
 800f5a6:	edc3 7a00 	vstr	s15, [r3]
	}

	return result;
 800f5aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	3730      	adds	r7, #48	; 0x30
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}
 800f5b6:	bf00      	nop
 800f5b8:	20000494 	.word	0x20000494
 800f5bc:	2000049c 	.word	0x2000049c
 800f5c0:	20000498 	.word	0x20000498
 800f5c4:	200004a0 	.word	0x200004a0

0800f5c8 <HTS221_Read_Temperature>:
/*
 * @brief  Read the current measured temperature value.
 * @param  temperature The temperature value expressed in C.
 * @return The success of the operation.
 */
uint8_t HTS221_Read_Temperature(float* temperature) {
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b084      	sub	sp, #16
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f5d0:	2301      	movs	r3, #1
 800f5d2:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	int16_t temp;

	result &= HTS221_Read_Reg(HTS221_REG_TEMP_OUT_L, buffer, 2);
 800f5d4:	f107 0308 	add.w	r3, r7, #8
 800f5d8:	2202      	movs	r2, #2
 800f5da:	4619      	mov	r1, r3
 800f5dc:	202a      	movs	r0, #42	; 0x2a
 800f5de:	f7ff fe7d 	bl	800f2dc <HTS221_Read_Reg>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	461a      	mov	r2, r3
 800f5e6:	7bfb      	ldrb	r3, [r7, #15]
 800f5e8:	4013      	ands	r3, r2
 800f5ea:	73fb      	strb	r3, [r7, #15]
	temp = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800f5ec:	7a7b      	ldrb	r3, [r7, #9]
 800f5ee:	021b      	lsls	r3, r3, #8
 800f5f0:	b21a      	sxth	r2, r3
 800f5f2:	7a3b      	ldrb	r3, [r7, #8]
 800f5f4:	b21b      	sxth	r3, r3
 800f5f6:	4313      	orrs	r3, r2
 800f5f8:	81bb      	strh	r3, [r7, #12]
	*temperature = temp * HTS221_T_slope + HTS221_T_offset;
 800f5fa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f5fe:	ee07 3a90 	vmov	s15, r3
 800f602:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f606:	4b09      	ldr	r3, [pc, #36]	; (800f62c <HTS221_Read_Temperature+0x64>)
 800f608:	edd3 7a00 	vldr	s15, [r3]
 800f60c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f610:	4b07      	ldr	r3, [pc, #28]	; (800f630 <HTS221_Read_Temperature+0x68>)
 800f612:	edd3 7a00 	vldr	s15, [r3]
 800f616:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	edc3 7a00 	vstr	s15, [r3]

	return result;
 800f620:	7bfb      	ldrb	r3, [r7, #15]
}
 800f622:	4618      	mov	r0, r3
 800f624:	3710      	adds	r7, #16
 800f626:	46bd      	mov	sp, r7
 800f628:	bd80      	pop	{r7, pc}
 800f62a:	bf00      	nop
 800f62c:	20000494 	.word	0x20000494
 800f630:	2000049c 	.word	0x2000049c

0800f634 <HTS221_Read_Humidity>:
/*
 * @brief  Read the current measured humidity value.
 * @param  humidity The humidity value expressed in rH %.
 * @return The success of the operation.
 */
uint8_t HTS221_Read_Humidity(float* humidity) {
 800f634:	b580      	push	{r7, lr}
 800f636:	b084      	sub	sp, #16
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f63c:	2301      	movs	r3, #1
 800f63e:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	int16_t temp;

	result &= HTS221_Read_Reg(HTS221_REG_HUM_OUT_L, buffer, 2);
 800f640:	f107 0308 	add.w	r3, r7, #8
 800f644:	2202      	movs	r2, #2
 800f646:	4619      	mov	r1, r3
 800f648:	2028      	movs	r0, #40	; 0x28
 800f64a:	f7ff fe47 	bl	800f2dc <HTS221_Read_Reg>
 800f64e:	4603      	mov	r3, r0
 800f650:	461a      	mov	r2, r3
 800f652:	7bfb      	ldrb	r3, [r7, #15]
 800f654:	4013      	ands	r3, r2
 800f656:	73fb      	strb	r3, [r7, #15]
	temp = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 800f658:	7a7b      	ldrb	r3, [r7, #9]
 800f65a:	021b      	lsls	r3, r3, #8
 800f65c:	b21a      	sxth	r2, r3
 800f65e:	7a3b      	ldrb	r3, [r7, #8]
 800f660:	b21b      	sxth	r3, r3
 800f662:	4313      	orrs	r3, r2
 800f664:	81bb      	strh	r3, [r7, #12]
	*humidity = temp * HTS221_H_slope + HTS221_H_offset;
 800f666:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f66a:	ee07 3a90 	vmov	s15, r3
 800f66e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f672:	4b0f      	ldr	r3, [pc, #60]	; (800f6b0 <HTS221_Read_Humidity+0x7c>)
 800f674:	edd3 7a00 	vldr	s15, [r3]
 800f678:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f67c:	4b0d      	ldr	r3, [pc, #52]	; (800f6b4 <HTS221_Read_Humidity+0x80>)
 800f67e:	edd3 7a00 	vldr	s15, [r3]
 800f682:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	edc3 7a00 	vstr	s15, [r3]

	// Check saturation condition
	if (*humidity > 100) *humidity = 100;
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	edd3 7a00 	vldr	s15, [r3]
 800f692:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800f6b8 <HTS221_Read_Humidity+0x84>
 800f696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f69a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f69e:	dd02      	ble.n	800f6a6 <HTS221_Read_Humidity+0x72>
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	4a06      	ldr	r2, [pc, #24]	; (800f6bc <HTS221_Read_Humidity+0x88>)
 800f6a4:	601a      	str	r2, [r3, #0]

	return result;
 800f6a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	3710      	adds	r7, #16
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}
 800f6b0:	20000498 	.word	0x20000498
 800f6b4:	200004a0 	.word	0x200004a0
 800f6b8:	42c80000 	.word	0x42c80000
 800f6bc:	42c80000 	.word	0x42c80000

0800f6c0 <HTS221_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of HTS221.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t HTS221_Check_WhoAmI(void) {
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b082      	sub	sp, #8
 800f6c4:	af00      	add	r7, sp, #0
	uint8_t temp;
	HTS221_Read_Reg(HTS221_REG_WHO_AM_I, &temp, 1);
 800f6c6:	1dfb      	adds	r3, r7, #7
 800f6c8:	2201      	movs	r2, #1
 800f6ca:	4619      	mov	r1, r3
 800f6cc:	200f      	movs	r0, #15
 800f6ce:	f7ff fe05 	bl	800f2dc <HTS221_Read_Reg>
	return temp == HTS221_WHO_AM_I_CONTENT;
 800f6d2:	79fb      	ldrb	r3, [r7, #7]
 800f6d4:	2bbc      	cmp	r3, #188	; 0xbc
 800f6d6:	bf0c      	ite	eq
 800f6d8:	2301      	moveq	r3, #1
 800f6da:	2300      	movne	r3, #0
 800f6dc:	b2db      	uxtb	r3, r3
}
 800f6de:	4618      	mov	r0, r3
 800f6e0:	3708      	adds	r7, #8
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	bd80      	pop	{r7, pc}

0800f6e6 <LPS22HH_Read_Reg>:
 * @param[in]  Register The first register to read from.
 * @param[out] pReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t LPS22HH_Read_Reg(uint8_t Register, uint8_t* pReadByte, uint16_t Size) {
 800f6e6:	b580      	push	{r7, lr}
 800f6e8:	b084      	sub	sp, #16
 800f6ea:	af02      	add	r7, sp, #8
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	6039      	str	r1, [r7, #0]
 800f6f0:	71fb      	strb	r3, [r7, #7]
 800f6f2:	4613      	mov	r3, r2
 800f6f4:	80bb      	strh	r3, [r7, #4]
	return I2C_Read(I2C_ENV, LPS22HH_ADDRESS, Register, pReadByte, Size)
 800f6f6:	79fa      	ldrb	r2, [r7, #7]
 800f6f8:	88bb      	ldrh	r3, [r7, #4]
 800f6fa:	9300      	str	r3, [sp, #0]
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	21b8      	movs	r1, #184	; 0xb8
 800f700:	2001      	movs	r0, #1
 800f702:	f7fc fb3f 	bl	800bd84 <I2C_Read>
 800f706:	4603      	mov	r3, r0
			== HAL_OK;
 800f708:	2b00      	cmp	r3, #0
 800f70a:	bf0c      	ite	eq
 800f70c:	2301      	moveq	r3, #1
 800f70e:	2300      	movne	r3, #0
 800f710:	b2db      	uxtb	r3, r3
}
 800f712:	4618      	mov	r0, r3
 800f714:	3708      	adds	r7, #8
 800f716:	46bd      	mov	sp, r7
 800f718:	bd80      	pop	{r7, pc}

0800f71a <LPS22HH_Write_Reg>:
 * @brief     Write the specified value into the specified register of LPS22HH.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t LPS22HH_Write_Reg(uint8_t Register, uint8_t Value) {
 800f71a:	b580      	push	{r7, lr}
 800f71c:	b084      	sub	sp, #16
 800f71e:	af00      	add	r7, sp, #0
 800f720:	4603      	mov	r3, r0
 800f722:	460a      	mov	r2, r1
 800f724:	71fb      	strb	r3, [r7, #7]
 800f726:	4613      	mov	r3, r2
 800f728:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register;
 800f72a:	79fb      	ldrb	r3, [r7, #7]
 800f72c:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800f72e:	79bb      	ldrb	r3, [r7, #6]
 800f730:	737b      	strb	r3, [r7, #13]
	return I2C_Write(I2C_ENV, LPS22HH_ADDRESS, temp, 2) == HAL_OK;
 800f732:	f107 020c 	add.w	r2, r7, #12
 800f736:	2302      	movs	r3, #2
 800f738:	21b8      	movs	r1, #184	; 0xb8
 800f73a:	2001      	movs	r0, #1
 800f73c:	f7fc fae6 	bl	800bd0c <I2C_Write>
 800f740:	4603      	mov	r3, r0
 800f742:	2b00      	cmp	r3, #0
 800f744:	bf0c      	ite	eq
 800f746:	2301      	moveq	r3, #1
 800f748:	2300      	movne	r3, #0
 800f74a:	b2db      	uxtb	r3, r3

}
 800f74c:	4618      	mov	r0, r3
 800f74e:	3710      	adds	r7, #16
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}

0800f754 <LPS22HH_Config>:
 * @brief  Configure the device according to the input structure.
 * @param  pNewConfig Pointer to a LPS22HH_Init_t structure that contains
 *                    the configuration information for the specified device.
 * @return The success of the operation.
 */
uint8_t LPS22HH_Config(LPS22HH_Init_t* pNewConfig) {
 800f754:	b580      	push	{r7, lr}
 800f756:	b084      	sub	sp, #16
 800f758:	af00      	add	r7, sp, #0
 800f75a:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f75c:	2301      	movs	r3, #1
 800f75e:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// CTRL_REG1
	temp = pNewConfig->odr | pNewConfig->bdu;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	781a      	ldrb	r2, [r3, #0]
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	785b      	ldrb	r3, [r3, #1]
 800f768:	4313      	orrs	r3, r2
 800f76a:	73bb      	strb	r3, [r7, #14]
	result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 800f76c:	7bbb      	ldrb	r3, [r7, #14]
 800f76e:	4619      	mov	r1, r3
 800f770:	2010      	movs	r0, #16
 800f772:	f7ff ffd2 	bl	800f71a <LPS22HH_Write_Reg>
 800f776:	4603      	mov	r3, r0
 800f778:	461a      	mov	r2, r3
 800f77a:	7bfb      	ldrb	r3, [r7, #15]
 800f77c:	4013      	ands	r3, r2
 800f77e:	73fb      	strb	r3, [r7, #15]

	// CTRL2_XL
	temp = pNewConfig->auto_inc_en | pNewConfig->low_noise_en;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	789a      	ldrb	r2, [r3, #2]
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	78db      	ldrb	r3, [r3, #3]
 800f788:	4313      	orrs	r3, r2
 800f78a:	73bb      	strb	r3, [r7, #14]
	result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG2, temp);
 800f78c:	7bbb      	ldrb	r3, [r7, #14]
 800f78e:	4619      	mov	r1, r3
 800f790:	2011      	movs	r0, #17
 800f792:	f7ff ffc2 	bl	800f71a <LPS22HH_Write_Reg>
 800f796:	4603      	mov	r3, r0
 800f798:	461a      	mov	r2, r3
 800f79a:	7bfb      	ldrb	r3, [r7, #15]
 800f79c:	4013      	ands	r3, r2
 800f79e:	73fb      	strb	r3, [r7, #15]

	// Check the configuration
	uint8_t check[3];
	LPS22HH_Read_Reg(LPS22HH_REG_CTRL_REG1, check, 2);
 800f7a0:	f107 0308 	add.w	r3, r7, #8
 800f7a4:	2202      	movs	r2, #2
 800f7a6:	4619      	mov	r1, r3
 800f7a8:	2010      	movs	r0, #16
 800f7aa:	f7ff ff9c 	bl	800f6e6 <LPS22HH_Read_Reg>
	result &= check[0] == (pNewConfig->odr | pNewConfig->bdu)
 800f7ae:	7a3a      	ldrb	r2, [r7, #8]
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	7819      	ldrb	r1, [r3, #0]
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	785b      	ldrb	r3, [r3, #1]
 800f7b8:	430b      	orrs	r3, r1
 800f7ba:	b2db      	uxtb	r3, r3
			&& check[1] == (pNewConfig->auto_inc_en | pNewConfig->low_noise_en);
 800f7bc:	429a      	cmp	r2, r3
 800f7be:	d10a      	bne.n	800f7d6 <LPS22HH_Config+0x82>
 800f7c0:	7a7a      	ldrb	r2, [r7, #9]
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	7899      	ldrb	r1, [r3, #2]
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	78db      	ldrb	r3, [r3, #3]
 800f7ca:	430b      	orrs	r3, r1
 800f7cc:	b2db      	uxtb	r3, r3
 800f7ce:	429a      	cmp	r2, r3
 800f7d0:	d101      	bne.n	800f7d6 <LPS22HH_Config+0x82>
 800f7d2:	2301      	movs	r3, #1
 800f7d4:	e000      	b.n	800f7d8 <LPS22HH_Config+0x84>
 800f7d6:	2300      	movs	r3, #0
	result &= check[0] == (pNewConfig->odr | pNewConfig->bdu)
 800f7d8:	b25a      	sxtb	r2, r3
 800f7da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7de:	4013      	ands	r3, r2
 800f7e0:	b25b      	sxtb	r3, r3
 800f7e2:	73fb      	strb	r3, [r7, #15]

	if (result) {
 800f7e4:	7bfb      	ldrb	r3, [r7, #15]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d004      	beq.n	800f7f4 <LPS22HH_Config+0xa0>
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	461a      	mov	r2, r3
		// Store configuration parameters
		memcpy((uint8_t*) &currentConfig, (uint8_t*) pNewConfig,
 800f7f0:	4b03      	ldr	r3, [pc, #12]	; (800f800 <LPS22HH_Config+0xac>)
 800f7f2:	601a      	str	r2, [r3, #0]
				sizeof(LPS22HH_Init_t));
	}

	return result;
 800f7f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	3710      	adds	r7, #16
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	bd80      	pop	{r7, pc}
 800f7fe:	bf00      	nop
 800f800:	20003508 	.word	0x20003508

0800f804 <LPS22HH_Read_Pressure>:
/*
 * @brief      Read the current measured pressure.
 * @param[out] pPressure The pressure expressed in hPa.
 * @return     The success of the operation.
 */
uint8_t LPS22HH_Read_Pressure(float* pPressure) {
 800f804:	b580      	push	{r7, lr}
 800f806:	b086      	sub	sp, #24
 800f808:	af00      	add	r7, sp, #0
 800f80a:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f80c:	2301      	movs	r3, #1
 800f80e:	75fb      	strb	r3, [r7, #23]
	uint8_t buffer[3];
	int32_t temp;

	result &= LPS22HH_Read_Reg(LPS22HH_REG_PRESS_OUT_XL, buffer, 3);
 800f810:	f107 030c 	add.w	r3, r7, #12
 800f814:	2203      	movs	r2, #3
 800f816:	4619      	mov	r1, r3
 800f818:	2028      	movs	r0, #40	; 0x28
 800f81a:	f7ff ff64 	bl	800f6e6 <LPS22HH_Read_Reg>
 800f81e:	4603      	mov	r3, r0
 800f820:	461a      	mov	r2, r3
 800f822:	7dfb      	ldrb	r3, [r7, #23]
 800f824:	4013      	ands	r3, r2
 800f826:	75fb      	strb	r3, [r7, #23]
	temp = (((uint16_t) buffer[2]) << 16) | (((uint16_t) buffer[1]) << 8)
 800f828:	7bbb      	ldrb	r3, [r7, #14]
 800f82a:	041a      	lsls	r2, r3, #16
 800f82c:	7b7b      	ldrb	r3, [r7, #13]
 800f82e:	021b      	lsls	r3, r3, #8
 800f830:	4313      	orrs	r3, r2
			| (uint16_t) buffer[0];
 800f832:	7b3a      	ldrb	r2, [r7, #12]
	temp = (((uint16_t) buffer[2]) << 16) | (((uint16_t) buffer[1]) << 8)
 800f834:	4313      	orrs	r3, r2
 800f836:	613b      	str	r3, [r7, #16]
	*pPressure = (float) temp / LPS22HH_PRESS_SENSITIVITY;
 800f838:	693b      	ldr	r3, [r7, #16]
 800f83a:	ee07 3a90 	vmov	s15, r3
 800f83e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f842:	eddf 6a06 	vldr	s13, [pc, #24]	; 800f85c <LPS22HH_Read_Pressure+0x58>
 800f846:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	edc3 7a00 	vstr	s15, [r3]

	return result;
 800f850:	7dfb      	ldrb	r3, [r7, #23]
}
 800f852:	4618      	mov	r0, r3
 800f854:	3718      	adds	r7, #24
 800f856:	46bd      	mov	sp, r7
 800f858:	bd80      	pop	{r7, pc}
 800f85a:	bf00      	nop
 800f85c:	45800000 	.word	0x45800000

0800f860 <LPS22HH_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of LSM6DSL.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t LPS22HH_Check_WhoAmI(void) {
 800f860:	b580      	push	{r7, lr}
 800f862:	b082      	sub	sp, #8
 800f864:	af00      	add	r7, sp, #0
	uint8_t temp;
	LPS22HH_Read_Reg(LPS22HH_REG_WHO_AM_I, &temp, 1);
 800f866:	1dfb      	adds	r3, r7, #7
 800f868:	2201      	movs	r2, #1
 800f86a:	4619      	mov	r1, r3
 800f86c:	200f      	movs	r0, #15
 800f86e:	f7ff ff3a 	bl	800f6e6 <LPS22HH_Read_Reg>
	return temp == LPS22HH_WHO_AM_I_CONTENT;
 800f872:	79fb      	ldrb	r3, [r7, #7]
 800f874:	2bb3      	cmp	r3, #179	; 0xb3
 800f876:	bf0c      	ite	eq
 800f878:	2301      	moveq	r3, #1
 800f87a:	2300      	movne	r3, #0
 800f87c:	b2db      	uxtb	r3, r3
}
 800f87e:	4618      	mov	r0, r3
 800f880:	3708      	adds	r7, #8
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}

0800f886 <LSM6DSL_Read_Reg>:
 * @param[in]  Register  The first register to read from.
 * @param[out] pReadByte The content of the registers read.
 * @param[in]  Size      The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Reg(uint8_t Register, uint8_t* pReadByte, uint16_t Size) {
 800f886:	b480      	push	{r7}
 800f888:	b085      	sub	sp, #20
 800f88a:	af00      	add	r7, sp, #0
 800f88c:	4603      	mov	r3, r0
 800f88e:	6039      	str	r1, [r7, #0]
 800f890:	71fb      	strb	r3, [r7, #7]
 800f892:	4613      	mov	r3, r2
 800f894:	80bb      	strh	r3, [r7, #4]
	uint8_t reg = Register | 0x80;	// OR with READ bit (1)
 800f896:	79fb      	ldrb	r3, [r7, #7]
 800f898:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f89c:	73fb      	strb	r3, [r7, #15]
//	return SPI_Read(SPI_MOTION, reg, pReadByte, Size) == HAL_OK;
}
 800f89e:	bf00      	nop
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3714      	adds	r7, #20
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr

0800f8ac <LSM6DSL_Write_Reg>:
 * @brief     Write the specified value into the specified register of LSM6DSL.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t LSM6DSL_Write_Reg(uint8_t Register, uint8_t Value) {
 800f8ac:	b480      	push	{r7}
 800f8ae:	b085      	sub	sp, #20
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	460a      	mov	r2, r1
 800f8b6:	71fb      	strb	r3, [r7, #7]
 800f8b8:	4613      	mov	r3, r2
 800f8ba:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register | 0x00;	// OR with WRITE bit (0)
 800f8bc:	79fb      	ldrb	r3, [r7, #7]
 800f8be:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800f8c0:	79bb      	ldrb	r3, [r7, #6]
 800f8c2:	737b      	strb	r3, [r7, #13]
//	return SPI_Write(SPI_MOTION, temp, 2) == HAL_OK;
}
 800f8c4:	bf00      	nop
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	3714      	adds	r7, #20
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d0:	4770      	bx	lr
	...

0800f8d4 <LSM6DSL_Config>:
 * @brief  Configure the device according to the input structure.
 * @param  pNewConfig Pointer to a LSM6DSL_Init_t structure that contains
 *                    the configuration information for the specified device.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Config(LSM6DSL_Init_t* pNewConfig) {
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b084      	sub	sp, #16
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800f8dc:	2301      	movs	r3, #1
 800f8de:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// CTRL1_XL
	temp = pNewConfig->axl_odr | pNewConfig->axl_fs;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	781a      	ldrb	r2, [r3, #0]
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	785b      	ldrb	r3, [r3, #1]
 800f8e8:	4313      	orrs	r3, r2
 800f8ea:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 800f8ec:	7bbb      	ldrb	r3, [r7, #14]
 800f8ee:	4619      	mov	r1, r3
 800f8f0:	2010      	movs	r0, #16
 800f8f2:	f7ff ffdb 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f8f6:	4603      	mov	r3, r0
 800f8f8:	461a      	mov	r2, r3
 800f8fa:	7bfb      	ldrb	r3, [r7, #15]
 800f8fc:	4013      	ands	r3, r2
 800f8fe:	73fb      	strb	r3, [r7, #15]

	// CTRL2_G
	temp = pNewConfig->gyro_odr | pNewConfig->gyro_fs;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	7a1a      	ldrb	r2, [r3, #8]
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	7a5b      	ldrb	r3, [r3, #9]
 800f908:	4313      	orrs	r3, r2
 800f90a:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 800f90c:	7bbb      	ldrb	r3, [r7, #14]
 800f90e:	4619      	mov	r1, r3
 800f910:	2011      	movs	r0, #17
 800f912:	f7ff ffcb 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f916:	4603      	mov	r3, r0
 800f918:	461a      	mov	r2, r3
 800f91a:	7bfb      	ldrb	r3, [r7, #15]
 800f91c:	4013      	ands	r3, r2
 800f91e:	73fb      	strb	r3, [r7, #15]

	// CTRL3_C
	temp = pNewConfig->bdu;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	7c1b      	ldrb	r3, [r3, #16]
 800f924:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL3_C, temp);
 800f926:	7bbb      	ldrb	r3, [r7, #14]
 800f928:	4619      	mov	r1, r3
 800f92a:	2012      	movs	r0, #18
 800f92c:	f7ff ffbe 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f930:	4603      	mov	r3, r0
 800f932:	461a      	mov	r2, r3
 800f934:	7bfb      	ldrb	r3, [r7, #15]
 800f936:	4013      	ands	r3, r2
 800f938:	73fb      	strb	r3, [r7, #15]

	// CTRL6_C
	temp = pNewConfig->axl_mode;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	789b      	ldrb	r3, [r3, #2]
 800f93e:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL6_C, temp);
 800f940:	7bbb      	ldrb	r3, [r7, #14]
 800f942:	4619      	mov	r1, r3
 800f944:	2015      	movs	r0, #21
 800f946:	f7ff ffb1 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f94a:	4603      	mov	r3, r0
 800f94c:	461a      	mov	r2, r3
 800f94e:	7bfb      	ldrb	r3, [r7, #15]
 800f950:	4013      	ands	r3, r2
 800f952:	73fb      	strb	r3, [r7, #15]

	// CTRL7_C
	temp = pNewConfig->gyro_mode;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	7a9b      	ldrb	r3, [r3, #10]
 800f958:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL7_C, temp);
 800f95a:	7bbb      	ldrb	r3, [r7, #14]
 800f95c:	4619      	mov	r1, r3
 800f95e:	2016      	movs	r0, #22
 800f960:	f7ff ffa4 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f964:	4603      	mov	r3, r0
 800f966:	461a      	mov	r2, r3
 800f968:	7bfb      	ldrb	r3, [r7, #15]
 800f96a:	4013      	ands	r3, r2
 800f96c:	73fb      	strb	r3, [r7, #15]

	// TAP_CFG
	temp = pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	7c5a      	ldrb	r2, [r3, #17]
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	7c9b      	ldrb	r3, [r3, #18]
 800f976:	4313      	orrs	r3, r2
 800f978:	b2da      	uxtb	r2, r3
			| pNewConfig->int_lir;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	7cdb      	ldrb	r3, [r3, #19]
	temp = pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800f97e:	4313      	orrs	r3, r2
 800f980:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_TAP_CFG, temp);
 800f982:	7bbb      	ldrb	r3, [r7, #14]
 800f984:	4619      	mov	r1, r3
 800f986:	2058      	movs	r0, #88	; 0x58
 800f988:	f7ff ff90 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f98c:	4603      	mov	r3, r0
 800f98e:	461a      	mov	r2, r3
 800f990:	7bfb      	ldrb	r3, [r7, #15]
 800f992:	4013      	ands	r3, r2
 800f994:	73fb      	strb	r3, [r7, #15]

	// TAP_THS_6D
	temp = (pNewConfig->int_tapThs & 0x1F) | 0x80;	// disable 4D detection
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	7d1b      	ldrb	r3, [r3, #20]
 800f99a:	b25b      	sxtb	r3, r3
 800f99c:	f003 031f 	and.w	r3, r3, #31
 800f9a0:	b25b      	sxtb	r3, r3
 800f9a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f9a6:	b25b      	sxtb	r3, r3
 800f9a8:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_TAP_THS_6D, temp);
 800f9aa:	7bbb      	ldrb	r3, [r7, #14]
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	2059      	movs	r0, #89	; 0x59
 800f9b0:	f7ff ff7c 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	461a      	mov	r2, r3
 800f9b8:	7bfb      	ldrb	r3, [r7, #15]
 800f9ba:	4013      	ands	r3, r2
 800f9bc:	73fb      	strb	r3, [r7, #15]

	// INT_DUR2
	temp = ((pNewConfig->int_tapDur & 0x0F) << LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	7ddb      	ldrb	r3, [r3, #23]
 800f9c2:	011b      	lsls	r3, r3, #4
			| ((pNewConfig->int_tapQuiet & 0x03)
 800f9c4:	b25a      	sxtb	r2, r3
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	7d9b      	ldrb	r3, [r3, #22]
					<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
 800f9ca:	009b      	lsls	r3, r3, #2
 800f9cc:	b25b      	sxtb	r3, r3
 800f9ce:	f003 030c 	and.w	r3, r3, #12
 800f9d2:	b25b      	sxtb	r3, r3
			| ((pNewConfig->int_tapQuiet & 0x03)
 800f9d4:	4313      	orrs	r3, r2
 800f9d6:	b25a      	sxtb	r2, r3
			| ((pNewConfig->int_tapShock & 0x03)
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	7d5b      	ldrb	r3, [r3, #21]
 800f9dc:	b25b      	sxtb	r3, r3
					<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT);
 800f9de:	f003 0303 	and.w	r3, r3, #3
 800f9e2:	b25b      	sxtb	r3, r3
			| ((pNewConfig->int_tapShock & 0x03)
 800f9e4:	4313      	orrs	r3, r2
 800f9e6:	b25b      	sxtb	r3, r3
	temp = ((pNewConfig->int_tapDur & 0x0F) << LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800f9e8:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_INT_DUR2, temp);
 800f9ea:	7bbb      	ldrb	r3, [r7, #14]
 800f9ec:	4619      	mov	r1, r3
 800f9ee:	205a      	movs	r0, #90	; 0x5a
 800f9f0:	f7ff ff5c 	bl	800f8ac <LSM6DSL_Write_Reg>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	461a      	mov	r2, r3
 800f9f8:	7bfb      	ldrb	r3, [r7, #15]
 800f9fa:	4013      	ands	r3, r2
 800f9fc:	73fb      	strb	r3, [r7, #15]

	// WAKE_UP_THS
	temp = pNewConfig->int_SDTapEnable;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	7e1b      	ldrb	r3, [r3, #24]
 800fa02:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_WAKE_UP_THS, temp);
 800fa04:	7bbb      	ldrb	r3, [r7, #14]
 800fa06:	4619      	mov	r1, r3
 800fa08:	205b      	movs	r0, #91	; 0x5b
 800fa0a:	f7ff ff4f 	bl	800f8ac <LSM6DSL_Write_Reg>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	461a      	mov	r2, r3
 800fa12:	7bfb      	ldrb	r3, [r7, #15]
 800fa14:	4013      	ands	r3, r2
 800fa16:	73fb      	strb	r3, [r7, #15]

	// MD1_CFG
	temp = pNewConfig->int1_dt;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	7e5b      	ldrb	r3, [r3, #25]
 800fa1c:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_MD1_CFG, temp);
 800fa1e:	7bbb      	ldrb	r3, [r7, #14]
 800fa20:	4619      	mov	r1, r3
 800fa22:	205e      	movs	r0, #94	; 0x5e
 800fa24:	f7ff ff42 	bl	800f8ac <LSM6DSL_Write_Reg>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	461a      	mov	r2, r3
 800fa2c:	7bfb      	ldrb	r3, [r7, #15]
 800fa2e:	4013      	ands	r3, r2
 800fa30:	73fb      	strb	r3, [r7, #15]

	// Check the configuration
	uint8_t check[4];
	LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL1_XL, check, 3);
 800fa32:	f107 0308 	add.w	r3, r7, #8
 800fa36:	2203      	movs	r2, #3
 800fa38:	4619      	mov	r1, r3
 800fa3a:	2010      	movs	r0, #16
 800fa3c:	f7ff ff23 	bl	800f886 <LSM6DSL_Read_Reg>
	result &= check[0] == (pNewConfig->axl_odr | pNewConfig->axl_fs)
 800fa40:	7a3a      	ldrb	r2, [r7, #8]
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	7819      	ldrb	r1, [r3, #0]
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	785b      	ldrb	r3, [r3, #1]
 800fa4a:	430b      	orrs	r3, r1
 800fa4c:	b2db      	uxtb	r3, r3
			&& check[1] == (pNewConfig->gyro_odr | pNewConfig->gyro_fs)
			&& check[2] == pNewConfig->bdu;
 800fa4e:	429a      	cmp	r2, r3
 800fa50:	d10f      	bne.n	800fa72 <LSM6DSL_Config+0x19e>
			&& check[1] == (pNewConfig->gyro_odr | pNewConfig->gyro_fs)
 800fa52:	7a7a      	ldrb	r2, [r7, #9]
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	7a19      	ldrb	r1, [r3, #8]
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	7a5b      	ldrb	r3, [r3, #9]
 800fa5c:	430b      	orrs	r3, r1
 800fa5e:	b2db      	uxtb	r3, r3
 800fa60:	429a      	cmp	r2, r3
 800fa62:	d106      	bne.n	800fa72 <LSM6DSL_Config+0x19e>
			&& check[2] == pNewConfig->bdu;
 800fa64:	7aba      	ldrb	r2, [r7, #10]
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	7c1b      	ldrb	r3, [r3, #16]
 800fa6a:	429a      	cmp	r2, r3
 800fa6c:	d101      	bne.n	800fa72 <LSM6DSL_Config+0x19e>
 800fa6e:	2301      	movs	r3, #1
 800fa70:	e000      	b.n	800fa74 <LSM6DSL_Config+0x1a0>
 800fa72:	2300      	movs	r3, #0
	result &= check[0] == (pNewConfig->axl_odr | pNewConfig->axl_fs)
 800fa74:	b25a      	sxtb	r2, r3
 800fa76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa7a:	4013      	ands	r3, r2
 800fa7c:	b25b      	sxtb	r3, r3
 800fa7e:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL6_C, check, 2);
 800fa80:	f107 0308 	add.w	r3, r7, #8
 800fa84:	2202      	movs	r2, #2
 800fa86:	4619      	mov	r1, r3
 800fa88:	2015      	movs	r0, #21
 800fa8a:	f7ff fefc 	bl	800f886 <LSM6DSL_Read_Reg>
	result &= check[0] == pNewConfig->axl_mode
 800fa8e:	7a3a      	ldrb	r2, [r7, #8]
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	789b      	ldrb	r3, [r3, #2]
			&& check[1] == pNewConfig->gyro_mode;
 800fa94:	429a      	cmp	r2, r3
 800fa96:	d106      	bne.n	800faa6 <LSM6DSL_Config+0x1d2>
 800fa98:	7a7a      	ldrb	r2, [r7, #9]
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	7a9b      	ldrb	r3, [r3, #10]
 800fa9e:	429a      	cmp	r2, r3
 800faa0:	d101      	bne.n	800faa6 <LSM6DSL_Config+0x1d2>
 800faa2:	2301      	movs	r3, #1
 800faa4:	e000      	b.n	800faa8 <LSM6DSL_Config+0x1d4>
 800faa6:	2300      	movs	r3, #0
	result &= check[0] == pNewConfig->axl_mode
 800faa8:	b25a      	sxtb	r2, r3
 800faaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800faae:	4013      	ands	r3, r2
 800fab0:	b25b      	sxtb	r3, r3
 800fab2:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_TAP_CFG, check, 4);
 800fab4:	f107 0308 	add.w	r3, r7, #8
 800fab8:	2204      	movs	r2, #4
 800faba:	4619      	mov	r1, r3
 800fabc:	2058      	movs	r0, #88	; 0x58
 800fabe:	f7ff fee2 	bl	800f886 <LSM6DSL_Read_Reg>
	result &= check[0]
 800fac2:	7a3a      	ldrb	r2, [r7, #8]
			== (pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	7c59      	ldrb	r1, [r3, #17]
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	7c9b      	ldrb	r3, [r3, #18]
 800facc:	430b      	orrs	r3, r1
 800face:	b2d9      	uxtb	r1, r3
					| pNewConfig->int_lir)
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	7cdb      	ldrb	r3, [r3, #19]
			== (pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800fad4:	430b      	orrs	r3, r1
 800fad6:	b2db      	uxtb	r3, r3
							<< LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
							| ((pNewConfig->int_tapQuiet & 0x03)
									<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
							| ((pNewConfig->int_tapShock & 0x03)
									<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT))
			&& check[3] == pNewConfig->int_SDTapEnable;
 800fad8:	429a      	cmp	r2, r3
 800fada:	d123      	bne.n	800fb24 <LSM6DSL_Config+0x250>
			&& check[1] == ((pNewConfig->int_tapThs & 0x1F) | 0x80)
 800fadc:	7a7b      	ldrb	r3, [r7, #9]
 800fade:	461a      	mov	r2, r3
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	7d1b      	ldrb	r3, [r3, #20]
 800fae4:	f003 031f 	and.w	r3, r3, #31
 800fae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800faec:	429a      	cmp	r2, r3
 800faee:	d119      	bne.n	800fb24 <LSM6DSL_Config+0x250>
			&& check[2]
 800faf0:	7abb      	ldrb	r3, [r7, #10]
 800faf2:	4619      	mov	r1, r3
					== (((pNewConfig->int_tapDur & 0x0F)
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	7ddb      	ldrb	r3, [r3, #23]
							<< LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800faf8:	011b      	lsls	r3, r3, #4
 800fafa:	b2da      	uxtb	r2, r3
							| ((pNewConfig->int_tapQuiet & 0x03)
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	7d9b      	ldrb	r3, [r3, #22]
									<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
 800fb00:	009b      	lsls	r3, r3, #2
 800fb02:	f003 030c 	and.w	r3, r3, #12
							| ((pNewConfig->int_tapQuiet & 0x03)
 800fb06:	431a      	orrs	r2, r3
							| ((pNewConfig->int_tapShock & 0x03)
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	7d5b      	ldrb	r3, [r3, #21]
									<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT))
 800fb0c:	f003 0303 	and.w	r3, r3, #3
							| ((pNewConfig->int_tapShock & 0x03)
 800fb10:	4313      	orrs	r3, r2
			&& check[2]
 800fb12:	4299      	cmp	r1, r3
 800fb14:	d106      	bne.n	800fb24 <LSM6DSL_Config+0x250>
			&& check[3] == pNewConfig->int_SDTapEnable;
 800fb16:	7afa      	ldrb	r2, [r7, #11]
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	7e1b      	ldrb	r3, [r3, #24]
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	d101      	bne.n	800fb24 <LSM6DSL_Config+0x250>
 800fb20:	2301      	movs	r3, #1
 800fb22:	e000      	b.n	800fb26 <LSM6DSL_Config+0x252>
 800fb24:	2300      	movs	r3, #0
	result &= check[0]
 800fb26:	b25a      	sxtb	r2, r3
 800fb28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb2c:	4013      	ands	r3, r2
 800fb2e:	b25b      	sxtb	r3, r3
 800fb30:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_MD1_CFG, check, 1);
 800fb32:	f107 0308 	add.w	r3, r7, #8
 800fb36:	2201      	movs	r2, #1
 800fb38:	4619      	mov	r1, r3
 800fb3a:	205e      	movs	r0, #94	; 0x5e
 800fb3c:	f7ff fea3 	bl	800f886 <LSM6DSL_Read_Reg>
	result &= check[0] == pNewConfig->int1_dt;
 800fb40:	7a3a      	ldrb	r2, [r7, #8]
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	7e5b      	ldrb	r3, [r3, #25]
 800fb46:	429a      	cmp	r2, r3
 800fb48:	bf0c      	ite	eq
 800fb4a:	2301      	moveq	r3, #1
 800fb4c:	2300      	movne	r3, #0
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	b25a      	sxtb	r2, r3
 800fb52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb56:	4013      	ands	r3, r2
 800fb58:	b25b      	sxtb	r3, r3
 800fb5a:	73fb      	strb	r3, [r7, #15]

	if (result) {
 800fb5c:	7bfb      	ldrb	r3, [r7, #15]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d00e      	beq.n	800fb80 <LSM6DSL_Config+0x2ac>
		// Store configuration parameters
		memcpy((uint8_t*) &currentAGConfig, (uint8_t*) pNewConfig,
 800fb62:	221c      	movs	r2, #28
 800fb64:	6879      	ldr	r1, [r7, #4]
 800fb66:	4809      	ldr	r0, [pc, #36]	; (800fb8c <LSM6DSL_Config+0x2b8>)
 800fb68:	f000 fccc 	bl	8010504 <memcpy>
				sizeof(LSM6DSL_Init_t));

		// Define the sensors' sensitivities on the basis of the full scales
		Adjust_Axl_Sensitivity(currentAGConfig.axl_fs);
 800fb6c:	4b07      	ldr	r3, [pc, #28]	; (800fb8c <LSM6DSL_Config+0x2b8>)
 800fb6e:	785b      	ldrb	r3, [r3, #1]
 800fb70:	4618      	mov	r0, r3
 800fb72:	f000 f82f 	bl	800fbd4 <Adjust_Axl_Sensitivity>
		Adjust_Gyro_Sensitivity(currentAGConfig.gyro_fs);
 800fb76:	4b05      	ldr	r3, [pc, #20]	; (800fb8c <LSM6DSL_Config+0x2b8>)
 800fb78:	7a5b      	ldrb	r3, [r3, #9]
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f000 f874 	bl	800fc68 <Adjust_Gyro_Sensitivity>
	}

	return result;
 800fb80:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3710      	adds	r7, #16
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bd80      	pop	{r7, pc}
 800fb8a:	bf00      	nop
 800fb8c:	2000350c 	.word	0x2000350c

0800fb90 <LSM6DSL_Reset_DoubleTapInterrupt>:
uint8_t LSM6DSL_Enable_DoubleTapInterrupt(uint8_t arg) {
	return LSM6DSL_Write_Reg(LSM6DSL_REG_WAKE_UP_THS,
			(arg ? LSM6DSL_SDTAP_ENABLED : LSM6DSL_SDTAP_DISABLED));
}

uint8_t LSM6DSL_Reset_DoubleTapInterrupt(void) {
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b082      	sub	sp, #8
 800fb94:	af00      	add	r7, sp, #0
	uint8_t readByte;
	return LSM6DSL_Read_Reg(LSM6DSL_REG_TAP_SRC, &readByte, 1);
 800fb96:	1dfb      	adds	r3, r7, #7
 800fb98:	2201      	movs	r2, #1
 800fb9a:	4619      	mov	r1, r3
 800fb9c:	201c      	movs	r0, #28
 800fb9e:	f7ff fe72 	bl	800f886 <LSM6DSL_Read_Reg>
 800fba2:	4603      	mov	r3, r0
}
 800fba4:	4618      	mov	r0, r3
 800fba6:	3708      	adds	r7, #8
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	bd80      	pop	{r7, pc}

0800fbac <LSM6DSL_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of LSM6DSL.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Check_WhoAmI(void) {
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b082      	sub	sp, #8
 800fbb0:	af00      	add	r7, sp, #0
	uint8_t temp;
	LSM6DSL_Read_Reg(LSM6DSL_REG_WHO_AM_I, &temp, 1);
 800fbb2:	1dfb      	adds	r3, r7, #7
 800fbb4:	2201      	movs	r2, #1
 800fbb6:	4619      	mov	r1, r3
 800fbb8:	200f      	movs	r0, #15
 800fbba:	f7ff fe64 	bl	800f886 <LSM6DSL_Read_Reg>
	return temp == LSM6DSL_WHO_AM_I_CONTENT;
 800fbbe:	79fb      	ldrb	r3, [r7, #7]
 800fbc0:	2b6a      	cmp	r3, #106	; 0x6a
 800fbc2:	bf0c      	ite	eq
 800fbc4:	2301      	moveq	r3, #1
 800fbc6:	2300      	movne	r3, #0
 800fbc8:	b2db      	uxtb	r3, r3
}
 800fbca:	4618      	mov	r0, r3
 800fbcc:	3708      	adds	r7, #8
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd80      	pop	{r7, pc}
	...

0800fbd4 <Adjust_Axl_Sensitivity>:

/*
 * @brief  Change the accelerometer sensitivity according to the full scale.
 * @param  fs The full scale of the accelerometer.
 */
void Adjust_Axl_Sensitivity(LSM6DSL_FS_XL fs) {
 800fbd4:	b480      	push	{r7}
 800fbd6:	b083      	sub	sp, #12
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	4603      	mov	r3, r0
 800fbdc:	71fb      	strb	r3, [r7, #7]
	switch (fs) {
 800fbde:	79fb      	ldrb	r3, [r7, #7]
 800fbe0:	2b0c      	cmp	r3, #12
 800fbe2:	d82d      	bhi.n	800fc40 <Adjust_Axl_Sensitivity+0x6c>
 800fbe4:	a201      	add	r2, pc, #4	; (adr r2, 800fbec <Adjust_Axl_Sensitivity+0x18>)
 800fbe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbea:	bf00      	nop
 800fbec:	0800fc21 	.word	0x0800fc21
 800fbf0:	0800fc41 	.word	0x0800fc41
 800fbf4:	0800fc41 	.word	0x0800fc41
 800fbf8:	0800fc41 	.word	0x0800fc41
 800fbfc:	0800fc29 	.word	0x0800fc29
 800fc00:	0800fc41 	.word	0x0800fc41
 800fc04:	0800fc41 	.word	0x0800fc41
 800fc08:	0800fc41 	.word	0x0800fc41
 800fc0c:	0800fc31 	.word	0x0800fc31
 800fc10:	0800fc41 	.word	0x0800fc41
 800fc14:	0800fc41 	.word	0x0800fc41
 800fc18:	0800fc41 	.word	0x0800fc41
 800fc1c:	0800fc39 	.word	0x0800fc39
		case LSM6DSL_FS_XL_2g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_2g;
 800fc20:	4b0c      	ldr	r3, [pc, #48]	; (800fc54 <Adjust_Axl_Sensitivity+0x80>)
 800fc22:	4a0d      	ldr	r2, [pc, #52]	; (800fc58 <Adjust_Axl_Sensitivity+0x84>)
 800fc24:	605a      	str	r2, [r3, #4]
			break;
 800fc26:	e00f      	b.n	800fc48 <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_16g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_16g;
 800fc28:	4b0a      	ldr	r3, [pc, #40]	; (800fc54 <Adjust_Axl_Sensitivity+0x80>)
 800fc2a:	4a0c      	ldr	r2, [pc, #48]	; (800fc5c <Adjust_Axl_Sensitivity+0x88>)
 800fc2c:	605a      	str	r2, [r3, #4]
			break;
 800fc2e:	e00b      	b.n	800fc48 <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_4g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_4g;
 800fc30:	4b08      	ldr	r3, [pc, #32]	; (800fc54 <Adjust_Axl_Sensitivity+0x80>)
 800fc32:	4a0b      	ldr	r2, [pc, #44]	; (800fc60 <Adjust_Axl_Sensitivity+0x8c>)
 800fc34:	605a      	str	r2, [r3, #4]
			break;
 800fc36:	e007      	b.n	800fc48 <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_8g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_8g;
 800fc38:	4b06      	ldr	r3, [pc, #24]	; (800fc54 <Adjust_Axl_Sensitivity+0x80>)
 800fc3a:	4a0a      	ldr	r2, [pc, #40]	; (800fc64 <Adjust_Axl_Sensitivity+0x90>)
 800fc3c:	605a      	str	r2, [r3, #4]
			break;
 800fc3e:	e003      	b.n	800fc48 <Adjust_Axl_Sensitivity+0x74>
		default:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_2g;
 800fc40:	4b04      	ldr	r3, [pc, #16]	; (800fc54 <Adjust_Axl_Sensitivity+0x80>)
 800fc42:	4a05      	ldr	r2, [pc, #20]	; (800fc58 <Adjust_Axl_Sensitivity+0x84>)
 800fc44:	605a      	str	r2, [r3, #4]
			break;
 800fc46:	bf00      	nop
	}
}
 800fc48:	bf00      	nop
 800fc4a:	370c      	adds	r7, #12
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc52:	4770      	bx	lr
 800fc54:	2000350c 	.word	0x2000350c
 800fc58:	3d79db23 	.word	0x3d79db23
 800fc5c:	3ef9db23 	.word	0x3ef9db23
 800fc60:	3df9db23 	.word	0x3df9db23
 800fc64:	3e79db23 	.word	0x3e79db23

0800fc68 <Adjust_Gyro_Sensitivity>:

/*
 * @brief  Change the gyroscope sensitivity according to the full scale.
 * @param  fs The full scale of the gyroscope.
 */
void Adjust_Gyro_Sensitivity(LSM6DSL_FS_G fs) {
 800fc68:	b480      	push	{r7}
 800fc6a:	b083      	sub	sp, #12
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	4603      	mov	r3, r0
 800fc70:	71fb      	strb	r3, [r7, #7]
	switch (fs) {
 800fc72:	79fb      	ldrb	r3, [r7, #7]
 800fc74:	2b0c      	cmp	r3, #12
 800fc76:	d831      	bhi.n	800fcdc <Adjust_Gyro_Sensitivity+0x74>
 800fc78:	a201      	add	r2, pc, #4	; (adr r2, 800fc80 <Adjust_Gyro_Sensitivity+0x18>)
 800fc7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc7e:	bf00      	nop
 800fc80:	0800fcbd 	.word	0x0800fcbd
 800fc84:	0800fcdd 	.word	0x0800fcdd
 800fc88:	0800fcb5 	.word	0x0800fcb5
 800fc8c:	0800fcdd 	.word	0x0800fcdd
 800fc90:	0800fcc5 	.word	0x0800fcc5
 800fc94:	0800fcdd 	.word	0x0800fcdd
 800fc98:	0800fcdd 	.word	0x0800fcdd
 800fc9c:	0800fcdd 	.word	0x0800fcdd
 800fca0:	0800fccd 	.word	0x0800fccd
 800fca4:	0800fcdd 	.word	0x0800fcdd
 800fca8:	0800fcdd 	.word	0x0800fcdd
 800fcac:	0800fcdd 	.word	0x0800fcdd
 800fcb0:	0800fcd5 	.word	0x0800fcd5
		case LSM6DSL_FS_G_125dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_125dps;
 800fcb4:	4b13      	ldr	r3, [pc, #76]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcb6:	4a14      	ldr	r2, [pc, #80]	; (800fd08 <Adjust_Gyro_Sensitivity+0xa0>)
 800fcb8:	60da      	str	r2, [r3, #12]
			break;
 800fcba:	e013      	b.n	800fce4 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_250dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_250dps;
 800fcbc:	4b11      	ldr	r3, [pc, #68]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcbe:	4a13      	ldr	r2, [pc, #76]	; (800fd0c <Adjust_Gyro_Sensitivity+0xa4>)
 800fcc0:	60da      	str	r2, [r3, #12]
			break;
 800fcc2:	e00f      	b.n	800fce4 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_500dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_500dps;
 800fcc4:	4b0f      	ldr	r3, [pc, #60]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcc6:	4a12      	ldr	r2, [pc, #72]	; (800fd10 <Adjust_Gyro_Sensitivity+0xa8>)
 800fcc8:	60da      	str	r2, [r3, #12]
			break;
 800fcca:	e00b      	b.n	800fce4 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_1000dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000dps;
 800fccc:	4b0d      	ldr	r3, [pc, #52]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcce:	4a11      	ldr	r2, [pc, #68]	; (800fd14 <Adjust_Gyro_Sensitivity+0xac>)
 800fcd0:	60da      	str	r2, [r3, #12]
			break;
 800fcd2:	e007      	b.n	800fce4 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_2000dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000dps;
 800fcd4:	4b0b      	ldr	r3, [pc, #44]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcd6:	4a10      	ldr	r2, [pc, #64]	; (800fd18 <Adjust_Gyro_Sensitivity+0xb0>)
 800fcd8:	60da      	str	r2, [r3, #12]
			break;
 800fcda:	e003      	b.n	800fce4 <Adjust_Gyro_Sensitivity+0x7c>
		default:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_250dps;
 800fcdc:	4b09      	ldr	r3, [pc, #36]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcde:	4a0b      	ldr	r2, [pc, #44]	; (800fd0c <Adjust_Gyro_Sensitivity+0xa4>)
 800fce0:	60da      	str	r2, [r3, #12]
			break;
 800fce2:	bf00      	nop
	}

	currentAGConfig.gyro_sensitivity /= 1000;
 800fce4:	4b07      	ldr	r3, [pc, #28]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fce6:	ed93 7a03 	vldr	s14, [r3, #12]
 800fcea:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800fd1c <Adjust_Gyro_Sensitivity+0xb4>
 800fcee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fcf2:	4b04      	ldr	r3, [pc, #16]	; (800fd04 <Adjust_Gyro_Sensitivity+0x9c>)
 800fcf4:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800fcf8:	bf00      	nop
 800fcfa:	370c      	adds	r7, #12
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr
 800fd04:	2000350c 	.word	0x2000350c
 800fd08:	408c0000 	.word	0x408c0000
 800fd0c:	410c0000 	.word	0x410c0000
 800fd10:	418c0000 	.word	0x418c0000
 800fd14:	420c0000 	.word	0x420c0000
 800fd18:	428c0000 	.word	0x428c0000
 800fd1c:	447a0000 	.word	0x447a0000

0800fd20 <MAX17048_ReadReg>:
 * @param[in]  Register The first register to read from.
 * @param[out] ReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t MAX17048_ReadReg(uint8_t Register, uint8_t* ReadByte, uint16_t Size) {
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b084      	sub	sp, #16
 800fd24:	af02      	add	r7, sp, #8
 800fd26:	4603      	mov	r3, r0
 800fd28:	6039      	str	r1, [r7, #0]
 800fd2a:	71fb      	strb	r3, [r7, #7]
 800fd2c:	4613      	mov	r3, r2
 800fd2e:	80bb      	strh	r3, [r7, #4]
	return I2C_Read(I2C_GAS, MAX17048_ADDR, Register, ReadByte, Size) == HAL_OK;
 800fd30:	4b09      	ldr	r3, [pc, #36]	; (800fd58 <MAX17048_ReadReg+0x38>)
 800fd32:	881b      	ldrh	r3, [r3, #0]
 800fd34:	b2d9      	uxtb	r1, r3
 800fd36:	79fa      	ldrb	r2, [r7, #7]
 800fd38:	88bb      	ldrh	r3, [r7, #4]
 800fd3a:	9300      	str	r3, [sp, #0]
 800fd3c:	683b      	ldr	r3, [r7, #0]
 800fd3e:	2002      	movs	r0, #2
 800fd40:	f7fc f820 	bl	800bd84 <I2C_Read>
 800fd44:	4603      	mov	r3, r0
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	bf0c      	ite	eq
 800fd4a:	2301      	moveq	r3, #1
 800fd4c:	2300      	movne	r3, #0
 800fd4e:	b2db      	uxtb	r3, r3
}
 800fd50:	4618      	mov	r0, r3
 800fd52:	3708      	adds	r7, #8
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}
 800fd58:	20000022 	.word	0x20000022

0800fd5c <MAX17048_WriteReg>:
 * @brief     Write the specified value into the specified register of MAX17048.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t MAX17048_WriteReg(uint8_t Register, uint16_t Value) {
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	4603      	mov	r3, r0
 800fd64:	460a      	mov	r2, r1
 800fd66:	71fb      	strb	r3, [r7, #7]
 800fd68:	4613      	mov	r3, r2
 800fd6a:	80bb      	strh	r3, [r7, #4]
	uint8_t temp[3];
	uint8_t* pValue = ((uint8_t*) (&Value));
 800fd6c:	1d3b      	adds	r3, r7, #4
 800fd6e:	60fb      	str	r3, [r7, #12]
	temp[0] = Register;
 800fd70:	79fb      	ldrb	r3, [r7, #7]
 800fd72:	723b      	strb	r3, [r7, #8]
	temp[1] = pValue[0];
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	781b      	ldrb	r3, [r3, #0]
 800fd78:	727b      	strb	r3, [r7, #9]
	temp[2] = pValue[1];
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	785b      	ldrb	r3, [r3, #1]
 800fd7e:	72bb      	strb	r3, [r7, #10]

	return I2C_Write(I2C_GAS, MAX17048_ADDR, temp, 3) == HAL_OK;
 800fd80:	4b09      	ldr	r3, [pc, #36]	; (800fda8 <MAX17048_WriteReg+0x4c>)
 800fd82:	881b      	ldrh	r3, [r3, #0]
 800fd84:	b2d9      	uxtb	r1, r3
 800fd86:	f107 0208 	add.w	r2, r7, #8
 800fd8a:	2303      	movs	r3, #3
 800fd8c:	2002      	movs	r0, #2
 800fd8e:	f7fb ffbd 	bl	800bd0c <I2C_Write>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	bf0c      	ite	eq
 800fd98:	2301      	moveq	r3, #1
 800fd9a:	2300      	movne	r3, #0
 800fd9c:	b2db      	uxtb	r3, r3
}
 800fd9e:	4618      	mov	r0, r3
 800fda0:	3710      	adds	r7, #16
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}
 800fda6:	bf00      	nop
 800fda8:	20000022 	.word	0x20000022

0800fdac <MAX17048_Read_SOC>:
 * @param[out] Soc The value of battery SOC in %. If the sensor is stuck, this
 * 				   value is set to -1 and an attempt to reset the sensor is
 * 				   automatically carried out.
 * @return 	   The success of the operation.
 */
uint8_t MAX17048_Read_SOC(uint8_t* Soc) {
 800fdac:	b580      	push	{r7, lr}
 800fdae:	b084      	sub	sp, #16
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];

	result &= MAX17048_ReadReg(MAX17048_REG_SOC, buffer, 2);
 800fdb8:	f107 0308 	add.w	r3, r7, #8
 800fdbc:	2202      	movs	r2, #2
 800fdbe:	4619      	mov	r1, r3
 800fdc0:	2004      	movs	r0, #4
 800fdc2:	f7ff ffad 	bl	800fd20 <MAX17048_ReadReg>
 800fdc6:	4603      	mov	r3, r0
 800fdc8:	461a      	mov	r2, r3
 800fdca:	7bfb      	ldrb	r3, [r7, #15]
 800fdcc:	4013      	ands	r3, r2
 800fdce:	73fb      	strb	r3, [r7, #15]

	if (result) {
 800fdd0:	7bfb      	ldrb	r3, [r7, #15]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d01a      	beq.n	800fe0c <MAX17048_Read_SOC+0x60>
		if ((buffer[0] == 0 && buffer[1] == 0) || buffer[0] > 110) {
 800fdd6:	7a3b      	ldrb	r3, [r7, #8]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d102      	bne.n	800fde2 <MAX17048_Read_SOC+0x36>
 800fddc:	7a7b      	ldrb	r3, [r7, #9]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d002      	beq.n	800fde8 <MAX17048_Read_SOC+0x3c>
 800fde2:	7a3b      	ldrb	r3, [r7, #8]
 800fde4:	2b6e      	cmp	r3, #110	; 0x6e
 800fde6:	d90d      	bls.n	800fe04 <MAX17048_Read_SOC+0x58>
			*Soc = 0;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2200      	movs	r2, #0
 800fdec:	701a      	strb	r2, [r3, #0]

			// If the gas gauge is stuck, reset the IC
			uint16_t b = 0x5400;
 800fdee:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800fdf2:	81bb      	strh	r3, [r7, #12]
			MAX17048_WriteReg(MAX17048_REG_CMD, b);
 800fdf4:	89bb      	ldrh	r3, [r7, #12]
 800fdf6:	4619      	mov	r1, r3
 800fdf8:	20fe      	movs	r0, #254	; 0xfe
 800fdfa:	f7ff ffaf 	bl	800fd5c <MAX17048_WriteReg>
			result = 0;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	73fb      	strb	r3, [r7, #15]
		if ((buffer[0] == 0 && buffer[1] == 0) || buffer[0] > 110) {
 800fe02:	e006      	b.n	800fe12 <MAX17048_Read_SOC+0x66>
		} else
			*Soc = buffer[0];
 800fe04:	7a3a      	ldrb	r2, [r7, #8]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	701a      	strb	r2, [r3, #0]
 800fe0a:	e002      	b.n	800fe12 <MAX17048_Read_SOC+0x66>
	} else
		*Soc = -1;
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	22ff      	movs	r2, #255	; 0xff
 800fe10:	701a      	strb	r2, [r3, #0]

	return result;
 800fe12:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe14:	4618      	mov	r0, r3
 800fe16:	3710      	adds	r7, #16
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	bd80      	pop	{r7, pc}

0800fe1c <Clock_Time>:
/**
 * @brief  Clock_Time
 * @param  None
 * @retval tClockTime
 */
tClockTime Clock_Time(void) {
 800fe1c:	b580      	push	{r7, lr}
 800fe1e:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800fe20:	f7f0 fc0e 	bl	8000640 <HAL_GetTick>
 800fe24:	4603      	mov	r3, r0
}
 800fe26:	4618      	mov	r0, r3
 800fe28:	bd80      	pop	{r7, pc}
	...

0800fe2c <RTC_SetDateTime>:
 * 					current time.
 * @param[in] pDate Pointer to a RTC_DateTypeDef structure which contains the
 * 					current date.
 * @return The success of the operation.
 */
uint8_t RTC_SetDateTime(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b084      	sub	sp, #16
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
 800fe34:	6039      	str	r1, [r7, #0]
	uint8_t result = 0;
 800fe36:	2300      	movs	r3, #0
 800fe38:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_SetTime(&hrtc, pTime, RTC_FORMAT_BIN);
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	6879      	ldr	r1, [r7, #4]
 800fe3e:	480e      	ldr	r0, [pc, #56]	; (800fe78 <RTC_SetDateTime+0x4c>)
 800fe40:	f7f4 f8c1 	bl	8003fc6 <HAL_RTC_SetTime>
 800fe44:	4603      	mov	r3, r0
 800fe46:	461a      	mov	r2, r3
 800fe48:	7bfb      	ldrb	r3, [r7, #15]
 800fe4a:	4313      	orrs	r3, r2
 800fe4c:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_SetDate(&hrtc, pDate, RTC_FORMAT_BIN);
 800fe4e:	2200      	movs	r2, #0
 800fe50:	6839      	ldr	r1, [r7, #0]
 800fe52:	4809      	ldr	r0, [pc, #36]	; (800fe78 <RTC_SetDateTime+0x4c>)
 800fe54:	f7f4 f9b0 	bl	80041b8 <HAL_RTC_SetDate>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	7bfb      	ldrb	r3, [r7, #15]
 800fe5e:	4313      	orrs	r3, r2
 800fe60:	73fb      	strb	r3, [r7, #15]
	return result == HAL_OK;
 800fe62:	7bfb      	ldrb	r3, [r7, #15]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	bf0c      	ite	eq
 800fe68:	2301      	moveq	r3, #1
 800fe6a:	2300      	movne	r3, #0
 800fe6c:	b2db      	uxtb	r3, r3
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3710      	adds	r7, #16
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	20003414 	.word	0x20003414

0800fe7c <RTC_SetDateTime_Epoch>:
 * @brief  Set the date and time from a UNIX time.
 * @param  epoch A date and time expressed in UNIX time (number of seconds from
 * 				 01 Jan 1970).
 * @return The success of the operation.
 */
uint8_t RTC_SetDateTime_Epoch(uint32_t epoch) {
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b082      	sub	sp, #8
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
	RTC_FromEpoch(epoch, &RTC_Time, &RTC_Date);
 800fe84:	4a06      	ldr	r2, [pc, #24]	; (800fea0 <RTC_SetDateTime_Epoch+0x24>)
 800fe86:	4907      	ldr	r1, [pc, #28]	; (800fea4 <RTC_SetDateTime_Epoch+0x28>)
 800fe88:	6878      	ldr	r0, [r7, #4]
 800fe8a:	f000 f91b 	bl	80100c4 <RTC_FromEpoch>
	return RTC_SetDateTime(&RTC_Time, &RTC_Date);
 800fe8e:	4904      	ldr	r1, [pc, #16]	; (800fea0 <RTC_SetDateTime_Epoch+0x24>)
 800fe90:	4804      	ldr	r0, [pc, #16]	; (800fea4 <RTC_SetDateTime_Epoch+0x28>)
 800fe92:	f7ff ffcb 	bl	800fe2c <RTC_SetDateTime>
 800fe96:	4603      	mov	r3, r0
}
 800fe98:	4618      	mov	r0, r3
 800fe9a:	3708      	adds	r7, #8
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	bd80      	pop	{r7, pc}
 800fea0:	200004b0 	.word	0x200004b0
 800fea4:	200004d4 	.word	0x200004d4

0800fea8 <RTC_GetDateTime>:
 * 					 the current time.
 * @param[out] pDate Pointer to a RTC_DateTypeDef structure which will contain
 * 					 the current date.
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b084      	sub	sp, #16
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
 800feb0:	6039      	str	r1, [r7, #0]
	uint8_t result = 0;
 800feb2:	2300      	movs	r3, #0
 800feb4:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_GetTime(&hrtc, pTime, RTC_FORMAT_BIN);
 800feb6:	2200      	movs	r2, #0
 800feb8:	6879      	ldr	r1, [r7, #4]
 800feba:	480e      	ldr	r0, [pc, #56]	; (800fef4 <RTC_GetDateTime+0x4c>)
 800febc:	f7f4 f920 	bl	8004100 <HAL_RTC_GetTime>
 800fec0:	4603      	mov	r3, r0
 800fec2:	461a      	mov	r2, r3
 800fec4:	7bfb      	ldrb	r3, [r7, #15]
 800fec6:	4313      	orrs	r3, r2
 800fec8:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_GetDate(&hrtc, pDate, RTC_FORMAT_BIN);
 800feca:	2200      	movs	r2, #0
 800fecc:	6839      	ldr	r1, [r7, #0]
 800fece:	4809      	ldr	r0, [pc, #36]	; (800fef4 <RTC_GetDateTime+0x4c>)
 800fed0:	f7f4 f9f9 	bl	80042c6 <HAL_RTC_GetDate>
 800fed4:	4603      	mov	r3, r0
 800fed6:	461a      	mov	r2, r3
 800fed8:	7bfb      	ldrb	r3, [r7, #15]
 800feda:	4313      	orrs	r3, r2
 800fedc:	73fb      	strb	r3, [r7, #15]
	return result == HAL_OK;
 800fede:	7bfb      	ldrb	r3, [r7, #15]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	bf0c      	ite	eq
 800fee4:	2301      	moveq	r3, #1
 800fee6:	2300      	movne	r3, #0
 800fee8:	b2db      	uxtb	r3, r3
}
 800feea:	4618      	mov	r0, r3
 800feec:	3710      	adds	r7, #16
 800feee:	46bd      	mov	sp, r7
 800fef0:	bd80      	pop	{r7, pc}
 800fef2:	bf00      	nop
 800fef4:	20003414 	.word	0x20003414

0800fef8 <RTC_GetDateTime_Epoch>:
 * @brief  	   Get the current date and time in UNIX time.
 * @param[out] pEpoch The current date and time expressed in UNIX time
 * 					  (number of seconds from 01 Jan 1970).
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime_Epoch(uint32_t* pEpoch) {
 800fef8:	b580      	push	{r7, lr}
 800fefa:	b084      	sub	sp, #16
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	6078      	str	r0, [r7, #4]
	uint8_t result = RTC_GetDateTime(&RTC_Time, &RTC_Date);
 800ff00:	4908      	ldr	r1, [pc, #32]	; (800ff24 <RTC_GetDateTime_Epoch+0x2c>)
 800ff02:	4809      	ldr	r0, [pc, #36]	; (800ff28 <RTC_GetDateTime_Epoch+0x30>)
 800ff04:	f7ff ffd0 	bl	800fea8 <RTC_GetDateTime>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	73fb      	strb	r3, [r7, #15]
	*pEpoch = RTC_ToEpoch(&RTC_Time, &RTC_Date);
 800ff0c:	4905      	ldr	r1, [pc, #20]	; (800ff24 <RTC_GetDateTime_Epoch+0x2c>)
 800ff0e:	4806      	ldr	r0, [pc, #24]	; (800ff28 <RTC_GetDateTime_Epoch+0x30>)
 800ff10:	f000 f83c 	bl	800ff8c <RTC_ToEpoch>
 800ff14:	4602      	mov	r2, r0
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	601a      	str	r2, [r3, #0]
	return result;
 800ff1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	3710      	adds	r7, #16
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	200004b0 	.word	0x200004b0
 800ff28:	200004d4 	.word	0x200004d4

0800ff2c <RTC_GetDateTime_FormattedChar>:
 * @brief  	   Get the current date and time as a char array.
 * @param[out] pDateTime The current date and time as a char array formatted as
 * 					  	 yyyymmdd_HHMMSS
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime_FormattedChar(char* pDateTime) {
 800ff2c:	b5b0      	push	{r4, r5, r7, lr}
 800ff2e:	b088      	sub	sp, #32
 800ff30:	af04      	add	r7, sp, #16
 800ff32:	6078      	str	r0, [r7, #4]
	uint8_t result = RTC_GetDateTime(&RTC_Time, &RTC_Date);
 800ff34:	4912      	ldr	r1, [pc, #72]	; (800ff80 <RTC_GetDateTime_FormattedChar+0x54>)
 800ff36:	4813      	ldr	r0, [pc, #76]	; (800ff84 <RTC_GetDateTime_FormattedChar+0x58>)
 800ff38:	f7ff ffb6 	bl	800fea8 <RTC_GetDateTime>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	73fb      	strb	r3, [r7, #15]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800ff40:	4b0f      	ldr	r3, [pc, #60]	; (800ff80 <RTC_GetDateTime_FormattedChar+0x54>)
 800ff42:	78db      	ldrb	r3, [r3, #3]
 800ff44:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800ff48:	4b0d      	ldr	r3, [pc, #52]	; (800ff80 <RTC_GetDateTime_FormattedChar+0x54>)
 800ff4a:	785b      	ldrb	r3, [r3, #1]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800ff4c:	461d      	mov	r5, r3
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800ff4e:	4b0c      	ldr	r3, [pc, #48]	; (800ff80 <RTC_GetDateTime_FormattedChar+0x54>)
 800ff50:	789b      	ldrb	r3, [r3, #2]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800ff52:	4619      	mov	r1, r3
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800ff54:	4b0b      	ldr	r3, [pc, #44]	; (800ff84 <RTC_GetDateTime_FormattedChar+0x58>)
 800ff56:	781b      	ldrb	r3, [r3, #0]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800ff58:	4618      	mov	r0, r3
			RTC_Date.Month, RTC_Date.Date, RTC_Time.Hours, RTC_Time.Minutes,
 800ff5a:	4b0a      	ldr	r3, [pc, #40]	; (800ff84 <RTC_GetDateTime_FormattedChar+0x58>)
 800ff5c:	785b      	ldrb	r3, [r3, #1]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800ff5e:	461c      	mov	r4, r3
			RTC_Time.Seconds);
 800ff60:	4b08      	ldr	r3, [pc, #32]	; (800ff84 <RTC_GetDateTime_FormattedChar+0x58>)
 800ff62:	789b      	ldrb	r3, [r3, #2]
	sprintf(pDateTime, "%04d%02d%02d_%02d%02d%02d", (2000 + RTC_Date.Year),
 800ff64:	9303      	str	r3, [sp, #12]
 800ff66:	9402      	str	r4, [sp, #8]
 800ff68:	9001      	str	r0, [sp, #4]
 800ff6a:	9100      	str	r1, [sp, #0]
 800ff6c:	462b      	mov	r3, r5
 800ff6e:	4906      	ldr	r1, [pc, #24]	; (800ff88 <RTC_GetDateTime_FormattedChar+0x5c>)
 800ff70:	6878      	ldr	r0, [r7, #4]
 800ff72:	f000 fb97 	bl	80106a4 <siprintf>
	return result;
 800ff76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff78:	4618      	mov	r0, r3
 800ff7a:	3710      	adds	r7, #16
 800ff7c:	46bd      	mov	sp, r7
 800ff7e:	bdb0      	pop	{r4, r5, r7, pc}
 800ff80:	200004b0 	.word	0x200004b0
 800ff84:	200004d4 	.word	0x200004d4
 800ff88:	08010fc4 	.word	0x08010fc4

0800ff8c <RTC_ToEpoch>:

// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 800ff8c:	b480      	push	{r7}
 800ff8e:	b087      	sub	sp, #28
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
 800ff94:	6039      	str	r1, [r7, #0]
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	// Calculate some coefficients
	a = (14 - pDate->Month) / 12;
 800ff96:	683b      	ldr	r3, [r7, #0]
 800ff98:	785b      	ldrb	r3, [r3, #1]
 800ff9a:	f1c3 030e 	rsb	r3, r3, #14
 800ff9e:	4a44      	ldr	r2, [pc, #272]	; (80100b0 <RTC_ToEpoch+0x124>)
 800ffa0:	fb82 1203 	smull	r1, r2, r2, r3
 800ffa4:	1052      	asrs	r2, r2, #1
 800ffa6:	17db      	asrs	r3, r3, #31
 800ffa8:	1ad3      	subs	r3, r2, r3
 800ffaa:	75fb      	strb	r3, [r7, #23]
	y = (pDate->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	78db      	ldrb	r3, [r3, #3]
 800ffb0:	b29a      	uxth	r2, r3
 800ffb2:	7dfb      	ldrb	r3, [r7, #23]
 800ffb4:	b29b      	uxth	r3, r3
 800ffb6:	1ad3      	subs	r3, r2, r3
 800ffb8:	b29b      	uxth	r3, r3
 800ffba:	f503 53d4 	add.w	r3, r3, #6784	; 0x1a80
 800ffbe:	3310      	adds	r3, #16
 800ffc0:	82bb      	strh	r3, [r7, #20]
	m = pDate->Month + (12 * a) - 3; // since 1 March, 4801 BC
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	785a      	ldrb	r2, [r3, #1]
 800ffc6:	7dfb      	ldrb	r3, [r7, #23]
 800ffc8:	4619      	mov	r1, r3
 800ffca:	0049      	lsls	r1, r1, #1
 800ffcc:	440b      	add	r3, r1
 800ffce:	009b      	lsls	r3, r3, #2
 800ffd0:	b2db      	uxtb	r3, r3
 800ffd2:	4413      	add	r3, r2
 800ffd4:	b2db      	uxtb	r3, r3
 800ffd6:	3b03      	subs	r3, #3
 800ffd8:	74fb      	strb	r3, [r7, #19]

	// Gregorian calendar date compute
	JDN = pDate->Date;
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	789b      	ldrb	r3, [r3, #2]
 800ffde:	60fb      	str	r3, [r7, #12]
	JDN += (153 * m + 2) / 5;
 800ffe0:	7cfa      	ldrb	r2, [r7, #19]
 800ffe2:	4613      	mov	r3, r2
 800ffe4:	00db      	lsls	r3, r3, #3
 800ffe6:	4413      	add	r3, r2
 800ffe8:	011a      	lsls	r2, r3, #4
 800ffea:	4413      	add	r3, r2
 800ffec:	3302      	adds	r3, #2
 800ffee:	4a31      	ldr	r2, [pc, #196]	; (80100b4 <RTC_ToEpoch+0x128>)
 800fff0:	fb82 1203 	smull	r1, r2, r2, r3
 800fff4:	1052      	asrs	r2, r2, #1
 800fff6:	17db      	asrs	r3, r3, #31
 800fff8:	1ad3      	subs	r3, r2, r3
 800fffa:	461a      	mov	r2, r3
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	4413      	add	r3, r2
 8010000:	60fb      	str	r3, [r7, #12]
	JDN += 365 * y;
 8010002:	8abb      	ldrh	r3, [r7, #20]
 8010004:	f240 126d 	movw	r2, #365	; 0x16d
 8010008:	fb02 f303 	mul.w	r3, r2, r3
 801000c:	461a      	mov	r2, r3
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	4413      	add	r3, r2
 8010012:	60fb      	str	r3, [r7, #12]
	JDN += y / 4;
 8010014:	8abb      	ldrh	r3, [r7, #20]
 8010016:	089b      	lsrs	r3, r3, #2
 8010018:	b29b      	uxth	r3, r3
 801001a:	461a      	mov	r2, r3
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	4413      	add	r3, r2
 8010020:	60fb      	str	r3, [r7, #12]
	JDN += -y / 100;
 8010022:	8abb      	ldrh	r3, [r7, #20]
 8010024:	4a24      	ldr	r2, [pc, #144]	; (80100b8 <RTC_ToEpoch+0x12c>)
 8010026:	fb82 1203 	smull	r1, r2, r2, r3
 801002a:	1152      	asrs	r2, r2, #5
 801002c:	17db      	asrs	r3, r3, #31
 801002e:	1a9b      	subs	r3, r3, r2
 8010030:	461a      	mov	r2, r3
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	4413      	add	r3, r2
 8010036:	60fb      	str	r3, [r7, #12]
	JDN += y / 400;
 8010038:	8abb      	ldrh	r3, [r7, #20]
 801003a:	4a1f      	ldr	r2, [pc, #124]	; (80100b8 <RTC_ToEpoch+0x12c>)
 801003c:	fba2 2303 	umull	r2, r3, r2, r3
 8010040:	09db      	lsrs	r3, r3, #7
 8010042:	b29b      	uxth	r3, r3
 8010044:	461a      	mov	r2, r3
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	4413      	add	r3, r2
 801004a:	60fb      	str	r3, [r7, #12]
	JDN = JDN - 32045;
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	f5a3 43fa 	sub.w	r3, r3, #32000	; 0x7d00
 8010052:	3b2d      	subs	r3, #45	; 0x2d
 8010054:	60fb      	str	r3, [r7, #12]
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8010056:	68fa      	ldr	r2, [r7, #12]
 8010058:	4b18      	ldr	r3, [pc, #96]	; (80100bc <RTC_ToEpoch+0x130>)
 801005a:	4413      	add	r3, r2
 801005c:	60fb      	str	r3, [r7, #12]
	JDN *= 86400;                     // Days to seconds
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	4a17      	ldr	r2, [pc, #92]	; (80100c0 <RTC_ToEpoch+0x134>)
 8010062:	fb02 f303 	mul.w	r3, r2, r3
 8010066:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Hours * 3600;    // ... and today seconds
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	781b      	ldrb	r3, [r3, #0]
 801006c:	461a      	mov	r2, r3
 801006e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8010072:	fb03 f302 	mul.w	r3, r3, r2
 8010076:	461a      	mov	r2, r3
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	4413      	add	r3, r2
 801007c:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Minutes * 60;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	785b      	ldrb	r3, [r3, #1]
 8010082:	461a      	mov	r2, r3
 8010084:	4613      	mov	r3, r2
 8010086:	011b      	lsls	r3, r3, #4
 8010088:	1a9b      	subs	r3, r3, r2
 801008a:	009b      	lsls	r3, r3, #2
 801008c:	461a      	mov	r2, r3
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	4413      	add	r3, r2
 8010092:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Seconds;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	789b      	ldrb	r3, [r3, #2]
 8010098:	461a      	mov	r2, r3
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	4413      	add	r3, r2
 801009e:	60fb      	str	r3, [r7, #12]

	return JDN;
 80100a0:	68fb      	ldr	r3, [r7, #12]
}
 80100a2:	4618      	mov	r0, r3
 80100a4:	371c      	adds	r7, #28
 80100a6:	46bd      	mov	sp, r7
 80100a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ac:	4770      	bx	lr
 80100ae:	bf00      	nop
 80100b0:	2aaaaaab 	.word	0x2aaaaaab
 80100b4:	66666667 	.word	0x66666667
 80100b8:	51eb851f 	.word	0x51eb851f
 80100bc:	ffdac274 	.word	0xffdac274
 80100c0:	00015180 	.word	0x00015180

080100c4 <RTC_FromEpoch>:

// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b094      	sub	sp, #80	; 0x50
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	60f8      	str	r0, [r7, #12]
 80100cc:	60b9      	str	r1, [r7, #8]
 80100ce:	607a      	str	r2, [r7, #4]
	uint32_t b;
	uint32_t c;
	uint32_t d;
	uint32_t e;
	uint32_t m;
	int16_t year = 0;
 80100d0:	2300      	movs	r3, #0
 80100d2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t month = 0;
 80100d6:	2300      	movs	r3, #0
 80100d8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t dow = 0;
 80100dc:	2300      	movs	r3, #0
 80100de:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t mday = 0;
 80100e2:	2300      	movs	r3, #0
 80100e4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t hour = 0;
 80100e8:	2300      	movs	r3, #0
 80100ea:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t min = 0;
 80100ee:	2300      	movs	r3, #0
 80100f0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t sec = 0;
 80100f4:	2300      	movs	r3, #0
 80100f6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	uint64_t JD = 0;
 80100fa:	f04f 0200 	mov.w	r2, #0
 80100fe:	f04f 0300 	mov.w	r3, #0
 8010102:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	uint64_t JDN = 0;
 8010106:	f04f 0200 	mov.w	r2, #0
 801010a:	f04f 0300 	mov.w	r3, #0
 801010e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	f503 4328 	add.w	r3, r3, #43008	; 0xa800
 8010118:	33c0      	adds	r3, #192	; 0xc0
 801011a:	4a7f      	ldr	r2, [pc, #508]	; (8010318 <RTC_FromEpoch+0x254>)
 801011c:	fba2 2303 	umull	r2, r3, r2, r3
 8010120:	0bda      	lsrs	r2, r3, #15
 8010122:	4b7e      	ldr	r3, [pc, #504]	; (801031c <RTC_FromEpoch+0x258>)
 8010124:	4413      	add	r3, r2
 8010126:	461a      	mov	r2, r3
 8010128:	f04f 0300 	mov.w	r3, #0
 801012c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	JDN = JD >> 1;
 8010130:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8010134:	f04f 0200 	mov.w	r2, #0
 8010138:	f04f 0300 	mov.w	r3, #0
 801013c:	0842      	lsrs	r2, r0, #1
 801013e:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8010142:	084b      	lsrs	r3, r1, #1
 8010144:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	tm = epoch;
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 60;
 801014c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801014e:	4a74      	ldr	r2, [pc, #464]	; (8010320 <RTC_FromEpoch+0x25c>)
 8010150:	fba2 2303 	umull	r2, r3, r2, r3
 8010154:	095b      	lsrs	r3, r3, #5
 8010156:	62bb      	str	r3, [r7, #40]	; 0x28
	sec = tm - (t1 * 60);
 8010158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801015a:	b29a      	uxth	r2, r3
 801015c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801015e:	b29b      	uxth	r3, r3
 8010160:	4619      	mov	r1, r3
 8010162:	0109      	lsls	r1, r1, #4
 8010164:	1acb      	subs	r3, r1, r3
 8010166:	009b      	lsls	r3, r3, #2
 8010168:	b29b      	uxth	r3, r3
 801016a:	1ad3      	subs	r3, r2, r3
 801016c:	b29b      	uxth	r3, r3
 801016e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	tm = t1;
 8010172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010174:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 60;
 8010176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010178:	4a69      	ldr	r2, [pc, #420]	; (8010320 <RTC_FromEpoch+0x25c>)
 801017a:	fba2 2303 	umull	r2, r3, r2, r3
 801017e:	095b      	lsrs	r3, r3, #5
 8010180:	62bb      	str	r3, [r7, #40]	; 0x28
	min = tm - (t1 * 60);
 8010182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010184:	b29a      	uxth	r2, r3
 8010186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010188:	b29b      	uxth	r3, r3
 801018a:	4619      	mov	r1, r3
 801018c:	0109      	lsls	r1, r1, #4
 801018e:	1acb      	subs	r3, r1, r3
 8010190:	009b      	lsls	r3, r3, #2
 8010192:	b29b      	uxth	r3, r3
 8010194:	1ad3      	subs	r3, r2, r3
 8010196:	b29b      	uxth	r3, r3
 8010198:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	tm = t1;
 801019c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801019e:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 24;
 80101a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101a2:	4a60      	ldr	r2, [pc, #384]	; (8010324 <RTC_FromEpoch+0x260>)
 80101a4:	fba2 2303 	umull	r2, r3, r2, r3
 80101a8:	091b      	lsrs	r3, r3, #4
 80101aa:	62bb      	str	r3, [r7, #40]	; 0x28
	hour = tm - (t1 * 24);
 80101ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101ae:	b29a      	uxth	r2, r3
 80101b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101b2:	b29b      	uxth	r3, r3
 80101b4:	4619      	mov	r1, r3
 80101b6:	0049      	lsls	r1, r1, #1
 80101b8:	440b      	add	r3, r1
 80101ba:	00db      	lsls	r3, r3, #3
 80101bc:	b29b      	uxth	r3, r3
 80101be:	1ad3      	subs	r3, r2, r3
 80101c0:	b29b      	uxth	r3, r3
 80101c2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

	dow = JDN % 7;
 80101c6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80101ca:	f04f 0207 	mov.w	r2, #7
 80101ce:	f04f 0300 	mov.w	r3, #0
 80101d2:	f7f0 f855 	bl	8000280 <__aeabi_uldivmod>
 80101d6:	4613      	mov	r3, r2
 80101d8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	a = JDN + 32044;
 80101dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101de:	f503 43fa 	add.w	r3, r3, #32000	; 0x7d00
 80101e2:	332c      	adds	r3, #44	; 0x2c
 80101e4:	627b      	str	r3, [r7, #36]	; 0x24
	b = ((4 * a) + 3) / 146097;
 80101e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101e8:	009b      	lsls	r3, r3, #2
 80101ea:	3303      	adds	r3, #3
 80101ec:	4a4e      	ldr	r2, [pc, #312]	; (8010328 <RTC_FromEpoch+0x264>)
 80101ee:	fba2 2303 	umull	r2, r3, r2, r3
 80101f2:	0bdb      	lsrs	r3, r3, #15
 80101f4:	623b      	str	r3, [r7, #32]
	c = a - ((146097 * b) / 4);
 80101f6:	6a3b      	ldr	r3, [r7, #32]
 80101f8:	4a4c      	ldr	r2, [pc, #304]	; (801032c <RTC_FromEpoch+0x268>)
 80101fa:	fb02 f303 	mul.w	r3, r2, r3
 80101fe:	089b      	lsrs	r3, r3, #2
 8010200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010202:	1ad3      	subs	r3, r2, r3
 8010204:	61fb      	str	r3, [r7, #28]
	d = ((4 * c) + 3) / 1461;
 8010206:	69fb      	ldr	r3, [r7, #28]
 8010208:	009b      	lsls	r3, r3, #2
 801020a:	3303      	adds	r3, #3
 801020c:	4a48      	ldr	r2, [pc, #288]	; (8010330 <RTC_FromEpoch+0x26c>)
 801020e:	fba2 2303 	umull	r2, r3, r2, r3
 8010212:	09db      	lsrs	r3, r3, #7
 8010214:	61bb      	str	r3, [r7, #24]
	e = c - ((1461 * d) / 4);
 8010216:	69bb      	ldr	r3, [r7, #24]
 8010218:	f240 52b5 	movw	r2, #1461	; 0x5b5
 801021c:	fb02 f303 	mul.w	r3, r2, r3
 8010220:	089b      	lsrs	r3, r3, #2
 8010222:	69fa      	ldr	r2, [r7, #28]
 8010224:	1ad3      	subs	r3, r2, r3
 8010226:	617b      	str	r3, [r7, #20]
	m = ((5 * e) + 2) / 153;
 8010228:	697a      	ldr	r2, [r7, #20]
 801022a:	4613      	mov	r3, r2
 801022c:	009b      	lsls	r3, r3, #2
 801022e:	4413      	add	r3, r2
 8010230:	3302      	adds	r3, #2
 8010232:	4a40      	ldr	r2, [pc, #256]	; (8010334 <RTC_FromEpoch+0x270>)
 8010234:	fba2 2303 	umull	r2, r3, r2, r3
 8010238:	09db      	lsrs	r3, r3, #7
 801023a:	613b      	str	r3, [r7, #16]
	mday = e - (((153 * m) + 2) / 5) + 1;
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	b299      	uxth	r1, r3
 8010240:	693a      	ldr	r2, [r7, #16]
 8010242:	4613      	mov	r3, r2
 8010244:	00db      	lsls	r3, r3, #3
 8010246:	4413      	add	r3, r2
 8010248:	011a      	lsls	r2, r3, #4
 801024a:	4413      	add	r3, r2
 801024c:	3302      	adds	r3, #2
 801024e:	4a3a      	ldr	r2, [pc, #232]	; (8010338 <RTC_FromEpoch+0x274>)
 8010250:	fba2 2303 	umull	r2, r3, r2, r3
 8010254:	089b      	lsrs	r3, r3, #2
 8010256:	b29b      	uxth	r3, r3
 8010258:	1acb      	subs	r3, r1, r3
 801025a:	b29b      	uxth	r3, r3
 801025c:	3301      	adds	r3, #1
 801025e:	b29b      	uxth	r3, r3
 8010260:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	month = m + 3 - (12 * (m / 10));
 8010264:	693b      	ldr	r3, [r7, #16]
 8010266:	b29a      	uxth	r2, r3
 8010268:	693b      	ldr	r3, [r7, #16]
 801026a:	4933      	ldr	r1, [pc, #204]	; (8010338 <RTC_FromEpoch+0x274>)
 801026c:	fba1 1303 	umull	r1, r3, r1, r3
 8010270:	08db      	lsrs	r3, r3, #3
 8010272:	b29b      	uxth	r3, r3
 8010274:	4619      	mov	r1, r3
 8010276:	0049      	lsls	r1, r1, #1
 8010278:	440b      	add	r3, r1
 801027a:	009b      	lsls	r3, r3, #2
 801027c:	b29b      	uxth	r3, r3
 801027e:	1ad3      	subs	r3, r2, r3
 8010280:	b29b      	uxth	r3, r3
 8010282:	3303      	adds	r3, #3
 8010284:	b29b      	uxth	r3, r3
 8010286:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	year = (100 * b) + d - 4800 + (m / 10);
 801028a:	6a3b      	ldr	r3, [r7, #32]
 801028c:	b29b      	uxth	r3, r3
 801028e:	461a      	mov	r2, r3
 8010290:	0092      	lsls	r2, r2, #2
 8010292:	4413      	add	r3, r2
 8010294:	461a      	mov	r2, r3
 8010296:	0091      	lsls	r1, r2, #2
 8010298:	461a      	mov	r2, r3
 801029a:	460b      	mov	r3, r1
 801029c:	4413      	add	r3, r2
 801029e:	009b      	lsls	r3, r3, #2
 80102a0:	b29a      	uxth	r2, r3
 80102a2:	69bb      	ldr	r3, [r7, #24]
 80102a4:	b29b      	uxth	r3, r3
 80102a6:	4413      	add	r3, r2
 80102a8:	b29a      	uxth	r2, r3
 80102aa:	693b      	ldr	r3, [r7, #16]
 80102ac:	4922      	ldr	r1, [pc, #136]	; (8010338 <RTC_FromEpoch+0x274>)
 80102ae:	fba1 1303 	umull	r1, r3, r1, r3
 80102b2:	08db      	lsrs	r3, r3, #3
 80102b4:	b29b      	uxth	r3, r3
 80102b6:	4413      	add	r3, r2
 80102b8:	b29b      	uxth	r3, r3
 80102ba:	f5a3 5396 	sub.w	r3, r3, #4800	; 0x12c0
 80102be:	b29b      	uxth	r3, r3
 80102c0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	pDate->Year = year - 2000;
 80102c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80102c8:	b2db      	uxtb	r3, r3
 80102ca:	3330      	adds	r3, #48	; 0x30
 80102cc:	b2da      	uxtb	r2, r3
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	70da      	strb	r2, [r3, #3]
	pDate->Month = month;
 80102d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80102d6:	b2da      	uxtb	r2, r3
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	705a      	strb	r2, [r3, #1]
	pDate->Date = mday;
 80102dc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80102e0:	b2da      	uxtb	r2, r3
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	709a      	strb	r2, [r3, #2]
	pDate->WeekDay = dow;
 80102e6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80102ea:	b2da      	uxtb	r2, r3
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	701a      	strb	r2, [r3, #0]
	pTime->Hours = hour;
 80102f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80102f4:	b2da      	uxtb	r2, r3
 80102f6:	68bb      	ldr	r3, [r7, #8]
 80102f8:	701a      	strb	r2, [r3, #0]
	pTime->Minutes = min;
 80102fa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80102fe:	b2da      	uxtb	r2, r3
 8010300:	68bb      	ldr	r3, [r7, #8]
 8010302:	705a      	strb	r2, [r3, #1]
	pTime->Seconds = sec;
 8010304:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010308:	b2da      	uxtb	r2, r3
 801030a:	68bb      	ldr	r3, [r7, #8]
 801030c:	709a      	strb	r2, [r3, #2]
}
 801030e:	bf00      	nop
 8010310:	3750      	adds	r7, #80	; 0x50
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}
 8010316:	bf00      	nop
 8010318:	c22e4507 	.word	0xc22e4507
 801031c:	004a7b17 	.word	0x004a7b17
 8010320:	88888889 	.word	0x88888889
 8010324:	aaaaaaab 	.word	0xaaaaaaab
 8010328:	396b06bd 	.word	0x396b06bd
 801032c:	00023ab1 	.word	0x00023ab1
 8010330:	166db073 	.word	0x166db073
 8010334:	d62b80d7 	.word	0xd62b80d7
 8010338:	cccccccd 	.word	0xcccccccd

0801033c <IO_ToggleLED>:

/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "IO.h"

void IO_ToggleLED(uint8_t led) {
 801033c:	b580      	push	{r7, lr}
 801033e:	b082      	sub	sp, #8
 8010340:	af00      	add	r7, sp, #0
 8010342:	4603      	mov	r3, r0
 8010344:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED) HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8010346:	79fb      	ldrb	r3, [r7, #7]
 8010348:	f003 0301 	and.w	r3, r3, #1
 801034c:	2b00      	cmp	r3, #0
 801034e:	d003      	beq.n	8010358 <IO_ToggleLED+0x1c>
 8010350:	2101      	movs	r1, #1
 8010352:	480c      	ldr	r0, [pc, #48]	; (8010384 <IO_ToggleLED+0x48>)
 8010354:	f7f1 fd9a 	bl	8001e8c <HAL_GPIO_TogglePin>

	if (led & LED_GREEN) HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8010358:	79fb      	ldrb	r3, [r7, #7]
 801035a:	f003 0302 	and.w	r3, r3, #2
 801035e:	2b00      	cmp	r3, #0
 8010360:	d003      	beq.n	801036a <IO_ToggleLED+0x2e>
 8010362:	2120      	movs	r1, #32
 8010364:	4808      	ldr	r0, [pc, #32]	; (8010388 <IO_ToggleLED+0x4c>)
 8010366:	f7f1 fd91 	bl	8001e8c <HAL_GPIO_TogglePin>

	if (led & LED_BLUE) HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 801036a:	79fb      	ldrb	r3, [r7, #7]
 801036c:	f003 0304 	and.w	r3, r3, #4
 8010370:	2b00      	cmp	r3, #0
 8010372:	d003      	beq.n	801037c <IO_ToggleLED+0x40>
 8010374:	2102      	movs	r1, #2
 8010376:	4803      	ldr	r0, [pc, #12]	; (8010384 <IO_ToggleLED+0x48>)
 8010378:	f7f1 fd88 	bl	8001e8c <HAL_GPIO_TogglePin>
}
 801037c:	bf00      	nop
 801037e:	3708      	adds	r7, #8
 8010380:	46bd      	mov	sp, r7
 8010382:	bd80      	pop	{r7, pc}
 8010384:	48000400 	.word	0x48000400
 8010388:	48000800 	.word	0x48000800

0801038c <IO_SetLED>:

void IO_SetLED(uint8_t led) {
 801038c:	b580      	push	{r7, lr}
 801038e:	b082      	sub	sp, #8
 8010390:	af00      	add	r7, sp, #0
 8010392:	4603      	mov	r3, r0
 8010394:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED)
 8010396:	79fb      	ldrb	r3, [r7, #7]
 8010398:	f003 0301 	and.w	r3, r3, #1
 801039c:	2b00      	cmp	r3, #0
 801039e:	d004      	beq.n	80103aa <IO_SetLED+0x1e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80103a0:	2201      	movs	r2, #1
 80103a2:	2101      	movs	r1, #1
 80103a4:	480d      	ldr	r0, [pc, #52]	; (80103dc <IO_SetLED+0x50>)
 80103a6:	f7f1 fd59 	bl	8001e5c <HAL_GPIO_WritePin>

	if (led & LED_GREEN)
 80103aa:	79fb      	ldrb	r3, [r7, #7]
 80103ac:	f003 0302 	and.w	r3, r3, #2
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d004      	beq.n	80103be <IO_SetLED+0x32>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80103b4:	2201      	movs	r2, #1
 80103b6:	2120      	movs	r1, #32
 80103b8:	4809      	ldr	r0, [pc, #36]	; (80103e0 <IO_SetLED+0x54>)
 80103ba:	f7f1 fd4f 	bl	8001e5c <HAL_GPIO_WritePin>

	if (led & LED_BLUE)
 80103be:	79fb      	ldrb	r3, [r7, #7]
 80103c0:	f003 0304 	and.w	r3, r3, #4
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d004      	beq.n	80103d2 <IO_SetLED+0x46>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 80103c8:	2201      	movs	r2, #1
 80103ca:	2102      	movs	r1, #2
 80103cc:	4803      	ldr	r0, [pc, #12]	; (80103dc <IO_SetLED+0x50>)
 80103ce:	f7f1 fd45 	bl	8001e5c <HAL_GPIO_WritePin>
}
 80103d2:	bf00      	nop
 80103d4:	3708      	adds	r7, #8
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}
 80103da:	bf00      	nop
 80103dc:	48000400 	.word	0x48000400
 80103e0:	48000800 	.word	0x48000800

080103e4 <IO_ResetLED>:

void IO_ResetLED(uint8_t led) {
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b082      	sub	sp, #8
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	4603      	mov	r3, r0
 80103ec:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED)
 80103ee:	79fb      	ldrb	r3, [r7, #7]
 80103f0:	f003 0301 	and.w	r3, r3, #1
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d004      	beq.n	8010402 <IO_ResetLED+0x1e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80103f8:	2200      	movs	r2, #0
 80103fa:	2101      	movs	r1, #1
 80103fc:	480d      	ldr	r0, [pc, #52]	; (8010434 <IO_ResetLED+0x50>)
 80103fe:	f7f1 fd2d 	bl	8001e5c <HAL_GPIO_WritePin>

	if (led & LED_GREEN)
 8010402:	79fb      	ldrb	r3, [r7, #7]
 8010404:	f003 0302 	and.w	r3, r3, #2
 8010408:	2b00      	cmp	r3, #0
 801040a:	d004      	beq.n	8010416 <IO_ResetLED+0x32>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 801040c:	2200      	movs	r2, #0
 801040e:	2120      	movs	r1, #32
 8010410:	4809      	ldr	r0, [pc, #36]	; (8010438 <IO_ResetLED+0x54>)
 8010412:	f7f1 fd23 	bl	8001e5c <HAL_GPIO_WritePin>

	if (led & LED_BLUE)
 8010416:	79fb      	ldrb	r3, [r7, #7]
 8010418:	f003 0304 	and.w	r3, r3, #4
 801041c:	2b00      	cmp	r3, #0
 801041e:	d004      	beq.n	801042a <IO_ResetLED+0x46>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8010420:	2200      	movs	r2, #0
 8010422:	2102      	movs	r1, #2
 8010424:	4803      	ldr	r0, [pc, #12]	; (8010434 <IO_ResetLED+0x50>)
 8010426:	f7f1 fd19 	bl	8001e5c <HAL_GPIO_WritePin>
}
 801042a:	bf00      	nop
 801042c:	3708      	adds	r7, #8
 801042e:	46bd      	mov	sp, r7
 8010430:	bd80      	pop	{r7, pc}
 8010432:	bf00      	nop
 8010434:	48000400 	.word	0x48000400
 8010438:	48000800 	.word	0x48000800

0801043c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 801043c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010474 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8010440:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8010442:	e003      	b.n	801044c <LoopCopyDataInit>

08010444 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8010444:	4b0c      	ldr	r3, [pc, #48]	; (8010478 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8010446:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8010448:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 801044a:	3104      	adds	r1, #4

0801044c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 801044c:	480b      	ldr	r0, [pc, #44]	; (801047c <LoopForever+0xa>)
	ldr	r3, =_edata
 801044e:	4b0c      	ldr	r3, [pc, #48]	; (8010480 <LoopForever+0xe>)
	adds	r2, r0, r1
 8010450:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8010452:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8010454:	d3f6      	bcc.n	8010444 <CopyDataInit>
	ldr	r2, =_sbss
 8010456:	4a0b      	ldr	r2, [pc, #44]	; (8010484 <LoopForever+0x12>)
	b	LoopFillZerobss
 8010458:	e002      	b.n	8010460 <LoopFillZerobss>

0801045a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 801045a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 801045c:	f842 3b04 	str.w	r3, [r2], #4

08010460 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8010460:	4b09      	ldr	r3, [pc, #36]	; (8010488 <LoopForever+0x16>)
	cmp	r2, r3
 8010462:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8010464:	d3f9      	bcc.n	801045a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8010466:	f7fc f96d 	bl	800c744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801046a:	f000 f817 	bl	801049c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 801046e:	f7fb f869 	bl	800b544 <main>

08010472 <LoopForever>:

LoopForever:
    b LoopForever
 8010472:	e7fe      	b.n	8010472 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8010474:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8010478:	08021ce4 	.word	0x08021ce4
	ldr	r0, =_sdata
 801047c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8010480:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 8010484:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 8010488:	20003538 	.word	0x20003538

0801048c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 801048c:	e7fe      	b.n	801048c <ADC1_2_IRQHandler>
	...

08010490 <__errno>:
 8010490:	4b01      	ldr	r3, [pc, #4]	; (8010498 <__errno+0x8>)
 8010492:	6818      	ldr	r0, [r3, #0]
 8010494:	4770      	bx	lr
 8010496:	bf00      	nop
 8010498:	20000024 	.word	0x20000024

0801049c <__libc_init_array>:
 801049c:	b570      	push	{r4, r5, r6, lr}
 801049e:	4d0d      	ldr	r5, [pc, #52]	; (80104d4 <__libc_init_array+0x38>)
 80104a0:	4c0d      	ldr	r4, [pc, #52]	; (80104d8 <__libc_init_array+0x3c>)
 80104a2:	1b64      	subs	r4, r4, r5
 80104a4:	10a4      	asrs	r4, r4, #2
 80104a6:	2600      	movs	r6, #0
 80104a8:	42a6      	cmp	r6, r4
 80104aa:	d109      	bne.n	80104c0 <__libc_init_array+0x24>
 80104ac:	4d0b      	ldr	r5, [pc, #44]	; (80104dc <__libc_init_array+0x40>)
 80104ae:	4c0c      	ldr	r4, [pc, #48]	; (80104e0 <__libc_init_array+0x44>)
 80104b0:	f000 fcb6 	bl	8010e20 <_init>
 80104b4:	1b64      	subs	r4, r4, r5
 80104b6:	10a4      	asrs	r4, r4, #2
 80104b8:	2600      	movs	r6, #0
 80104ba:	42a6      	cmp	r6, r4
 80104bc:	d105      	bne.n	80104ca <__libc_init_array+0x2e>
 80104be:	bd70      	pop	{r4, r5, r6, pc}
 80104c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80104c4:	4798      	blx	r3
 80104c6:	3601      	adds	r6, #1
 80104c8:	e7ee      	b.n	80104a8 <__libc_init_array+0xc>
 80104ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80104ce:	4798      	blx	r3
 80104d0:	3601      	adds	r6, #1
 80104d2:	e7f2      	b.n	80104ba <__libc_init_array+0x1e>
 80104d4:	08021cdc 	.word	0x08021cdc
 80104d8:	08021cdc 	.word	0x08021cdc
 80104dc:	08021cdc 	.word	0x08021cdc
 80104e0:	08021ce0 	.word	0x08021ce0

080104e4 <malloc>:
 80104e4:	4b02      	ldr	r3, [pc, #8]	; (80104f0 <malloc+0xc>)
 80104e6:	4601      	mov	r1, r0
 80104e8:	6818      	ldr	r0, [r3, #0]
 80104ea:	f000 b871 	b.w	80105d0 <_malloc_r>
 80104ee:	bf00      	nop
 80104f0:	20000024 	.word	0x20000024

080104f4 <free>:
 80104f4:	4b02      	ldr	r3, [pc, #8]	; (8010500 <free+0xc>)
 80104f6:	4601      	mov	r1, r0
 80104f8:	6818      	ldr	r0, [r3, #0]
 80104fa:	f000 b819 	b.w	8010530 <_free_r>
 80104fe:	bf00      	nop
 8010500:	20000024 	.word	0x20000024

08010504 <memcpy>:
 8010504:	440a      	add	r2, r1
 8010506:	4291      	cmp	r1, r2
 8010508:	f100 33ff 	add.w	r3, r0, #4294967295
 801050c:	d100      	bne.n	8010510 <memcpy+0xc>
 801050e:	4770      	bx	lr
 8010510:	b510      	push	{r4, lr}
 8010512:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010516:	f803 4f01 	strb.w	r4, [r3, #1]!
 801051a:	4291      	cmp	r1, r2
 801051c:	d1f9      	bne.n	8010512 <memcpy+0xe>
 801051e:	bd10      	pop	{r4, pc}

08010520 <memset>:
 8010520:	4402      	add	r2, r0
 8010522:	4603      	mov	r3, r0
 8010524:	4293      	cmp	r3, r2
 8010526:	d100      	bne.n	801052a <memset+0xa>
 8010528:	4770      	bx	lr
 801052a:	f803 1b01 	strb.w	r1, [r3], #1
 801052e:	e7f9      	b.n	8010524 <memset+0x4>

08010530 <_free_r>:
 8010530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010532:	2900      	cmp	r1, #0
 8010534:	d048      	beq.n	80105c8 <_free_r+0x98>
 8010536:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801053a:	9001      	str	r0, [sp, #4]
 801053c:	2b00      	cmp	r3, #0
 801053e:	f1a1 0404 	sub.w	r4, r1, #4
 8010542:	bfb8      	it	lt
 8010544:	18e4      	addlt	r4, r4, r3
 8010546:	f000 f925 	bl	8010794 <__malloc_lock>
 801054a:	4a20      	ldr	r2, [pc, #128]	; (80105cc <_free_r+0x9c>)
 801054c:	9801      	ldr	r0, [sp, #4]
 801054e:	6813      	ldr	r3, [r2, #0]
 8010550:	4615      	mov	r5, r2
 8010552:	b933      	cbnz	r3, 8010562 <_free_r+0x32>
 8010554:	6063      	str	r3, [r4, #4]
 8010556:	6014      	str	r4, [r2, #0]
 8010558:	b003      	add	sp, #12
 801055a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801055e:	f000 b91f 	b.w	80107a0 <__malloc_unlock>
 8010562:	42a3      	cmp	r3, r4
 8010564:	d90b      	bls.n	801057e <_free_r+0x4e>
 8010566:	6821      	ldr	r1, [r4, #0]
 8010568:	1862      	adds	r2, r4, r1
 801056a:	4293      	cmp	r3, r2
 801056c:	bf04      	itt	eq
 801056e:	681a      	ldreq	r2, [r3, #0]
 8010570:	685b      	ldreq	r3, [r3, #4]
 8010572:	6063      	str	r3, [r4, #4]
 8010574:	bf04      	itt	eq
 8010576:	1852      	addeq	r2, r2, r1
 8010578:	6022      	streq	r2, [r4, #0]
 801057a:	602c      	str	r4, [r5, #0]
 801057c:	e7ec      	b.n	8010558 <_free_r+0x28>
 801057e:	461a      	mov	r2, r3
 8010580:	685b      	ldr	r3, [r3, #4]
 8010582:	b10b      	cbz	r3, 8010588 <_free_r+0x58>
 8010584:	42a3      	cmp	r3, r4
 8010586:	d9fa      	bls.n	801057e <_free_r+0x4e>
 8010588:	6811      	ldr	r1, [r2, #0]
 801058a:	1855      	adds	r5, r2, r1
 801058c:	42a5      	cmp	r5, r4
 801058e:	d10b      	bne.n	80105a8 <_free_r+0x78>
 8010590:	6824      	ldr	r4, [r4, #0]
 8010592:	4421      	add	r1, r4
 8010594:	1854      	adds	r4, r2, r1
 8010596:	42a3      	cmp	r3, r4
 8010598:	6011      	str	r1, [r2, #0]
 801059a:	d1dd      	bne.n	8010558 <_free_r+0x28>
 801059c:	681c      	ldr	r4, [r3, #0]
 801059e:	685b      	ldr	r3, [r3, #4]
 80105a0:	6053      	str	r3, [r2, #4]
 80105a2:	4421      	add	r1, r4
 80105a4:	6011      	str	r1, [r2, #0]
 80105a6:	e7d7      	b.n	8010558 <_free_r+0x28>
 80105a8:	d902      	bls.n	80105b0 <_free_r+0x80>
 80105aa:	230c      	movs	r3, #12
 80105ac:	6003      	str	r3, [r0, #0]
 80105ae:	e7d3      	b.n	8010558 <_free_r+0x28>
 80105b0:	6825      	ldr	r5, [r4, #0]
 80105b2:	1961      	adds	r1, r4, r5
 80105b4:	428b      	cmp	r3, r1
 80105b6:	bf04      	itt	eq
 80105b8:	6819      	ldreq	r1, [r3, #0]
 80105ba:	685b      	ldreq	r3, [r3, #4]
 80105bc:	6063      	str	r3, [r4, #4]
 80105be:	bf04      	itt	eq
 80105c0:	1949      	addeq	r1, r1, r5
 80105c2:	6021      	streq	r1, [r4, #0]
 80105c4:	6054      	str	r4, [r2, #4]
 80105c6:	e7c7      	b.n	8010558 <_free_r+0x28>
 80105c8:	b003      	add	sp, #12
 80105ca:	bd30      	pop	{r4, r5, pc}
 80105cc:	200004a4 	.word	0x200004a4

080105d0 <_malloc_r>:
 80105d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105d2:	1ccd      	adds	r5, r1, #3
 80105d4:	f025 0503 	bic.w	r5, r5, #3
 80105d8:	3508      	adds	r5, #8
 80105da:	2d0c      	cmp	r5, #12
 80105dc:	bf38      	it	cc
 80105de:	250c      	movcc	r5, #12
 80105e0:	2d00      	cmp	r5, #0
 80105e2:	4606      	mov	r6, r0
 80105e4:	db01      	blt.n	80105ea <_malloc_r+0x1a>
 80105e6:	42a9      	cmp	r1, r5
 80105e8:	d903      	bls.n	80105f2 <_malloc_r+0x22>
 80105ea:	230c      	movs	r3, #12
 80105ec:	6033      	str	r3, [r6, #0]
 80105ee:	2000      	movs	r0, #0
 80105f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105f2:	f000 f8cf 	bl	8010794 <__malloc_lock>
 80105f6:	4921      	ldr	r1, [pc, #132]	; (801067c <_malloc_r+0xac>)
 80105f8:	680a      	ldr	r2, [r1, #0]
 80105fa:	4614      	mov	r4, r2
 80105fc:	b99c      	cbnz	r4, 8010626 <_malloc_r+0x56>
 80105fe:	4f20      	ldr	r7, [pc, #128]	; (8010680 <_malloc_r+0xb0>)
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	b923      	cbnz	r3, 801060e <_malloc_r+0x3e>
 8010604:	4621      	mov	r1, r4
 8010606:	4630      	mov	r0, r6
 8010608:	f000 f83c 	bl	8010684 <_sbrk_r>
 801060c:	6038      	str	r0, [r7, #0]
 801060e:	4629      	mov	r1, r5
 8010610:	4630      	mov	r0, r6
 8010612:	f000 f837 	bl	8010684 <_sbrk_r>
 8010616:	1c43      	adds	r3, r0, #1
 8010618:	d123      	bne.n	8010662 <_malloc_r+0x92>
 801061a:	230c      	movs	r3, #12
 801061c:	6033      	str	r3, [r6, #0]
 801061e:	4630      	mov	r0, r6
 8010620:	f000 f8be 	bl	80107a0 <__malloc_unlock>
 8010624:	e7e3      	b.n	80105ee <_malloc_r+0x1e>
 8010626:	6823      	ldr	r3, [r4, #0]
 8010628:	1b5b      	subs	r3, r3, r5
 801062a:	d417      	bmi.n	801065c <_malloc_r+0x8c>
 801062c:	2b0b      	cmp	r3, #11
 801062e:	d903      	bls.n	8010638 <_malloc_r+0x68>
 8010630:	6023      	str	r3, [r4, #0]
 8010632:	441c      	add	r4, r3
 8010634:	6025      	str	r5, [r4, #0]
 8010636:	e004      	b.n	8010642 <_malloc_r+0x72>
 8010638:	6863      	ldr	r3, [r4, #4]
 801063a:	42a2      	cmp	r2, r4
 801063c:	bf0c      	ite	eq
 801063e:	600b      	streq	r3, [r1, #0]
 8010640:	6053      	strne	r3, [r2, #4]
 8010642:	4630      	mov	r0, r6
 8010644:	f000 f8ac 	bl	80107a0 <__malloc_unlock>
 8010648:	f104 000b 	add.w	r0, r4, #11
 801064c:	1d23      	adds	r3, r4, #4
 801064e:	f020 0007 	bic.w	r0, r0, #7
 8010652:	1ac2      	subs	r2, r0, r3
 8010654:	d0cc      	beq.n	80105f0 <_malloc_r+0x20>
 8010656:	1a1b      	subs	r3, r3, r0
 8010658:	50a3      	str	r3, [r4, r2]
 801065a:	e7c9      	b.n	80105f0 <_malloc_r+0x20>
 801065c:	4622      	mov	r2, r4
 801065e:	6864      	ldr	r4, [r4, #4]
 8010660:	e7cc      	b.n	80105fc <_malloc_r+0x2c>
 8010662:	1cc4      	adds	r4, r0, #3
 8010664:	f024 0403 	bic.w	r4, r4, #3
 8010668:	42a0      	cmp	r0, r4
 801066a:	d0e3      	beq.n	8010634 <_malloc_r+0x64>
 801066c:	1a21      	subs	r1, r4, r0
 801066e:	4630      	mov	r0, r6
 8010670:	f000 f808 	bl	8010684 <_sbrk_r>
 8010674:	3001      	adds	r0, #1
 8010676:	d1dd      	bne.n	8010634 <_malloc_r+0x64>
 8010678:	e7cf      	b.n	801061a <_malloc_r+0x4a>
 801067a:	bf00      	nop
 801067c:	200004a4 	.word	0x200004a4
 8010680:	200004a8 	.word	0x200004a8

08010684 <_sbrk_r>:
 8010684:	b538      	push	{r3, r4, r5, lr}
 8010686:	4d06      	ldr	r5, [pc, #24]	; (80106a0 <_sbrk_r+0x1c>)
 8010688:	2300      	movs	r3, #0
 801068a:	4604      	mov	r4, r0
 801068c:	4608      	mov	r0, r1
 801068e:	602b      	str	r3, [r5, #0]
 8010690:	f7fc f82c 	bl	800c6ec <_sbrk>
 8010694:	1c43      	adds	r3, r0, #1
 8010696:	d102      	bne.n	801069e <_sbrk_r+0x1a>
 8010698:	682b      	ldr	r3, [r5, #0]
 801069a:	b103      	cbz	r3, 801069e <_sbrk_r+0x1a>
 801069c:	6023      	str	r3, [r4, #0]
 801069e:	bd38      	pop	{r3, r4, r5, pc}
 80106a0:	20003528 	.word	0x20003528

080106a4 <siprintf>:
 80106a4:	b40e      	push	{r1, r2, r3}
 80106a6:	b500      	push	{lr}
 80106a8:	b09c      	sub	sp, #112	; 0x70
 80106aa:	ab1d      	add	r3, sp, #116	; 0x74
 80106ac:	9002      	str	r0, [sp, #8]
 80106ae:	9006      	str	r0, [sp, #24]
 80106b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80106b4:	4809      	ldr	r0, [pc, #36]	; (80106dc <siprintf+0x38>)
 80106b6:	9107      	str	r1, [sp, #28]
 80106b8:	9104      	str	r1, [sp, #16]
 80106ba:	4909      	ldr	r1, [pc, #36]	; (80106e0 <siprintf+0x3c>)
 80106bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80106c0:	9105      	str	r1, [sp, #20]
 80106c2:	6800      	ldr	r0, [r0, #0]
 80106c4:	9301      	str	r3, [sp, #4]
 80106c6:	a902      	add	r1, sp, #8
 80106c8:	f000 f8cc 	bl	8010864 <_svfiprintf_r>
 80106cc:	9b02      	ldr	r3, [sp, #8]
 80106ce:	2200      	movs	r2, #0
 80106d0:	701a      	strb	r2, [r3, #0]
 80106d2:	b01c      	add	sp, #112	; 0x70
 80106d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80106d8:	b003      	add	sp, #12
 80106da:	4770      	bx	lr
 80106dc:	20000024 	.word	0x20000024
 80106e0:	ffff0208 	.word	0xffff0208

080106e4 <strncpy>:
 80106e4:	b510      	push	{r4, lr}
 80106e6:	3901      	subs	r1, #1
 80106e8:	4603      	mov	r3, r0
 80106ea:	b132      	cbz	r2, 80106fa <strncpy+0x16>
 80106ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80106f0:	f803 4b01 	strb.w	r4, [r3], #1
 80106f4:	3a01      	subs	r2, #1
 80106f6:	2c00      	cmp	r4, #0
 80106f8:	d1f7      	bne.n	80106ea <strncpy+0x6>
 80106fa:	441a      	add	r2, r3
 80106fc:	2100      	movs	r1, #0
 80106fe:	4293      	cmp	r3, r2
 8010700:	d100      	bne.n	8010704 <strncpy+0x20>
 8010702:	bd10      	pop	{r4, pc}
 8010704:	f803 1b01 	strb.w	r1, [r3], #1
 8010708:	e7f9      	b.n	80106fe <strncpy+0x1a>
	...

0801070c <__utoa>:
 801070c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801070e:	4c1f      	ldr	r4, [pc, #124]	; (801078c <__utoa+0x80>)
 8010710:	b08b      	sub	sp, #44	; 0x2c
 8010712:	4605      	mov	r5, r0
 8010714:	460b      	mov	r3, r1
 8010716:	466e      	mov	r6, sp
 8010718:	f104 0c20 	add.w	ip, r4, #32
 801071c:	6820      	ldr	r0, [r4, #0]
 801071e:	6861      	ldr	r1, [r4, #4]
 8010720:	4637      	mov	r7, r6
 8010722:	c703      	stmia	r7!, {r0, r1}
 8010724:	3408      	adds	r4, #8
 8010726:	4564      	cmp	r4, ip
 8010728:	463e      	mov	r6, r7
 801072a:	d1f7      	bne.n	801071c <__utoa+0x10>
 801072c:	7921      	ldrb	r1, [r4, #4]
 801072e:	7139      	strb	r1, [r7, #4]
 8010730:	1e91      	subs	r1, r2, #2
 8010732:	6820      	ldr	r0, [r4, #0]
 8010734:	6038      	str	r0, [r7, #0]
 8010736:	2922      	cmp	r1, #34	; 0x22
 8010738:	f04f 0100 	mov.w	r1, #0
 801073c:	d904      	bls.n	8010748 <__utoa+0x3c>
 801073e:	7019      	strb	r1, [r3, #0]
 8010740:	460b      	mov	r3, r1
 8010742:	4618      	mov	r0, r3
 8010744:	b00b      	add	sp, #44	; 0x2c
 8010746:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010748:	1e58      	subs	r0, r3, #1
 801074a:	4684      	mov	ip, r0
 801074c:	fbb5 f7f2 	udiv	r7, r5, r2
 8010750:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8010754:	fb02 5617 	mls	r6, r2, r7, r5
 8010758:	4476      	add	r6, lr
 801075a:	460c      	mov	r4, r1
 801075c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8010760:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8010764:	462e      	mov	r6, r5
 8010766:	42b2      	cmp	r2, r6
 8010768:	f101 0101 	add.w	r1, r1, #1
 801076c:	463d      	mov	r5, r7
 801076e:	d9ed      	bls.n	801074c <__utoa+0x40>
 8010770:	2200      	movs	r2, #0
 8010772:	545a      	strb	r2, [r3, r1]
 8010774:	1919      	adds	r1, r3, r4
 8010776:	1aa5      	subs	r5, r4, r2
 8010778:	42aa      	cmp	r2, r5
 801077a:	dae2      	bge.n	8010742 <__utoa+0x36>
 801077c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8010780:	780e      	ldrb	r6, [r1, #0]
 8010782:	7006      	strb	r6, [r0, #0]
 8010784:	3201      	adds	r2, #1
 8010786:	f801 5901 	strb.w	r5, [r1], #-1
 801078a:	e7f4      	b.n	8010776 <__utoa+0x6a>
 801078c:	08021c7c 	.word	0x08021c7c

08010790 <utoa>:
 8010790:	f7ff bfbc 	b.w	801070c <__utoa>

08010794 <__malloc_lock>:
 8010794:	4801      	ldr	r0, [pc, #4]	; (801079c <__malloc_lock+0x8>)
 8010796:	f000 baf9 	b.w	8010d8c <__retarget_lock_acquire_recursive>
 801079a:	bf00      	nop
 801079c:	20003530 	.word	0x20003530

080107a0 <__malloc_unlock>:
 80107a0:	4801      	ldr	r0, [pc, #4]	; (80107a8 <__malloc_unlock+0x8>)
 80107a2:	f000 baf4 	b.w	8010d8e <__retarget_lock_release_recursive>
 80107a6:	bf00      	nop
 80107a8:	20003530 	.word	0x20003530

080107ac <__ssputs_r>:
 80107ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107b0:	688e      	ldr	r6, [r1, #8]
 80107b2:	429e      	cmp	r6, r3
 80107b4:	4682      	mov	sl, r0
 80107b6:	460c      	mov	r4, r1
 80107b8:	4690      	mov	r8, r2
 80107ba:	461f      	mov	r7, r3
 80107bc:	d838      	bhi.n	8010830 <__ssputs_r+0x84>
 80107be:	898a      	ldrh	r2, [r1, #12]
 80107c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80107c4:	d032      	beq.n	801082c <__ssputs_r+0x80>
 80107c6:	6825      	ldr	r5, [r4, #0]
 80107c8:	6909      	ldr	r1, [r1, #16]
 80107ca:	eba5 0901 	sub.w	r9, r5, r1
 80107ce:	6965      	ldr	r5, [r4, #20]
 80107d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80107d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80107d8:	3301      	adds	r3, #1
 80107da:	444b      	add	r3, r9
 80107dc:	106d      	asrs	r5, r5, #1
 80107de:	429d      	cmp	r5, r3
 80107e0:	bf38      	it	cc
 80107e2:	461d      	movcc	r5, r3
 80107e4:	0553      	lsls	r3, r2, #21
 80107e6:	d531      	bpl.n	801084c <__ssputs_r+0xa0>
 80107e8:	4629      	mov	r1, r5
 80107ea:	f7ff fef1 	bl	80105d0 <_malloc_r>
 80107ee:	4606      	mov	r6, r0
 80107f0:	b950      	cbnz	r0, 8010808 <__ssputs_r+0x5c>
 80107f2:	230c      	movs	r3, #12
 80107f4:	f8ca 3000 	str.w	r3, [sl]
 80107f8:	89a3      	ldrh	r3, [r4, #12]
 80107fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107fe:	81a3      	strh	r3, [r4, #12]
 8010800:	f04f 30ff 	mov.w	r0, #4294967295
 8010804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010808:	6921      	ldr	r1, [r4, #16]
 801080a:	464a      	mov	r2, r9
 801080c:	f7ff fe7a 	bl	8010504 <memcpy>
 8010810:	89a3      	ldrh	r3, [r4, #12]
 8010812:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010816:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801081a:	81a3      	strh	r3, [r4, #12]
 801081c:	6126      	str	r6, [r4, #16]
 801081e:	6165      	str	r5, [r4, #20]
 8010820:	444e      	add	r6, r9
 8010822:	eba5 0509 	sub.w	r5, r5, r9
 8010826:	6026      	str	r6, [r4, #0]
 8010828:	60a5      	str	r5, [r4, #8]
 801082a:	463e      	mov	r6, r7
 801082c:	42be      	cmp	r6, r7
 801082e:	d900      	bls.n	8010832 <__ssputs_r+0x86>
 8010830:	463e      	mov	r6, r7
 8010832:	4632      	mov	r2, r6
 8010834:	6820      	ldr	r0, [r4, #0]
 8010836:	4641      	mov	r1, r8
 8010838:	f000 faaa 	bl	8010d90 <memmove>
 801083c:	68a3      	ldr	r3, [r4, #8]
 801083e:	6822      	ldr	r2, [r4, #0]
 8010840:	1b9b      	subs	r3, r3, r6
 8010842:	4432      	add	r2, r6
 8010844:	60a3      	str	r3, [r4, #8]
 8010846:	6022      	str	r2, [r4, #0]
 8010848:	2000      	movs	r0, #0
 801084a:	e7db      	b.n	8010804 <__ssputs_r+0x58>
 801084c:	462a      	mov	r2, r5
 801084e:	f000 fab9 	bl	8010dc4 <_realloc_r>
 8010852:	4606      	mov	r6, r0
 8010854:	2800      	cmp	r0, #0
 8010856:	d1e1      	bne.n	801081c <__ssputs_r+0x70>
 8010858:	6921      	ldr	r1, [r4, #16]
 801085a:	4650      	mov	r0, sl
 801085c:	f7ff fe68 	bl	8010530 <_free_r>
 8010860:	e7c7      	b.n	80107f2 <__ssputs_r+0x46>
	...

08010864 <_svfiprintf_r>:
 8010864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010868:	4698      	mov	r8, r3
 801086a:	898b      	ldrh	r3, [r1, #12]
 801086c:	061b      	lsls	r3, r3, #24
 801086e:	b09d      	sub	sp, #116	; 0x74
 8010870:	4607      	mov	r7, r0
 8010872:	460d      	mov	r5, r1
 8010874:	4614      	mov	r4, r2
 8010876:	d50e      	bpl.n	8010896 <_svfiprintf_r+0x32>
 8010878:	690b      	ldr	r3, [r1, #16]
 801087a:	b963      	cbnz	r3, 8010896 <_svfiprintf_r+0x32>
 801087c:	2140      	movs	r1, #64	; 0x40
 801087e:	f7ff fea7 	bl	80105d0 <_malloc_r>
 8010882:	6028      	str	r0, [r5, #0]
 8010884:	6128      	str	r0, [r5, #16]
 8010886:	b920      	cbnz	r0, 8010892 <_svfiprintf_r+0x2e>
 8010888:	230c      	movs	r3, #12
 801088a:	603b      	str	r3, [r7, #0]
 801088c:	f04f 30ff 	mov.w	r0, #4294967295
 8010890:	e0d1      	b.n	8010a36 <_svfiprintf_r+0x1d2>
 8010892:	2340      	movs	r3, #64	; 0x40
 8010894:	616b      	str	r3, [r5, #20]
 8010896:	2300      	movs	r3, #0
 8010898:	9309      	str	r3, [sp, #36]	; 0x24
 801089a:	2320      	movs	r3, #32
 801089c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80108a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80108a4:	2330      	movs	r3, #48	; 0x30
 80108a6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010a50 <_svfiprintf_r+0x1ec>
 80108aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80108ae:	f04f 0901 	mov.w	r9, #1
 80108b2:	4623      	mov	r3, r4
 80108b4:	469a      	mov	sl, r3
 80108b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108ba:	b10a      	cbz	r2, 80108c0 <_svfiprintf_r+0x5c>
 80108bc:	2a25      	cmp	r2, #37	; 0x25
 80108be:	d1f9      	bne.n	80108b4 <_svfiprintf_r+0x50>
 80108c0:	ebba 0b04 	subs.w	fp, sl, r4
 80108c4:	d00b      	beq.n	80108de <_svfiprintf_r+0x7a>
 80108c6:	465b      	mov	r3, fp
 80108c8:	4622      	mov	r2, r4
 80108ca:	4629      	mov	r1, r5
 80108cc:	4638      	mov	r0, r7
 80108ce:	f7ff ff6d 	bl	80107ac <__ssputs_r>
 80108d2:	3001      	adds	r0, #1
 80108d4:	f000 80aa 	beq.w	8010a2c <_svfiprintf_r+0x1c8>
 80108d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80108da:	445a      	add	r2, fp
 80108dc:	9209      	str	r2, [sp, #36]	; 0x24
 80108de:	f89a 3000 	ldrb.w	r3, [sl]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	f000 80a2 	beq.w	8010a2c <_svfiprintf_r+0x1c8>
 80108e8:	2300      	movs	r3, #0
 80108ea:	f04f 32ff 	mov.w	r2, #4294967295
 80108ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108f2:	f10a 0a01 	add.w	sl, sl, #1
 80108f6:	9304      	str	r3, [sp, #16]
 80108f8:	9307      	str	r3, [sp, #28]
 80108fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80108fe:	931a      	str	r3, [sp, #104]	; 0x68
 8010900:	4654      	mov	r4, sl
 8010902:	2205      	movs	r2, #5
 8010904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010908:	4851      	ldr	r0, [pc, #324]	; (8010a50 <_svfiprintf_r+0x1ec>)
 801090a:	f7ef fc69 	bl	80001e0 <memchr>
 801090e:	9a04      	ldr	r2, [sp, #16]
 8010910:	b9d8      	cbnz	r0, 801094a <_svfiprintf_r+0xe6>
 8010912:	06d0      	lsls	r0, r2, #27
 8010914:	bf44      	itt	mi
 8010916:	2320      	movmi	r3, #32
 8010918:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801091c:	0711      	lsls	r1, r2, #28
 801091e:	bf44      	itt	mi
 8010920:	232b      	movmi	r3, #43	; 0x2b
 8010922:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010926:	f89a 3000 	ldrb.w	r3, [sl]
 801092a:	2b2a      	cmp	r3, #42	; 0x2a
 801092c:	d015      	beq.n	801095a <_svfiprintf_r+0xf6>
 801092e:	9a07      	ldr	r2, [sp, #28]
 8010930:	4654      	mov	r4, sl
 8010932:	2000      	movs	r0, #0
 8010934:	f04f 0c0a 	mov.w	ip, #10
 8010938:	4621      	mov	r1, r4
 801093a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801093e:	3b30      	subs	r3, #48	; 0x30
 8010940:	2b09      	cmp	r3, #9
 8010942:	d94e      	bls.n	80109e2 <_svfiprintf_r+0x17e>
 8010944:	b1b0      	cbz	r0, 8010974 <_svfiprintf_r+0x110>
 8010946:	9207      	str	r2, [sp, #28]
 8010948:	e014      	b.n	8010974 <_svfiprintf_r+0x110>
 801094a:	eba0 0308 	sub.w	r3, r0, r8
 801094e:	fa09 f303 	lsl.w	r3, r9, r3
 8010952:	4313      	orrs	r3, r2
 8010954:	9304      	str	r3, [sp, #16]
 8010956:	46a2      	mov	sl, r4
 8010958:	e7d2      	b.n	8010900 <_svfiprintf_r+0x9c>
 801095a:	9b03      	ldr	r3, [sp, #12]
 801095c:	1d19      	adds	r1, r3, #4
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	9103      	str	r1, [sp, #12]
 8010962:	2b00      	cmp	r3, #0
 8010964:	bfbb      	ittet	lt
 8010966:	425b      	neglt	r3, r3
 8010968:	f042 0202 	orrlt.w	r2, r2, #2
 801096c:	9307      	strge	r3, [sp, #28]
 801096e:	9307      	strlt	r3, [sp, #28]
 8010970:	bfb8      	it	lt
 8010972:	9204      	strlt	r2, [sp, #16]
 8010974:	7823      	ldrb	r3, [r4, #0]
 8010976:	2b2e      	cmp	r3, #46	; 0x2e
 8010978:	d10c      	bne.n	8010994 <_svfiprintf_r+0x130>
 801097a:	7863      	ldrb	r3, [r4, #1]
 801097c:	2b2a      	cmp	r3, #42	; 0x2a
 801097e:	d135      	bne.n	80109ec <_svfiprintf_r+0x188>
 8010980:	9b03      	ldr	r3, [sp, #12]
 8010982:	1d1a      	adds	r2, r3, #4
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	9203      	str	r2, [sp, #12]
 8010988:	2b00      	cmp	r3, #0
 801098a:	bfb8      	it	lt
 801098c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010990:	3402      	adds	r4, #2
 8010992:	9305      	str	r3, [sp, #20]
 8010994:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010a60 <_svfiprintf_r+0x1fc>
 8010998:	7821      	ldrb	r1, [r4, #0]
 801099a:	2203      	movs	r2, #3
 801099c:	4650      	mov	r0, sl
 801099e:	f7ef fc1f 	bl	80001e0 <memchr>
 80109a2:	b140      	cbz	r0, 80109b6 <_svfiprintf_r+0x152>
 80109a4:	2340      	movs	r3, #64	; 0x40
 80109a6:	eba0 000a 	sub.w	r0, r0, sl
 80109aa:	fa03 f000 	lsl.w	r0, r3, r0
 80109ae:	9b04      	ldr	r3, [sp, #16]
 80109b0:	4303      	orrs	r3, r0
 80109b2:	3401      	adds	r4, #1
 80109b4:	9304      	str	r3, [sp, #16]
 80109b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109ba:	4826      	ldr	r0, [pc, #152]	; (8010a54 <_svfiprintf_r+0x1f0>)
 80109bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80109c0:	2206      	movs	r2, #6
 80109c2:	f7ef fc0d 	bl	80001e0 <memchr>
 80109c6:	2800      	cmp	r0, #0
 80109c8:	d038      	beq.n	8010a3c <_svfiprintf_r+0x1d8>
 80109ca:	4b23      	ldr	r3, [pc, #140]	; (8010a58 <_svfiprintf_r+0x1f4>)
 80109cc:	bb1b      	cbnz	r3, 8010a16 <_svfiprintf_r+0x1b2>
 80109ce:	9b03      	ldr	r3, [sp, #12]
 80109d0:	3307      	adds	r3, #7
 80109d2:	f023 0307 	bic.w	r3, r3, #7
 80109d6:	3308      	adds	r3, #8
 80109d8:	9303      	str	r3, [sp, #12]
 80109da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109dc:	4433      	add	r3, r6
 80109de:	9309      	str	r3, [sp, #36]	; 0x24
 80109e0:	e767      	b.n	80108b2 <_svfiprintf_r+0x4e>
 80109e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80109e6:	460c      	mov	r4, r1
 80109e8:	2001      	movs	r0, #1
 80109ea:	e7a5      	b.n	8010938 <_svfiprintf_r+0xd4>
 80109ec:	2300      	movs	r3, #0
 80109ee:	3401      	adds	r4, #1
 80109f0:	9305      	str	r3, [sp, #20]
 80109f2:	4619      	mov	r1, r3
 80109f4:	f04f 0c0a 	mov.w	ip, #10
 80109f8:	4620      	mov	r0, r4
 80109fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109fe:	3a30      	subs	r2, #48	; 0x30
 8010a00:	2a09      	cmp	r2, #9
 8010a02:	d903      	bls.n	8010a0c <_svfiprintf_r+0x1a8>
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d0c5      	beq.n	8010994 <_svfiprintf_r+0x130>
 8010a08:	9105      	str	r1, [sp, #20]
 8010a0a:	e7c3      	b.n	8010994 <_svfiprintf_r+0x130>
 8010a0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a10:	4604      	mov	r4, r0
 8010a12:	2301      	movs	r3, #1
 8010a14:	e7f0      	b.n	80109f8 <_svfiprintf_r+0x194>
 8010a16:	ab03      	add	r3, sp, #12
 8010a18:	9300      	str	r3, [sp, #0]
 8010a1a:	462a      	mov	r2, r5
 8010a1c:	4b0f      	ldr	r3, [pc, #60]	; (8010a5c <_svfiprintf_r+0x1f8>)
 8010a1e:	a904      	add	r1, sp, #16
 8010a20:	4638      	mov	r0, r7
 8010a22:	f3af 8000 	nop.w
 8010a26:	1c42      	adds	r2, r0, #1
 8010a28:	4606      	mov	r6, r0
 8010a2a:	d1d6      	bne.n	80109da <_svfiprintf_r+0x176>
 8010a2c:	89ab      	ldrh	r3, [r5, #12]
 8010a2e:	065b      	lsls	r3, r3, #25
 8010a30:	f53f af2c 	bmi.w	801088c <_svfiprintf_r+0x28>
 8010a34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010a36:	b01d      	add	sp, #116	; 0x74
 8010a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a3c:	ab03      	add	r3, sp, #12
 8010a3e:	9300      	str	r3, [sp, #0]
 8010a40:	462a      	mov	r2, r5
 8010a42:	4b06      	ldr	r3, [pc, #24]	; (8010a5c <_svfiprintf_r+0x1f8>)
 8010a44:	a904      	add	r1, sp, #16
 8010a46:	4638      	mov	r0, r7
 8010a48:	f000 f87a 	bl	8010b40 <_printf_i>
 8010a4c:	e7eb      	b.n	8010a26 <_svfiprintf_r+0x1c2>
 8010a4e:	bf00      	nop
 8010a50:	08021ca1 	.word	0x08021ca1
 8010a54:	08021cab 	.word	0x08021cab
 8010a58:	00000000 	.word	0x00000000
 8010a5c:	080107ad 	.word	0x080107ad
 8010a60:	08021ca7 	.word	0x08021ca7

08010a64 <_printf_common>:
 8010a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a68:	4616      	mov	r6, r2
 8010a6a:	4699      	mov	r9, r3
 8010a6c:	688a      	ldr	r2, [r1, #8]
 8010a6e:	690b      	ldr	r3, [r1, #16]
 8010a70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010a74:	4293      	cmp	r3, r2
 8010a76:	bfb8      	it	lt
 8010a78:	4613      	movlt	r3, r2
 8010a7a:	6033      	str	r3, [r6, #0]
 8010a7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010a80:	4607      	mov	r7, r0
 8010a82:	460c      	mov	r4, r1
 8010a84:	b10a      	cbz	r2, 8010a8a <_printf_common+0x26>
 8010a86:	3301      	adds	r3, #1
 8010a88:	6033      	str	r3, [r6, #0]
 8010a8a:	6823      	ldr	r3, [r4, #0]
 8010a8c:	0699      	lsls	r1, r3, #26
 8010a8e:	bf42      	ittt	mi
 8010a90:	6833      	ldrmi	r3, [r6, #0]
 8010a92:	3302      	addmi	r3, #2
 8010a94:	6033      	strmi	r3, [r6, #0]
 8010a96:	6825      	ldr	r5, [r4, #0]
 8010a98:	f015 0506 	ands.w	r5, r5, #6
 8010a9c:	d106      	bne.n	8010aac <_printf_common+0x48>
 8010a9e:	f104 0a19 	add.w	sl, r4, #25
 8010aa2:	68e3      	ldr	r3, [r4, #12]
 8010aa4:	6832      	ldr	r2, [r6, #0]
 8010aa6:	1a9b      	subs	r3, r3, r2
 8010aa8:	42ab      	cmp	r3, r5
 8010aaa:	dc26      	bgt.n	8010afa <_printf_common+0x96>
 8010aac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010ab0:	1e13      	subs	r3, r2, #0
 8010ab2:	6822      	ldr	r2, [r4, #0]
 8010ab4:	bf18      	it	ne
 8010ab6:	2301      	movne	r3, #1
 8010ab8:	0692      	lsls	r2, r2, #26
 8010aba:	d42b      	bmi.n	8010b14 <_printf_common+0xb0>
 8010abc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010ac0:	4649      	mov	r1, r9
 8010ac2:	4638      	mov	r0, r7
 8010ac4:	47c0      	blx	r8
 8010ac6:	3001      	adds	r0, #1
 8010ac8:	d01e      	beq.n	8010b08 <_printf_common+0xa4>
 8010aca:	6823      	ldr	r3, [r4, #0]
 8010acc:	68e5      	ldr	r5, [r4, #12]
 8010ace:	6832      	ldr	r2, [r6, #0]
 8010ad0:	f003 0306 	and.w	r3, r3, #6
 8010ad4:	2b04      	cmp	r3, #4
 8010ad6:	bf08      	it	eq
 8010ad8:	1aad      	subeq	r5, r5, r2
 8010ada:	68a3      	ldr	r3, [r4, #8]
 8010adc:	6922      	ldr	r2, [r4, #16]
 8010ade:	bf0c      	ite	eq
 8010ae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010ae4:	2500      	movne	r5, #0
 8010ae6:	4293      	cmp	r3, r2
 8010ae8:	bfc4      	itt	gt
 8010aea:	1a9b      	subgt	r3, r3, r2
 8010aec:	18ed      	addgt	r5, r5, r3
 8010aee:	2600      	movs	r6, #0
 8010af0:	341a      	adds	r4, #26
 8010af2:	42b5      	cmp	r5, r6
 8010af4:	d11a      	bne.n	8010b2c <_printf_common+0xc8>
 8010af6:	2000      	movs	r0, #0
 8010af8:	e008      	b.n	8010b0c <_printf_common+0xa8>
 8010afa:	2301      	movs	r3, #1
 8010afc:	4652      	mov	r2, sl
 8010afe:	4649      	mov	r1, r9
 8010b00:	4638      	mov	r0, r7
 8010b02:	47c0      	blx	r8
 8010b04:	3001      	adds	r0, #1
 8010b06:	d103      	bne.n	8010b10 <_printf_common+0xac>
 8010b08:	f04f 30ff 	mov.w	r0, #4294967295
 8010b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b10:	3501      	adds	r5, #1
 8010b12:	e7c6      	b.n	8010aa2 <_printf_common+0x3e>
 8010b14:	18e1      	adds	r1, r4, r3
 8010b16:	1c5a      	adds	r2, r3, #1
 8010b18:	2030      	movs	r0, #48	; 0x30
 8010b1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010b1e:	4422      	add	r2, r4
 8010b20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010b24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010b28:	3302      	adds	r3, #2
 8010b2a:	e7c7      	b.n	8010abc <_printf_common+0x58>
 8010b2c:	2301      	movs	r3, #1
 8010b2e:	4622      	mov	r2, r4
 8010b30:	4649      	mov	r1, r9
 8010b32:	4638      	mov	r0, r7
 8010b34:	47c0      	blx	r8
 8010b36:	3001      	adds	r0, #1
 8010b38:	d0e6      	beq.n	8010b08 <_printf_common+0xa4>
 8010b3a:	3601      	adds	r6, #1
 8010b3c:	e7d9      	b.n	8010af2 <_printf_common+0x8e>
	...

08010b40 <_printf_i>:
 8010b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010b44:	460c      	mov	r4, r1
 8010b46:	4691      	mov	r9, r2
 8010b48:	7e27      	ldrb	r7, [r4, #24]
 8010b4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010b4c:	2f78      	cmp	r7, #120	; 0x78
 8010b4e:	4680      	mov	r8, r0
 8010b50:	469a      	mov	sl, r3
 8010b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010b56:	d807      	bhi.n	8010b68 <_printf_i+0x28>
 8010b58:	2f62      	cmp	r7, #98	; 0x62
 8010b5a:	d80a      	bhi.n	8010b72 <_printf_i+0x32>
 8010b5c:	2f00      	cmp	r7, #0
 8010b5e:	f000 80d8 	beq.w	8010d12 <_printf_i+0x1d2>
 8010b62:	2f58      	cmp	r7, #88	; 0x58
 8010b64:	f000 80a3 	beq.w	8010cae <_printf_i+0x16e>
 8010b68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010b6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010b70:	e03a      	b.n	8010be8 <_printf_i+0xa8>
 8010b72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010b76:	2b15      	cmp	r3, #21
 8010b78:	d8f6      	bhi.n	8010b68 <_printf_i+0x28>
 8010b7a:	a001      	add	r0, pc, #4	; (adr r0, 8010b80 <_printf_i+0x40>)
 8010b7c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010b80:	08010bd9 	.word	0x08010bd9
 8010b84:	08010bed 	.word	0x08010bed
 8010b88:	08010b69 	.word	0x08010b69
 8010b8c:	08010b69 	.word	0x08010b69
 8010b90:	08010b69 	.word	0x08010b69
 8010b94:	08010b69 	.word	0x08010b69
 8010b98:	08010bed 	.word	0x08010bed
 8010b9c:	08010b69 	.word	0x08010b69
 8010ba0:	08010b69 	.word	0x08010b69
 8010ba4:	08010b69 	.word	0x08010b69
 8010ba8:	08010b69 	.word	0x08010b69
 8010bac:	08010cf9 	.word	0x08010cf9
 8010bb0:	08010c1d 	.word	0x08010c1d
 8010bb4:	08010cdb 	.word	0x08010cdb
 8010bb8:	08010b69 	.word	0x08010b69
 8010bbc:	08010b69 	.word	0x08010b69
 8010bc0:	08010d1b 	.word	0x08010d1b
 8010bc4:	08010b69 	.word	0x08010b69
 8010bc8:	08010c1d 	.word	0x08010c1d
 8010bcc:	08010b69 	.word	0x08010b69
 8010bd0:	08010b69 	.word	0x08010b69
 8010bd4:	08010ce3 	.word	0x08010ce3
 8010bd8:	680b      	ldr	r3, [r1, #0]
 8010bda:	1d1a      	adds	r2, r3, #4
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	600a      	str	r2, [r1, #0]
 8010be0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010be4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010be8:	2301      	movs	r3, #1
 8010bea:	e0a3      	b.n	8010d34 <_printf_i+0x1f4>
 8010bec:	6825      	ldr	r5, [r4, #0]
 8010bee:	6808      	ldr	r0, [r1, #0]
 8010bf0:	062e      	lsls	r6, r5, #24
 8010bf2:	f100 0304 	add.w	r3, r0, #4
 8010bf6:	d50a      	bpl.n	8010c0e <_printf_i+0xce>
 8010bf8:	6805      	ldr	r5, [r0, #0]
 8010bfa:	600b      	str	r3, [r1, #0]
 8010bfc:	2d00      	cmp	r5, #0
 8010bfe:	da03      	bge.n	8010c08 <_printf_i+0xc8>
 8010c00:	232d      	movs	r3, #45	; 0x2d
 8010c02:	426d      	negs	r5, r5
 8010c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010c08:	485e      	ldr	r0, [pc, #376]	; (8010d84 <_printf_i+0x244>)
 8010c0a:	230a      	movs	r3, #10
 8010c0c:	e019      	b.n	8010c42 <_printf_i+0x102>
 8010c0e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8010c12:	6805      	ldr	r5, [r0, #0]
 8010c14:	600b      	str	r3, [r1, #0]
 8010c16:	bf18      	it	ne
 8010c18:	b22d      	sxthne	r5, r5
 8010c1a:	e7ef      	b.n	8010bfc <_printf_i+0xbc>
 8010c1c:	680b      	ldr	r3, [r1, #0]
 8010c1e:	6825      	ldr	r5, [r4, #0]
 8010c20:	1d18      	adds	r0, r3, #4
 8010c22:	6008      	str	r0, [r1, #0]
 8010c24:	0628      	lsls	r0, r5, #24
 8010c26:	d501      	bpl.n	8010c2c <_printf_i+0xec>
 8010c28:	681d      	ldr	r5, [r3, #0]
 8010c2a:	e002      	b.n	8010c32 <_printf_i+0xf2>
 8010c2c:	0669      	lsls	r1, r5, #25
 8010c2e:	d5fb      	bpl.n	8010c28 <_printf_i+0xe8>
 8010c30:	881d      	ldrh	r5, [r3, #0]
 8010c32:	4854      	ldr	r0, [pc, #336]	; (8010d84 <_printf_i+0x244>)
 8010c34:	2f6f      	cmp	r7, #111	; 0x6f
 8010c36:	bf0c      	ite	eq
 8010c38:	2308      	moveq	r3, #8
 8010c3a:	230a      	movne	r3, #10
 8010c3c:	2100      	movs	r1, #0
 8010c3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010c42:	6866      	ldr	r6, [r4, #4]
 8010c44:	60a6      	str	r6, [r4, #8]
 8010c46:	2e00      	cmp	r6, #0
 8010c48:	bfa2      	ittt	ge
 8010c4a:	6821      	ldrge	r1, [r4, #0]
 8010c4c:	f021 0104 	bicge.w	r1, r1, #4
 8010c50:	6021      	strge	r1, [r4, #0]
 8010c52:	b90d      	cbnz	r5, 8010c58 <_printf_i+0x118>
 8010c54:	2e00      	cmp	r6, #0
 8010c56:	d04d      	beq.n	8010cf4 <_printf_i+0x1b4>
 8010c58:	4616      	mov	r6, r2
 8010c5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8010c5e:	fb03 5711 	mls	r7, r3, r1, r5
 8010c62:	5dc7      	ldrb	r7, [r0, r7]
 8010c64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010c68:	462f      	mov	r7, r5
 8010c6a:	42bb      	cmp	r3, r7
 8010c6c:	460d      	mov	r5, r1
 8010c6e:	d9f4      	bls.n	8010c5a <_printf_i+0x11a>
 8010c70:	2b08      	cmp	r3, #8
 8010c72:	d10b      	bne.n	8010c8c <_printf_i+0x14c>
 8010c74:	6823      	ldr	r3, [r4, #0]
 8010c76:	07df      	lsls	r7, r3, #31
 8010c78:	d508      	bpl.n	8010c8c <_printf_i+0x14c>
 8010c7a:	6923      	ldr	r3, [r4, #16]
 8010c7c:	6861      	ldr	r1, [r4, #4]
 8010c7e:	4299      	cmp	r1, r3
 8010c80:	bfde      	ittt	le
 8010c82:	2330      	movle	r3, #48	; 0x30
 8010c84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010c88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010c8c:	1b92      	subs	r2, r2, r6
 8010c8e:	6122      	str	r2, [r4, #16]
 8010c90:	f8cd a000 	str.w	sl, [sp]
 8010c94:	464b      	mov	r3, r9
 8010c96:	aa03      	add	r2, sp, #12
 8010c98:	4621      	mov	r1, r4
 8010c9a:	4640      	mov	r0, r8
 8010c9c:	f7ff fee2 	bl	8010a64 <_printf_common>
 8010ca0:	3001      	adds	r0, #1
 8010ca2:	d14c      	bne.n	8010d3e <_printf_i+0x1fe>
 8010ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ca8:	b004      	add	sp, #16
 8010caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cae:	4835      	ldr	r0, [pc, #212]	; (8010d84 <_printf_i+0x244>)
 8010cb0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010cb4:	6823      	ldr	r3, [r4, #0]
 8010cb6:	680e      	ldr	r6, [r1, #0]
 8010cb8:	061f      	lsls	r7, r3, #24
 8010cba:	f856 5b04 	ldr.w	r5, [r6], #4
 8010cbe:	600e      	str	r6, [r1, #0]
 8010cc0:	d514      	bpl.n	8010cec <_printf_i+0x1ac>
 8010cc2:	07d9      	lsls	r1, r3, #31
 8010cc4:	bf44      	itt	mi
 8010cc6:	f043 0320 	orrmi.w	r3, r3, #32
 8010cca:	6023      	strmi	r3, [r4, #0]
 8010ccc:	b91d      	cbnz	r5, 8010cd6 <_printf_i+0x196>
 8010cce:	6823      	ldr	r3, [r4, #0]
 8010cd0:	f023 0320 	bic.w	r3, r3, #32
 8010cd4:	6023      	str	r3, [r4, #0]
 8010cd6:	2310      	movs	r3, #16
 8010cd8:	e7b0      	b.n	8010c3c <_printf_i+0xfc>
 8010cda:	6823      	ldr	r3, [r4, #0]
 8010cdc:	f043 0320 	orr.w	r3, r3, #32
 8010ce0:	6023      	str	r3, [r4, #0]
 8010ce2:	2378      	movs	r3, #120	; 0x78
 8010ce4:	4828      	ldr	r0, [pc, #160]	; (8010d88 <_printf_i+0x248>)
 8010ce6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010cea:	e7e3      	b.n	8010cb4 <_printf_i+0x174>
 8010cec:	065e      	lsls	r6, r3, #25
 8010cee:	bf48      	it	mi
 8010cf0:	b2ad      	uxthmi	r5, r5
 8010cf2:	e7e6      	b.n	8010cc2 <_printf_i+0x182>
 8010cf4:	4616      	mov	r6, r2
 8010cf6:	e7bb      	b.n	8010c70 <_printf_i+0x130>
 8010cf8:	680b      	ldr	r3, [r1, #0]
 8010cfa:	6826      	ldr	r6, [r4, #0]
 8010cfc:	6960      	ldr	r0, [r4, #20]
 8010cfe:	1d1d      	adds	r5, r3, #4
 8010d00:	600d      	str	r5, [r1, #0]
 8010d02:	0635      	lsls	r5, r6, #24
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	d501      	bpl.n	8010d0c <_printf_i+0x1cc>
 8010d08:	6018      	str	r0, [r3, #0]
 8010d0a:	e002      	b.n	8010d12 <_printf_i+0x1d2>
 8010d0c:	0671      	lsls	r1, r6, #25
 8010d0e:	d5fb      	bpl.n	8010d08 <_printf_i+0x1c8>
 8010d10:	8018      	strh	r0, [r3, #0]
 8010d12:	2300      	movs	r3, #0
 8010d14:	6123      	str	r3, [r4, #16]
 8010d16:	4616      	mov	r6, r2
 8010d18:	e7ba      	b.n	8010c90 <_printf_i+0x150>
 8010d1a:	680b      	ldr	r3, [r1, #0]
 8010d1c:	1d1a      	adds	r2, r3, #4
 8010d1e:	600a      	str	r2, [r1, #0]
 8010d20:	681e      	ldr	r6, [r3, #0]
 8010d22:	6862      	ldr	r2, [r4, #4]
 8010d24:	2100      	movs	r1, #0
 8010d26:	4630      	mov	r0, r6
 8010d28:	f7ef fa5a 	bl	80001e0 <memchr>
 8010d2c:	b108      	cbz	r0, 8010d32 <_printf_i+0x1f2>
 8010d2e:	1b80      	subs	r0, r0, r6
 8010d30:	6060      	str	r0, [r4, #4]
 8010d32:	6863      	ldr	r3, [r4, #4]
 8010d34:	6123      	str	r3, [r4, #16]
 8010d36:	2300      	movs	r3, #0
 8010d38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010d3c:	e7a8      	b.n	8010c90 <_printf_i+0x150>
 8010d3e:	6923      	ldr	r3, [r4, #16]
 8010d40:	4632      	mov	r2, r6
 8010d42:	4649      	mov	r1, r9
 8010d44:	4640      	mov	r0, r8
 8010d46:	47d0      	blx	sl
 8010d48:	3001      	adds	r0, #1
 8010d4a:	d0ab      	beq.n	8010ca4 <_printf_i+0x164>
 8010d4c:	6823      	ldr	r3, [r4, #0]
 8010d4e:	079b      	lsls	r3, r3, #30
 8010d50:	d413      	bmi.n	8010d7a <_printf_i+0x23a>
 8010d52:	68e0      	ldr	r0, [r4, #12]
 8010d54:	9b03      	ldr	r3, [sp, #12]
 8010d56:	4298      	cmp	r0, r3
 8010d58:	bfb8      	it	lt
 8010d5a:	4618      	movlt	r0, r3
 8010d5c:	e7a4      	b.n	8010ca8 <_printf_i+0x168>
 8010d5e:	2301      	movs	r3, #1
 8010d60:	4632      	mov	r2, r6
 8010d62:	4649      	mov	r1, r9
 8010d64:	4640      	mov	r0, r8
 8010d66:	47d0      	blx	sl
 8010d68:	3001      	adds	r0, #1
 8010d6a:	d09b      	beq.n	8010ca4 <_printf_i+0x164>
 8010d6c:	3501      	adds	r5, #1
 8010d6e:	68e3      	ldr	r3, [r4, #12]
 8010d70:	9903      	ldr	r1, [sp, #12]
 8010d72:	1a5b      	subs	r3, r3, r1
 8010d74:	42ab      	cmp	r3, r5
 8010d76:	dcf2      	bgt.n	8010d5e <_printf_i+0x21e>
 8010d78:	e7eb      	b.n	8010d52 <_printf_i+0x212>
 8010d7a:	2500      	movs	r5, #0
 8010d7c:	f104 0619 	add.w	r6, r4, #25
 8010d80:	e7f5      	b.n	8010d6e <_printf_i+0x22e>
 8010d82:	bf00      	nop
 8010d84:	08021cb2 	.word	0x08021cb2
 8010d88:	08021cc3 	.word	0x08021cc3

08010d8c <__retarget_lock_acquire_recursive>:
 8010d8c:	4770      	bx	lr

08010d8e <__retarget_lock_release_recursive>:
 8010d8e:	4770      	bx	lr

08010d90 <memmove>:
 8010d90:	4288      	cmp	r0, r1
 8010d92:	b510      	push	{r4, lr}
 8010d94:	eb01 0402 	add.w	r4, r1, r2
 8010d98:	d902      	bls.n	8010da0 <memmove+0x10>
 8010d9a:	4284      	cmp	r4, r0
 8010d9c:	4623      	mov	r3, r4
 8010d9e:	d807      	bhi.n	8010db0 <memmove+0x20>
 8010da0:	1e43      	subs	r3, r0, #1
 8010da2:	42a1      	cmp	r1, r4
 8010da4:	d008      	beq.n	8010db8 <memmove+0x28>
 8010da6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010daa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010dae:	e7f8      	b.n	8010da2 <memmove+0x12>
 8010db0:	4402      	add	r2, r0
 8010db2:	4601      	mov	r1, r0
 8010db4:	428a      	cmp	r2, r1
 8010db6:	d100      	bne.n	8010dba <memmove+0x2a>
 8010db8:	bd10      	pop	{r4, pc}
 8010dba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010dbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010dc2:	e7f7      	b.n	8010db4 <memmove+0x24>

08010dc4 <_realloc_r>:
 8010dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dc6:	4607      	mov	r7, r0
 8010dc8:	4614      	mov	r4, r2
 8010dca:	460e      	mov	r6, r1
 8010dcc:	b921      	cbnz	r1, 8010dd8 <_realloc_r+0x14>
 8010dce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010dd2:	4611      	mov	r1, r2
 8010dd4:	f7ff bbfc 	b.w	80105d0 <_malloc_r>
 8010dd8:	b922      	cbnz	r2, 8010de4 <_realloc_r+0x20>
 8010dda:	f7ff fba9 	bl	8010530 <_free_r>
 8010dde:	4625      	mov	r5, r4
 8010de0:	4628      	mov	r0, r5
 8010de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010de4:	f000 f814 	bl	8010e10 <_malloc_usable_size_r>
 8010de8:	42a0      	cmp	r0, r4
 8010dea:	d20f      	bcs.n	8010e0c <_realloc_r+0x48>
 8010dec:	4621      	mov	r1, r4
 8010dee:	4638      	mov	r0, r7
 8010df0:	f7ff fbee 	bl	80105d0 <_malloc_r>
 8010df4:	4605      	mov	r5, r0
 8010df6:	2800      	cmp	r0, #0
 8010df8:	d0f2      	beq.n	8010de0 <_realloc_r+0x1c>
 8010dfa:	4631      	mov	r1, r6
 8010dfc:	4622      	mov	r2, r4
 8010dfe:	f7ff fb81 	bl	8010504 <memcpy>
 8010e02:	4631      	mov	r1, r6
 8010e04:	4638      	mov	r0, r7
 8010e06:	f7ff fb93 	bl	8010530 <_free_r>
 8010e0a:	e7e9      	b.n	8010de0 <_realloc_r+0x1c>
 8010e0c:	4635      	mov	r5, r6
 8010e0e:	e7e7      	b.n	8010de0 <_realloc_r+0x1c>

08010e10 <_malloc_usable_size_r>:
 8010e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e14:	1f18      	subs	r0, r3, #4
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	bfbc      	itt	lt
 8010e1a:	580b      	ldrlt	r3, [r1, r0]
 8010e1c:	18c0      	addlt	r0, r0, r3
 8010e1e:	4770      	bx	lr

08010e20 <_init>:
 8010e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e22:	bf00      	nop
 8010e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e26:	bc08      	pop	{r3}
 8010e28:	469e      	mov	lr, r3
 8010e2a:	4770      	bx	lr

08010e2c <_fini>:
 8010e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e2e:	bf00      	nop
 8010e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e32:	bc08      	pop	{r3}
 8010e34:	469e      	mov	lr, r3
 8010e36:	4770      	bx	lr
