// Seed: 1378179534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  id_6(
      .id_0(1)
  );
  assign id_3 = id_1;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(id_2),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_2 + !(1) - 1 - id_1),
      .id_4(id_6),
      .id_5(1),
      .id_6(id_2),
      .id_7(1),
      .id_8(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    output tri id_6,
    input wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri1 id_11,
    input supply0 id_12,
    input tri1 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire id_16;
  tri1 id_17 = 1'b0;
endmodule
