# ğŸ” Crypto Accelerator for Microwatt  

## ğŸ“– Project Overview  
This project proposes a **hardware cryptographic accelerator** integrated with the open-source **Microwatt POWER CPU core**.  
The accelerator will implement **AES-128 encryption/decryption** in Verilog, providing a **secure and high-performance solution** for open computing systems.  

By offloading cryptographic operations to hardware, this design demonstrates **significant performance improvements** compared to software-only implementations, while showcasing the flexibility of Microwatt as a foundation for custom extensions.  

---

## ğŸ¯ Objectives  
- Design and implement an **AES-128 crypto core in Verilog**.  
- Provide a **Wishbone/AXI-lite memory-mapped interface** for Microwatt integration.  
- Demonstrate secure and fast data encryption/decryption on Microwatt.  
- Ensure the design is **open-source, reproducible, and SKY130-compatible**.  

---

## ğŸ”² System Architecture  
     graph TD
    A[Microwatt CPU <br> (POWER ISA Core)] --> B[System Bus <br> (Wishbone/AXI-lite)]
    B --> C[Crypto Accelerator <br> (AES-128)]
    subgraph Crypto Accelerator
        D[Key Expansion]
        E[AES Rounds <br> (10x)]
        F[FSM Controller]
        G[Regs: CTRL, KEY, <br> DATA_IN/OUT]
    end
    C --> H[Encrypted/Decrypted Data]     


## ğŸ› ï¸ Key Features  
- **AES-128 Core in Verilog** (combinational + FSM-based design).  
- **Memory-mapped registers** for key, input data, output data, and control.  
- **NIST AES test vectors** used for functional verification.  
- **FPGA + OpenLane flow compatibility** for reproducibility.  
- Open-source under the **Apache 2.0 license**.  

---

## ğŸ§ª Verification & Testing  
- **RTL Testbenches** using NIST official test vectors.  
- **Integration with Microwatt** for CPU-controlled encryption/decryption.  
- **Performance benchmarks** comparing hardware vs. software AES on Microwatt.  

---

## ğŸ“… Timeline  
- **Phase 1 (Sep 22 â€“ Sep 30):** AES core design in Verilog.  
- **Phase 2 (Oct 1 â€“ Oct 14):** FSM + memory-mapped interface integration.  
- **Phase 3 (Oct 15 â€“ Oct 28):** RTL testbench + functional verification.  
- **Phase 4 (Oct 29 â€“ Nov 3):** Microwatt integration + demo + documentation.  

---

## ğŸ“‚ Deliverables  
- Verilog RTL source code for AES-128 core and bus interface.  
- Testbenches and verification results.  
- Documentation (design flow, block diagrams, usage guide).  
- Final demo video and reproducible GitHub repo.  

---

## ğŸ“œ License  
This project will be released under the **Apache 2.0 License**, ensuring open-source availability and reuse.  

