verilog work "user_design.v"
verilog work "server.v"
vhdl work "../source/serial_out.vhd"
vhdl work "../source/serial_in.vhd"
vhdl work "../source/gigabit_ethernet.vhd"
vhdl work "../source/atlys.vhd"
