{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698942988096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698942988096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 22:06:27 2023 " "Processing started: Thu Nov 02 22:06:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698942988096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942988096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dadda_Multiplier -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dadda_Multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942988096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698942988383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698942988386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file adders.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brentkung-behave " "Found design unit 1: brentkung-behave" {  } { { "adders.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ha-behave " "Found design unit 2: ha-behave" {  } { { "adders.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fa-behave " "Found design unit 3: fa-behave" {  } { { "adders.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996930 ""} { "Info" "ISGN_ENTITY_NAME" "1 brentkung " "Found entity 1: brentkung" {  } { { "adders.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996930 ""} { "Info" "ISGN_ENTITY_NAME" "2 ha " "Found entity 2: ha" {  } { { "adders.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996930 ""} { "Info" "ISGN_ENTITY_NAME" "3 fa " "Found entity 3: fa" {  } { { "adders.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942996930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daddamul.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file daddamul.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-behave " "Found design unit 1: mac-behave" {  } { { "daddamul.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "daddamul.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942996946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-trivial " "Found design unit 1: andgate-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xorgate-trivial " "Found design unit 2: xorgate-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 abcgate-trivial " "Found design unit 3: abcgate-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cin_map_G-trivial " "Found design unit 4: Cin_map_G-trivial" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorgate " "Found entity 2: xorgate" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "3 abcgate " "Found entity 3: abcgate" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "Gates.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Gates.vhdl" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942996946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942996946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698942996946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698942996946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698942997009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:add_instance " "Elaborating entity \"mac\" for hierarchy \"mac:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Sem-7/VLSI_Design/Assignment4/DUT.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997024 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gnd_sig daddamul.vhdl(44) " "VHDL Signal Declaration warning at daddamul.vhdl(44): used explicit default value for signal \"gnd_sig\" because signal was never assigned a value" {  } { { "daddamul.vhdl" "" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698942997041 "|DUT|mac:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate mac:add_instance\|andgate:\\a1:0:and_i " "Elaborating entity \"andgate\" for hierarchy \"mac:add_instance\|andgate:\\a1:0:and_i\"" {  } { { "daddamul.vhdl" "\\a1:0:and_i" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha mac:add_instance\|ha:ha1 " "Elaborating entity \"ha\" for hierarchy \"mac:add_instance\|ha:ha1\"" {  } { { "daddamul.vhdl" "ha1" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate mac:add_instance\|ha:ha1\|xorgate:x1 " "Elaborating entity \"xorgate\" for hierarchy \"mac:add_instance\|ha:ha1\|xorgate:x1\"" {  } { { "adders.vhdl" "x1" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa mac:add_instance\|fa:fa1 " "Elaborating entity \"fa\" for hierarchy \"mac:add_instance\|fa:fa1\"" {  } { { "daddamul.vhdl" "fa1" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cin_map_G mac:add_instance\|fa:fa1\|Cin_map_G:g1 " "Elaborating entity \"Cin_map_G\" for hierarchy \"mac:add_instance\|fa:fa1\|Cin_map_G:g1\"" {  } { { "adders.vhdl" "g1" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brentkung mac:add_instance\|brentkung:bkadder " "Elaborating entity \"brentkung\" for hierarchy \"mac:add_instance\|brentkung:bkadder\"" {  } { { "daddamul.vhdl" "bkadder" { Text "D:/Sem-7/VLSI_Design/Assignment4/daddamul.vhdl" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abcgate mac:add_instance\|brentkung:bkadder\|abcgate:\\abc_gates_g1:0:abc_i " "Elaborating entity \"abcgate\" for hierarchy \"mac:add_instance\|brentkung:bkadder\|abcgate:\\abc_gates_g1:0:abc_i\"" {  } { { "adders.vhdl" "\\abc_gates_g1:0:abc_i" { Text "D:/Sem-7/VLSI_Design/Assignment4/adders.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698942997166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "883 " "Implemented 883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698942999872 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698942999872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Implemented 786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698942999872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698942999872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698943000070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 22:06:40 2023 " "Processing ended: Thu Nov 02 22:06:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698943000070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698943000070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698943000070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698943000070 ""}
