<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>
	            System Register index by encoding
	          </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="sysregindex">System Register index by instruction and encoding</h1><p>Below are indexes for registers and operations accessed in the following ways:</p><p>For AArch32</p><ul><li><a href="#mcr_mrc_32">MCR/MRC</a></li><li><a href="#mcrr_mrrc_32">MCRR/MRRC</a></li><li><a href="#mrs_msr_32">MRS/MSR</a></li><li><a href="#vmrs_vmsr_32">VMRS/VMSR</a></li></ul><p>For AArch64</p><ul><li><a href="#at_64">AT</a></li><li><a href="#cfp_64">CFP</a></li><li><a href="#cpp_64">CPP</a></li><li><a href="#dc_64">DC</a></li><li><a href="#dvp_64">DVP</a></li><li><a href="#ic_64">IC</a></li><li><a href="#mrs_msr_64">MRS/MSR</a></li><li><a href="#tlbi_64">TLBI</a></li></ul><h2>Registers and operations in AArch32</h2><h2 class="sysregindex"><a id="mcr_mrc_32" name="mcr_mrc_32">
		        Accessed using MCR/MRC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">coproc</th><th class="bitfields">opc1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">opc2</th></tr></thead><tbody><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdidr.html">DBGDIDR</a></span></td><td>Debug ID Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a></span></td><td>Debug OS Lock Data Transfer Register, Receive, External View</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdscrint.html">DBGDSCRint</a></span></td><td>Debug Status and Control Register, Internal View</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdccint.html">DBGDCCINT</a></span></td><td>DCC Interrupt Enable Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dbgdscrext.html">DBGDSCRext</a></span></td><td>Debug Status and Control Register, External View</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a></span></td><td>Debug OS Lock Data Transfer Register, Transmit</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a></span></td><td>Debug Data Transfer Register, Receive</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a></span></td><td>Debug Data Transfer Register, Transmit</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgwfar.html">DBGWFAR</a></span></td><td>Debug Watchpoint Fault Address Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dbgoseccr.html">DBGOSECCR</a></span></td><td>Debug OS Lock Exception Catch Control Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgvcr.html">DBGVCR</a></span></td><td>Debug Vector Catch Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-dbgbvrn.html">DBGBVR&lt;n></a></span></td><td>Debug Breakpoint Value Registers</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-dbgbcrn.html">DBGBCR&lt;n></a></span></td><td>Debug Breakpoint Control Registers</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-dbgwvrn.html">DBGWVR&lt;n></a></span></td><td>Debug Watchpoint Value Registers</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-dbgwcrn.html">DBGWCR&lt;n></a></span></td><td>Debug Watchpoint Control Registers</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdrar.html">DBGDRAR</a></span></td><td>Debug ROM Address Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-dbgoslar.html">DBGOSLAR</a></span></td><td>Debug OS Lock Access Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-dbgoslsr.html">DBGOSLSR</a></span></td><td>Debug OS Lock Status Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-dbgosdlr.html">DBGOSDLR</a></span></td><td>Debug OS Double Lock Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-dbgprcr.html">DBGPRCR</a></span></td><td>Debug Power Control Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n></a></span></td><td>Debug Breakpoint Extended Value Registers</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dbgdsar.html">DBGDSAR</a></span></td><td>Debug Self Address Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-dbgdevid2.html">DBGDEVID2</a></span></td><td>Debug Device ID register 2</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0001</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-dbgdevid1.html">DBGDEVID1</a></span></td><td>Debug Device ID register 1</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0010</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-dbgdevid.html">DBGDEVID</a></span></td><td>Debug Device ID register 0</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-dbgclaimset.html">DBGCLAIMSET</a></span></td><td>Debug CLAIM Tag Set register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1001</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a></span></td><td>Debug CLAIM Tag Clear register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a></span></td><td>Debug Authentication Status register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b111</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-jidr.html">JIDR</a></span></td><td>Jazelle ID Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b111</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-joscr.html">JOSCR</a></span></td><td>Jazelle OS Control Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b111</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-jmcr.html">JMCR</a></span></td><td>Jazelle Main Configuration Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-midr.html">MIDR</a></span></td><td>Main ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ctr.html">CTR</a></span></td><td>Cache Type Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-tcmtr.html">TCMTR</a></span></td><td>TCM Type Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-tlbtr.html">TLBTR</a></span></td><td>TLB Type Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-mpidr.html">MPIDR</a></span></td><td>Multiprocessor Affinity Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-revidr.html">REVIDR</a></span></td><td>Revision ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-id_pfr0.html">ID_PFR0</a></span></td><td>Processor Feature Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-id_pfr1.html">ID_PFR1</a></span></td><td>Processor Feature Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-id_dfr0.html">ID_DFR0</a></span></td><td>Debug Feature Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-id_afr0.html">ID_AFR0</a></span></td><td>Auxiliary Feature Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-id_mmfr0.html">ID_MMFR0</a></span></td><td>Memory Model Feature Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-id_mmfr1.html">ID_MMFR1</a></span></td><td>Memory Model Feature Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-id_mmfr2.html">ID_MMFR2</a></span></td><td>Memory Model Feature Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-id_mmfr3.html">ID_MMFR3</a></span></td><td>Memory Model Feature Register 3</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-id_isar0.html">ID_ISAR0</a></span></td><td>Instruction Set Attribute Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-id_isar1.html">ID_ISAR1</a></span></td><td>Instruction Set Attribute Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-id_isar2.html">ID_ISAR2</a></span></td><td>Instruction Set Attribute Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-id_isar3.html">ID_ISAR3</a></span></td><td>Instruction Set Attribute Register 3</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-id_isar4.html">ID_ISAR4</a></span></td><td>Instruction Set Attribute Register 4</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-id_isar5.html">ID_ISAR5</a></span></td><td>Instruction Set Attribute Register 5</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-id_mmfr4.html">ID_MMFR4</a></span></td><td>Memory Model Feature Register 4</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-id_isar6.html">ID_ISAR6</a></span></td><td>Instruction Set Attribute Register 6</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-id_pfr2.html">ID_PFR2</a></span></td><td>Processor Feature Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-id_dfr1.html">ID_DFR1</a></span></td><td>Debug Feature Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-id_mmfr5.html">ID_MMFR5</a></span></td><td>Memory Model Feature Register 5</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-sctlr.html">SCTLR</a></span></td><td>System Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-actlr.html">ACTLR</a></span></td><td>Auxiliary Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-cpacr.html">CPACR</a></span></td><td>Architectural Feature Access Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-actlr2.html">ACTLR2</a></span></td><td>Auxiliary Control Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-scr.html">SCR</a></span></td><td>Secure Configuration Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-sder.html">SDER</a></span></td><td>Secure Debug Enable Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-nsacr.html">NSACR</a></span></td><td>Non-Secure Access Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-trfcr.html">TRFCR</a></span></td><td>Trace Filter Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-sdcr.html">SDCR</a></span></td><td>Secure Debug Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-ttbr0.html">TTBR0</a></span></td><td>Translation Table Base Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ttbr1.html">TTBR1</a></span></td><td>Translation Table Base Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-ttbcr.html">TTBCR</a></span></td><td>Translation Table Base Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-ttbcr2.html">TTBCR2</a></span></td><td>Translation Table Base Control Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0011</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dacr.html">DACR</a></span></td><td>Domain Access Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-icc_pmr.html">ICC_PMR</a></span></td><td>Interrupt Controller Interrupt Priority Mask Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dfsr.html">DFSR</a></span></td><td>Data Fault Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ifsr.html">IFSR</a></span></td><td>Instruction Fault Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-adfsr.html">ADFSR</a></span></td><td>Auxiliary Data Fault Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-aifsr.html">AIFSR</a></span></td><td>Auxiliary Instruction Fault Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch32-erridr.html unchanged">ERRIDR</span></td><td>Error Record ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-errselr.html">ERRSELR</a></span></td><td>Error Record Select Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-erxfr.html">ERXFR</a></span></td><td>Selected Error Record Feature Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-erxctlr.html">ERXCTLR</a></span></td><td>Selected Error Record Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch32-erxstatus.html unchanged">ERXSTATUS</span></td><td>Selected Error Record Primary Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-erxaddr.html">ERXADDR</a></span></td><td>Selected Error Record Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-erxfr2.html">ERXFR2</a></span></td><td>Selected Error Record Feature Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-erxctlr2.html">ERXCTLR2</a></span></td><td>Selected Error Record Control Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-erxaddr2.html">ERXADDR2</a></span></td><td>Selected Error Record Address Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-erxmisc0.html">ERXMISC0</a></span></td><td>Selected Error Record Miscellaneous Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-erxmisc1.html">ERXMISC1</a></span></td><td>Selected Error Record Miscellaneous Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-erxmisc4.html">ERXMISC4</a></span></td><td>Selected Error Record Miscellaneous Register 4</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-erxmisc5.html">ERXMISC5</a></span></td><td>Selected Error Record Miscellaneous Register 5</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-erxmisc2.html">ERXMISC2</a></span></td><td>Selected Error Record Miscellaneous Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-erxmisc3.html">ERXMISC3</a></span></td><td>Selected Error Record Miscellaneous Register 3</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-erxmisc6.html">ERXMISC6</a></span></td><td>Selected Error Record Miscellaneous Register 6</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-erxmisc7.html">ERXMISC7</a></span></td><td>Selected Error Record Miscellaneous Register 7</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dfar.html">DFAR</a></span></td><td>Data Fault Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-ifar.html">IFAR</a></span></td><td>Instruction Fault Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-icialluis.html">ICIALLUIS</a></span></td><td>Instruction Cache Invalidate All to PoU, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0001</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-bpiallis.html">BPIALLIS</a></span></td><td>Branch Predictor Invalidate All, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-cfprctx.html">CFPRCTX</a></span></td><td>Control Flow Prediction Restriction by Context</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-dvprctx.html">DVPRCTX</a></span></td><td>Data Value Prediction Restriction by Context</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0011</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-cpprctx.html">CPPRCTX</a></span></td><td>Cache Prefetch Prediction Restriction by Context</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-par.html">PAR</a></span></td><td>Physical Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-iciallu.html">ICIALLU</a></span></td><td>Instruction Cache Invalidate All to PoU</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-icimvau.html">ICIMVAU</a></span></td><td>Instruction Cache line Invalidate by VA to PoU</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-cp15isb.html">CP15ISB</a></span></td><td>Instruction Synchronization Barrier System instruction</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-bpiall.html">BPIALL</a></span></td><td>Branch Predictor Invalidate All</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-bpimva.html">BPIMVA</a></span></td><td>Branch Predictor Invalidate by VA</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dcimvac.html">DCIMVAC</a></span></td><td>Data Cache line Invalidate by VA to PoC</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dcisw.html">DCISW</a></span></td><td>Data Cache line Invalidate by Set/Way</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-ats1cpr.html">ATS1CPR</a></span></td><td>Address Translate Stage 1 Current state PL1 Read</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ats1cpw.html">ATS1CPW</a></span></td><td>Address Translate Stage 1 Current state PL1 Write</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-ats1cur.html">ATS1CUR</a></span></td><td>Address Translate Stage 1 Current state Unprivileged Read</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-ats1cuw.html">ATS1CUW</a></span></td><td>Address Translate Stage 1 Current state Unprivileged Write</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-ats12nsopr.html">ATS12NSOPR</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only PL1 Read</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-ats12nsopw.html">ATS12NSOPW</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only PL1 Write</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-ats12nsour.html">ATS12NSOUR</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-ats12nsouw.html">ATS12NSOUW</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-ats1cprp.html">ATS1CPRP</a></span></td><td>Address Translate Stage 1 Current state PL1 Read PAN</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ats1cpwp.html">ATS1CPWP</a></span></td><td>Address Translate Stage 1 Current state PL1 Write PAN</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dccmvac.html">DCCMVAC</a></span></td><td>Data Cache line Clean by VA to PoC</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dccsw.html">DCCSW</a></span></td><td>Data Cache line Clean by Set/Way</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-cp15dsb.html">CP15DSB</a></span></td><td>Data Synchronization Barrier System instruction</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-cp15dmb.html">CP15DMB</a></span></td><td>Data Memory Barrier System instruction</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dccmvau.html">DCCMVAU</a></span></td><td>Data Cache line Clean by VA to PoU</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dccimvac.html">DCCIMVAC</a></span></td><td>Data Cache line Clean and Invalidate by VA to PoC</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dccisw.html">DCCISW</a></span></td><td>Data Cache line Clean and Invalidate by Set/Way</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-tlbiallis.html">TLBIALLIS</a></span></td><td>TLB Invalidate All, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-tlbimvais.html">TLBIMVAIS</a></span></td><td>TLB Invalidate by VA, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-tlbiasidis.html">TLBIASIDIS</a></span></td><td>TLB Invalidate by ASID match, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-tlbimvaais.html">TLBIMVAAIS</a></span></td><td>TLB Invalidate by VA, All ASID, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-tlbimvalis.html">TLBIMVALIS</a></span></td><td>TLB Invalidate by VA, Last level, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-tlbimvaalis.html">TLBIMVAALIS</a></span></td><td>TLB Invalidate by VA, All ASID, Last level, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-itlbiall.html">ITLBIALL</a></span></td><td>Instruction TLB Invalidate All</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-itlbimva.html">ITLBIMVA</a></span></td><td>Instruction TLB Invalidate by VA</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-itlbiasid.html">ITLBIASID</a></span></td><td>Instruction TLB Invalidate by ASID match</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dtlbiall.html">DTLBIALL</a></span></td><td>Data TLB Invalidate All</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dtlbimva.html">DTLBIMVA</a></span></td><td>Data TLB Invalidate by VA</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-dtlbiasid.html">DTLBIASID</a></span></td><td>Data TLB Invalidate by ASID match</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-tlbiall.html">TLBIALL</a></span></td><td>TLB Invalidate All</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-tlbimva.html">TLBIMVA</a></span></td><td>TLB Invalidate by VA</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-tlbiasid.html">TLBIASID</a></span></td><td>TLB Invalidate by ASID match</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-tlbimvaa.html">TLBIMVAA</a></span></td><td>TLB Invalidate by VA, All ASID</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-tlbimval.html">TLBIMVAL</a></span></td><td>TLB Invalidate by VA, Last level</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-tlbimvaal.html">TLBIMVAAL</a></span></td><td>TLB Invalidate by VA, All ASID, Last level</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-pmcr.html">PMCR</a></span></td><td>Performance Monitors Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-pmcntenset.html">PMCNTENSET</a></span></td><td>Performance Monitors Count Enable Set register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-pmcntenclr.html">PMCNTENCLR</a></span></td><td>Performance Monitors Count Enable Clear register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-pmovsr.html">PMOVSR</a></span></td><td>Performance Monitors Overflow Flag Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-pmswinc.html">PMSWINC</a></span></td><td>Performance Monitors Software Increment register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-pmselr.html">PMSELR</a></span></td><td>Performance Monitors Event Counter Selection Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-pmceid0.html">PMCEID0</a></span></td><td>Performance Monitors Common Event Identification register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-pmceid1.html">PMCEID1</a></span></td><td>Performance Monitors Common Event Identification register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-pmccntr.html">PMCCNTR</a></span></td><td>Performance Monitors Cycle Count Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-pmxevtyper.html">PMXEVTYPER</a></span></td><td>Performance Monitors Selected Event Type Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1101</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-pmxevcntr.html">PMXEVCNTR</a></span></td><td>Performance Monitors Selected Event Count Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-pmuserenr.html">PMUSERENR</a></span></td><td>Performance Monitors User Enable Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-pmintenset.html">PMINTENSET</a></span></td><td>Performance Monitors Interrupt Enable Set register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-pmintenclr.html">PMINTENCLR</a></span></td><td>Performance Monitors Interrupt Enable Clear register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-pmovsset.html">PMOVSSET</a></span></td><td>Performance Monitors Overflow Flag Status Set register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-pmceid2.html">PMCEID2</a></span></td><td>Performance Monitors Common Event Identification register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-pmceid3.html">PMCEID3</a></span></td><td>Performance Monitors Common Event Identification register 3</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-pmmir.html">PMMIR</a></span></td><td>Performance Monitors Machine Identification Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-amair0.html">AMAIR0</a></span></td><td>Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-amair1.html">AMAIR1</a></span></td><td>Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-vbar.html">VBAR</a></span></td><td>Vector Base Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-rmr.html">RMR</a></span></td><td>Reset Management Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-isr.html">ISR</a></span></td><td>Interrupt Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-disr.html">DISR</a></span></td><td>Deferred Interrupt Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-icc_iar0.html">ICC_IAR0</a></span></td><td>Interrupt Controller Interrupt Acknowledge Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-icc_eoir0.html">ICC_EOIR0</a></span></td><td>Interrupt Controller End Of Interrupt Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-icc_hppir0.html">ICC_HPPIR0</a></span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-icc_bpr0.html">ICC_BPR0</a></span></td><td>Interrupt Controller Binary Point Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b1:n[1:0]</td><td><span class="goodlink"><a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;n></a></span></td><td>Interrupt Controller Active Priorities Group 0 Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1001</td><td class="bitfields">0b0:n[1:0]</td><td><span class="goodlink"><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n></a></span></td><td>Interrupt Controller Active Priorities Group 1 Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-icc_dir.html">ICC_DIR</a></span></td><td>Interrupt Controller Deactivate Interrupt Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-icc_rpr.html">ICC_RPR</a></span></td><td>Interrupt Controller Running Priority Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-icc_iar1.html">ICC_IAR1</a></span></td><td>Interrupt Controller Interrupt Acknowledge Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-icc_eoir1.html">ICC_EOIR1</a></span></td><td>Interrupt Controller End Of Interrupt Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-icc_hppir1.html">ICC_HPPIR1</a></span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-icc_bpr1.html">ICC_BPR1</a></span></td><td>Interrupt Controller Binary Point Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-icc_ctlr.html">ICC_CTLR</a></span></td><td>Interrupt Controller Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-icc_sre.html">ICC_SRE</a></span></td><td>Interrupt Controller System Register Enable register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch32-icc_igrpen0.html">ICC_IGRPEN0</a></span></td><td>Interrupt Controller Interrupt Group 0 Enable register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a></span></td><td>Interrupt Controller Interrupt Group 1 Enable register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-fcseidr.html">FCSEIDR</a></span></td><td>FCSE Process ID register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-contextidr.html">CONTEXTIDR</a></span></td><td>Context ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-tpidrurw.html">TPIDRURW</a></span></td><td>PL0 Read/Write Software Thread ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-tpidruro.html">TPIDRURO</a></span></td><td>PL0 Read-Only Software Thread ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-tpidrprw.html">TPIDRPRW</a></span></td><td>PL1 Software Thread ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-amcr.html">AMCR</a></span></td><td>Activity Monitors Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch32-amcfgr.html unchanged">AMCFGR</span></td><td>Activity Monitors Configuration Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch32-amcgcr.html unchanged">AMCGCR</span></td><td>Activity Monitors Counter Group Configuration Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-amuserenr.html">AMUSERENR</a></span></td><td>Activity Monitors User Enable Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch32-amcntenclr0.html unchanged">AMCNTENCLR0</span></td><td>Activity Monitors Count Enable Clear Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch32-amcntenset0.html unchanged">AMCNTENSET0</span></td><td>Activity Monitors Count Enable Set Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a></span></td><td>Activity Monitors Count Enable Clear Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-amcntenset1.html">AMCNTENSET1</a></span></td><td>Activity Monitors Count Enable Set Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b011:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;n></a></span></td><td>Activity Monitors Event Type Registers 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b111:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n></a></span></td><td>Activity Monitors Event Type Registers 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-cntfrq.html">CNTFRQ</a></span></td><td>Counter-timer Frequency register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-cntkctl.html">CNTKCTL</a></span></td><td>Counter-timer Kernel Control register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-cntp_tval.html">CNTP_TVAL</a></span></td><td>Counter-timer Physical Timer TimerValue register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-cntp_ctl.html">CNTP_CTL</a></span></td><td>Counter-timer Physical Timer Control register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-cntv_tval.html">CNTV_TVAL</a></span></td><td>Counter-timer Virtual Timer TimerValue register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-cntv_ctl.html">CNTV_CTL</a></span></td><td>Counter-timer Virtual Timer Control register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b10:n[4:3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a></span></td><td>Performance Monitors Event Count Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b1111</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-pmccfiltr.html">PMCCFILTR</a></span></td><td>Performance Monitors Cycle Count Filter Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b11:n[4:3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a></span></td><td>Performance Monitors Event Type Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-ccsidr.html">CCSIDR</a></span></td><td>Current Cache Size ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-clidr.html">CLIDR</a></span></td><td>Cache Level ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-ccsidr2.html">CCSIDR2</a></span></td><td>Current Cache Size ID Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-aidr.html">AIDR</a></span></td><td>Auxiliary ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b010</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-csselr.html">CSSELR</a></span></td><td>Cache Size Selection Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-dspsr.html">DSPSR</a></span></td><td>Debug Saved Program Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-dlr.html">DLR</a></span></td><td>Debug Link Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-vpidr.html">VPIDR</a></span></td><td>Virtualization Processor ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-vmpidr.html">VMPIDR</a></span></td><td>Virtualization Multiprocessor ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hsctlr.html">HSCTLR</a></span></td><td>Hyp System Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-hactlr.html">HACTLR</a></span></td><td>Hyp Auxiliary Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-hactlr2.html">HACTLR2</a></span></td><td>Hyp Auxiliary Control Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hcr.html">HCR</a></span></td><td>Hyp Configuration Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-hdcr.html">HDCR</a></span></td><td>Hyp Debug Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-hcptr.html">HCPTR</a></span></td><td>Hyp Architectural Feature Trap Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-hstr.html">HSTR</a></span></td><td>Hyp System Trap Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-hcr2.html">HCR2</a></span></td><td>Hyp Configuration Register 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-hacr.html">HACR</a></span></td><td>Hyp Auxiliary Configuration Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-htrfcr.html">HTRFCR</a></span></td><td>Hyp Trace Filter Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-htcr.html">HTCR</a></span></td><td>Hyp Translation Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-vtcr.html">VTCR</a></span></td><td>Virtualization Translation Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hadfsr.html">HADFSR</a></span></td><td>Hyp Auxiliary Data Fault Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-haifsr.html">HAIFSR</a></span></td><td>Hyp Auxiliary Instruction Fault Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hsr.html">HSR</a></span></td><td>Hyp Syndrome Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch32-vdfsr.html unchanged">VDFSR</span></td><td>Virtual SError Exception Syndrome Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hdfar.html">HDFAR</a></span></td><td>Hyp Data Fault Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-hifar.html">HIFAR</a></span></td><td>Hyp Instruction Fault Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-hpfar.html">HPFAR</a></span></td><td>Hyp IPA Fault Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-ats1hr.html">ATS1HR</a></span></td><td>Address Translate Stage 1 Hyp mode Read</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ats1hw.html">ATS1HW</a></span></td><td>Address Translate Stage 1 Hyp mode Write</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-tlbiipas2is.html">TLBIIPAS2IS</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-tlbiipas2lis.html">TLBIIPAS2LIS</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-tlbiallhis.html">TLBIALLHIS</a></span></td><td>TLB Invalidate All, Hyp mode, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-tlbimvahis.html">TLBIMVAHIS</a></span></td><td>TLB Invalidate by VA, Hyp mode, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-tlbiallnsnhis.html">TLBIALLNSNHIS</a></span></td><td>TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-tlbimvalhis.html">TLBIMVALHIS</a></span></td><td>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-tlbiipas2.html">TLBIIPAS2</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-tlbiipas2l.html">TLBIIPAS2L</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-tlbiallh.html">TLBIALLH</a></span></td><td>TLB Invalidate All, Hyp mode</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-tlbimvah.html">TLBIMVAH</a></span></td><td>TLB Invalidate by VA, Hyp mode</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-tlbiallnsnh.html">TLBIALLNSNH</a></span></td><td>TLB Invalidate All, Non-Secure Non-Hyp</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-tlbimvalh.html">TLBIMVALH</a></span></td><td>TLB Invalidate by VA, Last level, Hyp mode</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hmair0.html">HMAIR0</a></span></td><td>Hyp Memory Attribute Indirection Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-hmair1.html">HMAIR1</a></span></td><td>Hyp Memory Attribute Indirection Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hamair0.html">HAMAIR0</a></span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-hamair1.html">HAMAIR1</a></span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-hvbar.html">HVBAR</a></span></td><td>Hyp Vector Base Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-hrmr.html">HRMR</a></span></td><td>Hyp Reset Management Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch32-vdisr.html unchanged">VDISR</span></td><td>Virtual Deferred Interrupt Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0:n[1:0]</td><td><span class="goodlink"><a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n></a></span></td><td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1001</td><td class="bitfields">0b0:n[1:0]</td><td><span class="goodlink"><a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n></a></span></td><td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1001</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-icc_hsre.html">ICC_HSRE</a></span></td><td>Interrupt Controller Hyp System Register Enable register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-ich_hcr.html">ICH_HCR</a></span></td><td>Interrupt Controller Hyp Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-ich_vtr.html">ICH_VTR</a></span></td><td>Interrupt Controller VGIC Type Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-ich_misr.html">ICH_MISR</a></span></td><td>Interrupt Controller Maintenance Interrupt State Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch32-ich_eisr.html">ICH_EISR</a></span></td><td>Interrupt Controller End of Interrupt Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-ich_elrsr.html">ICH_ELRSR</a></span></td><td>Interrupt Controller Empty List Register Status Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-ich_vmcr.html">ICH_VMCR</a></span></td><td>Interrupt Controller Virtual Machine Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b110:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch32-ich_lrn.html">ICH_LR&lt;n></a></span></td><td>Interrupt Controller List Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b111:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch32-ich_lrcn.html">ICH_LRC&lt;n></a></span></td><td>Interrupt Controller List Registers</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch32-htpidr.html">HTPIDR</a></span></td><td>Hyp Software Thread ID Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-cnthctl.html">CNTHCTL</a></span></td><td>Counter-timer Hyp Control register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch32-cnthp_tval.html">CNTHP_TVAL</a></span></td><td>Counter-timer Hyp Physical Timer TimerValue register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a></span></td><td>Counter-timer Hyp Physical Timer Control register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch32-icc_mctlr.html">ICC_MCTLR</a></span></td><td>Interrupt Controller Monitor Control Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch32-icc_msre.html">ICC_MSRE</a></span></td><td>Interrupt Controller Monitor System Register Enable register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch32-icc_mgrpen1.html">ICC_MGRPEN1</a></span></td><td>Interrupt Controller Monitor Interrupt Group 1 Enable register</td></tr></tbody></table><h2 class="sysregindex"><a id="mcrr_mrrc_32" name="mcrr_mrrc_32">
		        Accessed using MCRR/MRRC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="3">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">coproc</th><th class="bitfields">CRm</th><th class="bitfields">opc1</th></tr></thead><tbody><tr><td class="bitfields">0b1110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-dbgdrar.html">DBGDRAR</a></span></td><td>Debug ROM Address Register</td></tr><tr><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-dbgdsar.html">DBGDSAR</a></span></td><td>Debug Self Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b000:n[3]</td><td class="bitfields">0b0:n[2:0]</td><td><span class="goodlink"><a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n></a></span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-ttbr0.html">TTBR0</a></span></td><td>Translation Table Base Register 0</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td><span class="goodlink"><a href="AArch32-ttbr1.html">TTBR1</a></span></td><td>Translation Table Base Register 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b0010</td><td class="bitfields">0b0100</td><td><span class="goodlink"><a href="AArch32-httbr.html">HTTBR</a></span></td><td>Hyp Translation Table Base Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b0010</td><td class="bitfields">0b0110</td><td><span class="goodlink"><a href="AArch32-vttbr.html">VTTBR</a></span></td><td>Virtualization Translation Table Base Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b010:n[3]</td><td class="bitfields"><del>0b0:</del>n[2:0]</td><td><span class="goodlink"><a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;n></a></span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b0111</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-par.html">PAR</a></span></td><td>Physical Address Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1001</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-pmccntr.html">PMCCNTR</a></span></td><td>Performance Monitors Cycle Count Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-icc_sgi1r.html">ICC_SGI1R</a></span></td><td>Interrupt Controller Software Generated Interrupt Group 1 Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td><span class="goodlink"><a href="AArch32-icc_asgi1r.html">ICC_ASGI1R</a></span></td><td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1100</td><td class="bitfields">0b0010</td><td><span class="goodlink"><a href="AArch32-icc_sgi0r.html">ICC_SGI0R</a></span></td><td>Interrupt Controller Software Generated Interrupt Group 0 Register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-cntpct.html">CNTPCT</a></span></td><td>Counter-timer Physical Count register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0001</td><td><span class="goodlink"><a href="AArch32-cntvct.html">CNTVCT</a></span></td><td>Counter-timer Virtual Count register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td><span class="goodlink"><a href="AArch32-cntp_cval.html">CNTP_CVAL</a></span></td><td>Counter-timer Physical Timer CompareValue register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td><span class="goodlink"><a href="AArch32-cntv_cval.html">CNTV_CVAL</a></span></td><td>Counter-timer Virtual Timer CompareValue register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0100</td><td><span class="goodlink"><a href="AArch32-cntvoff.html">CNTVOFF</a></span></td><td>Counter-timer Virtual Offset register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0110</td><td><span class="goodlink"><a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a></span></td><td>Counter-timer Hyp Physical CompareValue register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b1000</td><td><span class="goodlink"><a href="AArch32-cntpctss.html">CNTPCTSS</a></span></td><td>Counter-timer Self-Synchronized Physical Count register</td></tr><tr><td class="bitfields">0b1111</td><td class="bitfields">0b1110</td><td class="bitfields">0b1001</td><td><span class="goodlink"><a href="AArch32-cntvctss.html">CNTVCTSS</a></span></td><td>Counter-timer Self-Synchronized Virtual Count register</td></tr></tbody></table><h2 class="sysregindex"><a id="mrs_msr_32" name="mrs_msr_32">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="3">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">R</th><th class="bitfields">M</th><th class="bitfields">M1</th></tr></thead><tbody><tr><td class="bitfields">0b0</td><td class="bitfields">0b1</td><td class="bitfields">0b1110</td><td><span class="goodlink"><a href="AArch32-elr_hyp.html">ELR_hyp</a></span></td><td>Exception Link Register (Hyp mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b0</td><td class="bitfields">0b1110</td><td><span class="goodlink"><a href="AArch32-spsr_fiq.html">SPSR_fiq</a></span></td><td>Saved Program Status Register (FIQ mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b1</td><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-spsr_irq.html">SPSR_irq</a></span></td><td>Saved Program Status Register (IRQ mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b1</td><td class="bitfields">0b0010</td><td><span class="goodlink"><a href="AArch32-spsr_svc.html">SPSR_svc</a></span></td><td>Saved Program Status Register (Supervisor mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b1</td><td class="bitfields">0b0100</td><td><span class="goodlink"><a href="AArch32-spsr_abt.html">SPSR_abt</a></span></td><td>Saved Program Status Register (Abort mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b1</td><td class="bitfields">0b0110</td><td><span class="goodlink"><a href="AArch32-spsr_und.html">SPSR_und</a></span></td><td>Saved Program Status Register (Undefined mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b1</td><td class="bitfields">0b1100</td><td><span class="goodlink"><a href="AArch32-spsr_mon.html">SPSR_mon</a></span></td><td>Saved Program Status Register (Monitor mode)</td></tr><tr><td class="bitfields">0b1</td><td class="bitfields">0b1</td><td class="bitfields">0b1110</td><td><span class="goodlink"><a href="AArch32-spsr_hyp.html">SPSR_hyp</a></span></td><td>Saved Program Status Register (Hyp mode)</td></tr></tbody></table><h2 class="sysregindex"><a id="vmrs_vmsr_32" name="vmrs_vmsr_32">
		        Accessed using VMRS/VMSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="1">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">reg</th></tr></thead><tbody><tr><td class="bitfields">0b0000</td><td><span class="goodlink"><a href="AArch32-fpsid.html">FPSID</a></span></td><td>Floating-Point System ID register</td></tr><tr><td class="bitfields">0b0001</td><td><span class="goodlink"><a href="AArch32-fpscr.html">FPSCR</a></span></td><td>Floating-Point Status and Control Register</td></tr><tr><td class="bitfields">0b0101</td><td><span class="goodlink"><a href="AArch32-mvfr2.html">MVFR2</a></span></td><td>Media and VFP Feature Register 2</td></tr><tr><td class="bitfields">0b0110</td><td><span class="goodlink"><a href="AArch32-mvfr1.html">MVFR1</a></span></td><td>Media and VFP Feature Register 1</td></tr><tr><td class="bitfields">0b0111</td><td><span class="goodlink"><a href="AArch32-mvfr0.html">MVFR0</a></span></td><td>Media and VFP Feature Register 0</td></tr><tr><td class="bitfields">0b1000</td><td><span class="goodlink"><a href="AArch32-fpexc.html">FPEXC</a></span></td><td>Floating-Point Exception Control register</td></tr></tbody></table><h2>Registers and operations in AArch64</h2><h2 class="sysregindex"><a id="at_64" name="at_64">
		        Accessed using AT:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-at-s1e1r.html">AT S1E1R</a></span></td><td>Address Translate Stage 1 EL1 Read</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-at-s1e1w.html">AT S1E1W</a></span></td><td>Address Translate Stage 1 EL1 Write</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-at-s1e0r.html">AT S1E0R</a></span></td><td>Address Translate Stage 1 EL0 Read</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-at-s1e0w.html">AT S1E0W</a></span></td><td>Address Translate Stage 1 EL0 Write</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-at-s1e1rp.html unchanged">AT S1E1RP</span></td><td>Address Translate Stage 1 EL1 Read PAN</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1001</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-at-s1e1wp.html unchanged">AT S1E1WP</span></td><td>Address Translate Stage 1 EL1 Write PAN</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-at-s1e2r.html">AT S1E2R</a></span></td><td>Address Translate Stage 1 EL2 Read</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-at-s1e2w.html">AT S1E2W</a></span></td><td>Address Translate Stage 1 EL2 Write</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-at-s12e1r.html">AT S12E1R</a></span></td><td>Address Translate Stages 1 and 2 EL1 Read</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-at-s12e1w.html">AT S12E1W</a></span></td><td>Address Translate Stages 1 and 2 EL1 Write</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-at-s12e0r.html">AT S12E0R</a></span></td><td>Address Translate Stages 1 and 2 EL0 Read</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-at-s12e0w.html">AT S12E0W</a></span></td><td>Address Translate Stages 1 and 2 EL0 Write</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-at-s1e3r.html">AT S1E3R</a></span></td><td>Address Translate Stage 1 EL3 Read</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-at-s1e3w.html">AT S1E3W</a></span></td><td>Address Translate Stage 1 EL3 Write</td></tr></tbody></table><h2 class="sysregindex"><a id="cfp_64" name="cfp_64">
		        Accessed using CFP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-cfp-rctx.html unchanged">CFP RCTX</span></td><td>Control Flow Prediction Restriction by Context</td></tr></tbody></table><h2 class="sysregindex"><a id="cpp_64" name="cpp_64">
		        Accessed using CPP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0011</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-cpp-rctx.html unchanged">CPP RCTX</span></td><td>Cache Prefetch Prediction Restriction by Context</td></tr></tbody></table><h2 class="sysregindex"><a id="dc_64" name="dc_64">
		        Accessed using DC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dc-ivac.html unchanged">DC IVAC</span></td><td>Data or unified Cache line Invalidate by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-dc-isw.html unchanged">DC ISW</span></td><td>Data or unified Cache line Invalidate by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-dc-igvac.html unchanged">DC IGVAC</span></td><td>Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-dc-igsw.html unchanged">DC IGSW</span></td><td>Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-dc-igdvac.html unchanged">DC IGDVAC</span></td><td>Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0110</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-dc-igdsw.html unchanged">DC IGDSW</span></td><td>Data, Allocation Tag or unified Cache line Invalidate of Data and Allocation Tags by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-dc-csw.html unchanged">DC CSW</span></td><td>Data or unified Cache line Clean by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-dc-cgsw.html unchanged">DC CGSW</span></td><td>Data, Allocation Tag or unified Cache line Clean of Allocation Tags by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-dc-cgdsw.html unchanged">DC CGDSW</span></td><td>Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-dc-cisw.html unchanged">DC CISW</span></td><td>Data or unified Cache line Clean and Invalidate by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-dc-cigsw.html unchanged">DC CIGSW</span></td><td>Data, Allocation Tag or unified Cache line Clean and Invalidate of Allocation Tags by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-dc-cigdsw.html unchanged">DC CIGDSW</span></td><td>Data, Allocation Tag or unified Cache line Clean and Invalidate of Data and Allocation Tags by Set/Way</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-dc-zva.html">DC ZVA</a></span></td><td>Data Cache Zero by VA</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0100</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-dc-gva.html unchanged">DC GVA</span></td><td>Data Cache set Allocation Tag by VA</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-dc-gzva.html unchanged">DC GZVA</span></td><td>Data Cache set Allocation Tags and Zero by VA</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dc-cvac.html unchanged">DC CVAC</span></td><td>Data or unified Cache line Clean by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-dc-cgvac.html unchanged">DC CGVAC</span></td><td>Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1010</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-dc-cgdvac.html unchanged">DC CGDVAC</span></td><td>Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1011</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dc-cvau.html unchanged">DC CVAU</span></td><td>Data or unified Cache line Clean by VA to PoU</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1100</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dc-cvap.html unchanged">DC CVAP</span></td><td>Data or unified Cache line Clean by VA to PoP</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1100</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-dc-cgvap.html unchanged">DC CGVAP</span></td><td>Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoP</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-dc-cgdvap.html unchanged">DC CGDVAP</span></td><td>Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by VA to PoP</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1101</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dc-cvadp.html unchanged">DC CVADP</span></td><td>Data or unified Cache line Clean by VA to PoDP</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1101</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-dc-cgvadp.html unchanged">DC CGVADP</span></td><td>Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by VA to PoDP</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1101</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-dc-cgdvadp.html">DC CGDVADP</a></span></td><td>Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoDP</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dc-civac.html unchanged">DC CIVAC</span></td><td>Data or unified Cache line Clean and Invalidate by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-dc-cigvac.html unchanged">DC CIGVAC</span></td><td>Data, Allocation Tag or unified Cache line Clean and Invalidate of Allocation Tags by VA to PoC</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-dc-cigdvac.html unchanged">DC CIGDVAC</span></td><td>Data, Allocation Tag or unified Cache line Clean and Invalidate of Data and Allocation Tags by VA to PoC</td></tr></tbody></table><h2 class="sysregindex"><a id="dvp_64" name="dvp_64">
		        Accessed using DVP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-dvp-rctx.html unchanged">DVP RCTX</span></td><td>Data Value Prediction Restriction by Context</td></tr></tbody></table><h2 class="sysregindex"><a id="ic_64" name="ic_64">
		        Accessed using IC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="6">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th><th class="bitfields">Rt</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-ic-ialluis.html unchanged">IC IALLUIS</span></td><td>Instruction Cache Invalidate All to PoU, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-ic-iallu.html unchanged">IC IALLU</span></td><td>Instruction Cache Invalidate All to PoU</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b011</td><td class="bitfields">0b0111</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-ic-ivau.html unchanged">IC IVAU</span></td><td>Instruction Cache line Invalidate by VA to PoU</td></tr></tbody></table><h2 class="sysregindex"><a id="mrs_msr_64" name="mrs_msr_64">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="5">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th></tr></thead><tbody><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-osdtrrx_el1.html unchanged">OSDTRRX_EL1</span></td><td>OS Lock Data Transfer Register, Receive</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-mdccint_el1.html unchanged">MDCCINT_EL1</span></td><td>Monitor DCC Interrupt Enable Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-mdscr_el1.html unchanged">MDSCR_EL1</span></td><td>Monitor Debug System Control Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-osdtrtx_el1.html unchanged">OSDTRTX_EL1</span></td><td>OS Lock Data Transfer Register, Transmit</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-oseccr_el1.html">OSECCR_EL1</a></span></td><td>OS Lock Exception Catch Control Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1</a></span></td><td>Debug Breakpoint Value Registers</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></span></td><td>Debug Breakpoint Control Registers</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-dbgwvrn_el1.html unchanged">DBGWVR&lt;n>_EL1</span></td><td>Debug Watchpoint Value Registers</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">n[3:0]</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-dbgwcrn_el1.html unchanged">DBGWCR&lt;n>_EL1</span></td><td>Debug Watchpoint Control Registers</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-mdrar_el1.html unchanged">MDRAR_EL1</span></td><td>Monitor Debug ROM Address Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-oslar_el1.html unchanged">OSLAR_EL1</span></td><td>OS Lock Access Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-oslsr_el1.html unchanged">OSLSR_EL1</span></td><td>OS Lock Status Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-osdlr_el1.html unchanged">OSDLR_EL1</span></td><td>OS Double Lock Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-dbgprcr_el1.html unchanged">DBGPRCR_EL1</span></td><td>Debug Power Control Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1000</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-dbgclaimset_el1.html unchanged">DBGCLAIMSET_EL1</span></td><td>Debug CLAIM Tag Set register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1001</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a></span></td><td>Debug CLAIM Tag Clear register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b1110</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-dbgauthstatus_el1.html unchanged">DBGAUTHSTATUS_EL1</span></td><td>Debug Authentication Status register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b011</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-mdccsr_el0.html unchanged">MDCCSR_EL0</span></td><td>Monitor DCC Status Register</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b011</td><td class="bitfields">0b0000</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a></span></td><td>Debug Data Transfer Register, half-duplex</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b011</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a></span></td><td>Debug Data Transfer Register, Receive</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b011</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a></span></td><td>Debug Data Transfer Register, Transmit</td></tr><tr><td class="bitfields">0b10</td><td class="bitfields">0b100</td><td class="bitfields">0b0000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-dbgvcr32_el2.html">DBGVCR32_EL2</a></span></td><td>Debug Vector Catch Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-midr_el1.html unchanged">MIDR_EL1</span></td><td>Main ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-mpidr_el1.html unchanged">MPIDR_EL1</span></td><td>Multiprocessor Affinity Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-revidr_el1.html unchanged">REVIDR_EL1</span></td><td>Revision ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-id_pfr0_el1.html">ID_PFR0_EL1</a></span></td><td>AArch32 Processor Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-id_pfr1_el1.html">ID_PFR1_EL1</a></span></td><td>AArch32 Processor Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-id_dfr0_el1.html">ID_DFR0_EL1</a></span></td><td>AArch32 Debug Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-id_afr0_el1.html">ID_AFR0_EL1</a></span></td><td>AArch32 Auxiliary Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-id_mmfr0_el1.html">ID_MMFR0_EL1</a></span></td><td>AArch32 Memory Model Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-id_mmfr1_el1.html">ID_MMFR1_EL1</a></span></td><td>AArch32 Memory Model Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-id_mmfr2_el1.html">ID_MMFR2_EL1</a></span></td><td>AArch32 Memory Model Feature Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0001</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-id_mmfr3_el1.html">ID_MMFR3_EL1</a></span></td><td>AArch32 Memory Model Feature Register 3</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-id_isar0_el1.html">ID_ISAR0_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-id_isar1_el1.html">ID_ISAR1_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-id_isar2_el1.html">ID_ISAR2_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-id_isar3_el1.html">ID_ISAR3_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 3</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-id_isar4_el1.html">ID_ISAR4_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 4</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-id_isar5_el1.html">ID_ISAR5_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 5</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1</a></span></td><td>AArch32 Memory Model Feature Register 4</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0010</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-id_isar6_el1.html">ID_ISAR6_EL1</a></span></td><td>AArch32 Instruction Set Attribute Register 6</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mvfr0_el1.html">MVFR0_EL1</a></span></td><td>AArch32 Media and VFP Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-mvfr1_el1.html">MVFR1_EL1</a></span></td><td>AArch32 Media and VFP Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-mvfr2_el1.html">MVFR2_EL1</a></span></td><td>AArch32 Media and VFP Feature Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-id_pfr2_el1.html">ID_PFR2_EL1</a></span></td><td>AArch32 Processor Feature Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-id_dfr1_el1.html">ID_DFR1_EL1</a></span></td><td>Debug Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0011</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-id_mmfr5_el1.html">ID_MMFR5_EL1</a></span></td><td>AArch32 Memory Model Feature Register 5</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a></span></td><td>AArch64 Processor Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-id_aa64pfr1_el1.html">ID_AA64PFR1_EL1</a></span></td><td>AArch64 Processor Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a></span></td><td>SVE Feature ID register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a></span></td><td>AArch64 Debug Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-id_aa64dfr1_el1.html">ID_AA64DFR1_EL1</a></span></td><td>AArch64 Debug Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-id_aa64afr0_el1.html">ID_AA64AFR0_EL1</a></span></td><td>AArch64 Auxiliary Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0101</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-id_aa64afr1_el1.html">ID_AA64AFR1_EL1</a></span></td><td>AArch64 Auxiliary Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-id_aa64isar0_el1.html">ID_AA64ISAR0_EL1</a></span></td><td>AArch64 Instruction Set Attribute Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a></span></td><td>AArch64 Instruction Set Attribute Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a></span></td><td>AArch64 Memory Model Feature Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0111</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr1_el1.html">ID_AA64MMFR1_EL1</a></span></td><td>AArch64 Memory Model Feature Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0000</td><td class="bitfields">0b0111</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr2_el1.html">ID_AA64MMFR2_EL1</a></span></td><td>AArch64 Memory Model Feature Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></span></td><td>System Control Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-actlr_el1.html unchanged">ACTLR_EL1</span></td><td>Auxiliary Control Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cpacr_el1.html">CPACR_EL1</a></span></td><td>Architectural Feature Access Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-rgsr_el1.html">RGSR_EL1</a></span></td><td>Random Allocation Tag Seed Register.</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-gcr_el1.html">GCR_EL1</a></span></td><td>Tag Control Register.</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-zcr_el1.html">ZCR_EL1</a></span></td><td>SVE Control Register for EL1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-trfcr_el1.html">TRFCR_EL1</a></span></td><td>Trace Filter Control Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a></span></td><td>Translation Table Base Register 0 (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a></span></td><td>Translation Table Base Register 1 (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-tcr_el1.html">TCR_EL1</a></span></td><td>Translation Control Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-apiakeylo_el1.html unchanged">APIAKeyLo_EL1</span></td><td>Pointer Authentication Key A for Instruction (bits[63:0]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-apiakeyhi_el1.html unchanged">APIAKeyHi_EL1</span></td><td>Pointer Authentication Key A for Instruction (bits[127:64]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-apibkeylo_el1.html unchanged">APIBKeyLo_EL1</span></td><td>Pointer Authentication Key B for Instruction (bits[63:0]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-apibkeyhi_el1.html unchanged">APIBKeyHi_EL1</span></td><td>Pointer Authentication Key B for Instruction (bits[127:64]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-apdakeylo_el1.html unchanged">APDAKeyLo_EL1</span></td><td>Pointer Authentication Key A for Data (bits[63:0]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-apdakeyhi_el1.html unchanged">APDAKeyHi_EL1</span></td><td>Pointer Authentication Key A for Data (bits[127:64]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-apdbkeylo_el1.html unchanged">APDBKeyLo_EL1</span></td><td>Pointer Authentication Key B for Data (bits[63:0]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-apdbkeyhi_el1.html unchanged">APDBKeyHi_EL1</span></td><td>Pointer Authentication Key B for Data (bits[127:64]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-apgakeylo_el1.html unchanged">APGAKeyLo_EL1</span></td><td>Pointer Authentication Key A for Code (bits[63:0]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0010</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-apgakeyhi_el1.html unchanged">APGAKeyHi_EL1</span></td><td>Pointer Authentication Key A for Code (bits[127:64]) </td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-spsr_el1.html">SPSR_EL1</a></span></td><td>Saved Program Status Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-elr_el1.html">ELR_EL1</a></span></td><td>Exception Link Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-sp_el0.html">SP_EL0</a></span></td><td>Stack Pointer (EL0)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-spsel.html">SPSel</a></span></td><td>Stack Pointer Select</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-currentel.html">CurrentEL</a></span></td><td>Current Exception Level</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-pan.html">PAN</a></span></td><td>Privileged Access Never</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-uao.html unchanged">UAO</span></td><td>User Access Override</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0100</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-icc_pmr_el1.html unchanged">ICC_PMR_EL1</span></td><td>Interrupt Controller Interrupt Priority Mask Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-afsr0_el1.html">AFSR0_EL1</a></span></td><td>Auxiliary Fault Status Register 0 (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-afsr1_el1.html">AFSR1_EL1</a></span></td><td>Auxiliary Fault Status Register 1 (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-esr_el1.html">ESR_EL1</a></span></td><td>Exception Syndrome Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a></span></td><td>Error Record ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a></span></td><td>Error Record Select Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-erxfr_el1.html">ERXFR_EL1</a></span></td><td>Selected Error Record Feature Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-erxctlr_el1.html">ERXCTLR_EL1</a></span></td><td>Selected Error Record Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-erxstatus_el1.html">ERXSTATUS_EL1</a></span></td><td>Selected Error Record Primary Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-erxaddr_el1.html">ERXADDR_EL1</a></span></td><td>Selected Error Record Address Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a></span></td><td>Selected Pseudo-fault Generation Feature register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a></span></td><td>Selected Pseudo-fault Generation Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0100</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a></span></td><td>Selected Pseudo-fault Generation Countdown register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-erxmisc0_el1.html">ERXMISC0_EL1</a></span></td><td>Selected Error Record Miscellaneous Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-erxmisc1_el1.html">ERXMISC1_EL1</a></span></td><td>Selected Error Record Miscellaneous Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-erxmisc2_el1.html">ERXMISC2_EL1</a></span></td><td>Selected Error Record Miscellaneous Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0101</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-erxmisc3_el1.html">ERXMISC3_EL1</a></span></td><td>Selected Error Record Miscellaneous Register 3</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-tfsr_el1.html">TFSR_EL1</a></span></td><td>Tag <ins>Fault</ins><del>Fail</del> Status Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0101</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-tfsre0_el1.html">TFSRE0_EL1</a></span></td><td>Tag <ins>Fault</ins><del>Fail</del> Status Register (EL0).</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-far_el1.html">FAR_EL1</a></span></td><td>Fault Address Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b0111</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-par_el1.html">PAR_EL1</a></span></td><td>Physical Address Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-pmscr_el1.html">PMSCR_EL1</a></span></td><td>Statistical Profiling Control Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-pmsicr_el1.html unchanged">PMSICR_EL1</span></td><td>Sampling Interval Counter Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-pmsirr_el1.html unchanged">PMSIRR_EL1</span></td><td>Sampling Interval Reload Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-pmsfcr_el1.html unchanged">PMSFCR_EL1</span></td><td>Sampling Filter Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a></span></td><td>Sampling Event Filter Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-pmslatfr_el1.html unchanged">PMSLATFR_EL1</span></td><td>Sampling Latency Filter Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-pmsidr_el1.html unchanged">PMSIDR_EL1</span></td><td>Sampling Profiling ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1010</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-pmblimitr_el1.html unchanged">PMBLIMITR_EL1</span></td><td>Profiling Buffer Limit Address Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1010</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-pmbptr_el1.html unchanged">PMBPTR_EL1</span></td><td>Profiling Buffer Write Pointer Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a></span></td><td>Profiling Buffer Status/syndrome Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1010</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-pmbidr_el1.html unchanged">PMBIDR_EL1</span></td><td>Profiling Buffer ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-pmintenset_el1.html unchanged">PMINTENSET_EL1</span></td><td>Performance Monitors Interrupt Enable Set register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-pmintenclr_el1.html unchanged">PMINTENCLR_EL1</span></td><td>Performance Monitors Interrupt Enable Clear register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-pmmir_el1.html unchanged">PMMIR_EL1</span></td><td>Performance Monitors Machine Identification Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mair_el1.html">MAIR_EL1</a></span></td><td>Memory Attribute Indirection Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-amair_el1.html">AMAIR_EL1</a></span></td><td>Auxiliary Memory Attribute Indirection Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-lorsa_el1.html unchanged">LORSA_EL1</span></td><td>LORegion Start Address (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-lorea_el1.html unchanged">LOREA_EL1</span></td><td>LORegion End Address (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-lorn_el1.html unchanged">LORN_EL1</span></td><td>LORegion Number (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-lorc_el1.html unchanged">LORC_EL1</span></td><td>LORegion Control (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-mpamidr_el1.html">MPAMIDR_EL1</a></span></td><td>MPAM ID Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-lorid_el1.html unchanged">LORID_EL1</span></td><td>LORegionID (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a></span></td><td>MPAM1 Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1010</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-mpam0_el1.html unchanged">MPAM0_EL1</span></td><td>MPAM0 Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-vbar_el1.html">VBAR_EL1</a></span></td><td>Vector Base Address Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-rvbar_el1.html">RVBAR_EL1</a></span></td><td>Reset Vector Base Address Register (if EL2 and EL3 not implemented)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-rmr_el1.html">RMR_EL1</a></span></td><td>Reset Management Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-isr_el1.html unchanged">ISR_EL1</span></td><td>Interrupt Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-disr_el1.html unchanged">DISR_EL1</span></td><td>Deferred Interrupt Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-icc_iar0_el1.html unchanged">ICC_IAR0_EL1</span></td><td>Interrupt Controller Interrupt Acknowledge Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a></span></td><td>Interrupt Controller End Of Interrupt Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-icc_hppir0_el1.html unchanged">ICC_HPPIR0_EL1</span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-icc_bpr0_el1.html unchanged">ICC_BPR0_EL1</span></td><td>Interrupt Controller Binary Point Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b1:n[1:0]</td><td><span class="brokenlink" title="file AArch64-icc_ap0rn_el1.html unchanged">ICC_AP0R&lt;n>_EL1</span></td><td>Interrupt Controller Active Priorities Group 0 Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1001</td><td class="bitfields">0b0:n[1:0]</td><td><span class="brokenlink" title="file AArch64-icc_ap1rn_el1.html unchanged">ICC_AP1R&lt;n>_EL1</span></td><td>Interrupt Controller Active Priorities Group 1 Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-icc_dir_el1.html unchanged">ICC_DIR_EL1</span></td><td>Interrupt Controller Deactivate Interrupt Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-icc_rpr_el1.html unchanged">ICC_RPR_EL1</span></td><td>Interrupt Controller Running Priority Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-icc_sgi1r_el1.html unchanged">ICC_SGI1R_EL1</span></td><td>Interrupt Controller Software Generated Interrupt Group 1 Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-icc_asgi1r_el1.html unchanged">ICC_ASGI1R_EL1</span></td><td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-icc_sgi0r_el1.html unchanged">ICC_SGI0R_EL1</span></td><td>Interrupt Controller Software Generated Interrupt Group 0 Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-icc_iar1_el1.html unchanged">ICC_IAR1_EL1</span></td><td>Interrupt Controller Interrupt Acknowledge Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a></span></td><td>Interrupt Controller End Of Interrupt Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-icc_hppir1_el1.html unchanged">ICC_HPPIR1_EL1</span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-icc_bpr1_el1.html unchanged">ICC_BPR1_EL1</span></td><td>Interrupt Controller Binary Point Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a></span></td><td>Interrupt Controller Control Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a></span></td><td>Interrupt Controller System Register Enable register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-icc_igrpen0_el1.html unchanged">ICC_IGRPEN0_EL1</span></td><td>Interrupt Controller Interrupt Group 0 Enable register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-icc_igrpen1_el1.html unchanged">ICC_IGRPEN1_EL1</span></td><td>Interrupt Controller Interrupt Group 1 Enable register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a></span></td><td>Context ID Register (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-tpidr_el1.html unchanged">TPIDR_EL1</span></td><td>EL1 Software Thread ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a></span></td><td>EL1 Read/Write Software Context Number</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b000</td><td class="bitfields">0b1110</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1</a></span></td><td>Counter-timer Kernel Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a></span></td><td>Current Cache Size ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-clidr_el1.html">CLIDR_EL1</a></span></td><td>Cache Level ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-ccsidr2_el1.html">CCSIDR2_EL1</a></span></td><td>Current Cache Size ID Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-gmid_el1.html unchanged">GMID_EL1</span></td><td> Multiple tag transfer ID register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b001</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-aidr_el1.html unchanged">AIDR_EL1</span></td><td>Auxiliary ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b010</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-csselr_el1.html">CSSELR_EL1</a></span></td><td>Cache Size Selection Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-ctr_el0.html">CTR_EL0</a></span></td><td>Cache Type Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-dczid_el0.html">DCZID_EL0</a></span></td><td>Data Cache Zero ID register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0010</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-rndr.html">RNDR</a></span></td><td>Random Number</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0010</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-rndrrs.html">RNDRRS</a></span></td><td>Reseeded Random Number</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-nzcv.html">NZCV</a></span></td><td>Condition Flags</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-daif.html">DAIF</a></span></td><td>Interrupt Mask Bits</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-dit.html">DIT</a></span></td><td>Data Independent Timing</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-ssbs.html">SSBS</a></span></td><td>Speculative Store Bypass Safe</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0010</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-tco.html unchanged">TCO</span></td><td>Tag Check Override</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-fpcr.html">FPCR</a></span></td><td>Floating-point Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-fpsr.html">FPSR</a></span></td><td>Floating-point Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-dspsr_el0.html">DSPSR_EL0</a></span></td><td>Debug Saved Program Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b0100</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-dlr_el0.html unchanged">DLR_EL0</span></td><td>Debug Link Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-pmcr_el0.html">PMCR_EL0</a></span></td><td>Performance Monitors Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-pmcntenset_el0.html unchanged">PMCNTENSET_EL0</span></td><td>Performance Monitors Count Enable Set register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-pmcntenclr_el0.html unchanged">PMCNTENCLR_EL0</span></td><td>Performance Monitors Count Enable Clear register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-pmovsclr_el0.html unchanged">PMOVSCLR_EL0</span></td><td>Performance Monitors Overflow Flag Status Clear Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-pmswinc_el0.html unchanged">PMSWINC_EL0</span></td><td>Performance Monitors Software Increment register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-pmselr_el0.html unchanged">PMSELR_EL0</span></td><td>Performance Monitors Event Counter Selection Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-pmceid0_el0.html unchanged">PMCEID0_EL0</span></td><td>Performance Monitors Common Event Identification register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1100</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-pmceid1_el0.html unchanged">PMCEID1_EL0</span></td><td>Performance Monitors Common Event Identification register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1101</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-pmccntr_el0.html unchanged">PMCCNTR_EL0</span></td><td>Performance Monitors Cycle Count Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a></span></td><td>Performance Monitors Selected Event Type Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1101</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a></span></td><td>Performance Monitors Selected Event Count Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a></span></td><td>Performance Monitors User Enable Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1001</td><td class="bitfields">0b1110</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-pmovsset_el0.html unchanged">PMOVSSET_EL0</span></td><td>Performance Monitors Overflow Flag Status Set register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-tpidr_el0.html unchanged">TPIDR_EL0</span></td><td>EL0 Read/Write Software Thread ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-tpidrro_el0.html unchanged">TPIDRRO_EL0</span></td><td>EL0 Read-Only Software Thread ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-scxtnum_el0.html unchanged">SCXTNUM_EL0</span></td><td>EL0 Read/Write Software Context Number</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-amcr_el0.html unchanged">AMCR_EL0</span></td><td>Activity Monitors Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-amcfgr_el0.html unchanged">AMCFGR_EL0</span></td><td>Activity Monitors Configuration Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-amcgcr_el0.html unchanged">AMCGCR_EL0</span></td><td>Activity Monitors Counter Group Configuration Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-amuserenr_el0.html">AMUSERENR_EL0</a></span></td><td>Activity Monitors User Enable Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-amcntenclr0_el0.html unchanged">AMCNTENCLR0_EL0</span></td><td>Activity Monitors Count Enable Clear Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-amcntenset0_el0.html unchanged">AMCNTENSET0_EL0</span></td><td>Activity Monitors Count Enable Set Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0010</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-amcg1idr_el0.html unchanged">AMCG1IDR_EL0</span></td><td>Activity Monitors Counter Group 1 Identification Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a></span></td><td>Activity Monitors Count Enable Clear Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a></span></td><td>Activity Monitors Count Enable Set Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b010:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;n>_EL0</a></span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b011:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch64-amevtyper0n_el0.html">AMEVTYPER0&lt;n>_EL0</a></span></td><td>Activity Monitors Event Type Registers 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b110:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a></span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1101</td><td class="bitfields">0b111:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;n>_EL0</a></span></td><td>Activity Monitors Event Type Registers 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-cntfrq_el0.html unchanged">CNTFRQ_EL0</span></td><td>Counter-timer Frequency register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-cntpct_el0.html unchanged">CNTPCT_EL0</span></td><td>Counter-timer Physical Count register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-cntvct_el0.html unchanged">CNTVCT_EL0</span></td><td>Counter-timer Virtual Count register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-cntpctss_el0.html unchanged">CNTPCTSS_EL0</span></td><td>Counter-timer Self-Synchronized Physical Count register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-cntvctss_el0.html unchanged">CNTVCTSS_EL0</span></td><td>Counter-timer Self-Synchronized Virtual Count register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cntp_tval_el0.html">CNTP_TVAL_EL0</a></span></td><td>Counter-timer Physical Timer TimerValue register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL0</a></span></td><td>Counter-timer Physical Timer Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cntp_cval_el0.html">CNTP_CVAL_EL0</a></span></td><td>Counter-timer Physical Timer CompareValue register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cntv_tval_el0.html">CNTV_TVAL_EL0</a></span></td><td>Counter-timer Virtual Timer TimerValue register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cntv_ctl_el0.html">CNTV_CTL_EL0</a></span></td><td>Counter-timer Virtual Timer Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cntv_cval_el0.html">CNTV_CVAL_EL0</a></span></td><td>Counter-timer Virtual Timer CompareValue register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b10:n[4:3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a></span></td><td>Performance Monitors Event Count Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b1111</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a></span></td><td>Performance Monitors Cycle Count Filter Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b011</td><td class="bitfields">0b1110</td><td class="bitfields">0b11:n[4:3]</td><td class="bitfields">n[2:0]</td><td><span class="goodlink"><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a></span></td><td>Performance Monitors Event Type Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-vpidr_el2.html">VPIDR_EL2</a></span></td><td>Virtualization Processor ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0000</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-vmpidr_el2.html">VMPIDR_EL2</a></span></td><td>Virtualization Multiprocessor ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-sctlr_el2.html">SCTLR_EL2</a></span></td><td>System Control Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-actlr_el2.html unchanged">ACTLR_EL2</span></td><td>Auxiliary Control Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-hcr_el2.html">HCR_EL2</a></span></td><td>Hypervisor Configuration Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-mdcr_el2.html">MDCR_EL2</a></span></td><td>Monitor Debug Configuration Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-cptr_el2.html unchanged">CPTR_EL2</span></td><td>Architectural Feature Trap Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-hstr_el2.html">HSTR_EL2</a></span></td><td>Hypervisor System Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-hfgrtr_el2.html unchanged">HFGRTR_EL2</span></td><td>Hypervisor Fine-Grained Read Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-hfgwtr_el2.html unchanged">HFGWTR_EL2</span></td><td>Hypervisor Fine-Grained Write Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-hfgitr_el2.html unchanged">HFGITR_EL2</span></td><td>Hypervisor Fine-Grained Instruction Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-hacr_el2.html unchanged">HACR_EL2</span></td><td>Hypervisor Auxiliary Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-zcr_el2.html unchanged">ZCR_EL2</span></td><td>SVE Control Register for EL2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-trfcr_el2.html">TRFCR_EL2</a></span></td><td>Trace Filter Control Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0001</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-sder32_el2.html unchanged">SDER32_EL2</span></td><td>AArch32 Secure Debug Enable Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-ttbr0_el2.html unchanged">TTBR0_EL2</span></td><td>Translation Table Base Register 0 (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-ttbr1_el2.html unchanged">TTBR1_EL2</span></td><td>Translation Table Base Register 1 (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-tcr_el2.html unchanged">TCR_EL2</span></td><td>Translation Control Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-vttbr_el2.html">VTTBR_EL2</a></span></td><td>Virtualization Translation Table Base Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-vtcr_el2.html unchanged">VTCR_EL2</span></td><td>Virtualization Translation Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-vncr_el2.html">VNCR_EL2</a></span></td><td>Virtual Nested Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-vsttbr_el2.html unchanged">VSTTBR_EL2</span></td><td>Virtualization Secure Translation Table Base Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0010</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-vstcr_el2.html">VSTCR_EL2</a></span></td><td>Virtualization Secure Translation Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0011</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-dacr32_el2.html">DACR32_EL2</a></span></td><td>Domain Access Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0011</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-hdfgrtr_el2.html">HDFGRTR_EL2</a></span></td><td>Hypervisor Debug Fine-Grained Read Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0011</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-hdfgwtr_el2.html">HDFGWTR_EL2</a></span></td><td>Hypervisor Debug Fine-Grained Write Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0011</td><td class="bitfields">0b0001</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-hafgrtr_el2.html">HAFGRTR_EL2</a></span></td><td>Hypervisor Activity Monitors Fine-Grained Read Trap Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-spsr_el2.html">SPSR_EL2</a></span></td><td>Saved Program Status Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-elr_el2.html unchanged">ELR_EL2</span></td><td>Exception Link Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-sp_el1.html">SP_EL1</a></span></td><td>Stack Pointer (EL1)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-spsr_irq.html">SPSR_irq</a></span></td><td>Saved Program Status Register (IRQ mode)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-spsr_abt.html">SPSR_abt</a></span></td><td>Saved Program Status Register (Abort mode)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-spsr_und.html">SPSR_und</a></span></td><td>Saved Program Status Register (Undefined mode)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0100</td><td class="bitfields">0b0011</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-spsr_fiq.html">SPSR_fiq</a></span></td><td>Saved Program Status Register (FIQ mode)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-ifsr32_el2.html">IFSR32_EL2</a></span></td><td>Instruction Fault Status Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-afsr0_el2.html unchanged">AFSR0_EL2</span></td><td>Auxiliary Fault Status Register 0 (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-afsr1_el2.html unchanged">AFSR1_EL2</span></td><td>Auxiliary Fault Status Register 1 (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-esr_el2.html">ESR_EL2</a></span></td><td>Exception Syndrome Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td><span class="goodlink"><a href="AArch64-vsesr_el2.html">VSESR_EL2</a></span></td><td>Virtual SError Exception Syndrome Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a></span></td><td>Floating-Point Exception Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0101</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-tfsr_el2.html">TFSR_EL2</a></span></td><td>Tag <ins>Fault</ins><del>Fail</del> Status Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-far_el2.html">FAR_EL2</a></span></td><td>Fault Address Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-hpfar_el2.html unchanged">HPFAR_EL2</span></td><td>Hypervisor IPA Fault Address Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1001</td><td class="bitfields">0b1001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-pmscr_el2.html unchanged">PMSCR_EL2</span></td><td>Statistical Profiling Control Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mair_el2.html">MAIR_EL2</a></span></td><td>Memory Attribute Indirection Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-amair_el2.html unchanged">AMAIR_EL2</span></td><td>Auxiliary Memory Attribute Indirection Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a></span></td><td>MPAM Hypervisor Control Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-mpamvpmv_el2.html unchanged">MPAMVPMV_EL2</span></td><td>MPAM Virtual Partition Mapping Valid Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mpam2_el2.html">MPAM2_EL2</a></span></td><td>MPAM2 Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-mpamvpm0_el2.html unchanged">MPAMVPM0_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-mpamvpm1_el2.html unchanged">MPAMVPM1_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-mpamvpm2_el2.html unchanged">MPAMVPM2_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 2</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-mpamvpm3_el2.html unchanged">MPAMVPM3_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 3</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b100</td><td><span class="brokenlink" title="file AArch64-mpamvpm4_el2.html unchanged">MPAMVPM4_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 4</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-mpamvpm5_el2.html unchanged">MPAMVPM5_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 5</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b110</td><td><span class="brokenlink" title="file AArch64-mpamvpm6_el2.html unchanged">MPAMVPM6_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 6</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1010</td><td class="bitfields">0b0110</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-mpamvpm7_el2.html unchanged">MPAMVPM7_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 7</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-vbar_el2.html unchanged">VBAR_EL2</span></td><td>Vector Base Address Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-rvbar_el2.html">RVBAR_EL2</a></span></td><td>Reset Vector Base Address Register (if EL3 not implemented)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-rmr_el2.html">RMR_EL2</a></span></td><td>Reset Management Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-vdisr_el2.html">VDISR_EL2</a></span></td><td>Virtual Deferred Interrupt Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0:n[1:0]</td><td><span class="brokenlink" title="file AArch64-ich_ap0rn_el2.html unchanged">ICH_AP0R&lt;n>_EL2</span></td><td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1001</td><td class="bitfields">0b0:n[1:0]</td><td><span class="brokenlink" title="file AArch64-ich_ap1rn_el2.html unchanged">ICH_AP1R&lt;n>_EL2</span></td><td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1001</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-icc_sre_el2.html unchanged">ICC_SRE_EL2</span></td><td>Interrupt Controller System Register Enable register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a></span></td><td>Interrupt Controller Hyp Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b001</td><td><span class="brokenlink" title="file AArch64-ich_vtr_el2.html unchanged">ICH_VTR_EL2</span></td><td>Interrupt Controller VGIC Type Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-ich_misr_el2.html unchanged">ICH_MISR_EL2</span></td><td>Interrupt Controller Maintenance Interrupt State Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-ich_eisr_el2.html unchanged">ICH_EISR_EL2</span></td><td>Interrupt Controller End of Interrupt Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b101</td><td><span class="brokenlink" title="file AArch64-ich_elrsr_el2.html unchanged">ICH_ELRSR_EL2</span></td><td>Interrupt Controller Empty List Register Status Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b1011</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-ich_vmcr_el2.html unchanged">ICH_VMCR_EL2</span></td><td>Interrupt Controller Virtual Machine Control Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1100</td><td class="bitfields">0b110:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="brokenlink" title="file AArch64-ich_lrn_el2.html unchanged">ICH_LR&lt;n>_EL2</span></td><td>Interrupt Controller List Registers</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a></span></td><td>Context ID Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="brokenlink" title="file AArch64-tpidr_el2.html unchanged">TPIDR_EL2</span></td><td>EL2 Software Thread ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="brokenlink" title="file AArch64-scxtnum_el2.html unchanged">SCXTNUM_EL2</span></td><td>EL2 Read/Write Software Context Number</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1101</td><td class="bitfields">0b100:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="brokenlink" title="file AArch64-amevcntvoff0n_el2.html unchanged">AMEVCNTVOFF0&lt;n>_EL2</span></td><td>Activity Monitors Event Counter Virtual Offset Registers 0</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1101</td><td class="bitfields">0b101:n[3]</td><td class="bitfields">n[2:0]</td><td><span class="brokenlink" title="file AArch64-amevcntvoff1n_el2.html unchanged">AMEVCNTVOFF1&lt;n>_EL2</span></td><td>Activity Monitors Event Counter Virtual Offset Registers 1</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b011</td><td><span class="brokenlink" title="file AArch64-cntvoff_el2.html unchanged">CNTVOFF_EL2</span></td><td>Counter-timer Virtual Offset register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0000</td><td class="bitfields">0b110</td><td><span class="goodlink"><a href="AArch64-cntpoff_el2.html">CNTPOFF_EL2</a></span></td><td>Counter-timer Physical Offset register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a></span></td><td>Counter-timer Hypervisor Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a></span></td><td>Counter-timer Physical Timer TimerValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cnthp_ctl_el2.html">CNTHP_CTL_EL2</a></span></td><td>Counter-timer Hypervisor Physical Timer Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cnthp_cval_el2.html">CNTHP_CVAL_EL2</a></span></td><td>Counter-timer Physical Timer CompareValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cnthv_tval_el2.html">CNTHV_TVAL_EL2</a></span></td><td>Counter-timer Virtual Timer TimerValue Register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cnthv_ctl_el2.html">CNTHV_CTL_EL2</a></span></td><td>Counter-timer Virtual Timer Control register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cnthv_cval_el2.html">CNTHV_CVAL_EL2</a></span></td><td>Counter-timer Virtual Timer CompareValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cnthvs_tval_el2.html">CNTHVS_TVAL_EL2</a></span></td><td>Counter-timer Secure Virtual Timer TimerValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cnthvs_ctl_el2.html">CNTHVS_CTL_EL2</a></span></td><td>Counter-timer Secure Virtual Timer Control register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0100</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cnthvs_cval_el2.html">CNTHVS_CVAL_EL2</a></span></td><td>Counter-timer Secure Virtual Timer CompareValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cnthps_tval_el2.html">CNTHPS_TVAL_EL2</a></span></td><td>Counter-timer Secure Physical Timer TimerValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cnthps_ctl_el2.html">CNTHPS_CTL_EL2</a></span></td><td>Counter-timer Secure Physical Timer Control register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b100</td><td class="bitfields">0b1110</td><td class="bitfields">0b0101</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cnthps_cval_el2.html">CNTHPS_CVAL_EL2</a></span></td><td>Counter-timer Secure Physical Timer CompareValue register (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-sctlr_el3.html">SCTLR_EL3</a></span></td><td>System Control Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-actlr_el3.html">ACTLR_EL3</a></span></td><td>Auxiliary Control Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-scr_el3.html">SCR_EL3</a></span></td><td>Secure Configuration Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-sder32_el3.html">SDER32_EL3</a></span></td><td>AArch32 Secure Debug Enable Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cptr_el3.html">CPTR_EL3</a></span></td><td>Architectural Feature Trap Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-zcr_el3.html unchanged">ZCR_EL3</span></td><td>SVE Control Register for EL3</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0001</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-mdcr_el3.html">MDCR_EL3</a></span></td><td>Monitor Debug Configuration Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-ttbr0_el3.html">TTBR0_EL3</a></span></td><td>Translation Table Base Register 0 (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0010</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-tcr_el3.html">TCR_EL3</a></span></td><td>Translation Control Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-spsr_el3.html">SPSR_EL3</a></span></td><td>Saved Program Status Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0100</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-elr_el3.html">ELR_EL3</a></span></td><td>Exception Link Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0100</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="brokenlink" title="file AArch64-sp_el2.html unchanged">SP_EL2</span></td><td>Stack Pointer (EL2)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-afsr0_el3.html">AFSR0_EL3</a></span></td><td>Auxiliary Fault Status Register 0 (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0101</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-afsr1_el3.html">AFSR1_EL3</a></span></td><td>Auxiliary Fault Status Register 1 (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0101</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-esr_el3.html">ESR_EL3</a></span></td><td>Exception Syndrome Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0101</td><td class="bitfields">0b0110</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-tfsr_el3.html">TFSR_EL3</a></span></td><td>Tag <ins>Fault</ins><del>Fail</del> Status Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b0110</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-far_el3.html">FAR_EL3</a></span></td><td>Fault Address Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1010</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mair_el3.html">MAIR_EL3</a></span></td><td>Memory Attribute Indirection Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1010</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-amair_el3.html">AMAIR_EL3</a></span></td><td>Auxiliary Memory Attribute Indirection Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1010</td><td class="bitfields">0b0101</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-mpam3_el3.html">MPAM3_EL3</a></span></td><td>MPAM3 Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-vbar_el3.html">VBAR_EL3</a></span></td><td>Vector Base Address Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-rvbar_el3.html">RVBAR_EL3</a></span></td><td>Reset Vector Base Address Register (if EL3 implemented)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-rmr_el3.html">RMR_EL3</a></span></td><td>Reset Management Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b100</td><td><span class="goodlink"><a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a></span></td><td>Interrupt Controller Control Register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b101</td><td><span class="goodlink"><a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a></span></td><td>Interrupt Controller System Register Enable register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1100</td><td class="bitfields">0b1100</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-icc_igrpen1_el3.html">ICC_IGRPEN1_EL3</a></span></td><td>Interrupt Controller Interrupt Group 1 Enable register (EL3)</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-tpidr_el3.html">TPIDR_EL3</a></span></td><td>EL3 Software Thread ID Register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b110</td><td class="bitfields">0b1101</td><td class="bitfields">0b0000</td><td class="bitfields">0b111</td><td><span class="goodlink"><a href="AArch64-scxtnum_el3.html">SCXTNUM_EL3</a></span></td><td>EL3 Read/Write Software Context Number</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b000</td><td><span class="goodlink"><a href="AArch64-cntps_tval_el1.html">CNTPS_TVAL_EL1</a></span></td><td>Counter-timer Physical Secure Timer TimerValue register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td><span class="goodlink"><a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a></span></td><td>Counter-timer Physical Secure Timer Control register</td></tr><tr><td class="bitfields">0b11</td><td class="bitfields">0b111</td><td class="bitfields">0b1110</td><td class="bitfields">0b0010</td><td class="bitfields">0b010</td><td><span class="goodlink"><a href="AArch64-cntps_cval_el1.html">CNTPS_CVAL_EL1</a></span></td><td>Counter-timer Physical Secure Timer CompareValue register</td></tr></tbody></table><h2 class="sysregindex"><a id="tlbi_64" name="tlbi_64">
		        Accessed using TLBI:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th colspan="6">Register selectors</th><th rowspan="2">Name</th><th rowspan="2">Description</th></tr><tr class="header2"><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">CRn</th><th class="bitfields">CRm</th><th class="bitfields">op2</th><th class="bitfields">Rt</th></tr></thead><tbody><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalle1os.html unchanged">TLBI VMALLE1OS</span></td><td>TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vae1os.html unchanged">TLBI VAE1OS</span></td><td>TLB Invalidate by VA, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b010</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-aside1os.html unchanged">TLBI ASIDE1OS</span></td><td>TLB Invalidate by ASID, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vaae1os.html unchanged">TLBI VAAE1OS</span></td><td>TLB Invalidate by VA, All ASID, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vale1os.html unchanged">TLBI VALE1OS</span></td><td>TLB Invalidate by VA, Last level, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vaale1os.html unchanged">TLBI VAALE1OS</span></td><td>TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae1is.html unchanged">TLBI RVAE1IS</span></td><td>TLB Range Invalidate by VA, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaae1is.html unchanged">TLBI RVAAE1IS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale1is.html unchanged">TLBI RVALE1IS</span></td><td>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaale1is.html unchanged">TLBI RVAALE1IS</span></td><td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1IS</a></span></td><td>TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a></span></td><td>TLB Invalidate by VA, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b010</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1IS</a></span></td><td>TLB Invalidate by ASID, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS</a></span></td><td>TLB Invalidate by VA, All ASID, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS</a></span></td><td>TLB Invalidate by VA, Last level, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS</a></span></td><td>TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae1os.html unchanged">TLBI RVAE1OS</span></td><td>TLB Range Invalidate by VA, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaae1os.html unchanged">TLBI RVAAE1OS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale1os.html unchanged">TLBI RVALE1OS</span></td><td>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaale1os.html unchanged">TLBI RVAALE1OS</span></td><td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae1.html unchanged">TLBI RVAE1</span></td><td>TLB Range Invalidate by VA, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaae1.html unchanged">TLBI RVAAE1</span></td><td>TLB Range Invalidate by VA, All ASID, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale1.html unchanged">TLBI RVALE1</span></td><td>TLB Range Invalidate by VA, Last level, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaale1.html unchanged">TLBI RVAALE1</span></td><td>TLB Range Invalidate by VA, All ASID, Last level, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1</a></span></td><td>TLB Invalidate by VMID, All at stage 1, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vae1.html">TLBI VAE1</a></span></td><td>TLB Invalidate by VA, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b010</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-aside1.html">TLBI ASIDE1</a></span></td><td>TLB Invalidate by ASID, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vaae1.html">TLBI VAAE1</a></span></td><td>TLB Invalidate by VA, All ASID, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vale1.html">TLBI VALE1</a></span></td><td>TLB Invalidate by VA, Last level, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b000</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vaale1.html">TLBI VAALE1</a></span></td><td>TLB Invalidate by VA, All ASID, Last level, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0000</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1IS</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0000</td><td class="bitfields">0b010</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1is.html unchanged">TLBI RIPAS2E1IS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0000</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1IS</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0000</td><td class="bitfields">0b110</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1is.html unchanged">TLBI RIPAS2LE1IS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-tlbi-alle2os.html unchanged">TLBI ALLE2OS</span></td><td>TLB Invalidate All, EL2, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vae2os.html unchanged">TLBI VAE2OS</span></td><td>TLB Invalidate by VA, EL2, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b100</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-tlbi-alle1os.html unchanged">TLBI ALLE1OS</span></td><td>TLB Invalidate All, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vale2os.html unchanged">TLBI VALE2OS</span></td><td>TLB Invalidate by VA, Last level, EL2, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b110</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1os.html unchanged">TLBI VMALLS12E1OS</span></td><td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae2is.html unchanged">TLBI RVAE2IS</span></td><td>TLB Range Invalidate by VA, EL2, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale2is.html unchanged">TLBI RVALE2IS</span></td><td>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-alle2is.html">TLBI ALLE2IS</a></span></td><td>TLB Invalidate All, EL2, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vae2is.html">TLBI VAE2IS</a></span></td><td>TLB Invalidate by VA, EL2, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b100</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-alle1is.html">TLBI ALLE1IS</a></span></td><td>TLB Invalidate All, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vale2is.html">TLBI VALE2IS</a></span></td><td>TLB Invalidate by VA, Last level, EL2, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b110</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-vmalls12e1is.html">TLBI VMALLS12E1IS</a></span></td><td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b000</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1os.html unchanged">TLBI IPAS2E1OS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b010</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1.html unchanged">TLBI RIPAS2E1</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b011</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1os.html unchanged">TLBI RIPAS2E1OS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b100</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1os.html unchanged">TLBI IPAS2LE1OS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1</a></span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b110</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1.html unchanged">TLBI RIPAS2LE1</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0100</td><td class="bitfields">0b111</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1os.html unchanged">TLBI RIPAS2LE1OS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae2os.html unchanged">TLBI RVAE2OS</span></td><td>TLB Range Invalidate by VA, EL2, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale2os.html unchanged">TLBI RVALE2OS</span></td><td>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae2.html unchanged">TLBI RVAE2</span></td><td>TLB Range Invalidate by VA, EL2</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale2.html unchanged">TLBI RVALE2</span></td><td>TLB Range Invalidate by VA, Last level, EL2</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-alle2.html">TLBI ALLE2</a></span></td><td>TLB Invalidate All, EL2</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vae2.html">TLBI VAE2</a></span></td><td>TLB Invalidate by VA, EL2</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b100</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-alle1.html">TLBI ALLE1</a></span></td><td>TLB Invalidate All, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vale2.html">TLBI VALE2</a></span></td><td>TLB Invalidate by VA, Last level, EL2</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b100</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b110</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-vmalls12e1.html">TLBI VMALLS12E1</a></span></td><td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="brokenlink" title="file AArch64-tlbi-alle3os.html unchanged">TLBI ALLE3OS</span></td><td>TLB Invalidate All, EL3, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vae3os.html unchanged">TLBI VAE3OS</span></td><td>TLB Invalidate by VA, EL3, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0001</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-vale3os.html unchanged">TLBI VALE3OS</span></td><td>TLB Invalidate by VA, Last level, EL3, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae3is.html unchanged">TLBI RVAE3IS</span></td><td>TLB Range Invalidate by VA, EL3, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0010</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale3is.html unchanged">TLBI RVALE3IS</span></td><td>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-alle3is.html">TLBI ALLE3IS</a></span></td><td>TLB Invalidate All, EL3, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vae3is.html">TLBI VAE3IS</a></span></td><td>TLB Invalidate by VA, EL3, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0011</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vale3is.html">TLBI VALE3IS</a></span></td><td>TLB Invalidate by VA, Last level, EL3, Inner Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae3os.html unchanged">TLBI RVAE3OS</span></td><td>TLB Range Invalidate by VA, EL3, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0101</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale3os.html unchanged">TLBI RVALE3OS</span></td><td>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae3.html unchanged">TLBI RVAE3</span></td><td>TLB Range Invalidate by VA, EL3</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0110</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale3.html unchanged">TLBI RVALE3</span></td><td>TLB Range Invalidate by VA, Last level, EL3</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b000</td><td class="bitfields">0b11111</td><td><span class="goodlink"><a href="AArch64-tlbi-alle3.html">TLBI ALLE3</a></span></td><td>TLB Invalidate All, EL3</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b001</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vae3.html">TLBI VAE3</a></span></td><td>TLB Invalidate by VA, EL3</td></tr><tr><td class="bitfields">0b01</td><td class="bitfields">0b110</td><td class="bitfields">0b1000</td><td class="bitfields">0b0111</td><td class="bitfields">0b101</td><td class="bitfields">-</td><td><span class="goodlink"><a href="AArch64-tlbi-vale3.html">TLBI VALE3</a></span></td><td>TLB Invalidate by VA, Last level, EL3</td></tr></tbody></table><hr/><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>