ARM GAS  /tmp/cciI2BVD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** #include "stm32f4xx_hal.h"
   2:Core/Src/stm32f4xx_hal_msp.c **** 
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****  * TODO: Low level Processor Specific Inits 
   5:Core/Src/stm32f4xx_hal_msp.c ****  * -> Priority Grouping of ARM Cortex MX Processor
   6:Core/Src/stm32f4xx_hal_msp.c ****  * -> Enabling required system exceptions 
   7:Core/Src/stm32f4xx_hal_msp.c ****  * -> Configuring priority for system exceptions 
   8:Core/Src/stm32f4xx_hal_msp.c **** */
   9:Core/Src/stm32f4xx_hal_msp.c **** 
  10:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void) {
  29              		.loc 1 10 24 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  11:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  38              		.loc 1 11 5 view .LVU1
  39 0002 0320     		movs	r0, #3
  40 0004 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  41              	.LVL0:
  12:Core/Src/stm32f4xx_hal_msp.c ****     SCB->SHCSR |= 0x7 << 16; 
  42              		.loc 1 12 5 view .LVU2
  43              		.loc 1 12 16 is_stmt 0 view .LVU3
  44 0008 0B4A     		ldr	r2, .L3
  45 000a 536A     		ldr	r3, [r2, #36]
  46 000c 43F4E023 		orr	r3, r3, #458752
ARM GAS  /tmp/cciI2BVD.s 			page 2


  47 0010 5362     		str	r3, [r2, #36]
  13:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  48              		.loc 1 13 5 is_stmt 1 view .LVU4
  49 0012 0022     		movs	r2, #0
  50 0014 1146     		mov	r1, r2
  51 0016 6FF00B00 		mvn	r0, #11
  52 001a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  53              	.LVL1:
  14:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  54              		.loc 1 14 5 view .LVU5
  55 001e 0022     		movs	r2, #0
  56 0020 1146     		mov	r1, r2
  57 0022 6FF00A00 		mvn	r0, #10
  58 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  59              	.LVL2:
  15:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  60              		.loc 1 15 5 view .LVU6
  61 002a 0022     		movs	r2, #0
  62 002c 1146     		mov	r1, r2
  63 002e 6FF00900 		mvn	r0, #9
  64 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL3:
  16:Core/Src/stm32f4xx_hal_msp.c **** }
  66              		.loc 1 16 1 is_stmt 0 view .LVU7
  67 0036 08BD     		pop	{r3, pc}
  68              	.L4:
  69              		.align	2
  70              	.L3:
  71 0038 00ED00E0 		.word	-536810240
  72              		.cfi_endproc
  73              	.LFE130:
  75              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  76              		.align	1
  77              		.global	HAL_UART_MspInit
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  81              		.fpu fpv4-sp-d16
  83              	HAL_UART_MspInit:
  84              	.LVL4:
  85              	.LFB131:
  17:Core/Src/stm32f4xx_hal_msp.c **** 
  18:Core/Src/stm32f4xx_hal_msp.c **** /**
  19:Core/Src/stm32f4xx_hal_msp.c ****  * TODO: Low Level Init -> USART2 Peripheral
  20:Core/Src/stm32f4xx_hal_msp.c ****  * -> Clock Enable
  21:Core/Src/stm32f4xx_hal_msp.c ****  * -> Pin Muxing
  22:Core/Src/stm32f4xx_hal_msp.c ****  * -> Enabling IRQ and setup Priority (NVIC Setting)
  23:Core/Src/stm32f4xx_hal_msp.c **** */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
  86              		.loc 1 25 50 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 32
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		.loc 1 25 50 is_stmt 0 view .LVU9
  91 0000 30B5     		push	{r4, r5, lr}
  92              	.LCFI1:
ARM GAS  /tmp/cciI2BVD.s 			page 3


  93              		.cfi_def_cfa_offset 12
  94              		.cfi_offset 4, -12
  95              		.cfi_offset 5, -8
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 48
  26:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 100              		.loc 1 26 5 is_stmt 1 view .LVU10
 101              	.LBB2:
 102              		.loc 1 26 5 view .LVU11
 103 0004 0024     		movs	r4, #0
 104 0006 0194     		str	r4, [sp, #4]
 105              		.loc 1 26 5 view .LVU12
 106 0008 184B     		ldr	r3, .L7
 107 000a 1A6C     		ldr	r2, [r3, #64]
 108 000c 42F40032 		orr	r2, r2, #131072
 109 0010 1A64     		str	r2, [r3, #64]
 110              		.loc 1 26 5 view .LVU13
 111 0012 1A6C     		ldr	r2, [r3, #64]
 112 0014 02F40032 		and	r2, r2, #131072
 113 0018 0192     		str	r2, [sp, #4]
 114              		.loc 1 26 5 view .LVU14
 115 001a 019A     		ldr	r2, [sp, #4]
 116              	.LBE2:
 117              		.loc 1 26 5 view .LVU15
  27:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 118              		.loc 1 27 5 view .LVU16
 119              	.LBB3:
 120              		.loc 1 27 5 view .LVU17
 121 001c 0294     		str	r4, [sp, #8]
 122              		.loc 1 27 5 view .LVU18
 123 001e 1A6B     		ldr	r2, [r3, #48]
 124 0020 42F00102 		orr	r2, r2, #1
 125 0024 1A63     		str	r2, [r3, #48]
 126              		.loc 1 27 5 view .LVU19
 127 0026 1B6B     		ldr	r3, [r3, #48]
 128 0028 03F00103 		and	r3, r3, #1
 129 002c 0293     		str	r3, [sp, #8]
 130              		.loc 1 27 5 view .LVU20
 131 002e 029B     		ldr	r3, [sp, #8]
 132              	.LBE3:
 133              		.loc 1 27 5 view .LVU21
  28:Core/Src/stm32f4xx_hal_msp.c ****     
  29:Core/Src/stm32f4xx_hal_msp.c ****     /**
  30:Core/Src/stm32f4xx_hal_msp.c ****      * TX - GPIOA - PIN 2
  31:Core/Src/stm32f4xx_hal_msp.c ****      * RX - GPIOA - PIN 3 
  32:Core/Src/stm32f4xx_hal_msp.c ****     */
  33:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitTypeDef gpio_uart;
 134              		.loc 1 33 5 view .LVU22
  34:Core/Src/stm32f4xx_hal_msp.c ****     gpio_uart.Pin = GPIO_PIN_2; 
 135              		.loc 1 34 5 view .LVU23
 136              		.loc 1 34 19 is_stmt 0 view .LVU24
 137 0030 0423     		movs	r3, #4
 138 0032 0393     		str	r3, [sp, #12]
  35:Core/Src/stm32f4xx_hal_msp.c ****     gpio_uart.Mode = GPIO_MODE_AF_PP;
 139              		.loc 1 35 5 is_stmt 1 view .LVU25
ARM GAS  /tmp/cciI2BVD.s 			page 4


 140              		.loc 1 35 20 is_stmt 0 view .LVU26
 141 0034 0223     		movs	r3, #2
 142 0036 0493     		str	r3, [sp, #16]
  36:Core/Src/stm32f4xx_hal_msp.c ****     gpio_uart.Pull = GPIO_PULLUP; 
 143              		.loc 1 36 5 is_stmt 1 view .LVU27
 144              		.loc 1 36 20 is_stmt 0 view .LVU28
 145 0038 0123     		movs	r3, #1
 146 003a 0593     		str	r3, [sp, #20]
  37:Core/Src/stm32f4xx_hal_msp.c ****     gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 147              		.loc 1 37 5 is_stmt 1 view .LVU29
 148              		.loc 1 37 21 is_stmt 0 view .LVU30
 149 003c 0694     		str	r4, [sp, #24]
  38:Core/Src/stm32f4xx_hal_msp.c ****     gpio_uart.Alternate = GPIO_AF7_USART2; 
 150              		.loc 1 38 5 is_stmt 1 view .LVU31
 151              		.loc 1 38 25 is_stmt 0 view .LVU32
 152 003e 0723     		movs	r3, #7
 153 0040 0793     		str	r3, [sp, #28]
  39:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &gpio_uart); 
 154              		.loc 1 39 5 is_stmt 1 view .LVU33
 155 0042 0B4D     		ldr	r5, .L7+4
 156 0044 03A9     		add	r1, sp, #12
 157 0046 2846     		mov	r0, r5
 158              	.LVL5:
 159              		.loc 1 39 5 is_stmt 0 view .LVU34
 160 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 161              	.LVL6:
  40:Core/Src/stm32f4xx_hal_msp.c ****     gpio_uart.Pin = GPIO_PIN_3; 
 162              		.loc 1 40 5 is_stmt 1 view .LVU35
 163              		.loc 1 40 19 is_stmt 0 view .LVU36
 164 004c 0823     		movs	r3, #8
 165 004e 0393     		str	r3, [sp, #12]
  41:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &gpio_uart);
 166              		.loc 1 41 5 is_stmt 1 view .LVU37
 167 0050 03A9     		add	r1, sp, #12
 168 0052 2846     		mov	r0, r5
 169 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 170              	.LVL7:
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 - Interrupt Enabling */
  44:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn); 
 171              		.loc 1 44 5 view .LVU38
 172 0058 2620     		movs	r0, #38
 173 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 174              	.LVL8:
  45:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 175              		.loc 1 45 5 view .LVU39
 176 005e 2246     		mov	r2, r4
 177 0060 0F21     		movs	r1, #15
 178 0062 2620     		movs	r0, #38
 179 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 180              	.LVL9:
  46:Core/Src/stm32f4xx_hal_msp.c **** }...
 181              		.loc 1 46 1 is_stmt 0 view .LVU40
 182 0068 09B0     		add	sp, sp, #36
 183              	.LCFI3:
 184              		.cfi_def_cfa_offset 12
 185              		@ sp needed
ARM GAS  /tmp/cciI2BVD.s 			page 5


 186 006a 30BD     		pop	{r4, r5, pc}
 187              	.L8:
 188              		.align	2
 189              	.L7:
 190 006c 00380240 		.word	1073887232
 191 0070 00000240 		.word	1073872896
 192              		.cfi_endproc
 193              	.LFE131:
 195              		.text
 196              	.Letext0:
 197              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 198              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 199              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 200              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 201              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 202              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 203              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 204              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cciI2BVD.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cciI2BVD.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cciI2BVD.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cciI2BVD.s:71     .text.HAL_MspInit:0000000000000038 $d
     /tmp/cciI2BVD.s:76     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cciI2BVD.s:83     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cciI2BVD.s:190    .text.HAL_UART_MspInit:000000000000006c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
