{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627695129106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627695129137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:32:08 2021 " "Processing started: Fri Jul 30 22:32:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627695129137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695129137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_infrahw -c projeto_infrahw " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_infrahw -c projeto_infrahw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695129137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627695131936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627695131936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152356 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152374 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152401 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_5 " "Found entity 1: MUX_5" {  } { { "MUX_5.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_9 " "Found entity 1: MUX_9" {  } { { "MUX_9.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_10 " "Found entity 1: MUX_10" {  } { { "MUX_10.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7 " "Found entity 1: MUX_7" {  } { { "MUX_7.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functtoshift.v 1 1 " "Found 1 design units, including 1 entities, in source file functtoshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 FunctToShift " "Found entity 1: FunctToShift" {  } { { "FunctToShift.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/FunctToShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_11.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_11 " "Found entity 1: MUX_11" {  } { { "MUX_11.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2a.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2A " "Found entity 1: ShiftLeft2A" {  } { { "ShiftLeft2A.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2b.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2B " "Found entity 1: ShiftLeft2B" {  } { { "ShiftLeft2B.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1 " "Found entity 1: MUX_1" {  } { { "MUX_1.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_size.v 1 1 " "Found 1 design units, including 1 entities, in source file load_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 Load_Size " "Found entity 1: Load_Size" {  } { { "Load_Size.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Load_Size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_size.v 1 1 " "Found 1 design units, including 1 entities, in source file store_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 Store_Size " "Found entity 1: Store_Size" {  } { { "Store_Size.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Store_Size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695152546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695152546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_LO_out cpu.v(217) " "Verilog HDL Implicit Net warning at cpu.v(217): created implicit net for \"DIV_LO_out\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695152550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MULT_LO_out cpu.v(218) " "Verilog HDL Implicit Net warning at cpu.v(218): created implicit net for \"MULT_LO_out\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695152550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627695153289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "cpu.v" "PC" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695153528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1 MUX_1:M1 " "Elaborating entity \"MUX_1\" for hierarchy \"MUX_1:M1\"" {  } { { "cpu.v" "M1" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695153570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:M2 " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:M2\"" {  } { { "cpu.v" "M2" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695153616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:M3 " "Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:M3\"" {  } { { "cpu.v" "M3" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695153655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEM " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEM\"" {  } { { "cpu.v" "MEM" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695153690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MEM\|LPM_RAM_DQ:MEM " "Instantiated megafunction \"Memoria:MEM\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627695154542 ""}  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627695154542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154566 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support MAX 10 device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for MAX 10 devices " "Assertion warning: altram does not support MAX 10 device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for MAX 10 devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 66 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695154606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mg91 " "Found entity 1: altsyncram_mg91" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627695154892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695154892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mg91 Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated " "Elaborating entity \"altsyncram_mg91\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695154892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Store_Size Store_Size:SS " "Elaborating entity \"Store_Size\" for hierarchy \"Store_Size:SS\"" {  } { { "cpu.v" "SS" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Load_Size Load_Size:LS " "Elaborating entity \"Load_Size\" for hierarchy \"Load_Size:LS\"" {  } { { "cpu.v" "LS" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 MUX_4:M4 " "Elaborating entity \"MUX_4\" for hierarchy \"MUX_4:M4\"" {  } { { "cpu.v" "M4" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "cpu.v" "IR" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RegD " "Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RegD\"" {  } { { "cpu.v" "RegD" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155164 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(128) " "VHDL Process Statement warning at RegDesloc.vhd(128): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627695155202 "|cpu|RegDesloc:RegD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5 MUX_5:M5 " "Elaborating entity \"MUX_5\" for hierarchy \"MUX_5:M5\"" {  } { { "cpu.v" "M5" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8 MUX_8:M8 " "Elaborating entity \"MUX_8\" for hierarchy \"MUX_8:M8\"" {  } { { "cpu.v" "M8" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_9 MUX_9:M9 " "Elaborating entity \"MUX_9\" for hierarchy \"MUX_9:M9\"" {  } { { "cpu.v" "M9" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BR " "Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BR\"" {  } { { "cpu.v" "BR" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2A ShiftLeft2A:SL2_A " "Elaborating entity \"ShiftLeft2A\" for hierarchy \"ShiftLeft2A:SL2_A\"" {  } { { "cpu.v" "SL2_A" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2B ShiftLeft2B:SL2_B " "Elaborating entity \"ShiftLeft2B\" for hierarchy \"ShiftLeft2B:SL2_B\"" {  } { { "cpu.v" "SL2_B" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "cpu.v" "SE" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_10 MUX_10:M10 " "Elaborating entity \"MUX_10\" for hierarchy \"MUX_10:M10\"" {  } { { "cpu.v" "M10" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_7 MUX_7:M7 " "Elaborating entity \"MUX_7\" for hierarchy \"MUX_7:M7\"" {  } { { "cpu.v" "M7" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_6 MUX_6:M6 " "Elaborating entity \"MUX_6\" for hierarchy \"MUX_6:M6\"" {  } { { "cpu.v" "M6" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctToShift FunctToShift:FTS " "Elaborating entity \"FunctToShift\" for hierarchy \"FunctToShift:FTS\"" {  } { { "cpu.v" "FTS" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "cpu.v" "ALU" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_11 MUX_11:M11 " "Elaborating entity \"MUX_11\" for hierarchy \"MUX_11:M11\"" {  } { { "cpu.v" "M11" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:Ctrl_Unit " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:Ctrl_Unit\"" {  } { { "cpu.v" "Ctrl_Unit" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695155734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(213) " "Verilog HDL assignment warning at UnidadeDeControle.v(213): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155740 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(243) " "Verilog HDL assignment warning at UnidadeDeControle.v(243): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155740 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(273) " "Verilog HDL assignment warning at UnidadeDeControle.v(273): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155740 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(449) " "Verilog HDL assignment warning at UnidadeDeControle.v(449): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155744 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(479) " "Verilog HDL assignment warning at UnidadeDeControle.v(479): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155744 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(509) " "Verilog HDL assignment warning at UnidadeDeControle.v(509): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155744 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(539) " "Verilog HDL assignment warning at UnidadeDeControle.v(539): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155744 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(601) " "Verilog HDL assignment warning at UnidadeDeControle.v(601): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155746 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(631) " "Verilog HDL assignment warning at UnidadeDeControle.v(631): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155746 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(708) " "Verilog HDL assignment warning at UnidadeDeControle.v(708): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155747 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(738) " "Verilog HDL assignment warning at UnidadeDeControle.v(738): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155747 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(768) " "Verilog HDL assignment warning at UnidadeDeControle.v(768): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155747 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(830) " "Verilog HDL assignment warning at UnidadeDeControle.v(830): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155749 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(860) " "Verilog HDL assignment warning at UnidadeDeControle.v(860): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155749 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(890) " "Verilog HDL assignment warning at UnidadeDeControle.v(890): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155749 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(955) " "Verilog HDL assignment warning at UnidadeDeControle.v(955): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155750 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(985) " "Verilog HDL assignment warning at UnidadeDeControle.v(985): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155751 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1015) " "Verilog HDL assignment warning at UnidadeDeControle.v(1015): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155751 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1077) " "Verilog HDL assignment warning at UnidadeDeControle.v(1077): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155752 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1107) " "Verilog HDL assignment warning at UnidadeDeControle.v(1107): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155752 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1137) " "Verilog HDL assignment warning at UnidadeDeControle.v(1137): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155752 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1199) " "Verilog HDL assignment warning at UnidadeDeControle.v(1199): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155754 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1229) " "Verilog HDL assignment warning at UnidadeDeControle.v(1229): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155754 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1259) " "Verilog HDL assignment warning at UnidadeDeControle.v(1259): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155754 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1321) " "Verilog HDL assignment warning at UnidadeDeControle.v(1321): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155756 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1351) " "Verilog HDL assignment warning at UnidadeDeControle.v(1351): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155756 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1381) " "Verilog HDL assignment warning at UnidadeDeControle.v(1381): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155756 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1443) " "Verilog HDL assignment warning at UnidadeDeControle.v(1443): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155758 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1505) " "Verilog HDL assignment warning at UnidadeDeControle.v(1505): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155759 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1535) " "Verilog HDL assignment warning at UnidadeDeControle.v(1535): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155759 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1600) " "Verilog HDL assignment warning at UnidadeDeControle.v(1600): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155760 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1630) " "Verilog HDL assignment warning at UnidadeDeControle.v(1630): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155760 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1660) " "Verilog HDL assignment warning at UnidadeDeControle.v(1660): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155760 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1722) " "Verilog HDL assignment warning at UnidadeDeControle.v(1722): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155762 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1752) " "Verilog HDL assignment warning at UnidadeDeControle.v(1752): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155762 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1782) " "Verilog HDL assignment warning at UnidadeDeControle.v(1782): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155762 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1844) " "Verilog HDL assignment warning at UnidadeDeControle.v(1844): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155763 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1874) " "Verilog HDL assignment warning at UnidadeDeControle.v(1874): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155764 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1904) " "Verilog HDL assignment warning at UnidadeDeControle.v(1904): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155764 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1967) " "Verilog HDL assignment warning at UnidadeDeControle.v(1967): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155765 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1997) " "Verilog HDL assignment warning at UnidadeDeControle.v(1997): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155765 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2027) " "Verilog HDL assignment warning at UnidadeDeControle.v(2027): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155766 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2090) " "Verilog HDL assignment warning at UnidadeDeControle.v(2090): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155767 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2120) " "Verilog HDL assignment warning at UnidadeDeControle.v(2120): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155767 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2150) " "Verilog HDL assignment warning at UnidadeDeControle.v(2150): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155767 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2213) " "Verilog HDL assignment warning at UnidadeDeControle.v(2213): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155769 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2243) " "Verilog HDL assignment warning at UnidadeDeControle.v(2243): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155769 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2273) " "Verilog HDL assignment warning at UnidadeDeControle.v(2273): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155769 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2336) " "Verilog HDL assignment warning at UnidadeDeControle.v(2336): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155770 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2366) " "Verilog HDL assignment warning at UnidadeDeControle.v(2366): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155771 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2396) " "Verilog HDL assignment warning at UnidadeDeControle.v(2396): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155771 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2458) " "Verilog HDL assignment warning at UnidadeDeControle.v(2458): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155772 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2488) " "Verilog HDL assignment warning at UnidadeDeControle.v(2488): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155773 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2518) " "Verilog HDL assignment warning at UnidadeDeControle.v(2518): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155773 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2580) " "Verilog HDL assignment warning at UnidadeDeControle.v(2580): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155774 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2610) " "Verilog HDL assignment warning at UnidadeDeControle.v(2610): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155774 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2640) " "Verilog HDL assignment warning at UnidadeDeControle.v(2640): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155774 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2702) " "Verilog HDL assignment warning at UnidadeDeControle.v(2702): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155777 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2732) " "Verilog HDL assignment warning at UnidadeDeControle.v(2732): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155777 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2762) " "Verilog HDL assignment warning at UnidadeDeControle.v(2762): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155777 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2792) " "Verilog HDL assignment warning at UnidadeDeControle.v(2792): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155777 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2854) " "Verilog HDL assignment warning at UnidadeDeControle.v(2854): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155779 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2884) " "Verilog HDL assignment warning at UnidadeDeControle.v(2884): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155779 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2914) " "Verilog HDL assignment warning at UnidadeDeControle.v(2914): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155779 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2976) " "Verilog HDL assignment warning at UnidadeDeControle.v(2976): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155781 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3006) " "Verilog HDL assignment warning at UnidadeDeControle.v(3006): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155781 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3036) " "Verilog HDL assignment warning at UnidadeDeControle.v(3036): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155781 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3098) " "Verilog HDL assignment warning at UnidadeDeControle.v(3098): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155782 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3128) " "Verilog HDL assignment warning at UnidadeDeControle.v(3128): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155783 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3158) " "Verilog HDL assignment warning at UnidadeDeControle.v(3158): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155783 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3220) " "Verilog HDL assignment warning at UnidadeDeControle.v(3220): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155784 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3250) " "Verilog HDL assignment warning at UnidadeDeControle.v(3250): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155784 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3280) " "Verilog HDL assignment warning at UnidadeDeControle.v(3280): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155784 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3342) " "Verilog HDL assignment warning at UnidadeDeControle.v(3342): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155786 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3372) " "Verilog HDL assignment warning at UnidadeDeControle.v(3372): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155786 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3402) " "Verilog HDL assignment warning at UnidadeDeControle.v(3402): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155786 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3464) " "Verilog HDL assignment warning at UnidadeDeControle.v(3464): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155788 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3526) " "Verilog HDL assignment warning at UnidadeDeControle.v(3526): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155788 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3556) " "Verilog HDL assignment warning at UnidadeDeControle.v(3556): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155788 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3586) " "Verilog HDL assignment warning at UnidadeDeControle.v(3586): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155789 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3648) " "Verilog HDL assignment warning at UnidadeDeControle.v(3648): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155790 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3678) " "Verilog HDL assignment warning at UnidadeDeControle.v(3678): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155791 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3709) " "Verilog HDL assignment warning at UnidadeDeControle.v(3709): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155791 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3772) " "Verilog HDL assignment warning at UnidadeDeControle.v(3772): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627695155792 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156203 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156203 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156203 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156203 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156204 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156204 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156204 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156204 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156205 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156205 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156205 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156205 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156206 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156206 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156206 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156206 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156209 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156209 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156210 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156210 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156210 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156210 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[2\] " "Net \"FTS_out\[2\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[2\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[1\] " "Net \"FTS_out\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[1\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FTS_out\[0\] " "Net \"FTS_out\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "FTS_out\[0\]" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627695156211 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627695156211 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695162658 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627695162658 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627695162658 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627695162955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1387 " "1387 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627695163324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627695164476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627695164476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695165815 "|cpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627695165815 "|cpu|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627695165815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627695165816 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627695165816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627695165816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627695165864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:32:45 2021 " "Processing ended: Fri Jul 30 22:32:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627695165864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627695165864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627695165864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627695165864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627695170926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627695170926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:32:47 2021 " "Processing started: Fri Jul 30 22:32:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627695170926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627695170926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_infrahw -c projeto_infrahw " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_infrahw -c projeto_infrahw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627695170926 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627695173917 ""}
{ "Info" "0" "" "Project  = projeto_infrahw" {  } {  } 0 0 "Project  = projeto_infrahw" 0 0 "Fitter" 0 0 1627695173942 ""}
{ "Info" "0" "" "Revision = projeto_infrahw" {  } {  } 0 0 "Revision = projeto_infrahw" 0 0 "Fitter" 0 0 1627695173942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627695174111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627695174112 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_infrahw 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"projeto_infrahw\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627695174215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627695174416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627695174416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627695175655 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627695175798 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627695176945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627695176945 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627695177152 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627695177152 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627695177154 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627695177154 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627695177154 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627695177154 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627695177174 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1627695177668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_infrahw.sdc " "Synopsys Design Constraints File file not found: 'projeto_infrahw.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627695178690 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627695178708 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1627695178708 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1627695178709 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1627695178712 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1627695178712 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627695178712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627695178736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627695178736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627695178737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627695178737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627695178737 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627695178738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627695178738 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627695178738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627695178738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627695178738 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627695178738 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1627695178741 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1627695178741 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627695178741 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627695178742 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1627695178742 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627695178742 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627695178750 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627695178967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627695180637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627695181147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627695181258 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627695181438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627695181438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627695182069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627695183440 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627695183440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627695183666 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1627695183666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627695183666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627695183669 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627695184065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627695184113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627695184508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627695184509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627695185420 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627695185878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/output_files/projeto_infrahw.fit.smsg " "Generated suppressed messages file C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/output_files/projeto_infrahw.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627695186529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5633 " "Peak virtual memory: 5633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627695187391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:33:07 2021 " "Processing ended: Fri Jul 30 22:33:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627695187391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627695187391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627695187391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627695187391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627695192001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627695192002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:33:11 2021 " "Processing started: Fri Jul 30 22:33:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627695192002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627695192002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_infrahw -c projeto_infrahw " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_infrahw -c projeto_infrahw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627695192002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1627695192364 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627695195866 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627695195982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627695198051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:33:18 2021 " "Processing ended: Fri Jul 30 22:33:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627695198051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627695198051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627695198051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627695198051 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627695199274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627695200881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627695200882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:33:19 2021 " "Processing started: Fri Jul 30 22:33:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627695200882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627695200882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_infrahw -c projeto_infrahw " "Command: quartus_sta projeto_infrahw -c projeto_infrahw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627695200882 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1627695201147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1627695201517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1627695201517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627695201553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627695201553 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_infrahw.sdc " "Synopsys Design Constraints File file not found: 'projeto_infrahw.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1627695203294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627695203294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1627695203294 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1627695203294 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1627695203302 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1627695203302 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627695203501 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1627695203852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627695203944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695203969 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1627695204041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695204100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695204116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695204142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695204159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695204177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627695204258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627695204447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627695205328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627695205602 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1627695205602 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1627695205602 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1627695205603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205714 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627695205729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627695205909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1627695205909 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1627695205909 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1627695205909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1627695205955 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627695208083 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627695208142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627695208657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:33:28 2021 " "Processing ended: Fri Jul 30 22:33:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627695208657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627695208657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627695208657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627695208657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1627695210590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627695210590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:33:30 2021 " "Processing started: Fri Jul 30 22:33:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627695210590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627695210590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto_infrahw -c projeto_infrahw " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto_infrahw -c projeto_infrahw" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627695210590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1627695211312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_infrahw.vo C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/simulation/modelsim/ simulation " "Generated file projeto_infrahw.vo in folder \"C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627695212080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627695212198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:33:32 2021 " "Processing ended: Fri Jul 30 22:33:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627695212198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627695212198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627695212198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627695212198 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 196 s " "Quartus Prime Full Compilation was successful. 0 errors, 196 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627695212864 ""}
