
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb2c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002974  0800fd10  0800fd10  00010d10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012684  08012684  00014364  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012684  08012684  00013684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801268c  0801268c  00014364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801268c  0801268c  0001368c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012690  08012690  00013690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000364  20000000  08012694  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b80  20000364  080129f8  00014364  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003ee4  080129f8  00014ee4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014364  2**0
                  CONTENTS, READONLY
 12 .debug_info   00042f00  00000000  00000000  00014394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a2c1  00000000  00000000  00057294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001bdef  00000000  00000000  00061555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002288  00000000  00000000  0007d348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000027e1  00000000  00000000  0007f5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003071a  00000000  00000000  00081db1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004a10a  00000000  00000000  000b24cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e05a8  00000000  00000000  000fc5d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001dcb7d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f64  00000000  00000000  001dcbc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  001e3b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000364 	.word	0x20000364
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800fcf4 	.word	0x0800fcf4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000368 	.word	0x20000368
 800021c:	0800fcf4 	.word	0x0800fcf4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <compare>:
			break;
	}
}

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
	switch (op) {
 8000f24:	2905      	cmp	r1, #5
 8000f26:	d820      	bhi.n	8000f6a <compare+0x46>
 8000f28:	e8df f001 	tbb	[pc, r1]
 8000f2c:	100b0703 	.word	0x100b0703
 8000f30:	1a15      	.short	0x1a15
		case CMP_EQ:	return val1 == val2;
 8000f32:	1a83      	subs	r3, r0, r2
 8000f34:	4258      	negs	r0, r3
 8000f36:	4158      	adcs	r0, r3
 8000f38:	4770      	bx	lr
		case CMP_NEQ:	return val1 != val2;
 8000f3a:	1a80      	subs	r0, r0, r2
 8000f3c:	bf18      	it	ne
 8000f3e:	2001      	movne	r0, #1
 8000f40:	4770      	bx	lr
		case CMP_GT:	return val1 > val2;
 8000f42:	4290      	cmp	r0, r2
 8000f44:	bf94      	ite	ls
 8000f46:	2000      	movls	r0, #0
 8000f48:	2001      	movhi	r0, #1
 8000f4a:	4770      	bx	lr
		case CMP_LT:	return val1 < val2;
 8000f4c:	4290      	cmp	r0, r2
 8000f4e:	bf2c      	ite	cs
 8000f50:	2000      	movcs	r0, #0
 8000f52:	2001      	movcc	r0, #1
 8000f54:	4770      	bx	lr
		case CMP_GTET:	return val1 >= val2;
 8000f56:	4290      	cmp	r0, r2
 8000f58:	bf34      	ite	cc
 8000f5a:	2000      	movcc	r0, #0
 8000f5c:	2001      	movcs	r0, #1
 8000f5e:	4770      	bx	lr
		case CMP_LTET:	return val1 <= val2;
 8000f60:	4290      	cmp	r0, r2
 8000f62:	bf8c      	ite	hi
 8000f64:	2000      	movhi	r0, #0
 8000f66:	2001      	movls	r0, #1
 8000f68:	4770      	bx	lr
	switch (op) {
 8000f6a:	2000      	movs	r0, #0
		default:		return false;
	}
}
 8000f6c:	4770      	bx	lr

08000f6e <read_register_value>:
static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f6e:	b507      	push	{r0, r1, r2, lr}
	switch (type) {
 8000f70:	2805      	cmp	r0, #5
 8000f72:	d82b      	bhi.n	8000fcc <read_register_value+0x5e>
 8000f74:	e8df f000 	tbb	[pc, r0]
 8000f78:	130d0903 	.word	0x130d0903
 8000f7c:	2319      	.short	0x2319
		case REG_COIL:		return io_coil_read(addr);
 8000f7e:	4608      	mov	r0, r1
 8000f80:	f001 fab4 	bl	80024ec <io_coil_read>
}
 8000f84:	b003      	add	sp, #12
 8000f86:	f85d fb04 	ldr.w	pc, [sp], #4
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	f001 fb02 	bl	8002594 <io_discrete_in_read>
 8000f90:	e7f8      	b.n	8000f84 <read_register_value+0x16>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f92:	4608      	mov	r0, r1
}
 8000f94:	b003      	add	sp, #12
 8000f96:	f85d eb04 	ldr.w	lr, [sp], #4
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f9a:	f001 bc23 	b.w	80027e4 <io_holding_reg_read>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f9e:	4608      	mov	r0, r1
}
 8000fa0:	b003      	add	sp, #12
 8000fa2:	f85d eb04 	ldr.w	lr, [sp], #4
		case REG_INPUT:		return io_input_reg_read(addr);
 8000fa6:	f001 bdad 	b.w	8002b04 <io_input_reg_read>
			uint16_t value = 0;
 8000faa:	2000      	movs	r0, #0
 8000fac:	f8ad 0006 	strh.w	r0, [sp, #6]
			io_virtual_read(VIR_COIL, addr, &value);
 8000fb0:	f10d 0206 	add.w	r2, sp, #6
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fb4:	f001 ff22 	bl	8002dfc <io_virtual_read>
			return value;
 8000fb8:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8000fbc:	e7e2      	b.n	8000f84 <read_register_value+0x16>
			uint16_t value = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	f8ad 3006 	strh.w	r3, [sp, #6]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fc4:	f10d 0206 	add.w	r2, sp, #6
 8000fc8:	2001      	movs	r0, #1
 8000fca:	e7f3      	b.n	8000fb4 <read_register_value+0x46>
	switch (type) {
 8000fcc:	2000      	movs	r0, #0
 8000fce:	e7d9      	b.n	8000f84 <read_register_value+0x16>

08000fd0 <automation_Tick>:

void automation_Init(void) {
	automation_load_rules();
}

void automation_Tick(void) {
 8000fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	for (uint16_t i = 0; i < rule_count; i++) {
 8000fd4:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8001078 <automation_Tick+0xa8>
		read_register_value(rule->input_type1, rule->input_reg1),
 8000fd8:	4f26      	ldr	r7, [pc, #152]	@ (8001074 <automation_Tick+0xa4>)
	for (uint16_t i = 0; i < rule_count; i++) {
 8000fda:	2600      	movs	r6, #0
 8000fdc:	f8b8 2000 	ldrh.w	r2, [r8]
 8000fe0:	b2b3      	uxth	r3, r6
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d801      	bhi.n	8000fea <automation_Tick+0x1a>
		apply_rule(&rules[i]);
	}
}
 8000fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		apply_rule(&rules[i]);
 8000fea:	fa1f f986 	uxth.w	r9, r6
		read_register_value(rule->input_type1, rule->input_reg1),
 8000fee:	2316      	movs	r3, #22
 8000ff0:	fb03 f309 	mul.w	r3, r3, r9
 8000ff4:	18fc      	adds	r4, r7, r3
	bool condition1 = compare(
 8000ff6:	5cf8      	ldrb	r0, [r7, r3]
 8000ff8:	8861      	ldrh	r1, [r4, #2]
 8000ffa:	f7ff ffb8 	bl	8000f6e <read_register_value>
 8000ffe:	88e2      	ldrh	r2, [r4, #6]
 8001000:	7921      	ldrb	r1, [r4, #4]
 8001002:	f7ff ff8f 	bl	8000f24 <compare>
	if (rule->join == LOGIC_NONE) {
 8001006:	7c23      	ldrb	r3, [r4, #16]
	bool condition1 = compare(
 8001008:	4605      	mov	r5, r0
	if (rule->join == LOGIC_NONE) {
 800100a:	b1f3      	cbz	r3, 800104a <automation_Tick+0x7a>
	bool condition2 = compare(
 800100c:	8961      	ldrh	r1, [r4, #10]
 800100e:	7a20      	ldrb	r0, [r4, #8]
 8001010:	f7ff ffad 	bl	8000f6e <read_register_value>
 8001014:	89e2      	ldrh	r2, [r4, #14]
 8001016:	7b21      	ldrb	r1, [r4, #12]
 8001018:	f7ff ff84 	bl	8000f24 <compare>
	if (rule->join == LOGIC_AND) return condition1 && condition2;
 800101c:	7c23      	ldrb	r3, [r4, #16]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d10e      	bne.n	8001040 <automation_Tick+0x70>
 8001022:	b1a5      	cbz	r5, 800104e <automation_Tick+0x7e>
 8001024:	b198      	cbz	r0, 800104e <automation_Tick+0x7e>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 8001026:	2316      	movs	r3, #22
 8001028:	fb03 7309 	mla	r3, r3, r9, r7
 800102c:	8a58      	ldrh	r0, [r3, #18]
 800102e:	8a9a      	ldrh	r2, [r3, #20]
	switch (type) {
 8001030:	7c5b      	ldrb	r3, [r3, #17]
 8001032:	2b05      	cmp	r3, #5
 8001034:	d80b      	bhi.n	800104e <automation_Tick+0x7e>
 8001036:	e8df f003 	tbb	[pc, r3]
 800103a:	0a0c      	.short	0x0a0c
 800103c:	19140a10 	.word	0x19140a10
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001040:	2b02      	cmp	r3, #2
 8001042:	d104      	bne.n	800104e <automation_Tick+0x7e>
 8001044:	2d00      	cmp	r5, #0
 8001046:	d1ee      	bne.n	8001026 <automation_Tick+0x56>
 8001048:	e7ec      	b.n	8001024 <automation_Tick+0x54>
	if (evaluate_rule(rule)) {
 800104a:	2800      	cmp	r0, #0
 800104c:	d1eb      	bne.n	8001026 <automation_Tick+0x56>
	for (uint16_t i = 0; i < rule_count; i++) {
 800104e:	3601      	adds	r6, #1
 8001050:	e7c4      	b.n	8000fdc <automation_Tick+0xc>
			io_coil_write(addr, write_value);
 8001052:	b2d1      	uxtb	r1, r2
 8001054:	f001 fa5a 	bl	800250c <io_coil_write>
			break;
 8001058:	e7f9      	b.n	800104e <automation_Tick+0x7e>
			io_holding_reg_write(addr, write_value);
 800105a:	4611      	mov	r1, r2
 800105c:	f001 fbd2 	bl	8002804 <io_holding_reg_write>
			break;
 8001060:	e7f5      	b.n	800104e <automation_Tick+0x7e>
			io_virtual_write(VIR_COIL, addr, write_value);
 8001062:	4601      	mov	r1, r0
 8001064:	2000      	movs	r0, #0
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001066:	f001 fee9 	bl	8002e3c <io_virtual_write>
			break;
 800106a:	e7f0      	b.n	800104e <automation_Tick+0x7e>
			io_virtual_write(VIR_HOLDING, addr, write_value);
 800106c:	4601      	mov	r1, r0
 800106e:	2001      	movs	r0, #1
 8001070:	e7f9      	b.n	8001066 <automation_Tick+0x96>
 8001072:	bf00      	nop
 8001074:	20000382 	.word	0x20000382
 8001078:	20000380 	.word	0x20000380

0800107c <automation_get_rule_count>:
	}
}

uint16_t automation_get_rule_count(void) {
	return rule_count;
}
 800107c:	4b01      	ldr	r3, [pc, #4]	@ (8001084 <automation_get_rule_count+0x8>)
 800107e:	8818      	ldrh	r0, [r3, #0]
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	20000380 	.word	0x20000380

08001088 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
	if (index >= rule_count) {
 8001088:	4b0a      	ldr	r3, [pc, #40]	@ (80010b4 <automation_get_rule+0x2c>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	4283      	cmp	r3, r0
 800108e:	d90f      	bls.n	80010b0 <automation_get_rule+0x28>
		return false;
	}

	*rule = rules[index];
 8001090:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <automation_get_rule+0x30>)
 8001092:	2216      	movs	r2, #22
 8001094:	fb02 3000 	mla	r0, r2, r0, r3
 8001098:	f100 0314 	add.w	r3, r0, #20
 800109c:	f850 2b04 	ldr.w	r2, [r0], #4
 80010a0:	f841 2b04 	str.w	r2, [r1], #4
 80010a4:	4298      	cmp	r0, r3
 80010a6:	d1f9      	bne.n	800109c <automation_get_rule+0x14>
 80010a8:	8803      	ldrh	r3, [r0, #0]
 80010aa:	800b      	strh	r3, [r1, #0]
	return true;
 80010ac:	2001      	movs	r0, #1
 80010ae:	4770      	bx	lr
		return false;
 80010b0:	2000      	movs	r0, #0
}
 80010b2:	4770      	bx	lr
 80010b4:	20000380 	.word	0x20000380
 80010b8:	20000382 	.word	0x20000382

080010bc <automation_save_rules>:
	}

	return true;
}

bool automation_save_rules(void) {
 80010bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if (rule_count > MAX_RULES) return false;
 80010c0:	4f25      	ldr	r7, [pc, #148]	@ (8001158 <automation_save_rules+0x9c>)
 80010c2:	883b      	ldrh	r3, [r7, #0]
 80010c4:	2b20      	cmp	r3, #32
bool automation_save_rules(void) {
 80010c6:	f5ad 7d33 	sub.w	sp, sp, #716	@ 0x2cc
	if (rule_count > MAX_RULES) return false;
 80010ca:	d904      	bls.n	80010d6 <automation_save_rules+0x1a>
 80010cc:	2000      	movs	r0, #0

	addr += sizeof(crc);

	// Now save virtual registers
	return io_virtual_save(addr);
}
 80010ce:	f50d 7d33 	add.w	sp, sp, #716	@ 0x2cc
 80010d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80010d6:	2202      	movs	r2, #2
 80010d8:	4639      	mov	r1, r7
 80010da:	2000      	movs	r0, #0
 80010dc:	f000 ff95 	bl	800200a <EEPROM_WriteBlock>
 80010e0:	2800      	cmp	r0, #0
 80010e2:	d0f3      	beq.n	80010cc <automation_save_rules+0x10>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80010e4:	f8df 9074 	ldr.w	r9, [pc, #116]	@ 800115c <automation_save_rules+0xa0>
 80010e8:	2600      	movs	r6, #0
	addr += sizeof(rule_count);
 80010ea:	2502      	movs	r5, #2
 80010ec:	f04f 0816 	mov.w	r8, #22
 80010f0:	e00b      	b.n	800110a <automation_save_rules+0x4e>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80010f2:	b2b1      	uxth	r1, r6
 80010f4:	2216      	movs	r2, #22
 80010f6:	fb08 9101 	mla	r1, r8, r1, r9
 80010fa:	4628      	mov	r0, r5
 80010fc:	f000 ff85 	bl	800200a <EEPROM_WriteBlock>
 8001100:	3601      	adds	r6, #1
 8001102:	2800      	cmp	r0, #0
 8001104:	d0e2      	beq.n	80010cc <automation_save_rules+0x10>
		addr += sizeof(LogicRule);
 8001106:	3516      	adds	r5, #22
 8001108:	b2ad      	uxth	r5, r5
	for (uint16_t i = 0; i < rule_count; i++) {
 800110a:	883c      	ldrh	r4, [r7, #0]
 800110c:	b2b3      	uxth	r3, r6
 800110e:	429c      	cmp	r4, r3
 8001110:	d8ef      	bhi.n	80010f2 <automation_save_rules+0x36>
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 8001112:	fb08 f204 	mul.w	r2, r8, r4
 8001116:	4911      	ldr	r1, [pc, #68]	@ (800115c <automation_save_rules+0xa0>)
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001118:	f8ad 4004 	strh.w	r4, [sp, #4]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800111c:	f10d 0006 	add.w	r0, sp, #6
 8001120:	f00c fdb5 	bl	800dc8e <memcpy>
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001124:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001128:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 800112c:	0049      	lsls	r1, r1, #1
 800112e:	3102      	adds	r1, #2
	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001130:	b289      	uxth	r1, r1
 8001132:	a801      	add	r0, sp, #4
 8001134:	f002 ffd4 	bl	80040e0 <modbus_crc16>
	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001138:	2202      	movs	r2, #2
	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 800113a:	f8ad 0002 	strh.w	r0, [sp, #2]
	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 800113e:	eb0d 0102 	add.w	r1, sp, r2
 8001142:	4628      	mov	r0, r5
 8001144:	f000 ff61 	bl	800200a <EEPROM_WriteBlock>
 8001148:	2800      	cmp	r0, #0
 800114a:	d0bf      	beq.n	80010cc <automation_save_rules+0x10>
	addr += sizeof(crc);
 800114c:	1ca8      	adds	r0, r5, #2
	return io_virtual_save(addr);
 800114e:	b280      	uxth	r0, r0
 8001150:	f001 fe94 	bl	8002e7c <io_virtual_save>
 8001154:	e7bb      	b.n	80010ce <automation_save_rules+0x12>
 8001156:	bf00      	nop
 8001158:	20000380 	.word	0x20000380
 800115c:	20000382 	.word	0x20000382

08001160 <automation_add_rule>:
bool automation_add_rule(LogicRule newRule) {
 8001160:	b084      	sub	sp, #16
 8001162:	b4f0      	push	{r4, r5, r6, r7}
	if (rule_count < MAX_RULES) {
 8001164:	4e11      	ldr	r6, [pc, #68]	@ (80011ac <automation_add_rule+0x4c>)
bool automation_add_rule(LogicRule newRule) {
 8001166:	ac04      	add	r4, sp, #16
 8001168:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800116c:	8832      	ldrh	r2, [r6, #0]
 800116e:	2a1f      	cmp	r2, #31
 8001170:	d817      	bhi.n	80011a2 <automation_add_rule+0x42>
		rules[rule_count] = newRule;
 8001172:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <automation_add_rule+0x50>)
 8001174:	2116      	movs	r1, #22
 8001176:	fb01 3302 	mla	r3, r1, r2, r3
 800117a:	af08      	add	r7, sp, #32
 800117c:	4625      	mov	r5, r4
 800117e:	cd03      	ldmia	r5!, {r0, r1}
 8001180:	42bd      	cmp	r5, r7
 8001182:	6018      	str	r0, [r3, #0]
 8001184:	6059      	str	r1, [r3, #4]
 8001186:	462c      	mov	r4, r5
 8001188:	f103 0308 	add.w	r3, r3, #8
 800118c:	d1f6      	bne.n	800117c <automation_add_rule+0x1c>
 800118e:	6828      	ldr	r0, [r5, #0]
 8001190:	6018      	str	r0, [r3, #0]
 8001192:	88a9      	ldrh	r1, [r5, #4]
 8001194:	8099      	strh	r1, [r3, #4]
		rule_count++;
 8001196:	3201      	adds	r2, #1
 8001198:	8032      	strh	r2, [r6, #0]
}
 800119a:	bcf0      	pop	{r4, r5, r6, r7}
 800119c:	b004      	add	sp, #16
		bool status = automation_save_rules();
 800119e:	f7ff bf8d 	b.w	80010bc <automation_save_rules>
}
 80011a2:	bcf0      	pop	{r4, r5, r6, r7}
 80011a4:	2000      	movs	r0, #0
 80011a6:	b004      	add	sp, #16
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	20000380 	.word	0x20000380
 80011b0:	20000382 	.word	0x20000382

080011b4 <automation_delete_rule>:
bool automation_delete_rule(uint16_t index) {
 80011b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (index >= rule_count) {
 80011b6:	4e10      	ldr	r6, [pc, #64]	@ (80011f8 <automation_delete_rule+0x44>)
 80011b8:	8833      	ldrh	r3, [r6, #0]
 80011ba:	4283      	cmp	r3, r0
 80011bc:	d919      	bls.n	80011f2 <automation_delete_rule+0x3e>
	if (index < rule_count - 1) {
 80011be:	1e5c      	subs	r4, r3, #1
 80011c0:	42a0      	cmp	r0, r4
 80011c2:	4d0e      	ldr	r5, [pc, #56]	@ (80011fc <automation_delete_rule+0x48>)
 80011c4:	da0a      	bge.n	80011dc <automation_delete_rule+0x28>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 80011c6:	2216      	movs	r2, #22
 80011c8:	fb02 f700 	mul.w	r7, r2, r0
 80011cc:	1a1b      	subs	r3, r3, r0
 80011ce:	18b9      	adds	r1, r7, r2
 80011d0:	3b01      	subs	r3, #1
 80011d2:	435a      	muls	r2, r3
 80011d4:	4429      	add	r1, r5
 80011d6:	19e8      	adds	r0, r5, r7
 80011d8:	f00c fc95 	bl	800db06 <memmove>
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 80011dc:	2216      	movs	r2, #22
 80011de:	fb02 5004 	mla	r0, r2, r4, r5
 80011e2:	2100      	movs	r1, #0
 80011e4:	f00c fca9 	bl	800db3a <memset>
	rule_count--;
 80011e8:	8034      	strh	r4, [r6, #0]
}
 80011ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	bool status = automation_save_rules();
 80011ee:	f7ff bf65 	b.w	80010bc <automation_save_rules>
}
 80011f2:	2000      	movs	r0, #0
 80011f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000380 	.word	0x20000380
 80011fc:	20000382 	.word	0x20000382

08001200 <automation_factory_reset>:

bool automation_factory_reset(void) {
 8001200:	b508      	push	{r3, lr}
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 8001202:	2001      	movs	r0, #1
 8001204:	f001 fbf0 	bl	80029e8 <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 8001208:	2001      	movs	r0, #1
 800120a:	f001 fd11 	bl	8002c30 <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 800120e:	2001      	movs	r0, #1
 8001210:	f001 fa5e 	bl	80026d0 <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 8001214:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 8001218:	4807      	ldr	r0, [pc, #28]	@ (8001238 <automation_factory_reset+0x38>)
 800121a:	2100      	movs	r1, #0
 800121c:	f00c fc8d 	bl	800db3a <memset>
	rule_count = 0;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <automation_factory_reset+0x3c>)
 8001222:	2200      	movs	r2, #0
 8001224:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001226:	f7ff ff49 	bl	80010bc <automation_save_rules>
 800122a:	b120      	cbz	r0, 8001236 <automation_factory_reset+0x36>

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;

	return true;
}
 800122c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001230:	2004      	movs	r0, #4
 8001232:	f001 bee3 	b.w	8002ffc <io_virtual_factory_reset>
}
 8001236:	bd08      	pop	{r3, pc}
 8001238:	20000382 	.word	0x20000382
 800123c:	20000380 	.word	0x20000380

08001240 <automation_load_rules>:

bool automation_load_rules(void) {
 8001240:	b570      	push	{r4, r5, r6, lr}
	uint16_t addr = 0x0000;
	uint16_t saved_count = 0;
 8001242:	2600      	movs	r6, #0
bool automation_load_rules(void) {
 8001244:	f5ad 6db1 	sub.w	sp, sp, #1416	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001248:	2202      	movs	r2, #2
 800124a:	4669      	mov	r1, sp
 800124c:	4630      	mov	r0, r6
	uint16_t saved_count = 0;
 800124e:	f8ad 6000 	strh.w	r6, [sp]
	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001252:	f000 fedf 	bl	8002014 <EEPROM_LoadBlock>
 8001256:	2800      	cmp	r0, #0
 8001258:	d061      	beq.n	800131e <automation_load_rules+0xde>
		return false;
	}
	if (saved_count > MAX_RULES) {
 800125a:	f8bd 4000 	ldrh.w	r4, [sp]
 800125e:	2c20      	cmp	r4, #32
 8001260:	d85d      	bhi.n	800131e <automation_load_rules+0xde>
		return false;
	}

	addr += sizeof(saved_count);

	if (saved_count == 0) {
 8001262:	b9bc      	cbnz	r4, 8001294 <automation_load_rules+0x54>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001264:	2202      	movs	r2, #2
 8001266:	a9b1      	add	r1, sp, #708	@ 0x2c4
 8001268:	4610      	mov	r0, r2
		uint16_t stored_crc = 0;
 800126a:	f8ad 42c4 	strh.w	r4, [sp, #708]	@ 0x2c4
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800126e:	f000 fed1 	bl	8002014 <EEPROM_LoadBlock>
 8001272:	2800      	cmp	r0, #0
 8001274:	d053      	beq.n	800131e <automation_load_rules+0xde>
			return false;
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001276:	2102      	movs	r1, #2
 8001278:	4668      	mov	r0, sp
 800127a:	f002 ff31 	bl	80040e0 <modbus_crc16>
		if (computed_crc != stored_crc) {
 800127e:	f8bd 32c4 	ldrh.w	r3, [sp, #708]	@ 0x2c4
 8001282:	4283      	cmp	r3, r0
 8001284:	d14b      	bne.n	800131e <automation_load_rules+0xde>
			return false;
		}

		rule_count = 0;
 8001286:	4b28      	ldr	r3, [pc, #160]	@ (8001328 <automation_load_rules+0xe8>)
 8001288:	801c      	strh	r4, [r3, #0]

		addr += sizeof(stored_crc);
 800128a:	2404      	movs	r4, #4
		rule_count = saved_count;
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 800128c:	4620      	mov	r0, r4
 800128e:	f001 fe39 	bl	8002f04 <io_virtual_load>
 8001292:	e045      	b.n	8001320 <automation_load_rules+0xe0>
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 8001294:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001298:	eb04 0243 	add.w	r2, r4, r3, lsl #1
 800129c:	0052      	lsls	r2, r2, #1
 800129e:	b292      	uxth	r2, r2
 80012a0:	a901      	add	r1, sp, #4
 80012a2:	2002      	movs	r0, #2
 80012a4:	f000 feb6 	bl	8002014 <EEPROM_LoadBlock>
 80012a8:	2800      	cmp	r0, #0
 80012aa:	d038      	beq.n	800131e <automation_load_rules+0xde>
		addr += saved_count * sizeof(LogicRule);
 80012ac:	f8bd 4000 	ldrh.w	r4, [sp]
		uint16_t stored_crc = 0;
 80012b0:	f8ad 6002 	strh.w	r6, [sp, #2]
		addr += saved_count * sizeof(LogicRule);
 80012b4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80012b8:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 80012bc:	0064      	lsls	r4, r4, #1
 80012be:	b2a5      	uxth	r5, r4
 80012c0:	1ca8      	adds	r0, r5, #2
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80012c2:	2202      	movs	r2, #2
 80012c4:	b280      	uxth	r0, r0
 80012c6:	eb0d 0102 	add.w	r1, sp, r2
 80012ca:	f000 fea3 	bl	8002014 <EEPROM_LoadBlock>
 80012ce:	b330      	cbz	r0, 800131e <automation_load_rules+0xde>
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 80012d0:	f8bd 4000 	ldrh.w	r4, [sp]
 80012d4:	f8ad 42c4 	strh.w	r4, [sp, #708]	@ 0x2c4
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 80012d8:	2616      	movs	r6, #22
 80012da:	fb06 f204 	mul.w	r2, r6, r4
 80012de:	a901      	add	r1, sp, #4
 80012e0:	f20d 20c6 	addw	r0, sp, #710	@ 0x2c6
 80012e4:	f00c fcd3 	bl	800dc8e <memcpy>
		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 80012e8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80012ec:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 80012f0:	0049      	lsls	r1, r1, #1
 80012f2:	3102      	adds	r1, #2
 80012f4:	b289      	uxth	r1, r1
 80012f6:	a8b1      	add	r0, sp, #708	@ 0x2c4
 80012f8:	f002 fef2 	bl	80040e0 <modbus_crc16>
		if (computed_crc != stored_crc) {
 80012fc:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8001300:	4283      	cmp	r3, r0
 8001302:	d10c      	bne.n	800131e <automation_load_rules+0xde>
		addr += sizeof(stored_crc);
 8001304:	1d2c      	adds	r4, r5, #4
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001306:	f8bd 5000 	ldrh.w	r5, [sp]
 800130a:	4808      	ldr	r0, [pc, #32]	@ (800132c <automation_load_rules+0xec>)
 800130c:	fb06 f205 	mul.w	r2, r6, r5
 8001310:	a901      	add	r1, sp, #4
 8001312:	f00c fcbc 	bl	800dc8e <memcpy>
		rule_count = saved_count;
 8001316:	4b04      	ldr	r3, [pc, #16]	@ (8001328 <automation_load_rules+0xe8>)
		addr += sizeof(stored_crc);
 8001318:	b2a4      	uxth	r4, r4
		rule_count = saved_count;
 800131a:	801d      	strh	r5, [r3, #0]
 800131c:	e7b6      	b.n	800128c <automation_load_rules+0x4c>
		return false;
 800131e:	2000      	movs	r0, #0
		return false;
	}

	return true;
}
 8001320:	f50d 6db1 	add.w	sp, sp, #1416	@ 0x588
 8001324:	bd70      	pop	{r4, r5, r6, pc}
 8001326:	bf00      	nop
 8001328:	20000380 	.word	0x20000380
 800132c:	20000382 	.word	0x20000382

08001330 <automation_Init>:
	automation_load_rules();
 8001330:	f7ff bf86 	b.w	8001240 <automation_load_rules>

08001334 <isLeapYear.0>:
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};

    // Check leap year helper
    bool isLeapYear(uint8_t year) {
        uint16_t fullYear = 2000 + year;
        return (fullYear % 4 == 0 && (fullYear % 100 != 0 || fullYear % 400 == 0));
 8001334:	0782      	lsls	r2, r0, #30
        uint16_t fullYear = 2000 + year;
 8001336:	f500 63fa 	add.w	r3, r0, #2000	@ 0x7d0
        return (fullYear % 4 == 0 && (fullYear % 100 != 0 || fullYear % 400 == 0));
 800133a:	d111      	bne.n	8001360 <isLeapYear.0+0x2c>
 800133c:	2164      	movs	r1, #100	@ 0x64
 800133e:	fbb3 f2f1 	udiv	r2, r3, r1
 8001342:	fb01 3212 	mls	r2, r1, r2, r3
 8001346:	b292      	uxth	r2, r2
 8001348:	b962      	cbnz	r2, 8001364 <isLeapYear.0+0x30>
 800134a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800134e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001352:	fb02 3011 	mls	r0, r2, r1, r3
 8001356:	b280      	uxth	r0, r0
 8001358:	fab0 f080 	clz	r0, r0
 800135c:	0940      	lsrs	r0, r0, #5
 800135e:	4770      	bx	lr
 8001360:	2000      	movs	r0, #0
 8001362:	4770      	bx	lr
 8001364:	2001      	movs	r0, #1
    }
 8001366:	4770      	bx	lr

08001368 <display_SetCursor>:
	ssd1306_SetCursor(x + offsetX, y + offsetY);
 8001368:	4b04      	ldr	r3, [pc, #16]	@ (800137c <display_SetCursor+0x14>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	4419      	add	r1, r3
 800136e:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <display_SetCursor+0x18>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	4418      	add	r0, r3
 8001374:	b2c9      	uxtb	r1, r1
 8001376:	b2c0      	uxtb	r0, r0
 8001378:	f000 bfd2 	b.w	8002320 <ssd1306_SetCursor>
 800137c:	20000650 	.word	0x20000650
 8001380:	20000651 	.word	0x20000651

08001384 <rtcToSeconds.isra.0>:
static uint32_t rtcToSeconds(RTC_Time t) {
 8001384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001388:	4617      	mov	r7, r2
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};
 800138a:	4a21      	ldr	r2, [pc, #132]	@ (8001410 <rtcToSeconds.isra.0+0x8c>)
static uint32_t rtcToSeconds(RTC_Time t) {
 800138c:	b087      	sub	sp, #28
 800138e:	4681      	mov	r9, r0
 8001390:	460e      	mov	r6, r1
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};
 8001392:	6810      	ldr	r0, [r2, #0]
 8001394:	6851      	ldr	r1, [r2, #4]
static uint32_t rtcToSeconds(RTC_Time t) {
 8001396:	f89d b040 	ldrb.w	fp, [sp, #64]	@ 0x40
 800139a:	f89d a044 	ldrb.w	sl, [sp, #68]	@ 0x44
 800139e:	461c      	mov	r4, r3
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};
 80013a0:	ab03      	add	r3, sp, #12
 80013a2:	c303      	stmia	r3!, {r0, r1}

    // Add days for full years passed
    for (uint8_t y = 0; y < t.year; y++) {
 80013a4:	f04f 0800 	mov.w	r8, #0
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};
 80013a8:	6890      	ldr	r0, [r2, #8]
 80013aa:	6018      	str	r0, [r3, #0]
    uint32_t days = 0;
 80013ac:	4645      	mov	r5, r8
    for (uint8_t y = 0; y < t.year; y++) {
 80013ae:	45c2      	cmp	sl, r8
 80013b0:	fa5f f088 	uxtb.w	r0, r8
 80013b4:	d113      	bne.n	80013de <rtcToSeconds.isra.0+0x5a>
 80013b6:	ab03      	add	r3, sp, #12
 80013b8:	f04f 0801 	mov.w	r8, #1
        days += isLeapYear(y) ? 366 : 365;
    }

    // Add days for full months passed this year
    for (uint8_t m = 1; m < t.month; m++) {
 80013bc:	fa5f f288 	uxtb.w	r2, r8
 80013c0:	4593      	cmp	fp, r2
 80013c2:	d814      	bhi.n	80013ee <rtcToSeconds.isra.0+0x6a>
        days += daysInMonth[m - 1];
        if (m == 2 && isLeapYear(t.year)) days += 1; // leap day
    }

    // Add days passed this month
    days += t.day - 1;
 80013c4:	3c01      	subs	r4, #1
 80013c6:	442c      	add	r4, r5

    // Calculate total seconds
    return (((days * 24UL + t.hours) * 60 + t.minutes) * 60 + t.seconds);
 80013c8:	2318      	movs	r3, #24
 80013ca:	fb03 7704 	mla	r7, r3, r4, r7
 80013ce:	203c      	movs	r0, #60	@ 0x3c
 80013d0:	fb00 6607 	mla	r6, r0, r7, r6
}
 80013d4:	fb00 9006 	mla	r0, r0, r6, r9
 80013d8:	b007      	add	sp, #28
 80013da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        days += isLeapYear(y) ? 366 : 365;
 80013de:	f7ff ffa9 	bl	8001334 <isLeapYear.0>
 80013e2:	f200 106d 	addw	r0, r0, #365	@ 0x16d
 80013e6:	4405      	add	r5, r0
    for (uint8_t y = 0; y < t.year; y++) {
 80013e8:	f108 0801 	add.w	r8, r8, #1
 80013ec:	e7df      	b.n	80013ae <rtcToSeconds.isra.0+0x2a>
        days += daysInMonth[m - 1];
 80013ee:	f813 2b01 	ldrb.w	r2, [r3], #1
        if (m == 2 && isLeapYear(t.year)) days += 1; // leap day
 80013f2:	f1b8 0f02 	cmp.w	r8, #2
        days += daysInMonth[m - 1];
 80013f6:	4415      	add	r5, r2
        if (m == 2 && isLeapYear(t.year)) days += 1; // leap day
 80013f8:	d106      	bne.n	8001408 <rtcToSeconds.isra.0+0x84>
 80013fa:	4650      	mov	r0, sl
 80013fc:	9301      	str	r3, [sp, #4]
 80013fe:	f7ff ff99 	bl	8001334 <isLeapYear.0>
 8001402:	9b01      	ldr	r3, [sp, #4]
 8001404:	b100      	cbz	r0, 8001408 <rtcToSeconds.isra.0+0x84>
 8001406:	3501      	adds	r5, #1
    for (uint8_t m = 1; m < t.month; m++) {
 8001408:	f108 0801 	add.w	r8, r8, #1
 800140c:	e7d6      	b.n	80013bc <rtcToSeconds.isra.0+0x38>
 800140e:	bf00      	nop
 8001410:	0800fd6c 	.word	0x0800fd6c

08001414 <display_Setup>:
void display_Setup() {
 8001414:	b508      	push	{r3, lr}
	ssd1306_Init();
 8001416:	f000 ffdb 	bl	80023d0 <ssd1306_Init>
	srand(HAL_GetTick()); // seed the random number generator
 800141a:	f004 f925 	bl	8005668 <HAL_GetTick>
 800141e:	f00b fd53 	bl	800cec8 <srand>
}
 8001422:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DS3231_ReadTime(&startTime);
 8001426:	4801      	ldr	r0, [pc, #4]	@ (800142c <display_Setup+0x18>)
 8001428:	f003 ba84 	b.w	8004934 <DS3231_ReadTime>
 800142c:	20000642 	.word	0x20000642

08001430 <display_StatusPage>:



void display_StatusPage(void) {
 8001430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t now = HAL_GetTick();

	if ((uint32_t)(now - lastShiftTime) > shiftIntervalMs) {
 8001434:	4daf      	ldr	r5, [pc, #700]	@ (80016f4 <display_StatusPage+0x2c4>)
void display_StatusPage(void) {
 8001436:	b08e      	sub	sp, #56	@ 0x38
	uint32_t now = HAL_GetTick();
 8001438:	f004 f916 	bl	8005668 <HAL_GetTick>
	if ((uint32_t)(now - lastShiftTime) > shiftIntervalMs) {
 800143c:	682b      	ldr	r3, [r5, #0]
 800143e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001442:	1ac3      	subs	r3, r0, r3
 8001444:	4293      	cmp	r3, r2
	uint32_t now = HAL_GetTick();
 8001446:	4604      	mov	r4, r0
	if ((uint32_t)(now - lastShiftTime) > shiftIntervalMs) {
 8001448:	d919      	bls.n	800147e <display_StatusPage+0x4e>
	return (rand() % 3) - 1; // random number from -1 to 1
 800144a:	f00b fd6b 	bl	800cf24 <rand>
 800144e:	2603      	movs	r6, #3
 8001450:	fb90 f3f6 	sdiv	r3, r0, r6
 8001454:	eb03 0343 	add.w	r3, r3, r3, lsl #1
		offsetX = display_RandOffset();
 8001458:	4aa7      	ldr	r2, [pc, #668]	@ (80016f8 <display_StatusPage+0x2c8>)
	return (rand() % 3) - 1; // random number from -1 to 1
 800145a:	1ac3      	subs	r3, r0, r3
 800145c:	3b01      	subs	r3, #1
		offsetX = display_RandOffset();
 800145e:	7013      	strb	r3, [r2, #0]
	return (rand() % 3) - 1; // random number from -1 to 1
 8001460:	f00b fd60 	bl	800cf24 <rand>
 8001464:	fb90 f6f6 	sdiv	r6, r0, r6
 8001468:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800146c:	1b83      	subs	r3, r0, r6
 800146e:	3b01      	subs	r3, #1
		offsetY = abs(display_RandOffset());
 8001470:	b25b      	sxtb	r3, r3
 8001472:	4aa2      	ldr	r2, [pc, #648]	@ (80016fc <display_StatusPage+0x2cc>)
		lastShiftTime = now;
 8001474:	602c      	str	r4, [r5, #0]
		offsetY = abs(display_RandOffset());
 8001476:	2b00      	cmp	r3, #0
 8001478:	bfb8      	it	lt
 800147a:	425b      	neglt	r3, r3
 800147c:	7013      	strb	r3, [r2, #0]
			}

		}
	}

	switch(currentPage) {
 800147e:	f8df 82c4 	ldr.w	r8, [pc, #708]	@ 8001744 <display_StatusPage+0x314>
 8001482:	4c9f      	ldr	r4, [pc, #636]	@ (8001700 <display_StatusPage+0x2d0>)
	ssd1306_Fill(Black);
 8001484:	2000      	movs	r0, #0
 8001486:	f000 fe99 	bl	80021bc <ssd1306_Fill>
	switch(currentPage) {
 800148a:	f8b8 3000 	ldrh.w	r3, [r8]
 800148e:	2b0a      	cmp	r3, #10
 8001490:	d860      	bhi.n	8001554 <display_StatusPage+0x124>
 8001492:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001496:	000b      	.short	0x000b
 8001498:	00da0081 	.word	0x00da0081
 800149c:	01830159 	.word	0x01830159
 80014a0:	020401b9 	.word	0x020401b9
 80014a4:	02cb026a 	.word	0x02cb026a
 80014a8:	039c034e 	.word	0x039c034e
		case 0:
			display_SetCursor(25, 0);
 80014ac:	2100      	movs	r1, #0
 80014ae:	2019      	movs	r0, #25
 80014b0:	f7ff ff5a 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80014b4:	4b93      	ldr	r3, [pc, #588]	@ (8001704 <display_StatusPage+0x2d4>)
 80014b6:	4894      	ldr	r0, [pc, #592]	@ (8001708 <display_StatusPage+0x2d8>)
 80014b8:	2501      	movs	r5, #1
 80014ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014bc:	9500      	str	r5, [sp, #0]
 80014be:	f000 ff19 	bl	80022f4 <ssd1306_WriteString>

			display_SetCursor(2, 25);
 80014c2:	2119      	movs	r1, #25
 80014c4:	2002      	movs	r0, #2
 80014c6:	f7ff ff4f 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80014ca:	f002 fe03 	bl	80040d4 <modbusGetSlaveAddress>
 80014ce:	498f      	ldr	r1, [pc, #572]	@ (800170c <display_StatusPage+0x2dc>)
 80014d0:	4602      	mov	r2, r0
 80014d2:	a806      	add	r0, sp, #24
 80014d4:	f00c fab2 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014d8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80014dc:	9500      	str	r5, [sp, #0]
 80014de:	a806      	add	r0, sp, #24
 80014e0:	f000 ff08 	bl	80022f4 <ssd1306_WriteString>

			display_SetCursor(2, 40);
 80014e4:	2002      	movs	r0, #2
 80014e6:	2128      	movs	r1, #40	@ 0x28
 80014e8:	f7ff ff3e 	bl	8001368 <display_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80014ec:	f000 fe1a 	bl	8002124 <INA226_ReadBusVoltage>
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80014f0:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80014f4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80014f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			float voltage = INA226_ReadBusVoltage();
 80014fc:	ee10 0a10 	vmov	r0, s0
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001500:	dd44      	ble.n	800158c <display_StatusPage+0x15c>
 8001502:	f7ff f849 	bl	8000598 <__aeabi_f2d>
 8001506:	460b      	mov	r3, r1
 8001508:	4981      	ldr	r1, [pc, #516]	@ (8001710 <display_StatusPage+0x2e0>)
 800150a:	4602      	mov	r2, r0
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800150c:	a806      	add	r0, sp, #24
			ssd1306_WriteString(buf, Font_6x8, White);
 800150e:	2501      	movs	r5, #1
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001510:	f00c fa94 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001514:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001518:	9500      	str	r5, [sp, #0]
 800151a:	a806      	add	r0, sp, #24
 800151c:	f000 feea 	bl	80022f4 <ssd1306_WriteString>

			display_SetCursor(2, 55);
 8001520:	2137      	movs	r1, #55	@ 0x37
 8001522:	2002      	movs	r0, #2
 8001524:	f7ff ff20 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001528:	f000 fe10 	bl	800214c <INA226_ReadCurrent>
 800152c:	eddf 7a79 	vldr	s15, [pc, #484]	@ 8001714 <display_StatusPage+0x2e4>
 8001530:	ee60 7a27 	vmul.f32	s15, s0, s15
 8001534:	ee17 0a90 	vmov	r0, s15
 8001538:	f7ff f82e 	bl	8000598 <__aeabi_f2d>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	a806      	add	r0, sp, #24
 8001542:	4975      	ldr	r1, [pc, #468]	@ (8001718 <display_StatusPage+0x2e8>)
 8001544:	f00c fa7a 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001548:	9500      	str	r5, [sp, #0]
			if (stats.success) {
				sprintf(buf, "Free: %luMB", stats.freeMB);
			} else {
				sprintf(buf, "Free: -");
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 800154a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800154e:	a806      	add	r0, sp, #24
 8001550:	f000 fed0 	bl	80022f4 <ssd1306_WriteString>
			break;
	}


	if (currentPage >= 10) {
 8001554:	f8b8 3000 	ldrh.w	r3, [r8]
 8001558:	2b09      	cmp	r3, #9
		display_SetCursor(95, 55);
 800155a:	bf8c      	ite	hi
 800155c:	205f      	movhi	r0, #95	@ 0x5f
	} else {
		display_SetCursor(100, 55);
 800155e:	2064      	movls	r0, #100	@ 0x64
		display_SetCursor(95, 55);
 8001560:	2137      	movs	r1, #55	@ 0x37
		display_SetCursor(100, 55);
 8001562:	f7ff ff01 	bl	8001368 <display_SetCursor>
	}
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001566:	f8b8 2000 	ldrh.w	r2, [r8]
 800156a:	496c      	ldr	r1, [pc, #432]	@ (800171c <display_StatusPage+0x2ec>)
 800156c:	230a      	movs	r3, #10
 800156e:	a806      	add	r0, sp, #24
 8001570:	f00c fa64 	bl	800da3c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001574:	2301      	movs	r3, #1
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	a806      	add	r0, sp, #24
 800157a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800157e:	f000 feb9 	bl	80022f4 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001582:	f000 fe27 	bl	80021d4 <ssd1306_UpdateScreen>
}
 8001586:	b00e      	add	sp, #56	@ 0x38
 8001588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800158c:	f7ff f804 	bl	8000598 <__aeabi_f2d>
 8001590:	460b      	mov	r3, r1
 8001592:	4602      	mov	r2, r0
 8001594:	4962      	ldr	r1, [pc, #392]	@ (8001720 <display_StatusPage+0x2f0>)
 8001596:	e7b9      	b.n	800150c <display_StatusPage+0xdc>
			display_SetCursor(30, 0);
 8001598:	2100      	movs	r1, #0
 800159a:	201e      	movs	r0, #30
 800159c:	f7ff fee4 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80015a0:	4b58      	ldr	r3, [pc, #352]	@ (8001704 <display_StatusPage+0x2d4>)
 80015a2:	4860      	ldr	r0, [pc, #384]	@ (8001724 <display_StatusPage+0x2f4>)
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80015a4:	4f60      	ldr	r7, [pc, #384]	@ (8001728 <display_StatusPage+0x2f8>)
 80015a6:	4e61      	ldr	r6, [pc, #388]	@ (800172c <display_StatusPage+0x2fc>)
			ssd1306_WriteString("Coils", Font_11x18, White);
 80015a8:	2501      	movs	r5, #1
 80015aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ac:	9500      	str	r5, [sp, #0]
 80015ae:	f000 fea1 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 80015b2:	2119      	movs	r1, #25
 80015b4:	2002      	movs	r0, #2
 80015b6:	f7ff fed7 	bl	8001368 <display_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80015ba:	2000      	movs	r0, #0
 80015bc:	f000 ff96 	bl	80024ec <io_coil_read>
 80015c0:	495b      	ldr	r1, [pc, #364]	@ (8001730 <display_StatusPage+0x300>)
 80015c2:	2800      	cmp	r0, #0
 80015c4:	bf0c      	ite	eq
 80015c6:	463a      	moveq	r2, r7
 80015c8:	4632      	movne	r2, r6
 80015ca:	a806      	add	r0, sp, #24
 80015cc:	f00c fa36 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80015d0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80015d4:	9500      	str	r5, [sp, #0]
 80015d6:	a806      	add	r0, sp, #24
 80015d8:	f000 fe8c 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 80015dc:	2128      	movs	r1, #40	@ 0x28
 80015de:	2002      	movs	r0, #2
 80015e0:	f7ff fec2 	bl	8001368 <display_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80015e4:	4628      	mov	r0, r5
 80015e6:	f000 ff81 	bl	80024ec <io_coil_read>
 80015ea:	4952      	ldr	r1, [pc, #328]	@ (8001734 <display_StatusPage+0x304>)
 80015ec:	2800      	cmp	r0, #0
 80015ee:	bf0c      	ite	eq
 80015f0:	463a      	moveq	r2, r7
 80015f2:	4632      	movne	r2, r6
 80015f4:	a806      	add	r0, sp, #24
 80015f6:	f00c fa21 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80015fa:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80015fe:	9500      	str	r5, [sp, #0]
 8001600:	a806      	add	r0, sp, #24
 8001602:	f000 fe77 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 25);
 8001606:	2119      	movs	r1, #25
 8001608:	203c      	movs	r0, #60	@ 0x3c
 800160a:	f7ff fead 	bl	8001368 <display_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800160e:	2002      	movs	r0, #2
 8001610:	f000 ff6c 	bl	80024ec <io_coil_read>
 8001614:	4948      	ldr	r1, [pc, #288]	@ (8001738 <display_StatusPage+0x308>)
 8001616:	2800      	cmp	r0, #0
 8001618:	bf0c      	ite	eq
 800161a:	463a      	moveq	r2, r7
 800161c:	4632      	movne	r2, r6
 800161e:	a806      	add	r0, sp, #24
 8001620:	f00c fa0c 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001624:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001628:	9500      	str	r5, [sp, #0]
 800162a:	a806      	add	r0, sp, #24
 800162c:	f000 fe62 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 40);
 8001630:	203c      	movs	r0, #60	@ 0x3c
 8001632:	2128      	movs	r1, #40	@ 0x28
 8001634:	f7ff fe98 	bl	8001368 <display_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001638:	2003      	movs	r0, #3
 800163a:	f000 ff57 	bl	80024ec <io_coil_read>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800163e:	2800      	cmp	r0, #0
 8001640:	bf0c      	ite	eq
 8001642:	463a      	moveq	r2, r7
 8001644:	4632      	movne	r2, r6
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001646:	493d      	ldr	r1, [pc, #244]	@ (800173c <display_StatusPage+0x30c>)
 8001648:	e0a4      	b.n	8001794 <display_StatusPage+0x364>
			display_SetCursor(4, 0);
 800164a:	2100      	movs	r1, #0
 800164c:	2004      	movs	r0, #4
 800164e:	f7ff fe8b 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001652:	4b2c      	ldr	r3, [pc, #176]	@ (8001704 <display_StatusPage+0x2d4>)
 8001654:	483a      	ldr	r0, [pc, #232]	@ (8001740 <display_StatusPage+0x310>)
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001656:	4f34      	ldr	r7, [pc, #208]	@ (8001728 <display_StatusPage+0x2f8>)
 8001658:	4e34      	ldr	r6, [pc, #208]	@ (800172c <display_StatusPage+0x2fc>)
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800165a:	2501      	movs	r5, #1
 800165c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800165e:	9500      	str	r5, [sp, #0]
 8001660:	f000 fe48 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 8001664:	2119      	movs	r1, #25
 8001666:	2002      	movs	r0, #2
 8001668:	f7ff fe7e 	bl	8001368 <display_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 800166c:	2000      	movs	r0, #0
 800166e:	f000 ff91 	bl	8002594 <io_discrete_in_read>
 8001672:	492f      	ldr	r1, [pc, #188]	@ (8001730 <display_StatusPage+0x300>)
 8001674:	2800      	cmp	r0, #0
 8001676:	bf0c      	ite	eq
 8001678:	463a      	moveq	r2, r7
 800167a:	4632      	movne	r2, r6
 800167c:	a806      	add	r0, sp, #24
 800167e:	f00c f9dd 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001682:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001686:	9500      	str	r5, [sp, #0]
 8001688:	a806      	add	r0, sp, #24
 800168a:	f000 fe33 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 800168e:	2128      	movs	r1, #40	@ 0x28
 8001690:	2002      	movs	r0, #2
 8001692:	f7ff fe69 	bl	8001368 <display_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001696:	4628      	mov	r0, r5
 8001698:	f000 ff7c 	bl	8002594 <io_discrete_in_read>
 800169c:	4925      	ldr	r1, [pc, #148]	@ (8001734 <display_StatusPage+0x304>)
 800169e:	2800      	cmp	r0, #0
 80016a0:	bf0c      	ite	eq
 80016a2:	463a      	moveq	r2, r7
 80016a4:	4632      	movne	r2, r6
 80016a6:	a806      	add	r0, sp, #24
 80016a8:	f00c f9c8 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016ac:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80016b0:	9500      	str	r5, [sp, #0]
 80016b2:	a806      	add	r0, sp, #24
 80016b4:	f000 fe1e 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 25);
 80016b8:	2119      	movs	r1, #25
 80016ba:	203c      	movs	r0, #60	@ 0x3c
 80016bc:	f7ff fe54 	bl	8001368 <display_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80016c0:	2002      	movs	r0, #2
 80016c2:	f000 ff67 	bl	8002594 <io_discrete_in_read>
 80016c6:	491c      	ldr	r1, [pc, #112]	@ (8001738 <display_StatusPage+0x308>)
 80016c8:	2800      	cmp	r0, #0
 80016ca:	bf0c      	ite	eq
 80016cc:	463a      	moveq	r2, r7
 80016ce:	4632      	movne	r2, r6
 80016d0:	a806      	add	r0, sp, #24
 80016d2:	f00c f9b3 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016d6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80016da:	9500      	str	r5, [sp, #0]
 80016dc:	a806      	add	r0, sp, #24
 80016de:	f000 fe09 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 40);
 80016e2:	2128      	movs	r1, #40	@ 0x28
 80016e4:	203c      	movs	r0, #60	@ 0x3c
 80016e6:	f7ff fe3f 	bl	8001368 <display_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 80016ea:	2003      	movs	r0, #3
 80016ec:	f000 ff52 	bl	8002594 <io_discrete_in_read>
 80016f0:	e7a5      	b.n	800163e <display_StatusPage+0x20e>
 80016f2:	bf00      	nop
 80016f4:	2000064c 	.word	0x2000064c
 80016f8:	20000651 	.word	0x20000651
 80016fc:	20000650 	.word	0x20000650
 8001700:	080104bc 	.word	0x080104bc
 8001704:	080104a4 	.word	0x080104a4
 8001708:	0800fdb2 	.word	0x0800fdb2
 800170c:	0800fdb9 	.word	0x0800fdb9
 8001710:	0800fdcc 	.word	0x0800fdcc
 8001714:	447a0000 	.word	0x447a0000
 8001718:	0800fde8 	.word	0x0800fde8
 800171c:	0800ff6c 	.word	0x0800ff6c
 8001720:	0800fdda 	.word	0x0800fdda
 8001724:	0800fdf8 	.word	0x0800fdf8
 8001728:	0800fd91 	.word	0x0800fd91
 800172c:	0800fd8e 	.word	0x0800fd8e
 8001730:	0800fdfe 	.word	0x0800fdfe
 8001734:	0800fe04 	.word	0x0800fe04
 8001738:	0800fe0a 	.word	0x0800fe0a
 800173c:	0800fe10 	.word	0x0800fe10
 8001740:	0800fe16 	.word	0x0800fe16
 8001744:	20000652 	.word	0x20000652
			display_SetCursor(2, 0);
 8001748:	2100      	movs	r1, #0
 800174a:	2002      	movs	r0, #2
 800174c:	f7ff fe0c 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001750:	4ba6      	ldr	r3, [pc, #664]	@ (80019ec <display_StatusPage+0x5bc>)
 8001752:	48a7      	ldr	r0, [pc, #668]	@ (80019f0 <display_StatusPage+0x5c0>)
 8001754:	2501      	movs	r5, #1
 8001756:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001758:	9500      	str	r5, [sp, #0]
 800175a:	f000 fdcb 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 800175e:	2119      	movs	r1, #25
 8001760:	2002      	movs	r0, #2
 8001762:	f7ff fe01 	bl	8001368 <display_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001766:	2000      	movs	r0, #0
 8001768:	f001 f83c 	bl	80027e4 <io_holding_reg_read>
 800176c:	49a1      	ldr	r1, [pc, #644]	@ (80019f4 <display_StatusPage+0x5c4>)
 800176e:	4602      	mov	r2, r0
 8001770:	a806      	add	r0, sp, #24
 8001772:	f00c f963 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001776:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800177a:	9500      	str	r5, [sp, #0]
 800177c:	a806      	add	r0, sp, #24
 800177e:	f000 fdb9 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 8001782:	2128      	movs	r1, #40	@ 0x28
 8001784:	2002      	movs	r0, #2
 8001786:	f7ff fdef 	bl	8001368 <display_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 800178a:	4628      	mov	r0, r5
 800178c:	f001 f82a 	bl	80027e4 <io_holding_reg_read>
 8001790:	4999      	ldr	r1, [pc, #612]	@ (80019f8 <display_StatusPage+0x5c8>)
 8001792:	4602      	mov	r2, r0
			sprintf(buf, "%d virt. holding", virtHolding);
 8001794:	a806      	add	r0, sp, #24
 8001796:	f00c f951 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800179a:	e6d5      	b.n	8001548 <display_StatusPage+0x118>
			display_SetCursor(2, 0);
 800179c:	2100      	movs	r1, #0
 800179e:	2002      	movs	r0, #2
 80017a0:	f7ff fde2 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80017a4:	4b91      	ldr	r3, [pc, #580]	@ (80019ec <display_StatusPage+0x5bc>)
 80017a6:	4892      	ldr	r0, [pc, #584]	@ (80019f0 <display_StatusPage+0x5c0>)
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 80017a8:	4f94      	ldr	r7, [pc, #592]	@ (80019fc <display_StatusPage+0x5cc>)
 80017aa:	4e95      	ldr	r6, [pc, #596]	@ (8001a00 <display_StatusPage+0x5d0>)
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80017ac:	2501      	movs	r5, #1
 80017ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017b0:	9500      	str	r5, [sp, #0]
 80017b2:	f000 fd9f 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 80017b6:	2119      	movs	r1, #25
 80017b8:	2002      	movs	r0, #2
 80017ba:	f7ff fdd5 	bl	8001368 <display_SetCursor>
			io_holding_reg_get_mode(0, &mode0hr);
 80017be:	f10d 010a 	add.w	r1, sp, #10
 80017c2:	2000      	movs	r0, #0
 80017c4:	f001 f854 	bl	8002870 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 80017c8:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80017cc:	498d      	ldr	r1, [pc, #564]	@ (8001a04 <display_StatusPage+0x5d4>)
 80017ce:	2a00      	cmp	r2, #0
 80017d0:	bf14      	ite	ne
 80017d2:	463a      	movne	r2, r7
 80017d4:	4632      	moveq	r2, r6
 80017d6:	a806      	add	r0, sp, #24
 80017d8:	f00c f930 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017dc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80017e0:	9500      	str	r5, [sp, #0]
 80017e2:	a806      	add	r0, sp, #24
 80017e4:	f000 fd86 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 80017e8:	2128      	movs	r1, #40	@ 0x28
 80017ea:	2002      	movs	r0, #2
 80017ec:	f7ff fdbc 	bl	8001368 <display_SetCursor>
			io_holding_reg_get_mode(1, &mode1hr);
 80017f0:	a903      	add	r1, sp, #12
 80017f2:	4628      	mov	r0, r5
 80017f4:	f001 f83c 	bl	8002870 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 80017f8:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80017fc:	4982      	ldr	r1, [pc, #520]	@ (8001a08 <display_StatusPage+0x5d8>)
 80017fe:	2a00      	cmp	r2, #0
 8001800:	bf14      	ite	ne
 8001802:	463a      	movne	r2, r7
 8001804:	4632      	moveq	r2, r6
 8001806:	e7c5      	b.n	8001794 <display_StatusPage+0x364>
			display_SetCursor(12, 0);
 8001808:	2100      	movs	r1, #0
 800180a:	200c      	movs	r0, #12
 800180c:	f7ff fdac 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001810:	4b76      	ldr	r3, [pc, #472]	@ (80019ec <display_StatusPage+0x5bc>)
 8001812:	487e      	ldr	r0, [pc, #504]	@ (8001a0c <display_StatusPage+0x5dc>)
 8001814:	2501      	movs	r5, #1
 8001816:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001818:	9500      	str	r5, [sp, #0]
 800181a:	f000 fd6b 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 800181e:	2119      	movs	r1, #25
 8001820:	2002      	movs	r0, #2
 8001822:	f7ff fda1 	bl	8001368 <display_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001826:	2000      	movs	r0, #0
 8001828:	f001 f96c 	bl	8002b04 <io_input_reg_read>
 800182c:	4971      	ldr	r1, [pc, #452]	@ (80019f4 <display_StatusPage+0x5c4>)
 800182e:	4602      	mov	r2, r0
 8001830:	a806      	add	r0, sp, #24
 8001832:	f00c f903 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001836:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800183a:	9500      	str	r5, [sp, #0]
 800183c:	a806      	add	r0, sp, #24
 800183e:	f000 fd59 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 8001842:	2128      	movs	r1, #40	@ 0x28
 8001844:	2002      	movs	r0, #2
 8001846:	f7ff fd8f 	bl	8001368 <display_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 800184a:	4628      	mov	r0, r5
 800184c:	f001 f95a 	bl	8002b04 <io_input_reg_read>
 8001850:	4969      	ldr	r1, [pc, #420]	@ (80019f8 <display_StatusPage+0x5c8>)
 8001852:	4602      	mov	r2, r0
 8001854:	a806      	add	r0, sp, #24
 8001856:	f00c f8f1 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800185a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800185e:	9500      	str	r5, [sp, #0]
 8001860:	a806      	add	r0, sp, #24
 8001862:	f000 fd47 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 25);
 8001866:	2119      	movs	r1, #25
 8001868:	203c      	movs	r0, #60	@ 0x3c
 800186a:	f7ff fd7d 	bl	8001368 <display_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 800186e:	2002      	movs	r0, #2
 8001870:	f001 f948 	bl	8002b04 <io_input_reg_read>
 8001874:	4966      	ldr	r1, [pc, #408]	@ (8001a10 <display_StatusPage+0x5e0>)
 8001876:	4602      	mov	r2, r0
 8001878:	a806      	add	r0, sp, #24
 800187a:	f00c f8df 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001882:	9500      	str	r5, [sp, #0]
 8001884:	a806      	add	r0, sp, #24
 8001886:	f000 fd35 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 40);
 800188a:	2128      	movs	r1, #40	@ 0x28
 800188c:	203c      	movs	r0, #60	@ 0x3c
 800188e:	f7ff fd6b 	bl	8001368 <display_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001892:	2003      	movs	r0, #3
 8001894:	f001 f936 	bl	8002b04 <io_input_reg_read>
 8001898:	495e      	ldr	r1, [pc, #376]	@ (8001a14 <display_StatusPage+0x5e4>)
 800189a:	4602      	mov	r2, r0
 800189c:	e77a      	b.n	8001794 <display_StatusPage+0x364>
			display_SetCursor(12, 0);
 800189e:	2100      	movs	r1, #0
 80018a0:	200c      	movs	r0, #12
 80018a2:	f7ff fd61 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 80018a6:	4b51      	ldr	r3, [pc, #324]	@ (80019ec <display_StatusPage+0x5bc>)
 80018a8:	4858      	ldr	r0, [pc, #352]	@ (8001a0c <display_StatusPage+0x5dc>)
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 80018aa:	4f54      	ldr	r7, [pc, #336]	@ (80019fc <display_StatusPage+0x5cc>)
 80018ac:	4e54      	ldr	r6, [pc, #336]	@ (8001a00 <display_StatusPage+0x5d0>)
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 80018ae:	2501      	movs	r5, #1
 80018b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b2:	9500      	str	r5, [sp, #0]
 80018b4:	f000 fd1e 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 80018b8:	2119      	movs	r1, #25
 80018ba:	2002      	movs	r0, #2
 80018bc:	f7ff fd54 	bl	8001368 <display_SetCursor>
			io_input_reg_get_mode(0, &mode0ir);
 80018c0:	a902      	add	r1, sp, #8
 80018c2:	2000      	movs	r0, #0
 80018c4:	f001 f942 	bl	8002b4c <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 80018c8:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80018cc:	494d      	ldr	r1, [pc, #308]	@ (8001a04 <display_StatusPage+0x5d4>)
 80018ce:	2a00      	cmp	r2, #0
 80018d0:	bf14      	ite	ne
 80018d2:	463a      	movne	r2, r7
 80018d4:	4632      	moveq	r2, r6
 80018d6:	a806      	add	r0, sp, #24
 80018d8:	f00c f8b0 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018dc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80018e0:	9500      	str	r5, [sp, #0]
 80018e2:	a806      	add	r0, sp, #24
 80018e4:	f000 fd06 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 80018e8:	2128      	movs	r1, #40	@ 0x28
 80018ea:	2002      	movs	r0, #2
 80018ec:	f7ff fd3c 	bl	8001368 <display_SetCursor>
			io_input_reg_get_mode(1, &mode1ir);
 80018f0:	f10d 0109 	add.w	r1, sp, #9
 80018f4:	4628      	mov	r0, r5
 80018f6:	f001 f929 	bl	8002b4c <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 80018fa:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80018fe:	4942      	ldr	r1, [pc, #264]	@ (8001a08 <display_StatusPage+0x5d8>)
 8001900:	2a00      	cmp	r2, #0
 8001902:	bf14      	ite	ne
 8001904:	463a      	movne	r2, r7
 8001906:	4632      	moveq	r2, r6
 8001908:	a806      	add	r0, sp, #24
 800190a:	f00c f897 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800190e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001912:	9500      	str	r5, [sp, #0]
 8001914:	a806      	add	r0, sp, #24
 8001916:	f000 fced 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 25);
 800191a:	2119      	movs	r1, #25
 800191c:	203c      	movs	r0, #60	@ 0x3c
 800191e:	f7ff fd23 	bl	8001368 <display_SetCursor>
			io_input_reg_get_mode(2, &mode2ir);
 8001922:	f10d 010a 	add.w	r1, sp, #10
 8001926:	2002      	movs	r0, #2
 8001928:	f001 f910 	bl	8002b4c <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 800192c:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8001930:	4939      	ldr	r1, [pc, #228]	@ (8001a18 <display_StatusPage+0x5e8>)
 8001932:	2a00      	cmp	r2, #0
 8001934:	bf14      	ite	ne
 8001936:	463a      	movne	r2, r7
 8001938:	4632      	moveq	r2, r6
 800193a:	a806      	add	r0, sp, #24
 800193c:	f00c f87e 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001940:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001944:	9500      	str	r5, [sp, #0]
 8001946:	a806      	add	r0, sp, #24
 8001948:	f000 fcd4 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(60, 40);
 800194c:	2128      	movs	r1, #40	@ 0x28
 800194e:	203c      	movs	r0, #60	@ 0x3c
 8001950:	f7ff fd0a 	bl	8001368 <display_SetCursor>
			io_input_reg_get_mode(3, &mode3ir);
 8001954:	a903      	add	r1, sp, #12
 8001956:	2003      	movs	r0, #3
 8001958:	f001 f8f8 	bl	8002b4c <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 800195c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8001960:	2a00      	cmp	r2, #0
 8001962:	bf14      	ite	ne
 8001964:	463a      	movne	r2, r7
 8001966:	4632      	moveq	r2, r6
 8001968:	e66d      	b.n	8001646 <display_StatusPage+0x216>
			display_SetCursor(7, 0);
 800196a:	2100      	movs	r1, #0
 800196c:	2007      	movs	r0, #7
 800196e:	f7ff fcfb 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001972:	4b1e      	ldr	r3, [pc, #120]	@ (80019ec <display_StatusPage+0x5bc>)
 8001974:	4829      	ldr	r0, [pc, #164]	@ (8001a1c <display_StatusPage+0x5ec>)
 8001976:	2501      	movs	r5, #1
 8001978:	cb0e      	ldmia	r3, {r1, r2, r3}
 800197a:	9500      	str	r5, [sp, #0]
 800197c:	f000 fcba 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 25);
 8001980:	2119      	movs	r1, #25
 8001982:	2002      	movs	r0, #2
 8001984:	f7ff fcf0 	bl	8001368 <display_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001988:	f7ff fb78 	bl	800107c <automation_get_rule_count>
 800198c:	4924      	ldr	r1, [pc, #144]	@ (8001a20 <display_StatusPage+0x5f0>)
 800198e:	4602      	mov	r2, r0
 8001990:	a806      	add	r0, sp, #24
 8001992:	f00c f853 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001996:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800199a:	9500      	str	r5, [sp, #0]
 800199c:	a806      	add	r0, sp, #24
 800199e:	f000 fca9 	bl	80022f4 <ssd1306_WriteString>
			uint16_t virtCoils = 0;
 80019a2:	2000      	movs	r0, #0
			io_virtual_get_count(VIR_COIL, &virtCoils);
 80019a4:	f10d 010a 	add.w	r1, sp, #10
			uint16_t virtCoils = 0;
 80019a8:	f8ad 000a 	strh.w	r0, [sp, #10]
			uint16_t virtHolding = 0;
 80019ac:	f8ad 000c 	strh.w	r0, [sp, #12]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 80019b0:	f001 fa12 	bl	8002dd8 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 80019b4:	a903      	add	r1, sp, #12
 80019b6:	4628      	mov	r0, r5
 80019b8:	f001 fa0e 	bl	8002dd8 <io_virtual_get_count>
			display_SetCursor(2, 40);
 80019bc:	2128      	movs	r1, #40	@ 0x28
 80019be:	2002      	movs	r0, #2
 80019c0:	f7ff fcd2 	bl	8001368 <display_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 80019c4:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 80019c8:	4916      	ldr	r1, [pc, #88]	@ (8001a24 <display_StatusPage+0x5f4>)
 80019ca:	a806      	add	r0, sp, #24
 80019cc:	f00c f836 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019d0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80019d4:	9500      	str	r5, [sp, #0]
 80019d6:	a806      	add	r0, sp, #24
 80019d8:	f000 fc8c 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 55);
 80019dc:	2137      	movs	r1, #55	@ 0x37
 80019de:	2002      	movs	r0, #2
 80019e0:	f7ff fcc2 	bl	8001368 <display_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 80019e4:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80019e8:	490f      	ldr	r1, [pc, #60]	@ (8001a28 <display_StatusPage+0x5f8>)
 80019ea:	e6d3      	b.n	8001794 <display_StatusPage+0x364>
 80019ec:	080104a4 	.word	0x080104a4
 80019f0:	0800fe22 	.word	0x0800fe22
 80019f4:	0800fe2e 	.word	0x0800fe2e
 80019f8:	0800fe34 	.word	0x0800fe34
 80019fc:	0800fd9a 	.word	0x0800fd9a
 8001a00:	0800fd95 	.word	0x0800fd95
 8001a04:	0800fdfe 	.word	0x0800fdfe
 8001a08:	0800fe04 	.word	0x0800fe04
 8001a0c:	0800fe3a 	.word	0x0800fe3a
 8001a10:	0800fe44 	.word	0x0800fe44
 8001a14:	0800fe4a 	.word	0x0800fe4a
 8001a18:	0800fe0a 	.word	0x0800fe0a
 8001a1c:	0800fe50 	.word	0x0800fe50
 8001a20:	0800fe5b 	.word	0x0800fe5b
 8001a24:	0800fe64 	.word	0x0800fe64
 8001a28:	0800fe73 	.word	0x0800fe73
			display_SetCursor(50, 0);
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2032      	movs	r0, #50	@ 0x32
 8001a30:	f7ff fc9a 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001a34:	4b8a      	ldr	r3, [pc, #552]	@ (8001c60 <display_StatusPage+0x830>)
 8001a36:	488b      	ldr	r0, [pc, #556]	@ (8001c64 <display_StatusPage+0x834>)
			uint32_t bootSecs = rtcToSeconds(startTime);
 8001a38:	4e8b      	ldr	r6, [pc, #556]	@ (8001c68 <display_StatusPage+0x838>)
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	9200      	str	r2, [sp, #0]
 8001a3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a40:	f000 fc58 	bl	80022f4 <ssd1306_WriteString>
			DS3231_ReadTime(&current);
 8001a44:	a803      	add	r0, sp, #12
 8001a46:	f002 ff75 	bl	8004934 <DS3231_ReadTime>
			uint32_t nowSecs = rtcToSeconds(current);
 8001a4a:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001a4e:	9301      	str	r3, [sp, #4]
 8001a50:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8001a54:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8001a58:	f89d 100d 	ldrb.w	r1, [sp, #13]
 8001a5c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8001a66:	f7ff fc8d 	bl	8001384 <rtcToSeconds.isra.0>
			uint32_t bootSecs = rtcToSeconds(startTime);
 8001a6a:	79b3      	ldrb	r3, [r6, #6]
 8001a6c:	9301      	str	r3, [sp, #4]
 8001a6e:	7973      	ldrb	r3, [r6, #5]
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	7933      	ldrb	r3, [r6, #4]
 8001a74:	7871      	ldrb	r1, [r6, #1]
 8001a76:	78b2      	ldrb	r2, [r6, #2]
			uint32_t nowSecs = rtcToSeconds(current);
 8001a78:	4605      	mov	r5, r0
			uint32_t bootSecs = rtcToSeconds(startTime);
 8001a7a:	7830      	ldrb	r0, [r6, #0]
			uint32_t hours   = (uptimeSecs % 86400) / 3600;
 8001a7c:	4e7b      	ldr	r6, [pc, #492]	@ (8001c6c <display_StatusPage+0x83c>)
			uint32_t bootSecs = rtcToSeconds(startTime);
 8001a7e:	f7ff fc81 	bl	8001384 <rtcToSeconds.isra.0>
			uint32_t hours   = (uptimeSecs % 86400) / 3600;
 8001a82:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
			uint32_t uptimeSecs = nowSecs - bootSecs;
 8001a86:	1a2d      	subs	r5, r5, r0
			display_SetCursor(2, 25);
 8001a88:	2119      	movs	r1, #25
			uint32_t minutes = (uptimeSecs % 3600) / 60;
 8001a8a:	fbb5 f7f3 	udiv	r7, r5, r3
			display_SetCursor(2, 25);
 8001a8e:	2002      	movs	r0, #2
			uint32_t minutes = (uptimeSecs % 3600) / 60;
 8001a90:	fb03 5717 	mls	r7, r3, r7, r5
			uint32_t hours   = (uptimeSecs % 86400) / 3600;
 8001a94:	fbb5 faf6 	udiv	sl, r5, r6
 8001a98:	fb06 561a 	mls	r6, r6, sl, r5
 8001a9c:	fbb6 f6f3 	udiv	r6, r6, r3
			uint32_t minutes = (uptimeSecs % 3600) / 60;
 8001aa0:	233c      	movs	r3, #60	@ 0x3c
			uint32_t seconds = uptimeSecs % 60;
 8001aa2:	fbb5 f9f3 	udiv	r9, r5, r3
			uint32_t minutes = (uptimeSecs % 3600) / 60;
 8001aa6:	fbb7 f7f3 	udiv	r7, r7, r3
			uint32_t seconds = uptimeSecs % 60;
 8001aaa:	fb03 5919 	mls	r9, r3, r9, r5
			display_SetCursor(2, 25);
 8001aae:	f7ff fc5b 	bl	8001368 <display_SetCursor>
			if (days > 0) {
 8001ab2:	4b6f      	ldr	r3, [pc, #444]	@ (8001c70 <display_StatusPage+0x840>)
 8001ab4:	429d      	cmp	r5, r3
 8001ab6:	d933      	bls.n	8001b20 <display_StatusPage+0x6f0>
				sprintf(buf, "Uptime: %lud %02lu:%02lu:%02lu", days, hours, minutes, seconds);
 8001ab8:	e9cd 7900 	strd	r7, r9, [sp]
 8001abc:	496d      	ldr	r1, [pc, #436]	@ (8001c74 <display_StatusPage+0x844>)
 8001abe:	4633      	mov	r3, r6
 8001ac0:	4652      	mov	r2, sl
 8001ac2:	a806      	add	r0, sp, #24
 8001ac4:	f00b ffba 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ac8:	2501      	movs	r5, #1
 8001aca:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001ace:	9500      	str	r5, [sp, #0]
 8001ad0:	a806      	add	r0, sp, #24
 8001ad2:	f000 fc0f 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 8001ad6:	2128      	movs	r1, #40	@ 0x28
 8001ad8:	2002      	movs	r0, #2
 8001ada:	f7ff fc45 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Date: %02d/%02d/20%02d", current.day, current.month, current.year);
 8001ade:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001ae2:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	4963      	ldr	r1, [pc, #396]	@ (8001c78 <display_StatusPage+0x848>)
 8001aea:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8001aee:	a806      	add	r0, sp, #24
 8001af0:	f00b ffa4 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001af4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001af8:	9500      	str	r5, [sp, #0]
 8001afa:	a806      	add	r0, sp, #24
 8001afc:	f000 fbfa 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 55);
 8001b00:	2137      	movs	r1, #55	@ 0x37
 8001b02:	2002      	movs	r0, #2
 8001b04:	f7ff fc30 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Time: %02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001b08:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8001b12:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001b16:	4959      	ldr	r1, [pc, #356]	@ (8001c7c <display_StatusPage+0x84c>)
 8001b18:	a806      	add	r0, sp, #24
 8001b1a:	f00b ff8f 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b1e:	e513      	b.n	8001548 <display_StatusPage+0x118>
				sprintf(buf, "Uptime: %02lu:%02lu:%02lu", hours, minutes, seconds);
 8001b20:	4957      	ldr	r1, [pc, #348]	@ (8001c80 <display_StatusPage+0x850>)
 8001b22:	f8cd 9000 	str.w	r9, [sp]
 8001b26:	463b      	mov	r3, r7
 8001b28:	4632      	mov	r2, r6
 8001b2a:	a806      	add	r0, sp, #24
 8001b2c:	f00b ff86 	bl	800da3c <siprintf>
 8001b30:	e7ca      	b.n	8001ac8 <display_StatusPage+0x698>
			display_SetCursor(5, 0);
 8001b32:	2100      	movs	r1, #0
 8001b34:	2005      	movs	r0, #5
 8001b36:	f7ff fc17 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("Emerg. Stop", Font_11x18, White);
 8001b3a:	4b49      	ldr	r3, [pc, #292]	@ (8001c60 <display_StatusPage+0x830>)
 8001b3c:	4851      	ldr	r0, [pc, #324]	@ (8001c84 <display_StatusPage+0x854>)
 8001b3e:	2601      	movs	r6, #1
 8001b40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b42:	9600      	str	r6, [sp, #0]
 8001b44:	f000 fbd6 	bl	80022f4 <ssd1306_WriteString>
			bool defined = emergencyStop_isDefined();
 8001b48:	f000 fd58 	bl	80025fc <emergencyStop_isDefined>
			display_SetCursor(2, 25);
 8001b4c:	2119      	movs	r1, #25
			bool defined = emergencyStop_isDefined();
 8001b4e:	4605      	mov	r5, r0
			display_SetCursor(2, 25);
 8001b50:	2002      	movs	r0, #2
 8001b52:	f7ff fc09 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Enabled: %s", defined ? "true" : "false");
 8001b56:	4b4c      	ldr	r3, [pc, #304]	@ (8001c88 <display_StatusPage+0x858>)
 8001b58:	4a4c      	ldr	r2, [pc, #304]	@ (8001c8c <display_StatusPage+0x85c>)
 8001b5a:	494d      	ldr	r1, [pc, #308]	@ (8001c90 <display_StatusPage+0x860>)
 8001b5c:	2d00      	cmp	r5, #0
 8001b5e:	bf18      	it	ne
 8001b60:	461a      	movne	r2, r3
 8001b62:	a806      	add	r0, sp, #24
 8001b64:	f00b ff6a 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b68:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001b6c:	9600      	str	r6, [sp, #0]
 8001b6e:	a806      	add	r0, sp, #24
 8001b70:	f000 fbc0 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 8001b74:	2128      	movs	r1, #40	@ 0x28
 8001b76:	2002      	movs	r0, #2
 8001b78:	f7ff fbf6 	bl	8001368 <display_SetCursor>
			if (defined) {
 8001b7c:	b305      	cbz	r5, 8001bc0 <display_StatusPage+0x790>
			    sprintf(buf, "D. Input: %u", emergencyStop_getChannel());
 8001b7e:	f000 fd43 	bl	8002608 <emergencyStop_getChannel>
 8001b82:	4944      	ldr	r1, [pc, #272]	@ (8001c94 <display_StatusPage+0x864>)
 8001b84:	4602      	mov	r2, r0
 8001b86:	a806      	add	r0, sp, #24
 8001b88:	f00b ff58 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	a806      	add	r0, sp, #24
 8001b92:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001b96:	f000 fbad 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 55);
 8001b9a:	2137      	movs	r1, #55	@ 0x37
 8001b9c:	2002      	movs	r0, #2
 8001b9e:	f7ff fbe3 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8001ba2:	b195      	cbz	r5, 8001bca <display_StatusPage+0x79a>
 8001ba4:	f000 fd36 	bl	8002614 <emergencyStop_getInputMode>
 8001ba8:	4a3b      	ldr	r2, [pc, #236]	@ (8001c98 <display_StatusPage+0x868>)
 8001baa:	4b3c      	ldr	r3, [pc, #240]	@ (8001c9c <display_StatusPage+0x86c>)
 8001bac:	2800      	cmp	r0, #0
 8001bae:	bf08      	it	eq
 8001bb0:	461a      	moveq	r2, r3
 8001bb2:	493b      	ldr	r1, [pc, #236]	@ (8001ca0 <display_StatusPage+0x870>)
				sprintf(buf, "Free: %luMB", stats.freeMB);
 8001bb4:	a806      	add	r0, sp, #24
 8001bb6:	f00b ff41 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bba:	2301      	movs	r3, #1
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	e4c4      	b.n	800154a <display_StatusPage+0x11a>
			    sprintf(buf, "D. Input: -");
 8001bc0:	4938      	ldr	r1, [pc, #224]	@ (8001ca4 <display_StatusPage+0x874>)
 8001bc2:	a806      	add	r0, sp, #24
 8001bc4:	f00c f85b 	bl	800dc7e <strcpy>
 8001bc8:	e7e0      	b.n	8001b8c <display_StatusPage+0x75c>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8001bca:	4a37      	ldr	r2, [pc, #220]	@ (8001ca8 <display_StatusPage+0x878>)
 8001bcc:	e7f1      	b.n	8001bb2 <display_StatusPage+0x782>
			display_SetCursor(5, 0);
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2005      	movs	r0, #5
 8001bd2:	f7ff fbc9 	bl	8001368 <display_SetCursor>
			ssd1306_WriteString("SD Logging", Font_11x18, White);
 8001bd6:	4b22      	ldr	r3, [pc, #136]	@ (8001c60 <display_StatusPage+0x830>)
 8001bd8:	4834      	ldr	r0, [pc, #208]	@ (8001cac <display_StatusPage+0x87c>)
 8001bda:	2701      	movs	r7, #1
 8001bdc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bde:	9700      	str	r7, [sp, #0]
 8001be0:	f000 fb88 	bl	80022f4 <ssd1306_WriteString>
			bool isMounted = SD_IsMounted();
 8001be4:	f002 ffb4 	bl	8004b50 <SD_IsMounted>
 8001be8:	4605      	mov	r5, r0
			SD_Stats stats = SD_GetStats();
 8001bea:	a803      	add	r0, sp, #12
 8001bec:	f003 f828 	bl	8004c40 <SD_GetStats>
			display_SetCursor(2, 25);
 8001bf0:	2119      	movs	r1, #25
 8001bf2:	2002      	movs	r0, #2
			SD_Stats stats = SD_GetStats();
 8001bf4:	f89d 6014 	ldrb.w	r6, [sp, #20]
			display_SetCursor(2, 25);
 8001bf8:	f7ff fbb6 	bl	8001368 <display_SetCursor>
			sprintf(buf, "Mounted: %s", isMounted ? "true" : "false");
 8001bfc:	4b22      	ldr	r3, [pc, #136]	@ (8001c88 <display_StatusPage+0x858>)
 8001bfe:	4a23      	ldr	r2, [pc, #140]	@ (8001c8c <display_StatusPage+0x85c>)
 8001c00:	492b      	ldr	r1, [pc, #172]	@ (8001cb0 <display_StatusPage+0x880>)
 8001c02:	2d00      	cmp	r5, #0
 8001c04:	bf18      	it	ne
 8001c06:	461a      	movne	r2, r3
 8001c08:	a806      	add	r0, sp, #24
 8001c0a:	f00b ff17 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c0e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001c12:	9700      	str	r7, [sp, #0]
 8001c14:	a806      	add	r0, sp, #24
 8001c16:	f000 fb6d 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 40);
 8001c1a:	2128      	movs	r1, #40	@ 0x28
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f7ff fba3 	bl	8001368 <display_SetCursor>
			if (stats.success) {
 8001c22:	b19e      	cbz	r6, 8001c4c <display_StatusPage+0x81c>
				sprintf(buf, "Size: %luMB", stats.totalMB);
 8001c24:	9a03      	ldr	r2, [sp, #12]
 8001c26:	4923      	ldr	r1, [pc, #140]	@ (8001cb4 <display_StatusPage+0x884>)
 8001c28:	a806      	add	r0, sp, #24
 8001c2a:	f00b ff07 	bl	800da3c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c2e:	2301      	movs	r3, #1
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	a806      	add	r0, sp, #24
 8001c34:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001c38:	f000 fb5c 	bl	80022f4 <ssd1306_WriteString>
			display_SetCursor(2, 55);
 8001c3c:	2137      	movs	r1, #55	@ 0x37
 8001c3e:	2002      	movs	r0, #2
 8001c40:	f7ff fb92 	bl	8001368 <display_SetCursor>
			if (stats.success) {
 8001c44:	b13e      	cbz	r6, 8001c56 <display_StatusPage+0x826>
				sprintf(buf, "Free: %luMB", stats.freeMB);
 8001c46:	9a04      	ldr	r2, [sp, #16]
 8001c48:	491b      	ldr	r1, [pc, #108]	@ (8001cb8 <display_StatusPage+0x888>)
 8001c4a:	e7b3      	b.n	8001bb4 <display_StatusPage+0x784>
				sprintf(buf, "Size: -");
 8001c4c:	491b      	ldr	r1, [pc, #108]	@ (8001cbc <display_StatusPage+0x88c>)
 8001c4e:	a806      	add	r0, sp, #24
 8001c50:	f00c f815 	bl	800dc7e <strcpy>
 8001c54:	e7eb      	b.n	8001c2e <display_StatusPage+0x7fe>
				sprintf(buf, "Free: -");
 8001c56:	491a      	ldr	r1, [pc, #104]	@ (8001cc0 <display_StatusPage+0x890>)
 8001c58:	a806      	add	r0, sp, #24
 8001c5a:	f00c f810 	bl	800dc7e <strcpy>
 8001c5e:	e7ac      	b.n	8001bba <display_StatusPage+0x78a>
 8001c60:	080104a4 	.word	0x080104a4
 8001c64:	0800fe84 	.word	0x0800fe84
 8001c68:	20000642 	.word	0x20000642
 8001c6c:	00015180 	.word	0x00015180
 8001c70:	0001517f 	.word	0x0001517f
 8001c74:	0800fe88 	.word	0x0800fe88
 8001c78:	0800fec1 	.word	0x0800fec1
 8001c7c:	0800fed8 	.word	0x0800fed8
 8001c80:	0800fea7 	.word	0x0800fea7
 8001c84:	0800feed 	.word	0x0800feed
 8001c88:	0800fda1 	.word	0x0800fda1
 8001c8c:	0800fda6 	.word	0x0800fda6
 8001c90:	0800fef9 	.word	0x0800fef9
 8001c94:	0800ff05 	.word	0x0800ff05
 8001c98:	0800fdac 	.word	0x0800fdac
 8001c9c:	0800fdaf 	.word	0x0800fdaf
 8001ca0:	0800ff1e 	.word	0x0800ff1e
 8001ca4:	0800ff12 	.word	0x0800ff12
 8001ca8:	0800ff6a 	.word	0x0800ff6a
 8001cac:	0800ff2d 	.word	0x0800ff2d
 8001cb0:	0800ff38 	.word	0x0800ff38
 8001cb4:	0800ff44 	.word	0x0800ff44
 8001cb8:	0800ff58 	.word	0x0800ff58
 8001cbc:	0800ff50 	.word	0x0800ff50
 8001cc0:	0800ff64 	.word	0x0800ff64

08001cc4 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001cc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001cc6:	4604      	mov	r4, r0
	ssd1306_Fill(Black);
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f000 fa77 	bl	80021bc <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001cce:	2100      	movs	r1, #0
 8001cd0:	2019      	movs	r0, #25
 8001cd2:	f000 fb25 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001cd6:	4b29      	ldr	r3, [pc, #164]	@ (8001d7c <display_FactoryResetPage+0xb8>)
 8001cd8:	4829      	ldr	r0, [pc, #164]	@ (8001d80 <display_FactoryResetPage+0xbc>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	9200      	str	r2, [sp, #0]
 8001cde:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce0:	f000 fb08 	bl	80022f4 <ssd1306_WriteString>

	switch (page) {
 8001ce4:	2c03      	cmp	r4, #3
 8001ce6:	d819      	bhi.n	8001d1c <display_FactoryResetPage+0x58>
 8001ce8:	e8df f004 	tbb	[pc, r4]
 8001cec:	3d321d02 	.word	0x3d321d02
		case 0:
			ssd1306_SetCursor(2, 25);
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001cf0:	4c24      	ldr	r4, [pc, #144]	@ (8001d84 <display_FactoryResetPage+0xc0>)
			ssd1306_SetCursor(2, 25);
 8001cf2:	2119      	movs	r1, #25
 8001cf4:	2002      	movs	r0, #2
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001cf6:	2501      	movs	r5, #1
			ssd1306_SetCursor(2, 25);
 8001cf8:	f000 fb12 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001cfc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001d00:	4821      	ldr	r0, [pc, #132]	@ (8001d88 <display_FactoryResetPage+0xc4>)
 8001d02:	9500      	str	r5, [sp, #0]
 8001d04:	f000 faf6 	bl	80022f4 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d08:	2128      	movs	r1, #40	@ 0x28
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	f000 fb08 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001d10:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001d14:	481d      	ldr	r0, [pc, #116]	@ (8001d8c <display_FactoryResetPage+0xc8>)
 8001d16:	9500      	str	r5, [sp, #0]
		case 3:
			ssd1306_SetCursor(2, 25);
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);

			ssd1306_SetCursor(2, 40);
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001d18:	f000 faec 	bl	80022f4 <ssd1306_WriteString>
			break;
	}

	ssd1306_UpdateScreen();
}
 8001d1c:	b003      	add	sp, #12
 8001d1e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ssd1306_UpdateScreen();
 8001d22:	f000 ba57 	b.w	80021d4 <ssd1306_UpdateScreen>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001d26:	4c17      	ldr	r4, [pc, #92]	@ (8001d84 <display_FactoryResetPage+0xc0>)
			ssd1306_SetCursor(2, 25);
 8001d28:	2119      	movs	r1, #25
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	f000 faf8 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001d30:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001d34:	2501      	movs	r5, #1
 8001d36:	4816      	ldr	r0, [pc, #88]	@ (8001d90 <display_FactoryResetPage+0xcc>)
 8001d38:	9500      	str	r5, [sp, #0]
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001d3a:	f000 fadb 	bl	80022f4 <ssd1306_WriteString>
			ssd1306_SetCursor(2, 40);
 8001d3e:	2128      	movs	r1, #40	@ 0x28
 8001d40:	2002      	movs	r0, #2
 8001d42:	f000 faed 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001d46:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001d4a:	4812      	ldr	r0, [pc, #72]	@ (8001d94 <display_FactoryResetPage+0xd0>)
 8001d4c:	9500      	str	r5, [sp, #0]
 8001d4e:	e7e3      	b.n	8001d18 <display_FactoryResetPage+0x54>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001d50:	4c0c      	ldr	r4, [pc, #48]	@ (8001d84 <display_FactoryResetPage+0xc0>)
			ssd1306_SetCursor(2, 25);
 8001d52:	2119      	movs	r1, #25
 8001d54:	2002      	movs	r0, #2
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001d56:	2501      	movs	r5, #1
			ssd1306_SetCursor(2, 25);
 8001d58:	f000 fae2 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001d5c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001d60:	480d      	ldr	r0, [pc, #52]	@ (8001d98 <display_FactoryResetPage+0xd4>)
 8001d62:	9500      	str	r5, [sp, #0]
 8001d64:	e7e9      	b.n	8001d3a <display_FactoryResetPage+0x76>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001d66:	4c07      	ldr	r4, [pc, #28]	@ (8001d84 <display_FactoryResetPage+0xc0>)
			ssd1306_SetCursor(2, 25);
 8001d68:	2119      	movs	r1, #25
 8001d6a:	2002      	movs	r0, #2
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001d6c:	2501      	movs	r5, #1
			ssd1306_SetCursor(2, 25);
 8001d6e:	f000 fad7 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001d72:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001d76:	4809      	ldr	r0, [pc, #36]	@ (8001d9c <display_FactoryResetPage+0xd8>)
 8001d78:	9500      	str	r5, [sp, #0]
 8001d7a:	e7de      	b.n	8001d3a <display_FactoryResetPage+0x76>
 8001d7c:	080104a4 	.word	0x080104a4
 8001d80:	0800ff72 	.word	0x0800ff72
 8001d84:	080104bc 	.word	0x080104bc
 8001d88:	0800ff78 	.word	0x0800ff78
 8001d8c:	0800ff89 	.word	0x0800ff89
 8001d90:	0800ff98 	.word	0x0800ff98
 8001d94:	0800fd83 	.word	0x0800fd83
 8001d98:	0800ffaa 	.word	0x0800ffaa
 8001d9c:	0800ffbe 	.word	0x0800ffbe

08001da0 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 8001da0:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ssd1306_Fill(Black);
 8001da2:	2000      	movs	r0, #0
 8001da4:	f000 fa0a 	bl	80021bc <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 8001da8:	2100      	movs	r1, #0
 8001daa:	2005      	movs	r0, #5
 8001dac:	f000 fab8 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 8001db0:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <display_EmergencyStop+0x54>)

	ssd1306_SetCursor(2, 25);
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 8001db2:	4c11      	ldr	r4, [pc, #68]	@ (8001df8 <display_EmergencyStop+0x58>)
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 8001db4:	4811      	ldr	r0, [pc, #68]	@ (8001dfc <display_EmergencyStop+0x5c>)
 8001db6:	2501      	movs	r5, #1
 8001db8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dba:	9500      	str	r5, [sp, #0]
 8001dbc:	f000 fa9a 	bl	80022f4 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 25);
 8001dc0:	2119      	movs	r1, #25
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f000 faac 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 8001dc8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001dcc:	9500      	str	r5, [sp, #0]
 8001dce:	480c      	ldr	r0, [pc, #48]	@ (8001e00 <display_EmergencyStop+0x60>)
 8001dd0:	f000 fa90 	bl	80022f4 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 8001dd4:	2128      	movs	r1, #40	@ 0x28
 8001dd6:	2002      	movs	r0, #2
 8001dd8:	f000 faa2 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 8001ddc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001de0:	9500      	str	r5, [sp, #0]
 8001de2:	4808      	ldr	r0, [pc, #32]	@ (8001e04 <display_EmergencyStop+0x64>)
 8001de4:	f000 fa86 	bl	80022f4 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
}
 8001de8:	b003      	add	sp, #12
 8001dea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ssd1306_UpdateScreen();
 8001dee:	f000 b9f1 	b.w	80021d4 <ssd1306_UpdateScreen>
 8001df2:	bf00      	nop
 8001df4:	080104a4 	.word	0x080104a4
 8001df8:	080104bc 	.word	0x080104bc
 8001dfc:	0800ffcf 	.word	0x0800ffcf
 8001e00:	0800ffd9 	.word	0x0800ffd9
 8001e04:	0800ffee 	.word	0x0800ffee

08001e08 <display_dfu>:

void display_dfu(void) {
 8001e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ssd1306_Fill(Black);
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f000 f9d6 	bl	80021bc <ssd1306_Fill>
	ssd1306_SetCursor(15, 10);
 8001e10:	210a      	movs	r1, #10
 8001e12:	200f      	movs	r0, #15
 8001e14:	f000 fa84 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("DFU Mode", Font_11x18, White);
 8001e18:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <display_dfu+0x54>)

	ssd1306_SetCursor(10, 35);
	ssd1306_WriteString("Ready for upload", Font_6x8, White);
 8001e1a:	4c11      	ldr	r4, [pc, #68]	@ (8001e60 <display_dfu+0x58>)
	ssd1306_WriteString("DFU Mode", Font_11x18, White);
 8001e1c:	4811      	ldr	r0, [pc, #68]	@ (8001e64 <display_dfu+0x5c>)
 8001e1e:	2501      	movs	r5, #1
 8001e20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e22:	9500      	str	r5, [sp, #0]
 8001e24:	f000 fa66 	bl	80022f4 <ssd1306_WriteString>
	ssd1306_SetCursor(10, 35);
 8001e28:	2123      	movs	r1, #35	@ 0x23
 8001e2a:	200a      	movs	r0, #10
 8001e2c:	f000 fa78 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("Ready for upload", Font_6x8, White);
 8001e30:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001e34:	9500      	str	r5, [sp, #0]
 8001e36:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <display_dfu+0x60>)
 8001e38:	f000 fa5c 	bl	80022f4 <ssd1306_WriteString>

	ssd1306_SetCursor(30, 45);
 8001e3c:	212d      	movs	r1, #45	@ 0x2d
 8001e3e:	201e      	movs	r0, #30
 8001e40:	f000 fa6e 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("over usb.", Font_6x8, White);
 8001e44:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001e48:	9500      	str	r5, [sp, #0]
 8001e4a:	4808      	ldr	r0, [pc, #32]	@ (8001e6c <display_dfu+0x64>)
 8001e4c:	f000 fa52 	bl	80022f4 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
}
 8001e50:	b003      	add	sp, #12
 8001e52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ssd1306_UpdateScreen();
 8001e56:	f000 b9bd 	b.w	80021d4 <ssd1306_UpdateScreen>
 8001e5a:	bf00      	nop
 8001e5c:	080104a4 	.word	0x080104a4
 8001e60:	080104bc 	.word	0x080104bc
 8001e64:	0800ffff 	.word	0x0800ffff
 8001e68:	08010008 	.word	0x08010008
 8001e6c:	08010019 	.word	0x08010019

08001e70 <display_BtnPress>:

void display_BtnPress() {
	if (currentPage == endPage) {
 8001e70:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <display_BtnPress+0x14>)
 8001e72:	8813      	ldrh	r3, [r2, #0]
 8001e74:	2b0a      	cmp	r3, #10
		currentPage = 0;
	}
	else {
		currentPage++;
 8001e76:	bf1a      	itte	ne
 8001e78:	3301      	addne	r3, #1
 8001e7a:	b29b      	uxthne	r3, r3
		currentPage = 0;
 8001e7c:	2300      	moveq	r3, #0
 8001e7e:	8013      	strh	r3, [r2, #0]
	}

	display_StatusPage();
 8001e80:	f7ff bad6 	b.w	8001430 <display_StatusPage>
 8001e84:	20000652 	.word	0x20000652

08001e88 <display_setPage>:
}

void display_setPage(uint16_t page) {
	if (page > endPage) return;
 8001e88:	280a      	cmp	r0, #10
	currentPage = page;
 8001e8a:	bf9c      	itt	ls
 8001e8c:	4b01      	ldrls	r3, [pc, #4]	@ (8001e94 <display_setPage+0xc>)
 8001e8e:	8018      	strhls	r0, [r3, #0]
}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000652 	.word	0x20000652

08001e98 <display_sd_status>:

void display_sd_status(SD_Status sd_status)
{
 8001e98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001e9a:	4604      	mov	r4, r0
	ssd1306_Fill(Black);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f000 f98d 	bl	80021bc <ssd1306_Fill>

	ssd1306_DrawBitmap(15, 2, icon_sd_16x17, 16, 17, White);
 8001ea2:	2501      	movs	r5, #1
 8001ea4:	2311      	movs	r3, #17
 8001ea6:	4a2e      	ldr	r2, [pc, #184]	@ (8001f60 <display_sd_status+0xc8>)
 8001ea8:	e9cd 3500 	strd	r3, r5, [sp]
 8001eac:	2102      	movs	r1, #2
 8001eae:	2310      	movs	r3, #16
 8001eb0:	200f      	movs	r0, #15
 8001eb2:	f000 fa3b 	bl	800232c <ssd1306_DrawBitmap>

	ssd1306_SetCursor(38, 2);
 8001eb6:	2102      	movs	r1, #2
 8001eb8:	2026      	movs	r0, #38	@ 0x26
 8001eba:	f000 fa31 	bl	8002320 <ssd1306_SetCursor>
	ssd1306_WriteString("SD Card", Font_11x18, White);
 8001ebe:	4b29      	ldr	r3, [pc, #164]	@ (8001f64 <display_sd_status+0xcc>)
 8001ec0:	4829      	ldr	r0, [pc, #164]	@ (8001f68 <display_sd_status+0xd0>)
 8001ec2:	9500      	str	r5, [sp, #0]
 8001ec4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec6:	f000 fa15 	bl	80022f4 <ssd1306_WriteString>

	switch (sd_status) {
 8001eca:	2c02      	cmp	r4, #2
 8001ecc:	d01d      	beq.n	8001f0a <display_sd_status+0x72>
 8001ece:	2c03      	cmp	r4, #3
 8001ed0:	d02f      	beq.n	8001f32 <display_sd_status+0x9a>
 8001ed2:	42ac      	cmp	r4, r5
 8001ed4:	d141      	bne.n	8001f5a <display_sd_status+0xc2>
		case SD_INSERTED_MOUNT_FAILURE:
			ssd1306_SetCursor(16, 28);
			ssd1306_WriteString("SD Card Inserted", Font_6x8, White);
 8001ed6:	4d25      	ldr	r5, [pc, #148]	@ (8001f6c <display_sd_status+0xd4>)
			ssd1306_SetCursor(16, 28);
 8001ed8:	211c      	movs	r1, #28
 8001eda:	2010      	movs	r0, #16
 8001edc:	f000 fa20 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("SD Card Inserted", Font_6x8, White);
 8001ee0:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001ee4:	4822      	ldr	r0, [pc, #136]	@ (8001f70 <display_sd_status+0xd8>)
 8001ee6:	9400      	str	r4, [sp, #0]
 8001ee8:	f000 fa04 	bl	80022f4 <ssd1306_WriteString>

			ssd1306_SetCursor(16, 40);
 8001eec:	2128      	movs	r1, #40	@ 0x28
 8001eee:	2010      	movs	r0, #16
 8001ef0:	f000 fa16 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Mounting failed!", Font_6x8, White);
 8001ef4:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001ef8:	481e      	ldr	r0, [pc, #120]	@ (8001f74 <display_sd_status+0xdc>)
 8001efa:	9400      	str	r4, [sp, #0]
		case SD_REMOVED:
			ssd1306_SetCursor(16, 28);
			ssd1306_WriteString("SD Card Removed!", Font_6x8, White);

			ssd1306_SetCursor(22, 40);
			ssd1306_WriteString("Forced unmount", Font_6x8, White);
 8001efc:	f000 f9fa 	bl	80022f4 <ssd1306_WriteString>
		default:
			return;
	}

	ssd1306_UpdateScreen();
}
 8001f00:	b003      	add	sp, #12
 8001f02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ssd1306_UpdateScreen();
 8001f06:	f000 b965 	b.w	80021d4 <ssd1306_UpdateScreen>
			ssd1306_WriteString("SD Card Inserted", Font_6x8, White);
 8001f0a:	4c18      	ldr	r4, [pc, #96]	@ (8001f6c <display_sd_status+0xd4>)
			ssd1306_SetCursor(16, 28);
 8001f0c:	211c      	movs	r1, #28
 8001f0e:	2010      	movs	r0, #16
 8001f10:	f000 fa06 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("SD Card Inserted", Font_6x8, White);
 8001f14:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001f18:	4815      	ldr	r0, [pc, #84]	@ (8001f70 <display_sd_status+0xd8>)
 8001f1a:	9500      	str	r5, [sp, #0]
 8001f1c:	f000 f9ea 	bl	80022f4 <ssd1306_WriteString>
			ssd1306_SetCursor(10, 40);
 8001f20:	2128      	movs	r1, #40	@ 0x28
 8001f22:	200a      	movs	r0, #10
 8001f24:	f000 f9fc 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Mounting succeeded", Font_6x8, White);
 8001f28:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001f2c:	4812      	ldr	r0, [pc, #72]	@ (8001f78 <display_sd_status+0xe0>)
 8001f2e:	9500      	str	r5, [sp, #0]
 8001f30:	e7e4      	b.n	8001efc <display_sd_status+0x64>
			ssd1306_WriteString("SD Card Removed!", Font_6x8, White);
 8001f32:	4c0e      	ldr	r4, [pc, #56]	@ (8001f6c <display_sd_status+0xd4>)
			ssd1306_SetCursor(16, 28);
 8001f34:	211c      	movs	r1, #28
 8001f36:	2010      	movs	r0, #16
 8001f38:	f000 f9f2 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("SD Card Removed!", Font_6x8, White);
 8001f3c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001f40:	480e      	ldr	r0, [pc, #56]	@ (8001f7c <display_sd_status+0xe4>)
 8001f42:	9500      	str	r5, [sp, #0]
 8001f44:	f000 f9d6 	bl	80022f4 <ssd1306_WriteString>
			ssd1306_SetCursor(22, 40);
 8001f48:	2128      	movs	r1, #40	@ 0x28
 8001f4a:	2016      	movs	r0, #22
 8001f4c:	f000 f9e8 	bl	8002320 <ssd1306_SetCursor>
			ssd1306_WriteString("Forced unmount", Font_6x8, White);
 8001f50:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001f54:	480a      	ldr	r0, [pc, #40]	@ (8001f80 <display_sd_status+0xe8>)
 8001f56:	9500      	str	r5, [sp, #0]
 8001f58:	e7d0      	b.n	8001efc <display_sd_status+0x64>
}
 8001f5a:	b003      	add	sp, #12
 8001f5c:	bd30      	pop	{r4, r5, pc}
 8001f5e:	bf00      	nop
 8001f60:	08010481 	.word	0x08010481
 8001f64:	080104a4 	.word	0x080104a4
 8001f68:	08010023 	.word	0x08010023
 8001f6c:	080104bc 	.word	0x080104bc
 8001f70:	0801002b 	.word	0x0801002b
 8001f74:	0801003c 	.word	0x0801003c
 8001f78:	0801004d 	.word	0x0801004d
 8001f7c:	08010060 	.word	0x08010060
 8001f80:	08010071 	.word	0x08010071

08001f84 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f86:	4606      	mov	r6, r0
 8001f88:	b08b      	sub	sp, #44	@ 0x2c
 8001f8a:	460f      	mov	r7, r1
 8001f8c:	4615      	mov	r5, r2
	while (len > 0) {
 8001f8e:	b90d      	cbnz	r5, 8001f94 <EEPROM_Write+0x10>
		memAddr += writeLen;
		data += writeLen;
		len -= writeLen;
	}

	return true;
 8001f90:	2001      	movs	r0, #1
 8001f92:	e017      	b.n	8001fc4 <EEPROM_Write+0x40>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001f94:	f006 041f 	and.w	r4, r6, #31
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001f98:	f1c4 0420 	rsb	r4, r4, #32
 8001f9c:	b2e4      	uxtb	r4, r4
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001f9e:	42ac      	cmp	r4, r5
 8001fa0:	bf88      	it	hi
 8001fa2:	b2ec      	uxtbhi	r4, r5
		buffer[0] = memAddr >> 8; // high byte
 8001fa4:	ba73      	rev16	r3, r6
		memcpy(&buffer[2], data, writeLen);
 8001fa6:	4622      	mov	r2, r4
 8001fa8:	4639      	mov	r1, r7
 8001faa:	f10d 0006 	add.w	r0, sp, #6
		buffer[0] = memAddr >> 8; // high byte
 8001fae:	f8ad 3004 	strh.w	r3, [sp, #4]
		memcpy(&buffer[2], data, writeLen);
 8001fb2:	f00b fe6c 	bl	800dc8e <memcpy>
		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001fb6:	1ca2      	adds	r2, r4, #2
 8001fb8:	a901      	add	r1, sp, #4
 8001fba:	20ae      	movs	r0, #174	@ 0xae
 8001fbc:	f000 f832 	bl	8002024 <I2C_Transmit>
 8001fc0:	b110      	cbz	r0, 8001fc8 <EEPROM_Write+0x44>
			return false;
 8001fc2:	2000      	movs	r0, #0
}
 8001fc4:	b00b      	add	sp, #44	@ 0x2c
 8001fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001fc8:	2005      	movs	r0, #5
		memAddr += writeLen;
 8001fca:	4426      	add	r6, r4
		len -= writeLen;
 8001fcc:	1b2d      	subs	r5, r5, r4
		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001fce:	f003 fb51 	bl	8005674 <HAL_Delay>
		memAddr += writeLen;
 8001fd2:	b2b6      	uxth	r6, r6
		data += writeLen;
 8001fd4:	4427      	add	r7, r4
		len -= writeLen;
 8001fd6:	b2ad      	uxth	r5, r5
 8001fd8:	e7d9      	b.n	8001f8e <EEPROM_Write+0xa>

08001fda <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001fda:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001fdc:	ba40      	rev16	r0, r0
bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001fde:	460c      	mov	r4, r1
 8001fe0:	4615      	mov	r5, r2
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001fe2:	f8ad 0004 	strh.w	r0, [sp, #4]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	a901      	add	r1, sp, #4
 8001fea:	20ae      	movs	r0, #174	@ 0xae
 8001fec:	f000 f81a 	bl	8002024 <I2C_Transmit>
 8001ff0:	b948      	cbnz	r0, 8002006 <EEPROM_Read+0x2c>
		return false;
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001ff2:	462a      	mov	r2, r5
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	20af      	movs	r0, #175	@ 0xaf
 8001ff8:	f000 f824 	bl	8002044 <I2C_Receive>
 8001ffc:	fab0 f080 	clz	r0, r0
 8002000:	0940      	lsrs	r0, r0, #5
		return false;
	}

	return true;
}
 8002002:	b003      	add	sp, #12
 8002004:	bd30      	pop	{r4, r5, pc}
		return false;
 8002006:	2000      	movs	r0, #0
 8002008:	e7fb      	b.n	8002002 <EEPROM_Read+0x28>

0800200a <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
	if (len == 0) return true;
 800200a:	b10a      	cbz	r2, 8002010 <EEPROM_WriteBlock+0x6>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 800200c:	f7ff bfba 	b.w	8001f84 <EEPROM_Write>
}
 8002010:	2001      	movs	r0, #1
 8002012:	4770      	bx	lr

08002014 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8002014:	f7ff bfe1 	b.w	8001fda <EEPROM_Read>

08002018 <I2C_Setup>:
#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
	hi2c = handle;
 8002018:	4b01      	ldr	r3, [pc, #4]	@ (8002020 <I2C_Setup+0x8>)
 800201a:	6018      	str	r0, [r3, #0]
}
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20000654 	.word	0x20000654

08002024 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002024:	b507      	push	{r0, r1, r2, lr}
 8002026:	4613      	mov	r3, r2
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8002028:	f04f 32ff 	mov.w	r2, #4294967295
 800202c:	9200      	str	r2, [sp, #0]
 800202e:	460a      	mov	r2, r1
 8002030:	4601      	mov	r1, r0
 8002032:	4803      	ldr	r0, [pc, #12]	@ (8002040 <I2C_Transmit+0x1c>)
 8002034:	6800      	ldr	r0, [r0, #0]
 8002036:	f004 fe73 	bl	8006d20 <HAL_I2C_Master_Transmit>
}
 800203a:	b003      	add	sp, #12
 800203c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002040:	20000654 	.word	0x20000654

08002044 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002044:	b507      	push	{r0, r1, r2, lr}
 8002046:	4613      	mov	r3, r2
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	9200      	str	r2, [sp, #0]
 800204e:	460a      	mov	r2, r1
 8002050:	4601      	mov	r1, r0
 8002052:	4803      	ldr	r0, [pc, #12]	@ (8002060 <I2C_Receive+0x1c>)
 8002054:	6800      	ldr	r0, [r0, #0]
 8002056:	f004 ff11 	bl	8006e7c <HAL_I2C_Master_Receive>
}
 800205a:	b003      	add	sp, #12
 800205c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002060:	20000654 	.word	0x20000654

08002064 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002068:	004c      	lsls	r4, r1, #1
void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 800206a:	f88d 2007 	strb.w	r2, [sp, #7]
 800206e:	4605      	mov	r5, r0
	status = I2C_Transmit(address << 1, &reg, 1);
 8002070:	2201      	movs	r2, #1
 8002072:	b2a0      	uxth	r0, r4
 8002074:	f10d 0107 	add.w	r1, sp, #7
void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002078:	461e      	mov	r6, r3
	status = I2C_Transmit(address << 1, &reg, 1);
 800207a:	f7ff ffd3 	bl	8002024 <I2C_Transmit>
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800207e:	4603      	mov	r3, r0
 8002080:	b148      	cbz	r0, 8002096 <I2C_Read+0x32>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 8002082:	4a0b      	ldr	r2, [pc, #44]	@ (80020b0 <I2C_Read+0x4c>)
	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002084:	2120      	movs	r1, #32
 8002086:	a802      	add	r0, sp, #8
 8002088:	f00b fca2 	bl	800d9d0 <sniprintf>
		usb_serial_println(msg);
 800208c:	a802      	add	r0, sp, #8
 800208e:	f001 fdcb 	bl	8003c28 <usb_serial_println>
		return;
	}
#endif
}
 8002092:	b00a      	add	sp, #40	@ 0x28
 8002094:	bd70      	pop	{r4, r5, r6, pc}
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002096:	f044 0401 	orr.w	r4, r4, #1
 800209a:	4632      	mov	r2, r6
 800209c:	4629      	mov	r1, r5
 800209e:	b2a0      	uxth	r0, r4
 80020a0:	f7ff ffd0 	bl	8002044 <I2C_Receive>
	if (status != HAL_OK) {
 80020a4:	4603      	mov	r3, r0
 80020a6:	2800      	cmp	r0, #0
 80020a8:	d0f3      	beq.n	8002092 <I2C_Read+0x2e>
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 80020aa:	4a02      	ldr	r2, [pc, #8]	@ (80020b4 <I2C_Read+0x50>)
 80020ac:	e7ea      	b.n	8002084 <I2C_Read+0x20>
 80020ae:	bf00      	nop
 80020b0:	08010080 	.word	0x08010080
 80020b4:	08010098 	.word	0x08010098

080020b8 <INA226_ReadRegister>:
    data[2] = value & 0xFF;        // LSB
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
}

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80020b8:	b507      	push	{r0, r1, r2, lr}
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80020ba:	2302      	movs	r3, #2
{
 80020bc:	4602      	mov	r2, r0
    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80020be:	2140      	movs	r1, #64	@ 0x40
 80020c0:	a801      	add	r0, sp, #4
 80020c2:	f7ff ffcf 	bl	8002064 <I2C_Read>
    return (data[0] << 8) | data[1];
 80020c6:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 80020ca:	ba40      	rev16	r0, r0
}
 80020cc:	b280      	uxth	r0, r0
 80020ce:	b003      	add	sp, #12
 80020d0:	f85d fb04 	ldr.w	pc, [sp], #4

080020d4 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80020d4:	b507      	push	{r0, r1, r2, lr}
 80020d6:	4601      	mov	r1, r0
	// Store I2C handle
	handle = *hi2c;
 80020d8:	2254      	movs	r2, #84	@ 0x54
 80020da:	480f      	ldr	r0, [pc, #60]	@ (8002118 <INA226_Init+0x44>)
 80020dc:	f00b fdd7 	bl	800dc8e <memcpy>
    data[0] = reg;
 80020e0:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80020e4:	f8ad 3004 	strh.w	r3, [sp, #4]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80020e8:	a901      	add	r1, sp, #4
    data[2] = value & 0xFF;        // LSB
 80020ea:	2327      	movs	r3, #39	@ 0x27
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80020ec:	2203      	movs	r2, #3
 80020ee:	2080      	movs	r0, #128	@ 0x80
    data[2] = value & 0xFF;        // LSB
 80020f0:	f88d 3006 	strb.w	r3, [sp, #6]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80020f4:	f7ff ff96 	bl	8002024 <I2C_Transmit>
    data[0] = reg;
 80020f8:	f240 1305 	movw	r3, #261	@ 0x105
 80020fc:	f8ad 3004 	strh.w	r3, [sp, #4]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002100:	2203      	movs	r2, #3
    data[2] = value & 0xFF;        // LSB
 8002102:	2355      	movs	r3, #85	@ 0x55
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002104:	a901      	add	r1, sp, #4
 8002106:	2080      	movs	r0, #128	@ 0x80
    data[2] = value & 0xFF;        // LSB
 8002108:	f88d 3006 	strb.w	r3, [sp, #6]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 800210c:	f7ff ff8a 	bl	8002024 <I2C_Transmit>
	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
}
 8002110:	b003      	add	sp, #12
 8002112:	f85d fb04 	ldr.w	pc, [sp], #4
 8002116:	bf00      	nop
 8002118:	20000658 	.word	0x20000658

0800211c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 800211c:	2002      	movs	r0, #2
 800211e:	f7ff bfcb 	b.w	80020b8 <INA226_ReadRegister>
	...

08002124 <INA226_ReadBusVoltage>:
}

float INA226_ReadBusVoltage(void) {
 8002124:	b508      	push	{r3, lr}
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002126:	2002      	movs	r0, #2
 8002128:	f7ff ffc6 	bl	80020b8 <INA226_ReadRegister>
 800212c:	ee07 0a90 	vmov	s15, r0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
}
 8002130:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8002140 <INA226_ReadBusVoltage+0x1c>
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002134:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8002138:	ee27 0a80 	vmul.f32	s0, s15, s0
 800213c:	bd08      	pop	{r3, pc}
 800213e:	bf00      	nop
 8002140:	3aa3d70a 	.word	0x3aa3d70a

08002144 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002144:	2004      	movs	r0, #4
 8002146:	f7ff bfb7 	b.w	80020b8 <INA226_ReadRegister>
	...

0800214c <INA226_ReadCurrent>:
}

float INA226_ReadCurrent(void) {
 800214c:	b508      	push	{r3, lr}
	return INA226_ReadRegister(INA226_REG_CURRENT);
 800214e:	2004      	movs	r0, #4
 8002150:	f7ff ffb2 	bl	80020b8 <INA226_ReadRegister>
 8002154:	ee07 0a90 	vmov	s15, r0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
}
 8002158:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8002168 <INA226_ReadCurrent+0x1c>
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 800215c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8002160:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002164:	bd08      	pop	{r3, pc}
 8002166:	bf00      	nop
 8002168:	391d4952 	.word	0x391d4952

0800216c <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800216c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800216e:	2301      	movs	r3, #1
 8002170:	f04f 32ff 	mov.w	r2, #4294967295
 8002174:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002178:	f10d 0217 	add.w	r2, sp, #23
void ssd1306_WriteCommand(uint8_t byte) {
 800217c:	f88d 0017 	strb.w	r0, [sp, #23]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002180:	9200      	str	r2, [sp, #0]
 8002182:	2178      	movs	r1, #120	@ 0x78
 8002184:	2200      	movs	r2, #0
 8002186:	4803      	ldr	r0, [pc, #12]	@ (8002194 <ssd1306_WriteCommand+0x28>)
 8002188:	f004 ff10 	bl	8006fac <HAL_I2C_Mem_Write>
}
 800218c:	b007      	add	sp, #28
 800218e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002192:	bf00      	nop
 8002194:	200012dc 	.word	0x200012dc

08002198 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	b289      	uxth	r1, r1
 80021a0:	e9cd 0100 	strd	r0, r1, [sp]
 80021a4:	9302      	str	r3, [sp, #8]
 80021a6:	2240      	movs	r2, #64	@ 0x40
 80021a8:	2301      	movs	r3, #1
 80021aa:	2178      	movs	r1, #120	@ 0x78
 80021ac:	4802      	ldr	r0, [pc, #8]	@ (80021b8 <ssd1306_WriteData+0x20>)
 80021ae:	f004 fefd 	bl	8006fac <HAL_I2C_Mem_Write>
}
 80021b2:	b005      	add	sp, #20
 80021b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80021b8:	200012dc 	.word	0x200012dc

080021bc <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80021bc:	2800      	cmp	r0, #0
 80021be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021c2:	4803      	ldr	r0, [pc, #12]	@ (80021d0 <ssd1306_Fill+0x14>)
 80021c4:	bf14      	ite	ne
 80021c6:	21ff      	movne	r1, #255	@ 0xff
 80021c8:	2100      	moveq	r1, #0
 80021ca:	f00b bcb6 	b.w	800db3a <memset>
 80021ce:	bf00      	nop
 80021d0:	200006b2 	.word	0x200006b2

080021d4 <ssd1306_UpdateScreen>:
}

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80021d4:	b538      	push	{r3, r4, r5, lr}
 80021d6:	4d0b      	ldr	r5, [pc, #44]	@ (8002204 <ssd1306_UpdateScreen+0x30>)
 80021d8:	24b0      	movs	r4, #176	@ 0xb0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80021da:	4620      	mov	r0, r4
 80021dc:	f7ff ffc6 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80021e0:	2000      	movs	r0, #0
 80021e2:	f7ff ffc3 	bl	800216c <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021e6:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80021e8:	2010      	movs	r0, #16
 80021ea:	f7ff ffbf 	bl	800216c <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021ee:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80021f0:	4628      	mov	r0, r5
 80021f2:	2180      	movs	r1, #128	@ 0x80
 80021f4:	f7ff ffd0 	bl	8002198 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021f8:	2cb8      	cmp	r4, #184	@ 0xb8
 80021fa:	f105 0580 	add.w	r5, r5, #128	@ 0x80
 80021fe:	d1ec      	bne.n	80021da <ssd1306_UpdateScreen+0x6>
    }
}
 8002200:	bd38      	pop	{r3, r4, r5, pc}
 8002202:	bf00      	nop
 8002204:	200006b2 	.word	0x200006b2

08002208 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002208:	0603      	lsls	r3, r0, #24
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800220a:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800220c:	d410      	bmi.n	8002230 <ssd1306_DrawPixel+0x28>
 800220e:	293f      	cmp	r1, #63	@ 0x3f
 8002210:	d80e      	bhi.n	8002230 <ssd1306_DrawPixel+0x28>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002212:	08cb      	lsrs	r3, r1, #3
 8002214:	4d07      	ldr	r5, [pc, #28]	@ (8002234 <ssd1306_DrawPixel+0x2c>)
 8002216:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 800221a:	2401      	movs	r4, #1
 800221c:	5c2b      	ldrb	r3, [r5, r0]
 800221e:	f001 0107 	and.w	r1, r1, #7
 8002222:	fa04 f101 	lsl.w	r1, r4, r1
    if(color == White) {
 8002226:	42a2      	cmp	r2, r4
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002228:	bf0c      	ite	eq
 800222a:	430b      	orreq	r3, r1
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800222c:	438b      	bicne	r3, r1
 800222e:	542b      	strb	r3, [r5, r0]
    }
}
 8002230:	bd30      	pop	{r4, r5, pc}
 8002232:	bf00      	nop
 8002234:	200006b2 	.word	0x200006b2

08002238 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800223c:	b089      	sub	sp, #36	@ 0x24
 800223e:	4604      	mov	r4, r0
 8002240:	a808      	add	r0, sp, #32
 8002242:	e900 000e 	stmdb	r0, {r1, r2, r3}
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002246:	f1a4 0520 	sub.w	r5, r4, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800224a:	f89d 3048 	ldrb.w	r3, [sp, #72]	@ 0x48
 800224e:	9302      	str	r3, [sp, #8]
    if (ch < 32 || ch > 126)
 8002250:	b2eb      	uxtb	r3, r5
 8002252:	2b5e      	cmp	r3, #94	@ 0x5e
 8002254:	d849      	bhi.n	80022ea <ssd1306_WriteChar+0xb2>
 8002256:	9b07      	ldr	r3, [sp, #28]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002258:	b30b      	cbz	r3, 800229e <ssd1306_WriteChar+0x66>
 800225a:	4423      	add	r3, r4
 800225c:	f813 6c20 	ldrb.w	r6, [r3, #-32]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002260:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80022f0 <ssd1306_WriteChar+0xb8>
 8002264:	f8b9 a000 	ldrh.w	sl, [r9]
 8002268:	eb0a 0306 	add.w	r3, sl, r6
 800226c:	2b80      	cmp	r3, #128	@ 0x80
 800226e:	dc3c      	bgt.n	80022ea <ssd1306_WriteChar+0xb2>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002270:	f8b9 3002 	ldrh.w	r3, [r9, #2]
 8002274:	f89d b015 	ldrb.w	fp, [sp, #21]
 8002278:	9301      	str	r3, [sp, #4]
 800227a:	eb03 020b 	add.w	r2, r3, fp
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800227e:	2a40      	cmp	r2, #64	@ 0x40
 8002280:	dc33      	bgt.n	80022ea <ssd1306_WriteChar+0xb2>
 8002282:	fb0b f505 	mul.w	r5, fp, r5
 8002286:	006d      	lsls	r5, r5, #1
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002288:	f04f 0800 	mov.w	r8, #0
 800228c:	45c3      	cmp	fp, r8
 800228e:	d809      	bhi.n	80022a4 <ssd1306_WriteChar+0x6c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002290:	4456      	add	r6, sl
 8002292:	f8a9 6000 	strh.w	r6, [r9]
    
    // Return written char for validation
    return ch;
}
 8002296:	4620      	mov	r0, r4
 8002298:	b009      	add	sp, #36	@ 0x24
 800229a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800229e:	f89d 6014 	ldrb.w	r6, [sp, #20]
 80022a2:	e7dd      	b.n	8002260 <ssd1306_WriteChar+0x28>
        b = Font.data[(ch - 32) * Font.height + i];
 80022a4:	9a06      	ldr	r2, [sp, #24]
 80022a6:	5b53      	ldrh	r3, [r2, r5]
 80022a8:	9304      	str	r3, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80022aa:	9b01      	ldr	r3, [sp, #4]
 80022ac:	eb08 0203 	add.w	r2, r8, r3
 80022b0:	b2d3      	uxtb	r3, r2
        for(j = 0; j < char_width; j++) {
 80022b2:	2700      	movs	r7, #0
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80022b4:	9303      	str	r3, [sp, #12]
        for(j = 0; j < char_width; j++) {
 80022b6:	42be      	cmp	r6, r7
 80022b8:	d803      	bhi.n	80022c2 <ssd1306_WriteChar+0x8a>
    for(i = 0; i < Font.height; i++) {
 80022ba:	f108 0801 	add.w	r8, r8, #1
 80022be:	3502      	adds	r5, #2
 80022c0:	e7e4      	b.n	800228c <ssd1306_WriteChar+0x54>
            if((b << j) & 0x8000)  {
 80022c2:	9b04      	ldr	r3, [sp, #16]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80022c4:	9903      	ldr	r1, [sp, #12]
            if((b << j) & 0x8000)  {
 80022c6:	fa03 f207 	lsl.w	r2, r3, r7
 80022ca:	0413      	lsls	r3, r2, #16
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80022cc:	bf54      	ite	pl
 80022ce:	9b02      	ldrpl	r3, [sp, #8]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80022d0:	9a02      	ldrmi	r2, [sp, #8]
 80022d2:	eb07 000a 	add.w	r0, r7, sl
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80022d6:	bf58      	it	pl
 80022d8:	fab3 f283 	clzpl	r2, r3
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80022dc:	b2c0      	uxtb	r0, r0
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80022de:	bf58      	it	pl
 80022e0:	0952      	lsrpl	r2, r2, #5
 80022e2:	f7ff ff91 	bl	8002208 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80022e6:	3701      	adds	r7, #1
 80022e8:	e7e5      	b.n	80022b6 <ssd1306_WriteChar+0x7e>
        return 0;
 80022ea:	2400      	movs	r4, #0
 80022ec:	e7d3      	b.n	8002296 <ssd1306_WriteChar+0x5e>
 80022ee:	bf00      	nop
 80022f0:	200006ac 	.word	0x200006ac

080022f4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	ac03      	add	r4, sp, #12
 80022fa:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80022fe:	f89d 6028 	ldrb.w	r6, [sp, #40]	@ 0x28
 8002302:	1e45      	subs	r5, r0, #1
    while (*str) {
 8002304:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8002308:	b140      	cbz	r0, 800231c <ssd1306_WriteString+0x28>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800230a:	9600      	str	r6, [sp, #0]
 800230c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002310:	f7ff ff92 	bl	8002238 <ssd1306_WriteChar>
 8002314:	4603      	mov	r3, r0
 8002316:	7828      	ldrb	r0, [r5, #0]
 8002318:	4283      	cmp	r3, r0
 800231a:	d0f3      	beq.n	8002304 <ssd1306_WriteString+0x10>
        str++;
    }
    
    // Everything ok
    return *str;
}
 800231c:	b006      	add	sp, #24
 800231e:	bd70      	pop	{r4, r5, r6, pc}

08002320 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8002320:	4b01      	ldr	r3, [pc, #4]	@ (8002328 <ssd1306_SetCursor+0x8>)
 8002322:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8002324:	8059      	strh	r1, [r3, #2]
}
 8002326:	4770      	bx	lr
 8002328:	200006ac 	.word	0x200006ac

0800232c <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800232c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
    uint8_t byte = 0;

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002330:	f010 0f80 	tst.w	r0, #128	@ 0x80
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002334:	9200      	str	r2, [sp, #0]
 8002336:	4681      	mov	r9, r0
 8002338:	f89d 2034 	ldrb.w	r2, [sp, #52]	@ 0x34
 800233c:	460c      	mov	r4, r1
 800233e:	469a      	mov	sl, r3
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002340:	d12b      	bne.n	800239a <ssd1306_DrawBitmap+0x6e>
 8002342:	293f      	cmp	r1, #63	@ 0x3f
 8002344:	d829      	bhi.n	800239a <ssd1306_DrawBitmap+0x6e>
 8002346:	f89d 6030 	ldrb.w	r6, [sp, #48]	@ 0x30
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800234a:	f103 0b07 	add.w	fp, r3, #7
 800234e:	440e      	add	r6, r1
 8002350:	2700      	movs	r7, #0
 8002352:	ea4f 0beb 	mov.w	fp, fp, asr #3
 8002356:	b2f6      	uxtb	r6, r6
    uint8_t byte = 0;
 8002358:	463d      	mov	r5, r7
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800235a:	42b4      	cmp	r4, r6
 800235c:	d01d      	beq.n	800239a <ssd1306_DrawBitmap+0x6e>
        for (uint8_t i = 0; i < w; i++) {
            if (i & 7) {
                byte <<= 1;
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800235e:	9b00      	ldr	r3, [sp, #0]
    for (uint8_t j = 0; j < h; j++, y++) {
 8002360:	f04f 0800 	mov.w	r8, #0
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002364:	443b      	add	r3, r7
 8002366:	e010      	b.n	800238a <ssd1306_DrawBitmap+0x5e>
            if (i & 7) {
 8002368:	0741      	lsls	r1, r0, #29
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800236a:	bf0b      	itete	eq
 800236c:	08c1      	lsreq	r1, r0, #3
                byte <<= 1;
 800236e:	006d      	lslne	r5, r5, #1
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002370:	5c5d      	ldrbeq	r5, [r3, r1]
                byte <<= 1;
 8002372:	b2ed      	uxtbne	r5, r5
            }

            if (byte & 0x80) {
 8002374:	0629      	lsls	r1, r5, #24
 8002376:	d506      	bpl.n	8002386 <ssd1306_DrawBitmap+0x5a>
                ssd1306_DrawPixel(x + i, y, color);
 8002378:	4448      	add	r0, r9
 800237a:	4621      	mov	r1, r4
 800237c:	b2c0      	uxtb	r0, r0
 800237e:	9301      	str	r3, [sp, #4]
 8002380:	f7ff ff42 	bl	8002208 <ssd1306_DrawPixel>
 8002384:	9b01      	ldr	r3, [sp, #4]
        for (uint8_t i = 0; i < w; i++) {
 8002386:	f108 0801 	add.w	r8, r8, #1
 800238a:	45d0      	cmp	r8, sl
 800238c:	fa5f f088 	uxtb.w	r0, r8
 8002390:	d1ea      	bne.n	8002368 <ssd1306_DrawBitmap+0x3c>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002392:	3401      	adds	r4, #1
 8002394:	b2e4      	uxtb	r4, r4
 8002396:	445f      	add	r7, fp
 8002398:	e7df      	b.n	800235a <ssd1306_DrawBitmap+0x2e>
            }
        }
    }
    return;
}
 800239a:	b003      	add	sp, #12
 800239c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080023a0 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80023a0:	b510      	push	{r4, lr}
 80023a2:	4604      	mov	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80023a4:	2081      	movs	r0, #129	@ 0x81
 80023a6:	f7ff fee1 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80023aa:	4620      	mov	r0, r4
}
 80023ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ssd1306_WriteCommand(value);
 80023b0:	f7ff bedc 	b.w	800216c <ssd1306_WriteCommand>

080023b4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
 80023b4:	2800      	cmp	r0, #0
 80023b6:	4a05      	ldr	r2, [pc, #20]	@ (80023cc <ssd1306_SetDisplayOn+0x18>)
    if (on) {
 80023b8:	4603      	mov	r3, r0
        SSD1306.DisplayOn = 1;
 80023ba:	bf0b      	itete	eq
 80023bc:	4603      	moveq	r3, r0
 80023be:	2301      	movne	r3, #1
 80023c0:	20ae      	moveq	r0, #174	@ 0xae
 80023c2:	20af      	movne	r0, #175	@ 0xaf
 80023c4:	7153      	strb	r3, [r2, #5]
    } else {
        value = 0xAE;   // Display off
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
 80023c6:	f7ff bed1 	b.w	800216c <ssd1306_WriteCommand>
 80023ca:	bf00      	nop
 80023cc:	200006ac 	.word	0x200006ac

080023d0 <ssd1306_Init>:
void ssd1306_Init(void) {
 80023d0:	b508      	push	{r3, lr}
    HAL_Delay(100);
 80023d2:	2064      	movs	r0, #100	@ 0x64
 80023d4:	f003 f94e 	bl	8005674 <HAL_Delay>
    ssd1306_SetDisplayOn(0); //display off
 80023d8:	2000      	movs	r0, #0
 80023da:	f7ff ffeb 	bl	80023b4 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80023de:	2020      	movs	r0, #32
 80023e0:	f7ff fec4 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80023e4:	2000      	movs	r0, #0
 80023e6:	f7ff fec1 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80023ea:	20b0      	movs	r0, #176	@ 0xb0
 80023ec:	f7ff febe 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80023f0:	20c8      	movs	r0, #200	@ 0xc8
 80023f2:	f7ff febb 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 80023f6:	2000      	movs	r0, #0
 80023f8:	f7ff feb8 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80023fc:	2010      	movs	r0, #16
 80023fe:	f7ff feb5 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002402:	2040      	movs	r0, #64	@ 0x40
 8002404:	f7ff feb2 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8002408:	20ff      	movs	r0, #255	@ 0xff
 800240a:	f7ff ffc9 	bl	80023a0 <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800240e:	20a1      	movs	r0, #161	@ 0xa1
 8002410:	f7ff feac 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002414:	20a6      	movs	r0, #166	@ 0xa6
 8002416:	f7ff fea9 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800241a:	20a8      	movs	r0, #168	@ 0xa8
 800241c:	f7ff fea6 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8002420:	203f      	movs	r0, #63	@ 0x3f
 8002422:	f7ff fea3 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002426:	20a4      	movs	r0, #164	@ 0xa4
 8002428:	f7ff fea0 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800242c:	20d3      	movs	r0, #211	@ 0xd3
 800242e:	f7ff fe9d 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002432:	2000      	movs	r0, #0
 8002434:	f7ff fe9a 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002438:	20d5      	movs	r0, #213	@ 0xd5
 800243a:	f7ff fe97 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800243e:	20f0      	movs	r0, #240	@ 0xf0
 8002440:	f7ff fe94 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002444:	20d9      	movs	r0, #217	@ 0xd9
 8002446:	f7ff fe91 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800244a:	2022      	movs	r0, #34	@ 0x22
 800244c:	f7ff fe8e 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002450:	20da      	movs	r0, #218	@ 0xda
 8002452:	f7ff fe8b 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8002456:	2012      	movs	r0, #18
 8002458:	f7ff fe88 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 800245c:	20db      	movs	r0, #219	@ 0xdb
 800245e:	f7ff fe85 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002462:	2020      	movs	r0, #32
 8002464:	f7ff fe82 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002468:	208d      	movs	r0, #141	@ 0x8d
 800246a:	f7ff fe7f 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800246e:	2014      	movs	r0, #20
 8002470:	f7ff fe7c 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002474:	2001      	movs	r0, #1
 8002476:	f7ff ff9d 	bl	80023b4 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 800247a:	2000      	movs	r0, #0
 800247c:	f7ff fe9e 	bl	80021bc <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8002480:	f7ff fea8 	bl	80021d4 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8002484:	4b03      	ldr	r3, [pc, #12]	@ (8002494 <ssd1306_Init+0xc4>)
 8002486:	2200      	movs	r2, #0
 8002488:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800248a:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 800248c:	2201      	movs	r2, #1
 800248e:	711a      	strb	r2, [r3, #4]
}
 8002490:	bd08      	pop	{r3, pc}
 8002492:	bf00      	nop
 8002494:	200006ac 	.word	0x200006ac

08002498 <hardware_coil_write_func>:
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
		io_coil_write(i, GPIO_PIN_RESET); // low
	}
}

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002498:	460a      	mov	r2, r1
	gpio_config* gpio = (gpio_config*)context;
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 800249a:	8881      	ldrh	r1, [r0, #4]
 800249c:	6800      	ldr	r0, [r0, #0]
 800249e:	f004 ba5d 	b.w	800695c <HAL_GPIO_WritePin>
	...

080024a4 <io_coil_add_channel>:
bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80024a4:	b570      	push	{r4, r5, r6, lr}
	if (io_coil_channel_count == MAX_IO_COILS) {
 80024a6:	4c0d      	ldr	r4, [pc, #52]	@ (80024dc <io_coil_add_channel+0x38>)
 80024a8:	8823      	ldrh	r3, [r4, #0]
 80024aa:	2b20      	cmp	r3, #32
 80024ac:	d014      	beq.n	80024d8 <io_coil_add_channel+0x34>
	if (write_func == hardware_coil_write_func) {
 80024ae:	4a0c      	ldr	r2, [pc, #48]	@ (80024e0 <io_coil_add_channel+0x3c>)
 80024b0:	4290      	cmp	r0, r2
 80024b2:	d105      	bne.n	80024c0 <io_coil_add_channel+0x1c>
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80024b4:	4d0b      	ldr	r5, [pc, #44]	@ (80024e4 <io_coil_add_channel+0x40>)
 80024b6:	882a      	ldrh	r2, [r5, #0]
 80024b8:	2a03      	cmp	r2, #3
 80024ba:	d80d      	bhi.n	80024d8 <io_coil_add_channel+0x34>
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80024bc:	3201      	adds	r2, #1
 80024be:	802a      	strh	r2, [r5, #0]
	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80024c0:	4e09      	ldr	r6, [pc, #36]	@ (80024e8 <io_coil_add_channel+0x44>)
 80024c2:	220c      	movs	r2, #12
 80024c4:	435a      	muls	r2, r3
 80024c6:	18b5      	adds	r5, r6, r2
 80024c8:	50b0      	str	r0, [r6, r2]
	io_coil_channel_count++; // increase overall channel count
 80024ca:	3301      	adds	r3, #1
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80024cc:	2200      	movs	r2, #0
	io_coil_channels[io_coil_channel_count].context = context;
 80024ce:	6069      	str	r1, [r5, #4]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80024d0:	722a      	strb	r2, [r5, #8]
	io_coil_channel_count++; // increase overall channel count
 80024d2:	8023      	strh	r3, [r4, #0]
	return true;
 80024d4:	2001      	movs	r0, #1
}
 80024d6:	bd70      	pop	{r4, r5, r6, pc}
		return false;
 80024d8:	2000      	movs	r0, #0
 80024da:	e7fc      	b.n	80024d6 <io_coil_add_channel+0x32>
 80024dc:	20000ab4 	.word	0x20000ab4
 80024e0:	08002499 	.word	0x08002499
 80024e4:	20000ab2 	.word	0x20000ab2
 80024e8:	20000ab8 	.word	0x20000ab8

080024ec <io_coil_read>:
	if (index < io_coil_channel_count) {
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <io_coil_read+0x18>)
 80024ee:	881b      	ldrh	r3, [r3, #0]
 80024f0:	4283      	cmp	r3, r0
		return io_coil_channels[index].storedState;
 80024f2:	bf81      	itttt	hi
 80024f4:	4b04      	ldrhi	r3, [pc, #16]	@ (8002508 <io_coil_read+0x1c>)
 80024f6:	220c      	movhi	r2, #12
 80024f8:	fb02 3300 	mlahi	r3, r2, r0, r3
 80024fc:	7a18      	ldrbhi	r0, [r3, #8]
	return GPIO_PIN_RESET;
 80024fe:	bf98      	it	ls
 8002500:	2000      	movls	r0, #0
}
 8002502:	4770      	bx	lr
 8002504:	20000ab4 	.word	0x20000ab4
 8002508:	20000ab8 	.word	0x20000ab8

0800250c <io_coil_write>:
void io_coil_write(uint16_t index, GPIO_PinState state) {
 800250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (index < io_coil_channel_count) {
 800250e:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <io_coil_write+0x28>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	4283      	cmp	r3, r0
void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002514:	4605      	mov	r5, r0
 8002516:	460e      	mov	r6, r1
	if (index < io_coil_channel_count) {
 8002518:	d90b      	bls.n	8002532 <io_coil_write+0x26>
		if (io_coil_channels[index].write_func) {
 800251a:	270c      	movs	r7, #12
 800251c:	4c06      	ldr	r4, [pc, #24]	@ (8002538 <io_coil_write+0x2c>)
 800251e:	fb07 f300 	mul.w	r3, r7, r0
 8002522:	18e2      	adds	r2, r4, r3
 8002524:	58e3      	ldr	r3, [r4, r3]
 8002526:	b10b      	cbz	r3, 800252c <io_coil_write+0x20>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002528:	6850      	ldr	r0, [r2, #4]
 800252a:	4798      	blx	r3
		io_coil_channels[index].storedState = state;
 800252c:	fb07 4405 	mla	r4, r7, r5, r4
 8002530:	7226      	strb	r6, [r4, #8]
}
 8002532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002534:	20000ab4 	.word	0x20000ab4
 8002538:	20000ab8 	.word	0x20000ab8

0800253c <io_coils_emergencystop>:
void io_coils_emergencystop(void) {
 800253c:	b510      	push	{r4, lr}
 800253e:	2400      	movs	r4, #0
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002540:	b2a0      	uxth	r0, r4
 8002542:	2100      	movs	r1, #0
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002544:	3401      	adds	r4, #1
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002546:	f7ff ffe1 	bl	800250c <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 800254a:	2c20      	cmp	r4, #32
 800254c:	d1f8      	bne.n	8002540 <io_coils_emergencystop+0x4>
}
 800254e:	bd10      	pop	{r4, pc}

08002550 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
	gpio_config* gpio = (gpio_config*)context;
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002550:	8881      	ldrh	r1, [r0, #4]
 8002552:	6800      	ldr	r0, [r0, #0]
 8002554:	f004 b9fc 	b.w	8006950 <HAL_GPIO_ReadPin>

08002558 <io_discrete_in_add_channel>:
	if (read_func == hardware_discrete_in_read_func) {
 8002558:	4b0a      	ldr	r3, [pc, #40]	@ (8002584 <io_discrete_in_add_channel+0x2c>)
 800255a:	4298      	cmp	r0, r3
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 800255c:	b510      	push	{r4, lr}
	if (read_func == hardware_discrete_in_read_func) {
 800255e:	d105      	bne.n	800256c <io_discrete_in_add_channel+0x14>
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002560:	4a09      	ldr	r2, [pc, #36]	@ (8002588 <io_discrete_in_add_channel+0x30>)
 8002562:	8813      	ldrh	r3, [r2, #0]
 8002564:	2b03      	cmp	r3, #3
 8002566:	d80b      	bhi.n	8002580 <io_discrete_in_add_channel+0x28>
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002568:	3301      	adds	r3, #1
 800256a:	8013      	strh	r3, [r2, #0]
	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 800256c:	4c07      	ldr	r4, [pc, #28]	@ (800258c <io_discrete_in_add_channel+0x34>)
 800256e:	4a08      	ldr	r2, [pc, #32]	@ (8002590 <io_discrete_in_add_channel+0x38>)
 8002570:	8823      	ldrh	r3, [r4, #0]
 8002572:	f842 0033 	str.w	r0, [r2, r3, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002576:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
	io_discrete_in_channel_count++; // increase overall channel count
 800257a:	3301      	adds	r3, #1
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 800257c:	6051      	str	r1, [r2, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 800257e:	8023      	strh	r3, [r4, #0]
}
 8002580:	bd10      	pop	{r4, pc}
 8002582:	bf00      	nop
 8002584:	08002551 	.word	0x08002551
 8002588:	20000c38 	.word	0x20000c38
 800258c:	20000c3a 	.word	0x20000c3a
 8002590:	20000c3c 	.word	0x20000c3c

08002594 <io_discrete_in_read>:
	if (index < io_discrete_in_channel_count) {
 8002594:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <io_discrete_in_read+0x1c>)
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	4283      	cmp	r3, r0
 800259a:	d906      	bls.n	80025aa <io_discrete_in_read+0x16>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 800259c:	4b05      	ldr	r3, [pc, #20]	@ (80025b4 <io_discrete_in_read+0x20>)
 800259e:	eb03 02c0 	add.w	r2, r3, r0, lsl #3
 80025a2:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 80025a6:	6850      	ldr	r0, [r2, #4]
 80025a8:	4718      	bx	r3
}
 80025aa:	2000      	movs	r0, #0
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	20000c3a 	.word	0x20000c3a
 80025b4:	20000c3c 	.word	0x20000c3c

080025b8 <io_discrete_in_check_channel>:
}


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
	if (index < io_discrete_in_channel_count) {
 80025b8:	4b03      	ldr	r3, [pc, #12]	@ (80025c8 <io_discrete_in_check_channel+0x10>)
 80025ba:	881b      	ldrh	r3, [r3, #0]
		return true;
	}
	return false;
}
 80025bc:	4283      	cmp	r3, r0
 80025be:	bf94      	ite	ls
 80025c0:	2000      	movls	r0, #0
 80025c2:	2001      	movhi	r0, #1
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000c3a 	.word	0x20000c3a

080025cc <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 80025cc:	b570      	push	{r4, r5, r6, lr}
 80025ce:	4606      	mov	r6, r0
 80025d0:	460d      	mov	r5, r1
	if (!io_discrete_in_check_channel(index)) return false;
 80025d2:	f7ff fff1 	bl	80025b8 <io_discrete_in_check_channel>
 80025d6:	4604      	mov	r4, r0
 80025d8:	b140      	cbz	r0, 80025ec <emergencyStop_setInput+0x20>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <emergencyStop_setInput+0x24>)
 80025dc:	801e      	strh	r6, [r3, #0]
	inputMode = mode;
 80025de:	4b05      	ldr	r3, [pc, #20]	@ (80025f4 <emergencyStop_setInput+0x28>)
 80025e0:	701d      	strb	r5, [r3, #0]
	defined = true;
 80025e2:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <emergencyStop_setInput+0x2c>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 80025e8:	f7fe fd68 	bl	80010bc <automation_save_rules>

	return true;
}
 80025ec:	4620      	mov	r0, r4
 80025ee:	bd70      	pop	{r4, r5, r6, pc}
 80025f0:	20000c5e 	.word	0x20000c5e
 80025f4:	20000c5c 	.word	0x20000c5c
 80025f8:	20000c60 	.word	0x20000c60

080025fc <emergencyStop_isDefined>:

bool emergencyStop_isDefined(void) {
	return defined;
}
 80025fc:	4b01      	ldr	r3, [pc, #4]	@ (8002604 <emergencyStop_isDefined+0x8>)
 80025fe:	7818      	ldrb	r0, [r3, #0]
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000c60 	.word	0x20000c60

08002608 <emergencyStop_getChannel>:

uint16_t emergencyStop_getChannel(void) {
	return channel;
}
 8002608:	4b01      	ldr	r3, [pc, #4]	@ (8002610 <emergencyStop_getChannel+0x8>)
 800260a:	8818      	ldrh	r0, [r3, #0]
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20000c5e 	.word	0x20000c5e

08002614 <emergencyStop_getInputMode>:

Emergency_Stop_Input_Mode emergencyStop_getInputMode(void) {
	return inputMode;
}
 8002614:	4b01      	ldr	r3, [pc, #4]	@ (800261c <emergencyStop_getInputMode+0x8>)
 8002616:	7818      	ldrb	r0, [r3, #0]
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000c5c 	.word	0x20000c5c

08002620 <emergencyStop_check>:

bool emergencyStop_check(void) {
	if (!defined) return false;
 8002620:	4b12      	ldr	r3, [pc, #72]	@ (800266c <emergencyStop_check+0x4c>)
bool emergencyStop_check(void) {
 8002622:	b570      	push	{r4, r5, r6, lr}
	if (!defined) return false;
 8002624:	781c      	ldrb	r4, [r3, #0]
 8002626:	b914      	cbnz	r4, 800262e <emergencyStop_check+0xe>
 8002628:	2400      	movs	r4, #0

		return true;
	}

	return false;
}
 800262a:	4620      	mov	r0, r4
 800262c:	bd70      	pop	{r4, r5, r6, pc}
	if (latched) return true;
 800262e:	4d10      	ldr	r5, [pc, #64]	@ (8002670 <emergencyStop_check+0x50>)
 8002630:	782b      	ldrb	r3, [r5, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f9      	bne.n	800262a <emergencyStop_check+0xa>
	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002636:	4e0f      	ldr	r6, [pc, #60]	@ (8002674 <emergencyStop_check+0x54>)
 8002638:	8830      	ldrh	r0, [r6, #0]
 800263a:	f7ff ffab 	bl	8002594 <io_discrete_in_read>
 800263e:	b158      	cbz	r0, 8002658 <emergencyStop_check+0x38>
 8002640:	4b0d      	ldr	r3, [pc, #52]	@ (8002678 <emergencyStop_check+0x58>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	b943      	cbnz	r3, 8002658 <emergencyStop_check+0x38>
		latched = true;
 8002646:	2301      	movs	r3, #1
 8002648:	702b      	strb	r3, [r5, #0]
		display_EmergencyStop();
 800264a:	f7ff fba9 	bl	8001da0 <display_EmergencyStop>
		io_coils_emergencystop();
 800264e:	f7ff ff75 	bl	800253c <io_coils_emergencystop>
		io_holding_reg_emergencystop();
 8002652:	f000 f8f1 	bl	8002838 <io_holding_reg_emergencystop>
		return true;
 8002656:	e7e8      	b.n	800262a <emergencyStop_check+0xa>
	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002658:	8830      	ldrh	r0, [r6, #0]
 800265a:	f7ff ff9b 	bl	8002594 <io_discrete_in_read>
 800265e:	2800      	cmp	r0, #0
 8002660:	d1e2      	bne.n	8002628 <emergencyStop_check+0x8>
 8002662:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <emergencyStop_check+0x58>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d1de      	bne.n	8002628 <emergencyStop_check+0x8>
 800266a:	e7ec      	b.n	8002646 <emergencyStop_check+0x26>
 800266c:	20000c60 	.word	0x20000c60
 8002670:	20000c5d 	.word	0x20000c5d
 8002674:	20000c5e 	.word	0x20000c5e
 8002678:	20000c5c 	.word	0x20000c5c

0800267c <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 800267c:	b513      	push	{r0, r1, r4, lr}
	uint16_t offset = 0;

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 800267e:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <emergencyStop_save+0x48>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	f88d 3004 	strb.w	r3, [sp, #4]
	offset += sizeof(defined);

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <emergencyStop_save+0x4c>)
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	f8ad 3005 	strh.w	r3, [sp, #5]
	offset += sizeof(channel);

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 800268e:	4b0f      	ldr	r3, [pc, #60]	@ (80026cc <emergencyStop_save+0x50>)
	offset += sizeof(inputMode);

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002690:	2204      	movs	r2, #4
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	f88d 3007 	strb.w	r3, [sp, #7]
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002698:	eb0d 0102 	add.w	r1, sp, r2
bool emergencyStop_save(uint16_t baseAddress) {
 800269c:	4604      	mov	r4, r0
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800269e:	f7ff fcb4 	bl	800200a <EEPROM_WriteBlock>
 80026a2:	b168      	cbz	r0, 80026c0 <emergencyStop_save+0x44>
	baseAddress += offset;

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80026a4:	2104      	movs	r1, #4
 80026a6:	eb0d 0001 	add.w	r0, sp, r1
 80026aa:	f001 fd19 	bl	80040e0 <modbus_crc16>
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80026ae:	2202      	movs	r2, #2
	uint16_t crc = modbus_crc16(buffer, offset);
 80026b0:	f8ad 0002 	strh.w	r0, [sp, #2]
	baseAddress += offset;
 80026b4:	1d20      	adds	r0, r4, #4
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80026b6:	eb0d 0102 	add.w	r1, sp, r2
 80026ba:	b280      	uxth	r0, r0
 80026bc:	f7ff fca5 	bl	800200a <EEPROM_WriteBlock>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);

	return true; // no pass over required
}
 80026c0:	b002      	add	sp, #8
 80026c2:	bd10      	pop	{r4, pc}
 80026c4:	20000c60 	.word	0x20000c60
 80026c8:	20000c5e 	.word	0x20000c5e
 80026cc:	20000c5c 	.word	0x20000c5c

080026d0 <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
	defined = false;
 80026d0:	4b03      	ldr	r3, [pc, #12]	@ (80026e0 <emergencyStop_clear+0x10>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 80026d6:	b908      	cbnz	r0, 80026dc <emergencyStop_clear+0xc>
		return automation_save_rules();
 80026d8:	f7fe bcf0 	b.w	80010bc <automation_save_rules>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000c60 	.word	0x20000c60

080026e4 <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 80026e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t buffer[dataLen];

	uint16_t offset = 0;

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 80026e6:	2204      	movs	r2, #4
 80026e8:	eb0d 0102 	add.w	r1, sp, r2
bool emergencyStop_load(uint16_t baseAddress) {
 80026ec:	4604      	mov	r4, r0
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 80026ee:	f7ff fc91 	bl	8002014 <EEPROM_LoadBlock>
 80026f2:	b1d0      	cbz	r0, 800272a <emergencyStop_load+0x46>
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
	offset += sizeof(temp_inputMode);

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 80026f4:	1d20      	adds	r0, r4, #4
 80026f6:	2202      	movs	r2, #2
 80026f8:	eb0d 0102 	add.w	r1, sp, r2
 80026fc:	b280      	uxth	r0, r0
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 80026fe:	f89d 5004 	ldrb.w	r5, [sp, #4]
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 8002702:	f8bd 7005 	ldrh.w	r7, [sp, #5]
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 8002706:	f89d 6007 	ldrb.w	r6, [sp, #7]
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800270a:	f7ff fc83 	bl	8002014 <EEPROM_LoadBlock>
 800270e:	4604      	mov	r4, r0
 8002710:	b158      	cbz	r0, 800272a <emergencyStop_load+0x46>
		return false;
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002712:	2104      	movs	r1, #4
 8002714:	eb0d 0001 	add.w	r0, sp, r1
 8002718:	f001 fce2 	bl	80040e0 <modbus_crc16>
	if (computed_crc != stored_crc) {
 800271c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8002720:	4283      	cmp	r3, r0
 8002722:	4b08      	ldr	r3, [pc, #32]	@ (8002744 <emergencyStop_load+0x60>)
 8002724:	d005      	beq.n	8002732 <emergencyStop_load+0x4e>
		defined = false;
 8002726:	2200      	movs	r2, #0
 8002728:	701a      	strb	r2, [r3, #0]
		return false;
 800272a:	2400      	movs	r4, #0
		channel = temp_channel;
		inputMode = temp_inputMode;
	}

	return true;
}
 800272c:	4620      	mov	r0, r4
 800272e:	b003      	add	sp, #12
 8002730:	bdf0      	pop	{r4, r5, r6, r7, pc}
	defined = temp_defined;
 8002732:	701d      	strb	r5, [r3, #0]
	if (defined) {
 8002734:	2d00      	cmp	r5, #0
 8002736:	d0f9      	beq.n	800272c <emergencyStop_load+0x48>
		channel = temp_channel;
 8002738:	4b03      	ldr	r3, [pc, #12]	@ (8002748 <emergencyStop_load+0x64>)
 800273a:	801f      	strh	r7, [r3, #0]
		inputMode = temp_inputMode;
 800273c:	4b03      	ldr	r3, [pc, #12]	@ (800274c <emergencyStop_load+0x68>)
 800273e:	701e      	strb	r6, [r3, #0]
 8002740:	e7f4      	b.n	800272c <emergencyStop_load+0x48>
 8002742:	bf00      	nop
 8002744:	20000c60 	.word	0x20000c60
 8002748:	20000c5e 	.word	0x20000c5e
 800274c:	20000c5c 	.word	0x20000c5c

08002750 <dac_write_func>:
	}
}



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002750:	b510      	push	{r4, lr}
 8002752:	4604      	mov	r4, r0
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;

		uint32_t scaledValue;
		switch (mode) {
 8002754:	b162      	cbz	r2, 8002770 <dac_write_func+0x20>
 8002756:	2a01      	cmp	r2, #1
 8002758:	d011      	beq.n	800277e <dac_write_func+0x2e>
				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 800275a:	4621      	mov	r1, r4
 800275c:	480d      	ldr	r0, [pc, #52]	@ (8002794 <dac_write_func+0x44>)
 800275e:	2200      	movs	r2, #0
 8002760:	f003 fd96 	bl	8006290 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002764:	4621      	mov	r1, r4
 8002766:	480b      	ldr	r0, [pc, #44]	@ (8002794 <dac_write_func+0x44>)
#endif
}
 8002768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DAC_Start(hdac, channel);
 800276c:	f003 bd50 	b.w	8006210 <HAL_DAC_Start>
				scaledValue = (value * 4095U) / 65535U;
 8002770:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
 8002774:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002778:	fbb1 f3f3 	udiv	r3, r1, r3
				break;
 800277c:	e7ed      	b.n	800275a <dac_write_func+0xa>
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 800277e:	f640 434b 	movw	r3, #3147	@ 0xc4b
 8002782:	4359      	muls	r1, r3
 8002784:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002788:	fbb1 f3f3 	udiv	r3, r1, r3
 800278c:	f203 3311 	addw	r3, r3, #785	@ 0x311
 8002790:	e7e3      	b.n	800275a <dac_write_func+0xa>
 8002792:	bf00      	nop
 8002794:	20001330 	.word	0x20001330

08002798 <io_holding_reg_add_channel>:
bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002798:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800279a:	4e0e      	ldr	r6, [pc, #56]	@ (80027d4 <io_holding_reg_add_channel+0x3c>)
 800279c:	8833      	ldrh	r3, [r6, #0]
 800279e:	2b20      	cmp	r3, #32
 80027a0:	d015      	beq.n	80027ce <io_holding_reg_add_channel+0x36>
	if (write_func == (void*)dac_write_func) {
 80027a2:	4c0d      	ldr	r4, [pc, #52]	@ (80027d8 <io_holding_reg_add_channel+0x40>)
 80027a4:	42a0      	cmp	r0, r4
 80027a6:	d105      	bne.n	80027b4 <io_holding_reg_add_channel+0x1c>
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 80027a8:	4d0c      	ldr	r5, [pc, #48]	@ (80027dc <io_holding_reg_add_channel+0x44>)
 80027aa:	882c      	ldrh	r4, [r5, #0]
 80027ac:	2c01      	cmp	r4, #1
 80027ae:	d80e      	bhi.n	80027ce <io_holding_reg_add_channel+0x36>
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 80027b0:	3401      	adds	r4, #1
 80027b2:	802c      	strh	r4, [r5, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 80027b4:	4f0a      	ldr	r7, [pc, #40]	@ (80027e0 <io_holding_reg_add_channel+0x48>)
 80027b6:	240c      	movs	r4, #12
 80027b8:	435c      	muls	r4, r3
 80027ba:	193d      	adds	r5, r7, r4
	io_holding_reg_channel_count++; // increase overall channel count
 80027bc:	3301      	adds	r3, #1
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 80027be:	6069      	str	r1, [r5, #4]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80027c0:	2100      	movs	r1, #0
	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 80027c2:	5138      	str	r0, [r7, r4]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80027c4:	8129      	strh	r1, [r5, #8]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 80027c6:	72aa      	strb	r2, [r5, #10]
	io_holding_reg_channel_count++; // increase overall channel count
 80027c8:	8033      	strh	r3, [r6, #0]
	return true;
 80027ca:	2001      	movs	r0, #1
}
 80027cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false;
 80027ce:	2000      	movs	r0, #0
 80027d0:	e7fc      	b.n	80027cc <io_holding_reg_add_channel+0x34>
 80027d2:	bf00      	nop
 80027d4:	20000c64 	.word	0x20000c64
 80027d8:	08002751 	.word	0x08002751
 80027dc:	20000c62 	.word	0x20000c62
 80027e0:	20000c68 	.word	0x20000c68

080027e4 <io_holding_reg_read>:
	if (index < io_holding_reg_channel_count) {
 80027e4:	4b05      	ldr	r3, [pc, #20]	@ (80027fc <io_holding_reg_read+0x18>)
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	4283      	cmp	r3, r0
		return io_holding_reg_channels[index].storedValue;
 80027ea:	bf81      	itttt	hi
 80027ec:	4b04      	ldrhi	r3, [pc, #16]	@ (8002800 <io_holding_reg_read+0x1c>)
 80027ee:	220c      	movhi	r2, #12
 80027f0:	fb02 3300 	mlahi	r3, r2, r0, r3
 80027f4:	8918      	ldrhhi	r0, [r3, #8]
	return 0;
 80027f6:	bf98      	it	ls
 80027f8:	2000      	movls	r0, #0
}
 80027fa:	4770      	bx	lr
 80027fc:	20000c64 	.word	0x20000c64
 8002800:	20000c68 	.word	0x20000c68

08002804 <io_holding_reg_write>:
	if (index < io_holding_reg_channel_count) {
 8002804:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <io_holding_reg_write+0x2c>)
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	4283      	cmp	r3, r0
void io_holding_reg_write(uint16_t index, uint16_t value) {
 800280a:	b570      	push	{r4, r5, r6, lr}
 800280c:	4605      	mov	r5, r0
 800280e:	460e      	mov	r6, r1
	if (index < io_holding_reg_channel_count) {
 8002810:	d90c      	bls.n	800282c <io_holding_reg_write+0x28>
		if (io_holding_reg_channels[index].write_func) {
 8002812:	230c      	movs	r3, #12
 8002814:	4c07      	ldr	r4, [pc, #28]	@ (8002834 <io_holding_reg_write+0x30>)
 8002816:	4343      	muls	r3, r0
 8002818:	18e0      	adds	r0, r4, r3
 800281a:	58e3      	ldr	r3, [r4, r3]
 800281c:	b113      	cbz	r3, 8002824 <io_holding_reg_write+0x20>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 800281e:	7a82      	ldrb	r2, [r0, #10]
 8002820:	6840      	ldr	r0, [r0, #4]
 8002822:	4798      	blx	r3
		io_holding_reg_channels[index].storedValue = value;
 8002824:	230c      	movs	r3, #12
 8002826:	fb03 4405 	mla	r4, r3, r5, r4
 800282a:	8126      	strh	r6, [r4, #8]
}
 800282c:	bd70      	pop	{r4, r5, r6, pc}
 800282e:	bf00      	nop
 8002830:	20000c64 	.word	0x20000c64
 8002834:	20000c68 	.word	0x20000c68

08002838 <io_holding_reg_emergencystop>:
void io_holding_reg_emergencystop(void) {
 8002838:	b510      	push	{r4, lr}
 800283a:	2400      	movs	r4, #0
		io_holding_reg_write(i, 0);
 800283c:	b2a0      	uxth	r0, r4
 800283e:	2100      	movs	r1, #0
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8002840:	3401      	adds	r4, #1
		io_holding_reg_write(i, 0);
 8002842:	f7ff ffdf 	bl	8002804 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8002846:	2c20      	cmp	r4, #32
 8002848:	d1f8      	bne.n	800283c <io_holding_reg_emergencystop+0x4>
}
 800284a:	bd10      	pop	{r4, pc}

0800284c <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
	if (index < io_holding_reg_channel_count) {
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <io_holding_reg_set_mode+0x1c>)
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	4283      	cmp	r3, r0
 8002852:	d906      	bls.n	8002862 <io_holding_reg_set_mode+0x16>
		io_holding_reg_channels[index].mode = mode;
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <io_holding_reg_set_mode+0x20>)
 8002856:	220c      	movs	r2, #12
 8002858:	fb02 3300 	mla	r3, r2, r0, r3
 800285c:	7299      	strb	r1, [r3, #10]

		// trigger EEPROM save
		return automation_save_rules();
 800285e:	f7fe bc2d 	b.w	80010bc <automation_save_rules>
	}
	return false;
}
 8002862:	2000      	movs	r0, #0
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	20000c64 	.word	0x20000c64
 800286c:	20000c68 	.word	0x20000c68

08002870 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
	if (index < io_holding_reg_channel_count) {
 8002870:	4b06      	ldr	r3, [pc, #24]	@ (800288c <io_holding_reg_get_mode+0x1c>)
 8002872:	881b      	ldrh	r3, [r3, #0]
 8002874:	4283      	cmp	r3, r0
		*mode = io_holding_reg_channels[index].mode;
 8002876:	bf81      	itttt	hi
 8002878:	4b05      	ldrhi	r3, [pc, #20]	@ (8002890 <io_holding_reg_get_mode+0x20>)
 800287a:	220c      	movhi	r2, #12
 800287c:	fb02 3300 	mlahi	r3, r2, r0, r3
		return true;
 8002880:	2001      	movhi	r0, #1
		*mode = io_holding_reg_channels[index].mode;
 8002882:	bf86      	itte	hi
 8002884:	7a9b      	ldrbhi	r3, [r3, #10]
 8002886:	700b      	strbhi	r3, [r1, #0]
	}
	return false;
 8002888:	2000      	movls	r0, #0
}
 800288a:	4770      	bx	lr
 800288c:	20000c64 	.word	0x20000c64
 8002890:	20000c68 	.word	0x20000c68

08002894 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002894:	b5f0      	push	{r4, r5, r6, r7, lr}
	// Count physical DAC holding regs
	uint16_t count = 0;
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002896:	4b2c      	ldr	r3, [pc, #176]	@ (8002948 <io_holding_reg_type_save+0xb4>)
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002898:	4d2c      	ldr	r5, [pc, #176]	@ (800294c <io_holding_reg_type_save+0xb8>)
 800289a:	4e2d      	ldr	r6, [pc, #180]	@ (8002950 <io_holding_reg_type_save+0xbc>)
bool io_holding_reg_type_save(uint16_t baseAddress) {
 800289c:	b083      	sub	sp, #12
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800289e:	2200      	movs	r2, #0
 80028a0:	f8b3 c000 	ldrh.w	ip, [r3]
bool io_holding_reg_type_save(uint16_t baseAddress) {
 80028a4:	4604      	mov	r4, r0
 80028a6:	af00      	add	r7, sp, #0
	uint16_t count = 0;
 80028a8:	4613      	mov	r3, r2
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80028aa:	200c      	movs	r0, #12
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80028ac:	b291      	uxth	r1, r2
 80028ae:	458c      	cmp	ip, r1
 80028b0:	d81d      	bhi.n	80028ee <io_holding_reg_type_save+0x5a>
			count++;
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d045      	beq.n	8002942 <io_holding_reg_type_save+0xae>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 80028b6:	009a      	lsls	r2, r3, #2
	uint8_t buffer[
 80028b8:	3209      	adds	r2, #9
 80028ba:	f022 0207 	bic.w	r2, r2, #7
 80028be:	ebad 0d02 	sub.w	sp, sp, r2
	memcpy(&buffer[offset], &count, sizeof(count));
	offset += sizeof(count);

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80028c2:	4823      	ldr	r0, [pc, #140]	@ (8002950 <io_holding_reg_type_save+0xbc>)
	memcpy(&buffer[offset], &count, sizeof(count));
 80028c4:	f8ad 3000 	strh.w	r3, [sp]
 80028c8:	4b20      	ldr	r3, [pc, #128]	@ (800294c <io_holding_reg_type_save+0xb8>)
	uint8_t buffer[
 80028ca:	466e      	mov	r6, sp
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80028cc:	f04f 0e00 	mov.w	lr, #0
	offset += sizeof(count);
 80028d0:	2502      	movs	r5, #2
 80028d2:	fa1f f18e 	uxth.w	r1, lr
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80028d6:	458c      	cmp	ip, r1
 80028d8:	d812      	bhi.n	8002900 <io_holding_reg_type_save+0x6c>
			offset += sizeof(newRecord);
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 80028da:	462a      	mov	r2, r5
 80028dc:	4631      	mov	r1, r6
 80028de:	4620      	mov	r0, r4
 80028e0:	f7ff fb93 	bl	800200a <EEPROM_WriteBlock>
 80028e4:	b9d0      	cbnz	r0, 800291c <io_holding_reg_type_save+0x88>
 80028e6:	2000      	movs	r0, #0

	// Pass onto input reg to save
	baseAddress += sizeof(crc);

	return io_input_reg_type_save(baseAddress);
}
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80028ee:	fb00 f102 	mul.w	r1, r0, r2
 80028f2:	3201      	adds	r2, #1
 80028f4:	5869      	ldr	r1, [r5, r1]
 80028f6:	42b1      	cmp	r1, r6
			count++;
 80028f8:	bf04      	itt	eq
 80028fa:	3301      	addeq	r3, #1
 80028fc:	b29b      	uxtheq	r3, r3
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80028fe:	e7d5      	b.n	80028ac <io_holding_reg_type_save+0x18>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	4282      	cmp	r2, r0
 8002904:	d106      	bne.n	8002914 <io_holding_reg_type_save+0x80>
			newRecord.index = i;
 8002906:	80b9      	strh	r1, [r7, #4]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002908:	7a99      	ldrb	r1, [r3, #10]
 800290a:	71b9      	strb	r1, [r7, #6]
			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 800290c:	6879      	ldr	r1, [r7, #4]
 800290e:	5171      	str	r1, [r6, r5]
			offset += sizeof(newRecord);
 8002910:	3504      	adds	r5, #4
 8002912:	b2ad      	uxth	r5, r5
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002914:	f10e 0e01 	add.w	lr, lr, #1
 8002918:	330c      	adds	r3, #12
 800291a:	e7da      	b.n	80028d2 <io_holding_reg_type_save+0x3e>
	uint16_t crc = modbus_crc16(buffer, offset);
 800291c:	4629      	mov	r1, r5
 800291e:	4630      	mov	r0, r6
 8002920:	f001 fbde 	bl	80040e0 <modbus_crc16>
	baseAddress += offset;
 8002924:	442c      	add	r4, r5
 8002926:	b2a4      	uxth	r4, r4
	uint16_t crc = modbus_crc16(buffer, offset);
 8002928:	80b8      	strh	r0, [r7, #4]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 800292a:	2202      	movs	r2, #2
 800292c:	1d39      	adds	r1, r7, #4
 800292e:	4620      	mov	r0, r4
 8002930:	f7ff fb6b 	bl	800200a <EEPROM_WriteBlock>
 8002934:	2800      	cmp	r0, #0
 8002936:	d0d6      	beq.n	80028e6 <io_holding_reg_type_save+0x52>
	baseAddress += sizeof(crc);
 8002938:	1ca0      	adds	r0, r4, #2
	return io_input_reg_type_save(baseAddress);
 800293a:	b280      	uxth	r0, r0
 800293c:	f000 f918 	bl	8002b70 <io_input_reg_type_save>
 8002940:	e7d2      	b.n	80028e8 <io_holding_reg_type_save+0x54>
	if (count == 0) return true; // nothing to save
 8002942:	2001      	movs	r0, #1
 8002944:	e7d0      	b.n	80028e8 <io_holding_reg_type_save+0x54>
 8002946:	bf00      	nop
 8002948:	20000c64 	.word	0x20000c64
 800294c:	20000c68 	.word	0x20000c68
 8002950:	08002751 	.word	0x08002751

08002954 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002954:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t buffer[dataLen];

	uint16_t offset = 0;

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002956:	220c      	movs	r2, #12
bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002958:	b087      	sub	sp, #28
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 800295a:	eb0d 0102 	add.w	r1, sp, r2
bool io_holding_reg_type_load(uint16_t baseAddress) {
 800295e:	4604      	mov	r4, r0
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002960:	f7ff fb58 	bl	8002014 <EEPROM_LoadBlock>
 8002964:	b910      	cbnz	r0, 800296c <io_holding_reg_type_load+0x18>
		return false;
 8002966:	2000      	movs	r0, #0
	// Pass onto input reg to load
	baseAddress += offset;
	baseAddress += sizeof(stored_crc);

	return io_input_reg_type_load(baseAddress);
}
 8002968:	b007      	add	sp, #28
 800296a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 800296c:	f8bd 600c 	ldrh.w	r6, [sp, #12]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 8002970:	2e02      	cmp	r6, #2
 8002972:	d8f8      	bhi.n	8002966 <io_holding_reg_type_load+0x12>
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8002974:	00b5      	lsls	r5, r6, #2
 8002976:	462a      	mov	r2, r5
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8002978:	3502      	adds	r5, #2
 800297a:	b2ad      	uxth	r5, r5
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 800297c:	f10d 010e 	add.w	r1, sp, #14
 8002980:	a801      	add	r0, sp, #4
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002982:	442c      	add	r4, r5
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8002984:	f00b f983 	bl	800dc8e <memcpy>
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002988:	b2a4      	uxth	r4, r4
 800298a:	2202      	movs	r2, #2
 800298c:	eb0d 0102 	add.w	r1, sp, r2
 8002990:	4620      	mov	r0, r4
 8002992:	f7ff fb3f 	bl	8002014 <EEPROM_LoadBlock>
 8002996:	2800      	cmp	r0, #0
 8002998:	d0e5      	beq.n	8002966 <io_holding_reg_type_load+0x12>
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800299a:	4629      	mov	r1, r5
 800299c:	a803      	add	r0, sp, #12
 800299e:	f001 fb9f 	bl	80040e0 <modbus_crc16>
	if (computed_crc != stored_crc) {
 80029a2:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 80029a6:	4283      	cmp	r3, r0
 80029a8:	d1dd      	bne.n	8002966 <io_holding_reg_type_load+0x12>
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80029aa:	480d      	ldr	r0, [pc, #52]	@ (80029e0 <io_holding_reg_type_load+0x8c>)
 80029ac:	4f0d      	ldr	r7, [pc, #52]	@ (80029e4 <io_holding_reg_type_load+0x90>)
 80029ae:	ab01      	add	r3, sp, #4
	if (computed_crc != stored_crc) {
 80029b0:	2100      	movs	r1, #0
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80029b2:	250c      	movs	r5, #12
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80029b4:	b28a      	uxth	r2, r1
 80029b6:	4296      	cmp	r6, r2
 80029b8:	d804      	bhi.n	80029c4 <io_holding_reg_type_load+0x70>
	baseAddress += sizeof(stored_crc);
 80029ba:	1ca0      	adds	r0, r4, #2
	return io_input_reg_type_load(baseAddress);
 80029bc:	b280      	uxth	r0, r0
 80029be:	f000 f955 	bl	8002c6c <io_input_reg_type_load>
 80029c2:	e7d1      	b.n	8002968 <io_holding_reg_type_load+0x14>
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80029c4:	881a      	ldrh	r2, [r3, #0]
 80029c6:	436a      	muls	r2, r5
 80029c8:	eb00 0c02 	add.w	ip, r0, r2
 80029cc:	5882      	ldr	r2, [r0, r2]
 80029ce:	42ba      	cmp	r2, r7
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 80029d0:	bf04      	itt	eq
 80029d2:	789a      	ldrbeq	r2, [r3, #2]
 80029d4:	f88c 200a 	strbeq.w	r2, [ip, #10]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80029d8:	3101      	adds	r1, #1
 80029da:	3304      	adds	r3, #4
 80029dc:	e7ea      	b.n	80029b4 <io_holding_reg_type_load+0x60>
 80029de:	bf00      	nop
 80029e0:	20000c68 	.word	0x20000c68
 80029e4:	08002751 	.word	0x08002751

080029e8 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80029e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a18 <io_holding_reg_type_clear+0x30>)
 80029ea:	4a0c      	ldr	r2, [pc, #48]	@ (8002a1c <io_holding_reg_type_clear+0x34>)
bool io_holding_reg_type_clear(bool factoryResetMode) {
 80029ec:	b470      	push	{r4, r5, r6}
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80029ee:	881c      	ldrh	r4, [r3, #0]
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80029f0:	4d0b      	ldr	r5, [pc, #44]	@ (8002a20 <io_holding_reg_type_clear+0x38>)
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80029f2:	2300      	movs	r3, #0
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 80029f4:	461e      	mov	r6, r3
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80029f6:	b299      	uxth	r1, r3
 80029f8:	428c      	cmp	r4, r1
 80029fa:	d803      	bhi.n	8002a04 <io_holding_reg_type_clear+0x1c>
		}
	}

	if (!factoryResetMode) {
 80029fc:	b948      	cbnz	r0, 8002a12 <io_holding_reg_type_clear+0x2a>
		return automation_save_rules();
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
}
 80029fe:	bc70      	pop	{r4, r5, r6}
		return automation_save_rules();
 8002a00:	f7fe bb5c 	b.w	80010bc <automation_save_rules>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002a04:	6811      	ldr	r1, [r2, #0]
 8002a06:	42a9      	cmp	r1, r5
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8002a08:	bf08      	it	eq
 8002a0a:	7296      	strbeq	r6, [r2, #10]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	320c      	adds	r2, #12
 8002a10:	e7f1      	b.n	80029f6 <io_holding_reg_type_clear+0xe>
}
 8002a12:	bc70      	pop	{r4, r5, r6}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	20000c64 	.word	0x20000c64
 8002a1c:	20000c68 	.word	0x20000c68
 8002a20:	08002751 	.word	0x08002751

08002a24 <adc_read_func>:
	return 0;
}


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8002a24:	b530      	push	{r4, r5, lr}
 8002a26:	4604      	mov	r4, r0
 8002a28:	b089      	sub	sp, #36	@ 0x24
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002a2a:	4826      	ldr	r0, [pc, #152]	@ (8002ac4 <adc_read_func+0xa0>)
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8002a2c:	460d      	mov	r5, r1
    	HAL_ADC_Stop(&hadc1);
 8002a2e:	f003 fae6 	bl	8005ffe <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002a32:	2210      	movs	r2, #16
 8002a34:	2100      	movs	r1, #0
 8002a36:	eb0d 0002 	add.w	r0, sp, r2
 8002a3a:	f00b f87e 	bl	800db3a <memset>
		sConfig.Channel = channel;
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002a3e:	2206      	movs	r2, #6
 8002a40:	2304      	movs	r3, #4
 8002a42:	e9cd 2301 	strd	r2, r3, [sp, #4]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002a46:	4669      	mov	r1, sp
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002a48:	237f      	movs	r3, #127	@ 0x7f
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002a4a:	481e      	ldr	r0, [pc, #120]	@ (8002ac4 <adc_read_func+0xa0>)
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002a4c:	9303      	str	r3, [sp, #12]
		sConfig.Channel = channel;
 8002a4e:	9400      	str	r4, [sp, #0]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002a50:	f002 ffa2 	bl	8005998 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002a54:	481b      	ldr	r0, [pc, #108]	@ (8002ac4 <adc_read_func+0xa0>)
 8002a56:	f003 fa31 	bl	8005ebc <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002a5a:	481a      	ldr	r0, [pc, #104]	@ (8002ac4 <adc_read_func+0xa0>)
 8002a5c:	2164      	movs	r1, #100	@ 0x64
 8002a5e:	f002 ff25 	bl	80058ac <HAL_ADC_PollForConversion>
 8002a62:	bb40      	cbnz	r0, 8002ab6 <adc_read_func+0x92>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8002a64:	4817      	ldr	r0, [pc, #92]	@ (8002ac4 <adc_read_func+0xa0>)
 8002a66:	f002 ff93 	bl	8005990 <HAL_ADC_GetValue>
 8002a6a:	4604      	mov	r4, r0
			HAL_ADC_Stop(hadc);
 8002a6c:	4815      	ldr	r0, [pc, #84]	@ (8002ac4 <adc_read_func+0xa0>)
 8002a6e:	f003 fac6 	bl	8005ffe <HAL_ADC_Stop>

			switch (mode) {
 8002a72:	b125      	cbz	r5, 8002a7e <adc_read_func+0x5a>
 8002a74:	2d01      	cmp	r5, #1
 8002a76:	d00b      	beq.n	8002a90 <adc_read_func+0x6c>
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8002a78:	2000      	movs	r0, #0

		}
		HAL_ADC_Stop(hadc);
#endif
	return 0;
}
 8002a7a:	b009      	add	sp, #36	@ 0x24
 8002a7c:	bd30      	pop	{r4, r5, pc}
					return (adcValue * 65535U) / 4095U;
 8002a7e:	b2a3      	uxth	r3, r4
 8002a80:	ebc3 4304 	rsb	r3, r3, r4, lsl #16
 8002a84:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002a88:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a8c:	b298      	uxth	r0, r3
 8002a8e:	e7f4      	b.n	8002a7a <adc_read_func+0x56>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8002a90:	b2a3      	uxth	r3, r4
					if (adcValue <= adc_min_current) return 0;
 8002a92:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 8002a96:	d3ef      	bcc.n	8002a78 <adc_read_func+0x54>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8002a98:	f5b3 6f1b 	cmp.w	r3, #2480	@ 0x9b0
 8002a9c:	d80f      	bhi.n	8002abe <adc_read_func+0x9a>
					return ((adcValue - adc_min_current) * 65535U) / range;
 8002a9e:	461c      	mov	r4, r3
 8002aa0:	f46f 73f8 	mvn.w	r3, #496	@ 0x1f0
 8002aa4:	441c      	add	r4, r3
 8002aa6:	ebc4 4404 	rsb	r4, r4, r4, lsl #16
 8002aaa:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8002aae:	fbb4 f0f3 	udiv	r0, r4, r3
 8002ab2:	b280      	uxth	r0, r0
 8002ab4:	e7e1      	b.n	8002a7a <adc_read_func+0x56>
		HAL_ADC_Stop(hadc);
 8002ab6:	4803      	ldr	r0, [pc, #12]	@ (8002ac4 <adc_read_func+0xa0>)
 8002ab8:	f003 faa1 	bl	8005ffe <HAL_ADC_Stop>
	return 0;
 8002abc:	e7dc      	b.n	8002a78 <adc_read_func+0x54>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8002abe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002ac2:	e7da      	b.n	8002a7a <adc_read_func+0x56>
 8002ac4:	20001344 	.word	0x20001344

08002ac8 <io_input_reg_add_channel>:
	if (read_func == (void*)adc_read_func) {
 8002ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8002af4 <io_input_reg_add_channel+0x2c>)
 8002aca:	4298      	cmp	r0, r3
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 8002acc:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (read_func == (void*)adc_read_func) {
 8002ace:	d105      	bne.n	8002adc <io_input_reg_add_channel+0x14>
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002ad0:	4c09      	ldr	r4, [pc, #36]	@ (8002af8 <io_input_reg_add_channel+0x30>)
 8002ad2:	8823      	ldrh	r3, [r4, #0]
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d80c      	bhi.n	8002af2 <io_input_reg_add_channel+0x2a>
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8002ad8:	3301      	adds	r3, #1
 8002ada:	8023      	strh	r3, [r4, #0]
	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002adc:	4d07      	ldr	r5, [pc, #28]	@ (8002afc <io_input_reg_add_channel+0x34>)
 8002ade:	4f08      	ldr	r7, [pc, #32]	@ (8002b00 <io_input_reg_add_channel+0x38>)
 8002ae0:	882b      	ldrh	r3, [r5, #0]
 8002ae2:	240c      	movs	r4, #12
 8002ae4:	435c      	muls	r4, r3
 8002ae6:	193e      	adds	r6, r7, r4
	io_input_reg_channel_count++; // increase overall channel count
 8002ae8:	3301      	adds	r3, #1
	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002aea:	5138      	str	r0, [r7, r4]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002aec:	6071      	str	r1, [r6, #4]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8002aee:	7232      	strb	r2, [r6, #8]
	io_input_reg_channel_count++; // increase overall channel count
 8002af0:	802b      	strh	r3, [r5, #0]
}
 8002af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002af4:	08002a25 	.word	0x08002a25
 8002af8:	20000de8 	.word	0x20000de8
 8002afc:	20000dea 	.word	0x20000dea
 8002b00:	20000dec 	.word	0x20000dec

08002b04 <io_input_reg_read>:
	if (index < io_input_reg_channel_count) {
 8002b04:	4b06      	ldr	r3, [pc, #24]	@ (8002b20 <io_input_reg_read+0x1c>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	4283      	cmp	r3, r0
 8002b0a:	d907      	bls.n	8002b1c <io_input_reg_read+0x18>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8002b0c:	4a05      	ldr	r2, [pc, #20]	@ (8002b24 <io_input_reg_read+0x20>)
 8002b0e:	230c      	movs	r3, #12
 8002b10:	4358      	muls	r0, r3
 8002b12:	1813      	adds	r3, r2, r0
 8002b14:	5812      	ldr	r2, [r2, r0]
 8002b16:	7a19      	ldrb	r1, [r3, #8]
 8002b18:	6858      	ldr	r0, [r3, #4]
 8002b1a:	4710      	bx	r2
}
 8002b1c:	2000      	movs	r0, #0
 8002b1e:	4770      	bx	lr
 8002b20:	20000dea 	.word	0x20000dea
 8002b24:	20000dec 	.word	0x20000dec

08002b28 <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
	if (index < io_input_reg_channel_count) {
 8002b28:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <io_input_reg_set_mode+0x1c>)
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	4283      	cmp	r3, r0
 8002b2e:	d906      	bls.n	8002b3e <io_input_reg_set_mode+0x16>
		io_input_reg_channels[index].mode = mode;
 8002b30:	4b05      	ldr	r3, [pc, #20]	@ (8002b48 <io_input_reg_set_mode+0x20>)
 8002b32:	220c      	movs	r2, #12
 8002b34:	fb02 3300 	mla	r3, r2, r0, r3
 8002b38:	7219      	strb	r1, [r3, #8]

		// trigger EEPROM save
		return automation_save_rules();
 8002b3a:	f7fe babf 	b.w	80010bc <automation_save_rules>
	}
	return false;
}
 8002b3e:	2000      	movs	r0, #0
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	20000dea 	.word	0x20000dea
 8002b48:	20000dec 	.word	0x20000dec

08002b4c <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
	if (index < io_input_reg_channel_count) {
 8002b4c:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <io_input_reg_get_mode+0x1c>)
 8002b4e:	881b      	ldrh	r3, [r3, #0]
 8002b50:	4283      	cmp	r3, r0
		*mode = io_input_reg_channels[index].mode;
 8002b52:	bf81      	itttt	hi
 8002b54:	4b05      	ldrhi	r3, [pc, #20]	@ (8002b6c <io_input_reg_get_mode+0x20>)
 8002b56:	220c      	movhi	r2, #12
 8002b58:	fb02 3300 	mlahi	r3, r2, r0, r3
		return true;
 8002b5c:	2001      	movhi	r0, #1
		*mode = io_input_reg_channels[index].mode;
 8002b5e:	bf86      	itte	hi
 8002b60:	7a1b      	ldrbhi	r3, [r3, #8]
 8002b62:	700b      	strbhi	r3, [r1, #0]
	}
	return false;
 8002b64:	2000      	movls	r0, #0
}
 8002b66:	4770      	bx	lr
 8002b68:	20000dea 	.word	0x20000dea
 8002b6c:	20000dec 	.word	0x20000dec

08002b70 <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8002b70:	b5f0      	push	{r4, r5, r6, r7, lr}
	// Count physical ADC input regs
	uint16_t count = 0;
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002b72:	4b2c      	ldr	r3, [pc, #176]	@ (8002c24 <io_input_reg_type_save+0xb4>)
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002b74:	4d2c      	ldr	r5, [pc, #176]	@ (8002c28 <io_input_reg_type_save+0xb8>)
 8002b76:	4e2d      	ldr	r6, [pc, #180]	@ (8002c2c <io_input_reg_type_save+0xbc>)
bool io_input_reg_type_save(uint16_t baseAddress) {
 8002b78:	b083      	sub	sp, #12
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f8b3 c000 	ldrh.w	ip, [r3]
bool io_input_reg_type_save(uint16_t baseAddress) {
 8002b80:	4604      	mov	r4, r0
 8002b82:	af00      	add	r7, sp, #0
	uint16_t count = 0;
 8002b84:	4613      	mov	r3, r2
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002b86:	200c      	movs	r0, #12
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002b88:	b291      	uxth	r1, r2
 8002b8a:	458c      	cmp	ip, r1
 8002b8c:	d81d      	bhi.n	8002bca <io_input_reg_type_save+0x5a>
			count++;
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d045      	beq.n	8002c1e <io_input_reg_type_save+0xae>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 8002b92:	009a      	lsls	r2, r3, #2
	uint8_t buffer[
 8002b94:	3209      	adds	r2, #9
 8002b96:	f022 0207 	bic.w	r2, r2, #7
 8002b9a:	ebad 0d02 	sub.w	sp, sp, r2
	memcpy(&buffer[offset], &count, sizeof(count));
	offset += sizeof(count);

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002b9e:	4823      	ldr	r0, [pc, #140]	@ (8002c2c <io_input_reg_type_save+0xbc>)
	memcpy(&buffer[offset], &count, sizeof(count));
 8002ba0:	f8ad 3000 	strh.w	r3, [sp]
 8002ba4:	4b20      	ldr	r3, [pc, #128]	@ (8002c28 <io_input_reg_type_save+0xb8>)
	uint8_t buffer[
 8002ba6:	466e      	mov	r6, sp
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002ba8:	f04f 0e00 	mov.w	lr, #0
	offset += sizeof(count);
 8002bac:	2502      	movs	r5, #2
 8002bae:	fa1f f18e 	uxth.w	r1, lr
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002bb2:	458c      	cmp	ip, r1
 8002bb4:	d812      	bhi.n	8002bdc <io_input_reg_type_save+0x6c>
			offset += sizeof(newRecord);
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002bb6:	462a      	mov	r2, r5
 8002bb8:	4631      	mov	r1, r6
 8002bba:	4620      	mov	r0, r4
 8002bbc:	f7ff fa25 	bl	800200a <EEPROM_WriteBlock>
 8002bc0:	b9d0      	cbnz	r0, 8002bf8 <io_input_reg_type_save+0x88>
 8002bc2:	2000      	movs	r0, #0

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);

	return emergencyStop_save(baseAddress);
}
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002bca:	fb00 f102 	mul.w	r1, r0, r2
 8002bce:	3201      	adds	r2, #1
 8002bd0:	5869      	ldr	r1, [r5, r1]
 8002bd2:	42b1      	cmp	r1, r6
			count++;
 8002bd4:	bf04      	itt	eq
 8002bd6:	3301      	addeq	r3, #1
 8002bd8:	b29b      	uxtheq	r3, r3
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002bda:	e7d5      	b.n	8002b88 <io_input_reg_type_save+0x18>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	4282      	cmp	r2, r0
 8002be0:	d106      	bne.n	8002bf0 <io_input_reg_type_save+0x80>
			newRecord.index = i;
 8002be2:	80b9      	strh	r1, [r7, #4]
			newRecord.mode = io_input_reg_channels[i].mode;
 8002be4:	7a19      	ldrb	r1, [r3, #8]
 8002be6:	71b9      	strb	r1, [r7, #6]
			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002be8:	6879      	ldr	r1, [r7, #4]
 8002bea:	5171      	str	r1, [r6, r5]
			offset += sizeof(newRecord);
 8002bec:	3504      	adds	r5, #4
 8002bee:	b2ad      	uxth	r5, r5
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002bf0:	f10e 0e01 	add.w	lr, lr, #1
 8002bf4:	330c      	adds	r3, #12
 8002bf6:	e7da      	b.n	8002bae <io_input_reg_type_save+0x3e>
	uint16_t crc = modbus_crc16(buffer, offset);
 8002bf8:	4629      	mov	r1, r5
 8002bfa:	4630      	mov	r0, r6
 8002bfc:	f001 fa70 	bl	80040e0 <modbus_crc16>
	baseAddress += offset;
 8002c00:	442c      	add	r4, r5
 8002c02:	b2a4      	uxth	r4, r4
	uint16_t crc = modbus_crc16(buffer, offset);
 8002c04:	80b8      	strh	r0, [r7, #4]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002c06:	2202      	movs	r2, #2
 8002c08:	1d39      	adds	r1, r7, #4
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	f7ff f9fd 	bl	800200a <EEPROM_WriteBlock>
 8002c10:	2800      	cmp	r0, #0
 8002c12:	d0d6      	beq.n	8002bc2 <io_input_reg_type_save+0x52>
	baseAddress += sizeof(crc);
 8002c14:	1ca0      	adds	r0, r4, #2
	return emergencyStop_save(baseAddress);
 8002c16:	b280      	uxth	r0, r0
 8002c18:	f7ff fd30 	bl	800267c <emergencyStop_save>
 8002c1c:	e7d2      	b.n	8002bc4 <io_input_reg_type_save+0x54>
	if (count == 0) return true; // nothing to save
 8002c1e:	2001      	movs	r0, #1
 8002c20:	e7d0      	b.n	8002bc4 <io_input_reg_type_save+0x54>
 8002c22:	bf00      	nop
 8002c24:	20000dea 	.word	0x20000dea
 8002c28:	20000dec 	.word	0x20000dec
 8002c2c:	08002a25 	.word	0x08002a25

08002c30 <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002c30:	4b0b      	ldr	r3, [pc, #44]	@ (8002c60 <io_input_reg_type_clear+0x30>)
 8002c32:	4a0c      	ldr	r2, [pc, #48]	@ (8002c64 <io_input_reg_type_clear+0x34>)
bool io_input_reg_type_clear(bool factoryResetMode) {
 8002c34:	b470      	push	{r4, r5, r6}
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002c36:	881c      	ldrh	r4, [r3, #0]
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002c38:	4d0b      	ldr	r5, [pc, #44]	@ (8002c68 <io_input_reg_type_clear+0x38>)
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002c3a:	2300      	movs	r3, #0
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 8002c3c:	461e      	mov	r6, r3
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002c3e:	b299      	uxth	r1, r3
 8002c40:	428c      	cmp	r4, r1
 8002c42:	d803      	bhi.n	8002c4c <io_input_reg_type_clear+0x1c>
		}
	}

	if (!factoryResetMode) {
 8002c44:	b948      	cbnz	r0, 8002c5a <io_input_reg_type_clear+0x2a>
		return automation_save_rules();
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
}
 8002c46:	bc70      	pop	{r4, r5, r6}
		return automation_save_rules();
 8002c48:	f7fe ba38 	b.w	80010bc <automation_save_rules>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8002c4c:	6811      	ldr	r1, [r2, #0]
 8002c4e:	42a9      	cmp	r1, r5
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 8002c50:	bf08      	it	eq
 8002c52:	7216      	strbeq	r6, [r2, #8]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8002c54:	3301      	adds	r3, #1
 8002c56:	320c      	adds	r2, #12
 8002c58:	e7f1      	b.n	8002c3e <io_input_reg_type_clear+0xe>
}
 8002c5a:	bc70      	pop	{r4, r5, r6}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	20000dea 	.word	0x20000dea
 8002c64:	20000dec 	.word	0x20000dec
 8002c68:	08002a25 	.word	0x08002a25

08002c6c <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8002c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t buffer[dataLen];

	uint16_t offset = 0;

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002c6e:	2214      	movs	r2, #20
bool io_input_reg_type_load(uint16_t baseAddress) {
 8002c70:	b08b      	sub	sp, #44	@ 0x2c
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002c72:	eb0d 0102 	add.w	r1, sp, r2
bool io_input_reg_type_load(uint16_t baseAddress) {
 8002c76:	4604      	mov	r4, r0
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002c78:	f7ff f9cc 	bl	8002014 <EEPROM_LoadBlock>
 8002c7c:	b910      	cbnz	r0, 8002c84 <io_input_reg_type_load+0x18>
		return false;
 8002c7e:	2000      	movs	r0, #0
	// Pass onto emergencystop to load
	baseAddress += offset;
	baseAddress += sizeof(stored_crc);

	return emergencyStop_load(baseAddress);
}
 8002c80:	b00b      	add	sp, #44	@ 0x2c
 8002c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8002c84:	f8bd 6014 	ldrh.w	r6, [sp, #20]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8002c88:	2e04      	cmp	r6, #4
 8002c8a:	d8f8      	bhi.n	8002c7e <io_input_reg_type_load+0x12>
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8002c8c:	00b5      	lsls	r5, r6, #2
 8002c8e:	462a      	mov	r2, r5
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8002c90:	3502      	adds	r5, #2
 8002c92:	b2ad      	uxth	r5, r5
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8002c94:	f10d 0116 	add.w	r1, sp, #22
 8002c98:	a801      	add	r0, sp, #4
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002c9a:	442c      	add	r4, r5
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8002c9c:	f00a fff7 	bl	800dc8e <memcpy>
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002ca0:	b2a4      	uxth	r4, r4
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	eb0d 0102 	add.w	r1, sp, r2
 8002ca8:	4620      	mov	r0, r4
 8002caa:	f7ff f9b3 	bl	8002014 <EEPROM_LoadBlock>
 8002cae:	2800      	cmp	r0, #0
 8002cb0:	d0e5      	beq.n	8002c7e <io_input_reg_type_load+0x12>
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002cb2:	4629      	mov	r1, r5
 8002cb4:	a805      	add	r0, sp, #20
 8002cb6:	f001 fa13 	bl	80040e0 <modbus_crc16>
	if (computed_crc != stored_crc) {
 8002cba:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8002cbe:	4283      	cmp	r3, r0
 8002cc0:	d1dd      	bne.n	8002c7e <io_input_reg_type_load+0x12>
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8002cc2:	480d      	ldr	r0, [pc, #52]	@ (8002cf8 <io_input_reg_type_load+0x8c>)
 8002cc4:	4f0d      	ldr	r7, [pc, #52]	@ (8002cfc <io_input_reg_type_load+0x90>)
 8002cc6:	ab01      	add	r3, sp, #4
	if (computed_crc != stored_crc) {
 8002cc8:	2100      	movs	r1, #0
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8002cca:	250c      	movs	r5, #12
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8002ccc:	b28a      	uxth	r2, r1
 8002cce:	4296      	cmp	r6, r2
 8002cd0:	d804      	bhi.n	8002cdc <io_input_reg_type_load+0x70>
	baseAddress += sizeof(stored_crc);
 8002cd2:	1ca0      	adds	r0, r4, #2
	return emergencyStop_load(baseAddress);
 8002cd4:	b280      	uxth	r0, r0
 8002cd6:	f7ff fd05 	bl	80026e4 <emergencyStop_load>
 8002cda:	e7d1      	b.n	8002c80 <io_input_reg_type_load+0x14>
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8002cdc:	881a      	ldrh	r2, [r3, #0]
 8002cde:	436a      	muls	r2, r5
 8002ce0:	eb00 0c02 	add.w	ip, r0, r2
 8002ce4:	5882      	ldr	r2, [r0, r2]
 8002ce6:	42ba      	cmp	r2, r7
			io_input_reg_channels[index].mode = temp_records[i].mode;
 8002ce8:	bf04      	itt	eq
 8002cea:	789a      	ldrbeq	r2, [r3, #2]
 8002cec:	f88c 2008 	strbeq.w	r2, [ip, #8]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8002cf0:	3101      	adds	r1, #1
 8002cf2:	3304      	adds	r3, #4
 8002cf4:	e7ea      	b.n	8002ccc <io_input_reg_type_load+0x60>
 8002cf6:	bf00      	nop
 8002cf8:	20000dec 	.word	0x20000dec
 8002cfc:	08002a25 	.word	0x08002a25

08002d00 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8002d00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (modbus_master_is_busy()) return;
 8002d04:	f001 f810 	bl	8003d28 <modbus_master_is_busy>
 8002d08:	4605      	mov	r5, r0
 8002d0a:	bbb0      	cbnz	r0, 8002d7a <io_modbus_slave_poll_all+0x7a>
	polling_in_progress = true;

	if (io_modbus_slave_channel_count == 0) return;
 8002d0c:	4f1e      	ldr	r7, [pc, #120]	@ (8002d88 <io_modbus_slave_poll_all+0x88>)
 8002d0e:	883b      	ldrh	r3, [r7, #0]
 8002d10:	b39b      	cbz	r3, 8002d7a <io_modbus_slave_poll_all+0x7a>

	uint32_t now_ms = get_ms();
 8002d12:	f001 fa29 	bl	8004168 <get_ms>

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8002d16:	f8df 8074 	ldr.w	r8, [pc, #116]	@ 8002d8c <io_modbus_slave_poll_all+0x8c>
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8002d1a:	f8df 9074 	ldr.w	r9, [pc, #116]	@ 8002d90 <io_modbus_slave_poll_all+0x90>
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
				break;
			} else {
				polling_in_progress = false;
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8002d1e:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8002d94 <io_modbus_slave_poll_all+0x94>
	uint32_t now_ms = get_ms();
 8002d22:	4606      	mov	r6, r0
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8002d24:	883b      	ldrh	r3, [r7, #0]
 8002d26:	b2e9      	uxtb	r1, r5
 8002d28:	4299      	cmp	r1, r3
 8002d2a:	d226      	bcs.n	8002d7a <io_modbus_slave_poll_all+0x7a>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8002d2c:	f898 4000 	ldrb.w	r4, [r8]
 8002d30:	440c      	add	r4, r1
 8002d32:	fbb4 f2f3 	udiv	r2, r4, r3
 8002d36:	fb03 4412 	mls	r4, r3, r2, r4
 8002d3a:	b2e4      	uxtb	r4, r4
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8002d3c:	200c      	movs	r0, #12
 8002d3e:	4360      	muls	r0, r4
 8002d40:	eb09 0b00 	add.w	fp, r9, r0
 8002d44:	f8db 3008 	ldr.w	r3, [fp, #8]
 8002d48:	1af3      	subs	r3, r6, r3
 8002d4a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002d4e:	d319      	bcc.n	8002d84 <io_modbus_slave_poll_all+0x84>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8002d50:	1d03      	adds	r3, r0, #4
 8002d52:	f8bb 2002 	ldrh.w	r2, [fp, #2]
 8002d56:	f89b 1001 	ldrb.w	r1, [fp, #1]
 8002d5a:	f819 0000 	ldrb.w	r0, [r9, r0]
 8002d5e:	444b      	add	r3, r9
 8002d60:	f000 ffa2 	bl	8003ca8 <modbus_master_request_read>
			if (success) {
 8002d64:	b158      	cbz	r0, 8002d7e <io_modbus_slave_poll_all+0x7e>
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8002d66:	883b      	ldrh	r3, [r7, #0]
				ch->last_updated_ms = now_ms;
 8002d68:	f8cb 6008 	str.w	r6, [fp, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8002d6c:	3401      	adds	r4, #1
 8002d6e:	fbb4 f2f3 	udiv	r2, r4, r3
 8002d72:	fb03 4412 	mls	r4, r3, r2, r4
 8002d76:	f888 4000 	strb.w	r4, [r8]
			}
		}
	}
}
 8002d7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				usb_serial_println("Read failed");
 8002d7e:	4650      	mov	r0, sl
 8002d80:	f000 ff52 	bl	8003c28 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8002d84:	3501      	adds	r5, #1
 8002d86:	e7cd      	b.n	8002d24 <io_modbus_slave_poll_all+0x24>
 8002d88:	20000f6e 	.word	0x20000f6e
 8002d8c:	20000f6c 	.word	0x20000f6c
 8002d90:	20000f70 	.word	0x20000f70
 8002d94:	080100af 	.word	0x080100af

08002d98 <io_virtual_add>:
Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
	switch (type) {
 8002d98:	b118      	cbz	r0, 8002da2 <io_virtual_add+0xa>
 8002d9a:	2801      	cmp	r0, #1
 8002d9c:	d00b      	beq.n	8002db6 <io_virtual_add+0x1e>
	if (!automation_save_rules()) {
		return false;
	}

	return true;
}
 8002d9e:	2000      	movs	r0, #0
 8002da0:	4770      	bx	lr
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002da2:	4a09      	ldr	r2, [pc, #36]	@ (8002dc8 <io_virtual_add+0x30>)
 8002da4:	8813      	ldrh	r3, [r2, #0]
 8002da6:	2b80      	cmp	r3, #128	@ 0x80
 8002da8:	d0f9      	beq.n	8002d9e <io_virtual_add+0x6>
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002daa:	4908      	ldr	r1, [pc, #32]	@ (8002dcc <io_virtual_add+0x34>)
 8002dac:	54c8      	strb	r0, [r1, r3]
			virtual_holding_reg_channel_count++;
 8002dae:	3301      	adds	r3, #1
 8002db0:	8013      	strh	r3, [r2, #0]
	if (!automation_save_rules()) {
 8002db2:	f7fe b983 	b.w	80010bc <automation_save_rules>
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002db6:	4a06      	ldr	r2, [pc, #24]	@ (8002dd0 <io_virtual_add+0x38>)
 8002db8:	8813      	ldrh	r3, [r2, #0]
 8002dba:	2b80      	cmp	r3, #128	@ 0x80
 8002dbc:	d0ef      	beq.n	8002d9e <io_virtual_add+0x6>
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002dbe:	4905      	ldr	r1, [pc, #20]	@ (8002dd4 <io_virtual_add+0x3c>)
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f821 0013 	strh.w	r0, [r1, r3, lsl #1]
 8002dc6:	e7f2      	b.n	8002dae <io_virtual_add+0x16>
 8002dc8:	200010a2 	.word	0x200010a2
 8002dcc:	200010a4 	.word	0x200010a4
 8002dd0:	20000fa0 	.word	0x20000fa0
 8002dd4:	20000fa2 	.word	0x20000fa2

08002dd8 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
	if (!count) return false;
 8002dd8:	b111      	cbz	r1, 8002de0 <io_virtual_get_count+0x8>

	switch (type) {
 8002dda:	b118      	cbz	r0, 8002de4 <io_virtual_get_count+0xc>
 8002ddc:	2801      	cmp	r0, #1
 8002dde:	d006      	beq.n	8002dee <io_virtual_get_count+0x16>
 8002de0:	2000      	movs	r0, #0
 8002de2:	4770      	bx	lr
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002de4:	4b03      	ldr	r3, [pc, #12]	@ (8002df4 <io_virtual_get_count+0x1c>)
			return true;
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	800b      	strh	r3, [r1, #0]
			return true;
 8002dea:	2001      	movs	r0, #1
 8002dec:	4770      	bx	lr
			*count = virtual_holding_reg_channel_count;
 8002dee:	4b02      	ldr	r3, [pc, #8]	@ (8002df8 <io_virtual_get_count+0x20>)
 8002df0:	e7f9      	b.n	8002de6 <io_virtual_get_count+0xe>
 8002df2:	bf00      	nop
 8002df4:	200010a2 	.word	0x200010a2
 8002df8:	20000fa0 	.word	0x20000fa0

08002dfc <io_virtual_read>:
		}
	}
}

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
	if (!value) return false;
 8002dfc:	b112      	cbz	r2, 8002e04 <io_virtual_read+0x8>

	switch (type) {
 8002dfe:	b118      	cbz	r0, 8002e08 <io_virtual_read+0xc>
 8002e00:	2801      	cmp	r0, #1
 8002e02:	d00a      	beq.n	8002e1a <io_virtual_read+0x1e>
	if (!value) return false;
 8002e04:	2000      	movs	r0, #0
		}
		default: {
			return false;
		}
	}
}
 8002e06:	4770      	bx	lr
			if (index >= virtual_coil_channel_count) {
 8002e08:	4b08      	ldr	r3, [pc, #32]	@ (8002e2c <io_virtual_read+0x30>)
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	428b      	cmp	r3, r1
 8002e0e:	d9fa      	bls.n	8002e06 <io_virtual_read+0xa>
			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002e10:	4b07      	ldr	r3, [pc, #28]	@ (8002e30 <io_virtual_read+0x34>)
 8002e12:	5c5b      	ldrb	r3, [r3, r1]
 8002e14:	8013      	strh	r3, [r2, #0]
			return true;
 8002e16:	2001      	movs	r0, #1
 8002e18:	4770      	bx	lr
			if (index >= virtual_holding_reg_channel_count) {
 8002e1a:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <io_virtual_read+0x38>)
 8002e1c:	881b      	ldrh	r3, [r3, #0]
 8002e1e:	428b      	cmp	r3, r1
 8002e20:	d9f0      	bls.n	8002e04 <io_virtual_read+0x8>
			*value = virtual_holding_reg_channels[index].storedValue;
 8002e22:	4b05      	ldr	r3, [pc, #20]	@ (8002e38 <io_virtual_read+0x3c>)
 8002e24:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002e28:	e7f4      	b.n	8002e14 <io_virtual_read+0x18>
 8002e2a:	bf00      	nop
 8002e2c:	200010a2 	.word	0x200010a2
 8002e30:	200010a4 	.word	0x200010a4
 8002e34:	20000fa0 	.word	0x20000fa0
 8002e38:	20000fa2 	.word	0x20000fa2

08002e3c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
	switch (type) {
 8002e3c:	b118      	cbz	r0, 8002e46 <io_virtual_write+0xa>
 8002e3e:	2801      	cmp	r0, #1
 8002e40:	d00c      	beq.n	8002e5c <io_virtual_write+0x20>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
				return false;
 8002e42:	2000      	movs	r0, #0
		}
		default: {
			return false;
		}
	}
}
 8002e44:	4770      	bx	lr
			if (index >= virtual_coil_channel_count) {
 8002e46:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <io_virtual_write+0x30>)
 8002e48:	881b      	ldrh	r3, [r3, #0]
 8002e4a:	428b      	cmp	r3, r1
 8002e4c:	d9fa      	bls.n	8002e44 <io_virtual_write+0x8>
			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002e4e:	3a00      	subs	r2, #0
 8002e50:	4b07      	ldr	r3, [pc, #28]	@ (8002e70 <io_virtual_write+0x34>)
 8002e52:	bf18      	it	ne
 8002e54:	2201      	movne	r2, #1
 8002e56:	545a      	strb	r2, [r3, r1]
			return true;
 8002e58:	2001      	movs	r0, #1
 8002e5a:	4770      	bx	lr
			if (index >= virtual_holding_reg_channel_count) {
 8002e5c:	4b05      	ldr	r3, [pc, #20]	@ (8002e74 <io_virtual_write+0x38>)
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	428b      	cmp	r3, r1
 8002e62:	d9ee      	bls.n	8002e42 <io_virtual_write+0x6>
			virtual_holding_reg_channels[index].storedValue = value;
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <io_virtual_write+0x3c>)
 8002e66:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
			return true;
 8002e6a:	e7f5      	b.n	8002e58 <io_virtual_write+0x1c>
 8002e6c:	200010a2 	.word	0x200010a2
 8002e70:	200010a4 	.word	0x200010a4
 8002e74:	20000fa0 	.word	0x20000fa0
 8002e78:	20000fa2 	.word	0x20000fa2

08002e7c <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t offset = 0;

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef4 <io_virtual_save+0x78>)
	offset += sizeof(virtual_coil_channel_count);

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002e80:	491d      	ldr	r1, [pc, #116]	@ (8002ef8 <io_virtual_save+0x7c>)
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002e82:	881d      	ldrh	r5, [r3, #0]
bool io_virtual_save(uint16_t baseAddress) {
 8002e84:	b0e3      	sub	sp, #396	@ 0x18c
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002e86:	462a      	mov	r2, r5
bool io_virtual_save(uint16_t baseAddress) {
 8002e88:	4604      	mov	r4, r0
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002e8a:	f10d 0006 	add.w	r0, sp, #6
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002e8e:	f8ad 5004 	strh.w	r5, [sp, #4]
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002e92:	f00a fefc 	bl	800dc8e <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002e96:	4b19      	ldr	r3, [pc, #100]	@ (8002efc <io_virtual_save+0x80>)
	offset += sizeof(virtual_holding_reg_channel_count);

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002e98:	4919      	ldr	r1, [pc, #100]	@ (8002f00 <io_virtual_save+0x84>)
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002e9a:	881f      	ldrh	r7, [r3, #0]
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002e9c:	1cab      	adds	r3, r5, #2
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002e9e:	ae01      	add	r6, sp, #4
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002ea0:	b29b      	uxth	r3, r3
	offset += sizeof(virtual_holding_reg_channel_count);
 8002ea2:	1d28      	adds	r0, r5, #4
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002ea4:	52f7      	strh	r7, [r6, r3]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002ea6:	b285      	uxth	r5, r0
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002ea8:	007f      	lsls	r7, r7, #1
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002eaa:	443d      	add	r5, r7
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002eac:	463a      	mov	r2, r7
 8002eae:	fa16 f080 	uxtah	r0, r6, r0
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002eb2:	b2ad      	uxth	r5, r5
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002eb4:	f00a feeb 	bl	800dc8e <memcpy>


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002eb8:	462a      	mov	r2, r5
 8002eba:	4631      	mov	r1, r6
 8002ebc:	4620      	mov	r0, r4
 8002ebe:	f7ff f8a4 	bl	800200a <EEPROM_WriteBlock>
 8002ec2:	b910      	cbnz	r0, 8002eca <io_virtual_save+0x4e>
 8002ec4:	2000      	movs	r0, #0

	baseAddress += sizeof(crc);

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
}
 8002ec6:	b063      	add	sp, #396	@ 0x18c
 8002ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint16_t crc = modbus_crc16(buffer, offset);
 8002eca:	4629      	mov	r1, r5
 8002ecc:	4630      	mov	r0, r6
 8002ece:	f001 f907 	bl	80040e0 <modbus_crc16>
	baseAddress += offset;
 8002ed2:	442c      	add	r4, r5
 8002ed4:	b2a4      	uxth	r4, r4
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002ed6:	2202      	movs	r2, #2
	uint16_t crc = modbus_crc16(buffer, offset);
 8002ed8:	f8ad 0002 	strh.w	r0, [sp, #2]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002edc:	eb0d 0102 	add.w	r1, sp, r2
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	f7ff f892 	bl	800200a <EEPROM_WriteBlock>
 8002ee6:	2800      	cmp	r0, #0
 8002ee8:	d0ec      	beq.n	8002ec4 <io_virtual_save+0x48>
	baseAddress += sizeof(crc);
 8002eea:	3402      	adds	r4, #2
	return io_holding_reg_type_save(baseAddress);
 8002eec:	b2a0      	uxth	r0, r4
 8002eee:	f7ff fcd1 	bl	8002894 <io_holding_reg_type_save>
 8002ef2:	e7e8      	b.n	8002ec6 <io_virtual_save+0x4a>
 8002ef4:	200010a2 	.word	0x200010a2
 8002ef8:	200010a4 	.word	0x200010a4
 8002efc:	20000fa0 	.word	0x20000fa0
 8002f00:	20000fa2 	.word	0x20000fa2

08002f04 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8002f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f08:	f5ad 7d42 	sub.w	sp, sp, #776	@ 0x308
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002f0c:	ae61      	add	r6, sp, #388	@ 0x184
 8002f0e:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8002f12:	4631      	mov	r1, r6
bool io_virtual_load(uint16_t baseAddress) {
 8002f14:	4682      	mov	sl, r0
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002f16:	f7ff f87d 	bl	8002014 <EEPROM_LoadBlock>
 8002f1a:	b920      	cbnz	r0, 8002f26 <io_virtual_load+0x22>
 8002f1c:	2000      	movs	r0, #0

	baseAddress += offset;
	baseAddress += sizeof(stored_crc);

	return io_holding_reg_type_load(baseAddress);
}
 8002f1e:	f50d 7d42 	add.w	sp, sp, #776	@ 0x308
 8002f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8002f26:	8835      	ldrh	r5, [r6, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8002f28:	2d80      	cmp	r5, #128	@ 0x80
 8002f2a:	d8f7      	bhi.n	8002f1c <io_virtual_load+0x18>
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002f2c:	462a      	mov	r2, r5
 8002f2e:	f50d 71c3 	add.w	r1, sp, #390	@ 0x186
 8002f32:	a801      	add	r0, sp, #4
 8002f34:	f00a feab 	bl	800dc8e <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8002f38:	1cab      	adds	r3, r5, #2
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	f836 8003 	ldrh.w	r8, [r6, r3]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8002f40:	f1b8 0f80 	cmp.w	r8, #128	@ 0x80
 8002f44:	d8ea      	bhi.n	8002f1c <io_virtual_load+0x18>
	offset += sizeof(temp_holding_count);
 8002f46:	1d29      	adds	r1, r5, #4
 8002f48:	b28c      	uxth	r4, r1
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f4a:	ea4f 0748 	mov.w	r7, r8, lsl #1
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002f4e:	443c      	add	r4, r7
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f50:	463a      	mov	r2, r7
 8002f52:	fa16 f181 	uxtah	r1, r6, r1
 8002f56:	a821      	add	r0, sp, #132	@ 0x84
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002f58:	fa1f f984 	uxth.w	r9, r4
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002f5c:	fa1a f484 	uxtah	r4, sl, r4
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f60:	f00a fe95 	bl	800dc8e <memcpy>
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002f64:	b2a4      	uxth	r4, r4
 8002f66:	2202      	movs	r2, #2
 8002f68:	eb0d 0102 	add.w	r1, sp, r2
 8002f6c:	4620      	mov	r0, r4
 8002f6e:	f7ff f851 	bl	8002014 <EEPROM_LoadBlock>
 8002f72:	2800      	cmp	r0, #0
 8002f74:	d0d2      	beq.n	8002f1c <io_virtual_load+0x18>
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002f76:	4649      	mov	r1, r9
 8002f78:	4630      	mov	r0, r6
 8002f7a:	f001 f8b1 	bl	80040e0 <modbus_crc16>
	if (computed_crc != stored_crc) return false;
 8002f7e:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8002f82:	4283      	cmp	r3, r0
 8002f84:	d1ca      	bne.n	8002f1c <io_virtual_load+0x18>
	virtual_coil_channel_count = temp_coil_count;
 8002f86:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb0 <io_virtual_load+0xac>)
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002f88:	480a      	ldr	r0, [pc, #40]	@ (8002fb4 <io_virtual_load+0xb0>)
	virtual_coil_channel_count = temp_coil_count;
 8002f8a:	801d      	strh	r5, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002f8c:	462a      	mov	r2, r5
 8002f8e:	a901      	add	r1, sp, #4
 8002f90:	f00a fe7d 	bl	800dc8e <memcpy>
	virtual_holding_reg_channel_count = temp_holding_count;
 8002f94:	4b08      	ldr	r3, [pc, #32]	@ (8002fb8 <io_virtual_load+0xb4>)
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f96:	4809      	ldr	r0, [pc, #36]	@ (8002fbc <io_virtual_load+0xb8>)
	virtual_holding_reg_channel_count = temp_holding_count;
 8002f98:	f8a3 8000 	strh.w	r8, [r3]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f9c:	463a      	mov	r2, r7
 8002f9e:	a921      	add	r1, sp, #132	@ 0x84
 8002fa0:	f00a fe75 	bl	800dc8e <memcpy>
	baseAddress += sizeof(stored_crc);
 8002fa4:	1ca0      	adds	r0, r4, #2
	return io_holding_reg_type_load(baseAddress);
 8002fa6:	b280      	uxth	r0, r0
 8002fa8:	f7ff fcd4 	bl	8002954 <io_holding_reg_type_load>
 8002fac:	e7b7      	b.n	8002f1e <io_virtual_load+0x1a>
 8002fae:	bf00      	nop
 8002fb0:	200010a2 	.word	0x200010a2
 8002fb4:	200010a4 	.word	0x200010a4
 8002fb8:	20000fa0 	.word	0x20000fa0
 8002fbc:	20000fa2 	.word	0x20000fa2

08002fc0 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8002fc0:	b510      	push	{r4, lr}
	virtual_coil_channel_count = 0;
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <io_virtual_clear+0x2c>)
	virtual_holding_reg_channel_count = 0;

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8002fc4:	480a      	ldr	r0, [pc, #40]	@ (8002ff0 <io_virtual_clear+0x30>)
	virtual_coil_channel_count = 0;
 8002fc6:	2400      	movs	r4, #0
 8002fc8:	801c      	strh	r4, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8002fca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff4 <io_virtual_clear+0x34>)
	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8002fcc:	4621      	mov	r1, r4
 8002fce:	2280      	movs	r2, #128	@ 0x80
	virtual_holding_reg_channel_count = 0;
 8002fd0:	801c      	strh	r4, [r3, #0]
	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8002fd2:	f00a fdb2 	bl	800db3a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8002fd6:	4621      	mov	r1, r4
 8002fd8:	4807      	ldr	r0, [pc, #28]	@ (8002ff8 <io_virtual_clear+0x38>)
 8002fda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fde:	f00a fdac 	bl	800db3a <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
}
 8002fe2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return automation_save_rules();
 8002fe6:	f7fe b869 	b.w	80010bc <automation_save_rules>
 8002fea:	bf00      	nop
 8002fec:	200010a2 	.word	0x200010a2
 8002ff0:	200010a4 	.word	0x200010a4
 8002ff4:	20000fa0 	.word	0x20000fa0
 8002ff8:	20000fa2 	.word	0x20000fa2

08002ffc <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8002ffc:	b538      	push	{r3, r4, r5, lr}
	virtual_coil_channel_count = 0;
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800302c <io_virtual_factory_reset+0x30>)
 8003000:	2400      	movs	r4, #0
 8003002:	801c      	strh	r4, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003004:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <io_virtual_factory_reset+0x34>)
bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003006:	4605      	mov	r5, r0

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003008:	4621      	mov	r1, r4
 800300a:	2280      	movs	r2, #128	@ 0x80
 800300c:	4809      	ldr	r0, [pc, #36]	@ (8003034 <io_virtual_factory_reset+0x38>)
	virtual_holding_reg_channel_count = 0;
 800300e:	801c      	strh	r4, [r3, #0]
	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003010:	f00a fd93 	bl	800db3a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003014:	4621      	mov	r1, r4
 8003016:	4808      	ldr	r0, [pc, #32]	@ (8003038 <io_virtual_factory_reset+0x3c>)
 8003018:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800301c:	f00a fd8d 	bl	800db3a <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8003020:	4628      	mov	r0, r5
}
 8003022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	io_virtual_save(baseAddress);
 8003026:	f7ff bf29 	b.w	8002e7c <io_virtual_save>
 800302a:	bf00      	nop
 800302c:	200010a2 	.word	0x200010a2
 8003030:	20000fa0 	.word	0x20000fa0
 8003034:	200010a4 	.word	0x200010a4
 8003038:	20000fa2 	.word	0x20000fa2

0800303c <MX_SPI1_Init>:

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800303c:	4810      	ldr	r0, [pc, #64]	@ (8003080 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800303e:	4a11      	ldr	r2, [pc, #68]	@ (8003084 <MX_SPI1_Init+0x48>)
{
 8003040:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003042:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003046:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800304a:	2300      	movs	r3, #0
 800304c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003050:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003058:	2228      	movs	r2, #40	@ 0x28
 800305a:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 800305e:	2207      	movs	r2, #7
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003060:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003064:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003068:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800306c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800306e:	2308      	movs	r3, #8
 8003070:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003072:	f005 fd25 	bl	8008ac0 <HAL_SPI_Init>
 8003076:	b108      	cbz	r0, 800307c <MX_SPI1_Init+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003078:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800307a:	e7fe      	b.n	800307a <MX_SPI1_Init+0x3e>
}
 800307c:	bd08      	pop	{r3, pc}
 800307e:	bf00      	nop
 8003080:	20001278 	.word	0x20001278
 8003084:	40013000 	.word	0x40013000

08003088 <SPI_ReInit>:
	MX_SPI1_Init();
 8003088:	f7ff bfd8 	b.w	800303c <MX_SPI1_Init>

0800308c <SystemClock_Config>:
{
 800308c:	b510      	push	{r4, lr}
 800308e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003090:	2238      	movs	r2, #56	@ 0x38
 8003092:	2100      	movs	r1, #0
 8003094:	a806      	add	r0, sp, #24
 8003096:	f00a fd50 	bl	800db3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800309a:	2214      	movs	r2, #20
 800309c:	2100      	movs	r1, #0
 800309e:	a801      	add	r0, sp, #4
 80030a0:	f00a fd4b 	bl	800db3a <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80030a4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80030a8:	f004 ff36 	bl	8007f18 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80030ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030b0:	2240      	movs	r2, #64	@ 0x40
 80030b2:	e9cd 1209 	strd	r1, r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 12;
 80030b6:	2401      	movs	r4, #1
 80030b8:	220c      	movs	r2, #12
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030ba:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 12;
 80030bc:	e9cd 420f 	strd	r4, r2, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030c0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80030c2:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80030c4:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80030c8:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030cc:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030ce:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030d0:	f004 ff82 	bl	8007fd8 <HAL_RCC_OscConfig>
 80030d4:	4601      	mov	r1, r0
 80030d6:	b108      	cbz	r0, 80030dc <SystemClock_Config+0x50>
 80030d8:	b672      	cpsid	i
  while (1)
 80030da:	e7fe      	b.n	80030da <SystemClock_Config+0x4e>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030dc:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030e0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030e2:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030e4:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80030e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030ea:	f005 f9b7 	bl	800845c <HAL_RCC_ClockConfig>
 80030ee:	b108      	cbz	r0, 80030f4 <SystemClock_Config+0x68>
 80030f0:	b672      	cpsid	i
  while (1)
 80030f2:	e7fe      	b.n	80030f2 <SystemClock_Config+0x66>
}
 80030f4:	b014      	add	sp, #80	@ 0x50
 80030f6:	bd10      	pop	{r4, pc}

080030f8 <main>:
{
 80030f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030fc:	b0a1      	sub	sp, #132	@ 0x84
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fe:	4db5      	ldr	r5, [pc, #724]	@ (80033d4 <main+0x2dc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003100:	ae14      	add	r6, sp, #80	@ 0x50
  HAL_Init();
 8003102:	f002 fa95 	bl	8005630 <HAL_Init>
  SystemClock_Config();
 8003106:	f7ff ffc1 	bl	800308c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310a:	2214      	movs	r2, #20
 800310c:	2100      	movs	r1, #0
 800310e:	4630      	mov	r0, r6
 8003110:	f00a fd13 	bl	800db3a <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003114:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003116:	48b0      	ldr	r0, [pc, #704]	@ (80033d8 <main+0x2e0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003118:	f043 0304 	orr.w	r3, r3, #4
 800311c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800311e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	9302      	str	r3, [sp, #8]
 8003126:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003128:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8003130:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	9303      	str	r3, [sp, #12]
 8003138:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800313a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800313c:	f043 0302 	orr.w	r3, r3, #2
 8003140:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8003142:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800314a:	2200      	movs	r2, #0
 800314c:	f44f 6105 	mov.w	r1, #2128	@ 0x850
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003150:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003152:	f003 fc03 	bl	800695c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8003156:	48a1      	ldr	r0, [pc, #644]	@ (80033dc <main+0x2e4>)
 8003158:	2200      	movs	r2, #0
 800315a:	2107      	movs	r1, #7
 800315c:	f003 fbfe 	bl	800695c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8003160:	2200      	movs	r2, #0
 8003162:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003166:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800316a:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800316c:	f003 fbf6 	bl	800695c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003170:	f04f 0a02 	mov.w	sl, #2
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003174:	4898      	ldr	r0, [pc, #608]	@ (80033d8 <main+0x2e0>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003176:	f8cd a058 	str.w	sl, [sp, #88]	@ 0x58
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 800317a:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317c:	f44f 5900 	mov.w	r9, #8192	@ 0x2000
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8003180:	f04f 080c 	mov.w	r8, #12
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003184:	e9cd 9414 	strd	r9, r4, [sp, #80]	@ 0x50
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003188:	f003 fb18 	bl	80067bc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318c:	4631      	mov	r1, r6
 800318e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003192:	2701      	movs	r7, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003194:	e9cd 8414 	strd	r8, r4, [sp, #80]	@ 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003198:	9416      	str	r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800319a:	f003 fb0f 	bl	80067bc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319e:	f44f 6305 	mov.w	r3, #2128	@ 0x850
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031a2:	488d      	ldr	r0, [pc, #564]	@ (80033d8 <main+0x2e0>)
 80031a4:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a6:	e9cd 3714 	strd	r3, r7, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031aa:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031ae:	f003 fb05 	bl	80067bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80031b2:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b4:	4889      	ldr	r0, [pc, #548]	@ (80033dc <main+0x2e4>)
 80031b6:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b8:	e9cd 3714 	strd	r3, r7, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031bc:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c0:	f003 fafc 	bl	80067bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin|BOOT0_Pin;
 80031c4:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c8:	4884      	ldr	r0, [pc, #528]	@ (80033dc <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ca:	9416      	str	r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031cc:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ce:	e9cd 3414 	strd	r3, r4, [sp, #80]	@ 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d2:	f003 faf3 	bl	80067bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 80031d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80031da:	4631      	mov	r1, r6
 80031dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031e0:	e9cd 3714 	strd	r3, r7, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031e4:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80031e8:	f003 fae8 	bl	80067bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 80031ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80031f0:	4879      	ldr	r0, [pc, #484]	@ (80033d8 <main+0x2e0>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031f2:	9716      	str	r7, [sp, #88]	@ 0x58
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80031f4:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031f6:	e9cd 3414 	strd	r3, r4, [sp, #80]	@ 0x50
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80031fa:	f003 fadf 	bl	80067bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN2_Pin;
 80031fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8003202:	4876      	ldr	r0, [pc, #472]	@ (80033dc <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003204:	f8cd a058 	str.w	sl, [sp, #88]	@ 0x58
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8003208:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800320a:	e9cd 3414 	strd	r3, r4, [sp, #80]	@ 0x50
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 800320e:	f003 fad5 	bl	80067bc <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003212:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8003214:	f043 0304 	orr.w	r3, r3, #4
 8003218:	64ab      	str	r3, [r5, #72]	@ 0x48
 800321a:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003224:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8003226:	433b      	orrs	r3, r7
 8003228:	64ab      	str	r3, [r5, #72]	@ 0x48
 800322a:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hi2c1.Instance = I2C1;
 800322c:	4d6c      	ldr	r5, [pc, #432]	@ (80033e0 <main+0x2e8>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 800322e:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003230:	4622      	mov	r2, r4
 8003232:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003234:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003236:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003238:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800323a:	f002 ff81 	bl	8006140 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800323e:	200b      	movs	r0, #11
 8003240:	f002 ffb0 	bl	80061a4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003244:	4621      	mov	r1, r4
 8003246:	4622      	mov	r2, r4
 8003248:	4640      	mov	r0, r8
 800324a:	f002 ff79 	bl	8006140 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800324e:	4640      	mov	r0, r8
 8003250:	f002 ffa8 	bl	80061a4 <HAL_NVIC_EnableIRQ>
  hi2c1.Init.Timing = 0x00300617;
 8003254:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 8003400 <main+0x308>
 8003258:	4b62      	ldr	r3, [pc, #392]	@ (80033e4 <main+0x2ec>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800325a:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800325c:	4628      	mov	r0, r5
  hi2c1.Init.Timing = 0x00300617;
 800325e:	e9c5 c300 	strd	ip, r3, [r5]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003262:	e9c5 4702 	strd	r4, r7, [r5, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8003266:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800326a:	e9c5 4406 	strd	r4, r4, [r5, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800326e:	f003 fd01 	bl	8006c74 <HAL_I2C_Init>
 8003272:	4601      	mov	r1, r0
 8003274:	b108      	cbz	r0, 800327a <main+0x182>
 8003276:	b672      	cpsid	i
  while (1)
 8003278:	e7fe      	b.n	8003278 <main+0x180>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800327a:	4628      	mov	r0, r5
 800327c:	f003 ff70 	bl	8007160 <HAL_I2CEx_ConfigAnalogFilter>
 8003280:	4601      	mov	r1, r0
 8003282:	b108      	cbz	r0, 8003288 <main+0x190>
 8003284:	b672      	cpsid	i
  while (1)
 8003286:	e7fe      	b.n	8003286 <main+0x18e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003288:	4628      	mov	r0, r5
 800328a:	f003 ff8f 	bl	80071ac <HAL_I2CEx_ConfigDigitalFilter>
 800328e:	b108      	cbz	r0, 8003294 <main+0x19c>
 8003290:	b672      	cpsid	i
  while (1)
 8003292:	e7fe      	b.n	8003292 <main+0x19a>
  huart1.Instance = USART1;
 8003294:	4c54      	ldr	r4, [pc, #336]	@ (80033e8 <main+0x2f0>)
  huart1.Init.BaudRate = 9600;
 8003296:	4d55      	ldr	r5, [pc, #340]	@ (80033ec <main+0x2f4>)
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003298:	62a0      	str	r0, [r4, #40]	@ 0x28
  huart1.Init.StopBits = UART_STOPBITS_2;
 800329a:	e9c4 0902 	strd	r0, r9, [r4, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800329e:	e9c4 0804 	strd	r0, r8, [r4, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a2:	e9c4 0006 	strd	r0, r0, [r4, #24]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032a6:	e9c4 0008 	strd	r0, r0, [r4, #32]
  huart1.Init.BaudRate = 9600;
 80032aa:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80032ae:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 9600;
 80032b0:	e9c4 5300 	strd	r5, r3, [r4]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80032b4:	f006 fb35 	bl	8009922 <HAL_UART_Init>
 80032b8:	4601      	mov	r1, r0
 80032ba:	b108      	cbz	r0, 80032c0 <main+0x1c8>
 80032bc:	b672      	cpsid	i
  while (1)
 80032be:	e7fe      	b.n	80032be <main+0x1c6>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032c0:	4620      	mov	r0, r4
 80032c2:	f006 fbef 	bl	8009aa4 <HAL_UARTEx_SetTxFifoThreshold>
 80032c6:	4601      	mov	r1, r0
 80032c8:	b108      	cbz	r0, 80032ce <main+0x1d6>
 80032ca:	b672      	cpsid	i
  while (1)
 80032cc:	e7fe      	b.n	80032cc <main+0x1d4>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032ce:	4620      	mov	r0, r4
 80032d0:	f006 fc08 	bl	8009ae4 <HAL_UARTEx_SetRxFifoThreshold>
 80032d4:	b108      	cbz	r0, 80032da <main+0x1e2>
 80032d6:	b672      	cpsid	i
  while (1)
 80032d8:	e7fe      	b.n	80032d8 <main+0x1e0>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80032da:	4620      	mov	r0, r4
 80032dc:	f006 fbc7 	bl	8009a6e <HAL_UARTEx_DisableFifoMode>
 80032e0:	4605      	mov	r5, r0
 80032e2:	b108      	cbz	r0, 80032e8 <main+0x1f0>
 80032e4:	b672      	cpsid	i
  while (1)
 80032e6:	e7fe      	b.n	80032e6 <main+0x1ee>
  hadc1.Instance = ADC1;
 80032e8:	4c41      	ldr	r4, [pc, #260]	@ (80033f0 <main+0x2f8>)
  ADC_MultiModeTypeDef multimode = {0};
 80032ea:	9011      	str	r0, [sp, #68]	@ 0x44
 80032ec:	f10d 0844 	add.w	r8, sp, #68	@ 0x44
  ADC_ChannelConfTypeDef sConfig = {0};
 80032f0:	4601      	mov	r1, r0
  ADC_MultiModeTypeDef multimode = {0};
 80032f2:	e9c8 0001 	strd	r0, r0, [r8, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032f6:	2220      	movs	r2, #32
 80032f8:	4630      	mov	r0, r6
 80032fa:	f00a fc1e 	bl	800db3a <memset>
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032fe:	f04f 0904 	mov.w	r9, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003302:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8003306:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800330a:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800330c:	e9c4 1300 	strd	r1, r3, [r4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003310:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003314:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003318:	e9c4 550b 	strd	r5, r5, [r4, #44]	@ 0x2c
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800331c:	f8c4 9018 	str.w	r9, [r4, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003320:	83a5      	strh	r5, [r4, #28]
  hadc1.Init.NbrOfConversion = 1;
 8003322:	6227      	str	r7, [r4, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003324:	f884 5024 	strb.w	r5, [r4, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003328:	f884 5038 	strb.w	r5, [r4, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800332c:	63e5      	str	r5, [r4, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800332e:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003332:	f002 f9cb 	bl	80056cc <HAL_ADC_Init>
 8003336:	b108      	cbz	r0, 800333c <main+0x244>
 8003338:	b672      	cpsid	i
  while (1)
 800333a:	e7fe      	b.n	800333a <main+0x242>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800333c:	9011      	str	r0, [sp, #68]	@ 0x44
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800333e:	4641      	mov	r1, r8
 8003340:	4620      	mov	r0, r4
 8003342:	f002 fe83 	bl	800604c <HAL_ADCEx_MultiModeConfigChannel>
 8003346:	b108      	cbz	r0, 800334c <main+0x254>
 8003348:	b672      	cpsid	i
  while (1)
 800334a:	e7fe      	b.n	800334a <main+0x252>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800334c:	4a29      	ldr	r2, [pc, #164]	@ (80033f4 <main+0x2fc>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800334e:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003350:	2306      	movs	r3, #6
 8003352:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
  sConfig.Offset = 0;
 8003356:	9019      	str	r0, [sp, #100]	@ 0x64
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003358:	237f      	movs	r3, #127	@ 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800335a:	4631      	mov	r1, r6
 800335c:	4620      	mov	r0, r4
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800335e:	e9cd 3917 	strd	r3, r9, [sp, #92]	@ 0x5c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003362:	f002 fb19 	bl	8005998 <HAL_ADC_ConfigChannel>
 8003366:	b108      	cbz	r0, 800336c <main+0x274>
 8003368:	b672      	cpsid	i
  while (1)
 800336a:	e7fe      	b.n	800336a <main+0x272>
  hdac1.Instance = DAC1;
 800336c:	4c22      	ldr	r4, [pc, #136]	@ (80033f8 <main+0x300>)
  DAC_ChannelConfTypeDef sConfig = {0};
 800336e:	2230      	movs	r2, #48	@ 0x30
 8003370:	2100      	movs	r1, #0
 8003372:	4630      	mov	r0, r6
 8003374:	f00a fbe1 	bl	800db3a <memset>
  hdac1.Instance = DAC1;
 8003378:	4b20      	ldr	r3, [pc, #128]	@ (80033fc <main+0x304>)
 800337a:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800337c:	4620      	mov	r0, r4
 800337e:	f002 ff33 	bl	80061e8 <HAL_DAC_Init>
 8003382:	4602      	mov	r2, r0
 8003384:	b108      	cbz	r0, 800338a <main+0x292>
 8003386:	b672      	cpsid	i
  while (1)
 8003388:	e7fe      	b.n	8003388 <main+0x290>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800338a:	2302      	movs	r3, #2
 800338c:	9314      	str	r3, [sp, #80]	@ 0x50
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800338e:	2301      	movs	r3, #1
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003390:	e9cd 0016 	strd	r0, r0, [sp, #88]	@ 0x58
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003394:	e9cd 0018 	strd	r0, r0, [sp, #96]	@ 0x60
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003398:	e9cd 301a 	strd	r3, r0, [sp, #104]	@ 0x68
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800339c:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033a0:	4631      	mov	r1, r6
 80033a2:	4620      	mov	r0, r4
 80033a4:	f002 ff8a 	bl	80062bc <HAL_DAC_ConfigChannel>
 80033a8:	b108      	cbz	r0, 80033ae <main+0x2b6>
 80033aa:	b672      	cpsid	i
  while (1)
 80033ac:	e7fe      	b.n	80033ac <main+0x2b4>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80033ae:	2210      	movs	r2, #16
 80033b0:	4631      	mov	r1, r6
 80033b2:	4620      	mov	r0, r4
 80033b4:	f002 ff82 	bl	80062bc <HAL_DAC_ConfigChannel>
 80033b8:	b108      	cbz	r0, 80033be <main+0x2c6>
 80033ba:	b672      	cpsid	i
  while (1)
 80033bc:	e7fe      	b.n	80033bc <main+0x2c4>
  MX_USB_Device_Init();
 80033be:	f009 fb51 	bl	800ca64 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80033c2:	f7ff fe3b 	bl	800303c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80033c6:	f007 f8af 	bl	800a528 <MX_FATFS_Init>
 80033ca:	4604      	mov	r4, r0
 80033cc:	b1d0      	cbz	r0, 8003404 <main+0x30c>
 80033ce:	b672      	cpsid	i
  while (1)
 80033d0:	e7fe      	b.n	80033d0 <main+0x2d8>
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
 80033d8:	48000800 	.word	0x48000800
 80033dc:	48000400 	.word	0x48000400
 80033e0:	200012dc 	.word	0x200012dc
 80033e4:	00300617 	.word	0x00300617
 80033e8:	200011e4 	.word	0x200011e4
 80033ec:	40013800 	.word	0x40013800
 80033f0:	20001344 	.word	0x20001344
 80033f4:	04300002 	.word	0x04300002
 80033f8:	20001330 	.word	0x20001330
 80033fc:	50000800 	.word	0x50000800
 8003400:	40005400 	.word	0x40005400
	display_Setup();
 8003404:	f7fe f806 	bl	8001414 <display_Setup>
	I2C_Setup(&hi2c1);
 8003408:	48c4      	ldr	r0, [pc, #784]	@ (800371c <main+0x624>)
 800340a:	f7fe fe05 	bl	8002018 <I2C_Setup>
	SD_Detect();
 800340e:	f001 fb63 	bl	8004ad8 <SD_Detect>
	SD_Log("System booting");
 8003412:	48c3      	ldr	r0, [pc, #780]	@ (8003720 <main+0x628>)
 8003414:	f001 fba2 	bl	8004b5c <SD_Log>
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8003418:	48c2      	ldr	r0, [pc, #776]	@ (8003724 <main+0x62c>)
 800341a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800341e:	f003 fa97 	bl	8006950 <HAL_GPIO_ReadPin>
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003422:	2801      	cmp	r0, #1
 8003424:	d124      	bne.n	8003470 <main+0x378>
		SD_Log("Factory reset initiated by user");
 8003426:	48c0      	ldr	r0, [pc, #768]	@ (8003728 <main+0x630>)
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003428:	4fbe      	ldr	r7, [pc, #760]	@ (8003724 <main+0x62c>)
		SD_Log("Factory reset initiated by user");
 800342a:	f001 fb97 	bl	8004b5c <SD_Log>
		display_FactoryResetPage(0); // main
 800342e:	4620      	mov	r0, r4
 8003430:	f7fe fc48 	bl	8001cc4 <display_FactoryResetPage>
 8003434:	2564      	movs	r5, #100	@ 0x64
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003436:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800343a:	4638      	mov	r0, r7
 800343c:	f003 fa88 	bl	8006950 <HAL_GPIO_ReadPin>
 8003440:	2801      	cmp	r0, #1
 8003442:	4604      	mov	r4, r0
 8003444:	f040 8105 	bne.w	8003652 <main+0x55a>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003448:	2032      	movs	r0, #50	@ 0x32
 800344a:	f002 f913 	bl	8005674 <HAL_Delay>
				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 800344e:	3d01      	subs	r5, #1
 8003450:	d1f1      	bne.n	8003436 <main+0x33e>
					if(!automation_factory_reset()) {
 8003452:	f7fd fed5 	bl	8001200 <automation_factory_reset>
 8003456:	2800      	cmp	r0, #0
 8003458:	f040 80f6 	bne.w	8003648 <main+0x550>
						display_FactoryResetPage(2); // failure
 800345c:	2002      	movs	r0, #2
 800345e:	f7fe fc31 	bl	8001cc4 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8003462:	48b2      	ldr	r0, [pc, #712]	@ (800372c <main+0x634>)
				SD_Log("Factory reset aborted by user");
 8003464:	f001 fb7a 	bl	8004b5c <SD_Log>
				HAL_Delay(4000);
 8003468:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800346c:	f002 f902 	bl	8005674 <HAL_Delay>
	splash_screen_boot_play(GPIOC, BTN1_Pin);
 8003470:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003474:	48ae      	ldr	r0, [pc, #696]	@ (8003730 <main+0x638>)
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003476:	4caf      	ldr	r4, [pc, #700]	@ (8003734 <main+0x63c>)
	splash_screen_boot_play(GPIOC, BTN1_Pin);
 8003478:	f001 ff4e 	bl	8005318 <splash_screen_boot_play>
    modbus_Setup(0x01); // Set modbus slave address
 800347c:	2001      	movs	r0, #1
 800347e:	f000 fc59 	bl	8003d34 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8003482:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800348a:	f001 f8f3 	bl	8004674 <RS485_Setup>
  	INA226_Init(&hi2c1);
 800348e:	48a3      	ldr	r0, [pc, #652]	@ (800371c <main+0x624>)
 8003490:	f7fe fe20 	bl	80020d4 <INA226_Init>
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003494:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003498:	ab05      	add	r3, sp, #20
 800349a:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 800349e:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 80034a2:	f10d 091c 	add.w	r9, sp, #28
 80034a6:	e889 0003 	stmia.w	r9, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 80034aa:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 80034ae:	af09      	add	r7, sp, #36	@ 0x24
 80034b0:	e887 0003 	stmia.w	r7, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80034b4:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 80034b8:	ad0b      	add	r5, sp, #44	@ 0x2c
 80034ba:	e885 0003 	stmia.w	r5, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 80034be:	4619      	mov	r1, r3
 80034c0:	489d      	ldr	r0, [pc, #628]	@ (8003738 <main+0x640>)
 80034c2:	f7fe ffef 	bl	80024a4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 80034c6:	4649      	mov	r1, r9
 80034c8:	489b      	ldr	r0, [pc, #620]	@ (8003738 <main+0x640>)
 80034ca:	f7fe ffeb 	bl	80024a4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 80034ce:	4639      	mov	r1, r7
 80034d0:	4899      	ldr	r0, [pc, #612]	@ (8003738 <main+0x640>)
 80034d2:	f7fe ffe7 	bl	80024a4 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 80034d6:	4629      	mov	r1, r5
 80034d8:	4897      	ldr	r0, [pc, #604]	@ (8003738 <main+0x640>)
 80034da:	f7fe ffe3 	bl	80024a4 <io_coil_add_channel>
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 80034de:	e9d4 0108 	ldrd	r0, r1, [r4, #32]
 80034e2:	ab0d      	add	r3, sp, #52	@ 0x34
 80034e4:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 80034e8:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 80034ec:	ad0f      	add	r5, sp, #60	@ 0x3c
 80034ee:	e885 0003 	stmia.w	r5, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 80034f2:	e9d4 010c 	ldrd	r0, r1, [r4, #48]	@ 0x30
 80034f6:	e888 0003 	stmia.w	r8, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 80034fa:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	@ 0x38
 80034fe:	e886 0003 	stmia.w	r6, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003502:	4619      	mov	r1, r3
 8003504:	488d      	ldr	r0, [pc, #564]	@ (800373c <main+0x644>)
 8003506:	f7ff f827 	bl	8002558 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 800350a:	4629      	mov	r1, r5
 800350c:	488b      	ldr	r0, [pc, #556]	@ (800373c <main+0x644>)
 800350e:	f7ff f823 	bl	8002558 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003512:	4641      	mov	r1, r8
 8003514:	4889      	ldr	r0, [pc, #548]	@ (800373c <main+0x644>)
 8003516:	f7ff f81f 	bl	8002558 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 800351a:	4631      	mov	r1, r6
 800351c:	4887      	ldr	r0, [pc, #540]	@ (800373c <main+0x644>)
 800351e:	f7ff f81b 	bl	8002558 <io_discrete_in_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8003522:	2200      	movs	r2, #0
 8003524:	4611      	mov	r1, r2
 8003526:	4886      	ldr	r0, [pc, #536]	@ (8003740 <main+0x648>)
 8003528:	f7ff f936 	bl	8002798 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 800352c:	2200      	movs	r2, #0
 800352e:	2110      	movs	r1, #16
 8003530:	4883      	ldr	r0, [pc, #524]	@ (8003740 <main+0x648>)
 8003532:	f7ff f931 	bl	8002798 <io_holding_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 8003536:	4983      	ldr	r1, [pc, #524]	@ (8003744 <main+0x64c>)
 8003538:	4883      	ldr	r0, [pc, #524]	@ (8003748 <main+0x650>)
 800353a:	2200      	movs	r2, #0
 800353c:	f7ff fac4 	bl	8002ac8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8003540:	4982      	ldr	r1, [pc, #520]	@ (800374c <main+0x654>)
 8003542:	4881      	ldr	r0, [pc, #516]	@ (8003748 <main+0x650>)
 8003544:	2200      	movs	r2, #0
 8003546:	f7ff fabf 	bl	8002ac8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 800354a:	4981      	ldr	r1, [pc, #516]	@ (8003750 <main+0x658>)
 800354c:	487e      	ldr	r0, [pc, #504]	@ (8003748 <main+0x650>)
 800354e:	2200      	movs	r2, #0
 8003550:	f7ff faba 	bl	8002ac8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8003554:	497f      	ldr	r1, [pc, #508]	@ (8003754 <main+0x65c>)
 8003556:	487c      	ldr	r0, [pc, #496]	@ (8003748 <main+0x650>)
 8003558:	2200      	movs	r2, #0
 800355a:	f7ff fab5 	bl	8002ac8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 800355e:	496f      	ldr	r1, [pc, #444]	@ (800371c <main+0x624>)
 8003560:	487d      	ldr	r0, [pc, #500]	@ (8003758 <main+0x660>)
 8003562:	2200      	movs	r2, #0
 8003564:	f7ff fab0 	bl	8002ac8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8003568:	496c      	ldr	r1, [pc, #432]	@ (800371c <main+0x624>)
 800356a:	487c      	ldr	r0, [pc, #496]	@ (800375c <main+0x664>)
 800356c:	2200      	movs	r2, #0
 800356e:	f7ff faab 	bl	8002ac8 <io_input_reg_add_channel>
  	automation_Init();
 8003572:	f7fd fedd 	bl	8001330 <automation_Init>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003576:	2201      	movs	r2, #1
 8003578:	2140      	movs	r1, #64	@ 0x40
 800357a:	486d      	ldr	r0, [pc, #436]	@ (8003730 <main+0x638>)
 800357c:	f003 f9ee 	bl	800695c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003580:	203c      	movs	r0, #60	@ 0x3c
 8003582:	f002 f877 	bl	8005674 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003586:	2200      	movs	r2, #0
 8003588:	2140      	movs	r1, #64	@ 0x40
 800358a:	4869      	ldr	r0, [pc, #420]	@ (8003730 <main+0x638>)
 800358c:	f003 f9e6 	bl	800695c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003590:	203c      	movs	r0, #60	@ 0x3c
 8003592:	f002 f86f 	bl	8005674 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003596:	2201      	movs	r2, #1
 8003598:	2140      	movs	r1, #64	@ 0x40
 800359a:	4865      	ldr	r0, [pc, #404]	@ (8003730 <main+0x638>)
 800359c:	f003 f9de 	bl	800695c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80035a0:	203c      	movs	r0, #60	@ 0x3c
 80035a2:	f002 f867 	bl	8005674 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80035a6:	2200      	movs	r2, #0
 80035a8:	2140      	movs	r1, #64	@ 0x40
 80035aa:	4861      	ldr	r0, [pc, #388]	@ (8003730 <main+0x638>)
 80035ac:	f003 f9d6 	bl	800695c <HAL_GPIO_WritePin>
	HAL_Delay(2500);
 80035b0:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80035b4:	f002 f85e 	bl	8005674 <HAL_Delay>
	SD_Log("System boot complete");
 80035b8:	4869      	ldr	r0, [pc, #420]	@ (8003760 <main+0x668>)
 80035ba:	f001 facf 	bl	8004b5c <SD_Log>
	display_StatusPage();
 80035be:	f7fd ff37 	bl	8001430 <display_StatusPage>
	uint32_t lastTimeTick100ms = HAL_GetTick();
 80035c2:	f002 f851 	bl	8005668 <HAL_GetTick>
 80035c6:	4605      	mov	r5, r0
	uint32_t lastTimeTick1000ms = HAL_GetTick();
 80035c8:	f002 f84e 	bl	8005668 <HAL_GetTick>
	uint8_t btn1status = 0;
 80035cc:	2400      	movs	r4, #0
	uint32_t lastTimeTick1000ms = HAL_GetTick();
 80035ce:	4606      	mov	r6, r0
	bool boot0_pressed = false;
 80035d0:	46a1      	mov	r9, r4
	bool displayingSDStatus = false;
 80035d2:	4627      	mov	r7, r4
	uint32_t sdSecondCount = 0;
 80035d4:	46a2      	mov	sl, r4
	uint32_t lastButtonPress = 0;
 80035d6:	46a0      	mov	r8, r4
	  if (emergencyStop_check()) {
 80035d8:	f7ff f822 	bl	8002620 <emergencyStop_check>
 80035dc:	2800      	cmp	r0, #0
 80035de:	f040 8098 	bne.w	8003712 <main+0x61a>
	  RS485_ProcessPendingFrames();
 80035e2:	f001 f90d 	bl	8004800 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 80035e6:	f001 f937 	bl	8004858 <RS485_TransmitPendingFrames>
	  io_modbus_slave_poll_all();
 80035ea:	f7ff fb89 	bl	8002d00 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 80035ee:	f000 fb8b 	bl	8003d08 <modbus_master_poll_timeout>
	  automation_Tick();
 80035f2:	f7fd fced 	bl	8000fd0 <automation_Tick>
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 80035f6:	484e      	ldr	r0, [pc, #312]	@ (8003730 <main+0x638>)
 80035f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80035fc:	f003 f9a8 	bl	8006950 <HAL_GPIO_ReadPin>
	  if (btn1 == GPIO_PIN_SET) {
 8003600:	2801      	cmp	r0, #1
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003602:	4683      	mov	fp, r0
	  if (btn1 == GPIO_PIN_SET) {
 8003604:	d12a      	bne.n	800365c <main+0x564>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003606:	b95c      	cbnz	r4, 8003620 <main+0x528>
 8003608:	f002 f82e 	bl	8005668 <HAL_GetTick>
 800360c:	eba0 0008 	sub.w	r0, r0, r8
 8003610:	2832      	cmp	r0, #50	@ 0x32
 8003612:	d925      	bls.n	8003660 <main+0x568>
			  display_BtnPress();
 8003614:	f7fe fc2c 	bl	8001e70 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8003618:	f002 f826 	bl	8005668 <HAL_GetTick>
			  btn1status = 1;
 800361c:	465c      	mov	r4, fp
			  lastButtonPress = HAL_GetTick();
 800361e:	4680      	mov	r8, r0
	  if ((HAL_GetTick() - lastTimeTick100ms) >= 100 || (HAL_GetTick() < lastTimeTick100ms)) { // wraparound-safe comparison
 8003620:	f002 f822 	bl	8005668 <HAL_GetTick>
 8003624:	1b40      	subs	r0, r0, r5
 8003626:	2863      	cmp	r0, #99	@ 0x63
 8003628:	d91c      	bls.n	8003664 <main+0x56c>
		  lastTimeTick100ms = HAL_GetTick();
 800362a:	f002 f81d 	bl	8005668 <HAL_GetTick>
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 800362e:	f44f 7180 	mov.w	r1, #256	@ 0x100
		  lastTimeTick100ms = HAL_GetTick();
 8003632:	4605      	mov	r5, r0
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 8003634:	483b      	ldr	r0, [pc, #236]	@ (8003724 <main+0x62c>)
 8003636:	f003 f98b 	bl	8006950 <HAL_GPIO_ReadPin>
		  if (boot0 == GPIO_PIN_SET) {
 800363a:	2801      	cmp	r0, #1
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 800363c:	4683      	mov	fp, r0
		  if (boot0 == GPIO_PIN_SET) {
 800363e:	d131      	bne.n	80036a4 <main+0x5ac>
			  display_dfu();
 8003640:	f7fe fbe2 	bl	8001e08 <display_dfu>
			  boot0_pressed = true;
 8003644:	46d9      	mov	r9, fp
 8003646:	e011      	b.n	800366c <main+0x574>
						display_FactoryResetPage(1); // successful
 8003648:	4620      	mov	r0, r4
 800364a:	f7fe fb3b 	bl	8001cc4 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 800364e:	4845      	ldr	r0, [pc, #276]	@ (8003764 <main+0x66c>)
 8003650:	e708      	b.n	8003464 <main+0x36c>
				display_FactoryResetPage(3); // cancelled
 8003652:	2003      	movs	r0, #3
 8003654:	f7fe fb36 	bl	8001cc4 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8003658:	4843      	ldr	r0, [pc, #268]	@ (8003768 <main+0x670>)
 800365a:	e703      	b.n	8003464 <main+0x36c>
	  } else if (btn1 == GPIO_PIN_RESET) {
 800365c:	2800      	cmp	r0, #0
 800365e:	d1df      	bne.n	8003620 <main+0x528>
	uint32_t lastButtonPress = 0;
 8003660:	2400      	movs	r4, #0
 8003662:	e7dd      	b.n	8003620 <main+0x528>
	  if ((HAL_GetTick() - lastTimeTick100ms) >= 100 || (HAL_GetTick() < lastTimeTick100ms)) { // wraparound-safe comparison
 8003664:	f002 f800 	bl	8005668 <HAL_GetTick>
 8003668:	42a8      	cmp	r0, r5
 800366a:	d3de      	bcc.n	800362a <main+0x532>
	  if ((HAL_GetTick() - lastTimeTick1000ms) >= 1000 || (HAL_GetTick() < lastTimeTick1000ms)) { // wraparound-safe comparison
 800366c:	f001 fffc 	bl	8005668 <HAL_GetTick>
 8003670:	1b80      	subs	r0, r0, r6
 8003672:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8003676:	d31d      	bcc.n	80036b4 <main+0x5bc>
		  lastTimeTick1000ms = HAL_GetTick();
 8003678:	f001 fff6 	bl	8005668 <HAL_GetTick>
 800367c:	4606      	mov	r6, r0
		  if (displayingSDStatus) {
 800367e:	bb5f      	cbnz	r7, 80036d8 <main+0x5e0>
			  usb_serial_println("sd status triggered 1");
 8003680:	483a      	ldr	r0, [pc, #232]	@ (800376c <main+0x674>)
 8003682:	f000 fad1 	bl	8003c28 <usb_serial_println>
			  SD_Status sd_status = SD_Detect(); // Will automatically mount/unmount
 8003686:	f001 fa27 	bl	8004ad8 <SD_Detect>
			  if (sd_status == SD_INSERTED_MOUNT_FAILURE || sd_status == SD_INSERTED_MOUNT_SUCCESS || sd_status == SD_REMOVED) {
 800368a:	1e42      	subs	r2, r0, #1
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	2a02      	cmp	r2, #2
			  SD_Status sd_status = SD_Detect(); // Will automatically mount/unmount
 8003690:	4683      	mov	fp, r0
			  if (sd_status == SD_INSERTED_MOUNT_FAILURE || sd_status == SD_INSERTED_MOUNT_SUCCESS || sd_status == SD_REMOVED) {
 8003692:	d833      	bhi.n	80036fc <main+0x604>
				  usb_serial_println("sd status triggered 2");
 8003694:	4836      	ldr	r0, [pc, #216]	@ (8003770 <main+0x678>)
 8003696:	f000 fac7 	bl	8003c28 <usb_serial_println>
				  display_sd_status(sd_status);
 800369a:	4658      	mov	r0, fp
 800369c:	f7fe fbfc 	bl	8001e98 <display_sd_status>
				  displayingSDStatus = true;
 80036a0:	2701      	movs	r7, #1
 80036a2:	e00b      	b.n	80036bc <main+0x5c4>
		  } else if (boot0_pressed) {
 80036a4:	f1b9 0f00 	cmp.w	r9, #0
 80036a8:	d001      	beq.n	80036ae <main+0x5b6>
			  display_StatusPage();
 80036aa:	f7fd fec1 	bl	8001430 <display_StatusPage>
			  boot0_pressed = true;
 80036ae:	f04f 0900 	mov.w	r9, #0
 80036b2:	e7db      	b.n	800366c <main+0x574>
	  if ((HAL_GetTick() - lastTimeTick1000ms) >= 1000 || (HAL_GetTick() < lastTimeTick1000ms)) { // wraparound-safe comparison
 80036b4:	f001 ffd8 	bl	8005668 <HAL_GetTick>
 80036b8:	42b0      	cmp	r0, r6
 80036ba:	d3dd      	bcc.n	8003678 <main+0x580>
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80036bc:	f001 ffd4 	bl	8005668 <HAL_GetTick>
 80036c0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80036c4:	eba0 0008 	sub.w	r0, r0, r8
 80036c8:	4298      	cmp	r0, r3
 80036ca:	d91d      	bls.n	8003708 <main+0x610>
		  if (!displayingSDStatus) {
 80036cc:	2f00      	cmp	r7, #0
 80036ce:	d183      	bne.n	80035d8 <main+0x4e0>
			  display_setPage(0);
 80036d0:	4638      	mov	r0, r7
 80036d2:	f7fe fbd9 	bl	8001e88 <display_setPage>
 80036d6:	e77f      	b.n	80035d8 <main+0x4e0>
			  usb_serial_println("displayingSDstatus");
 80036d8:	4826      	ldr	r0, [pc, #152]	@ (8003774 <main+0x67c>)
 80036da:	f000 faa5 	bl	8003c28 <usb_serial_println>
			  if (sdSecondCount >= 2) { // show for 2s
 80036de:	f1ba 0f01 	cmp.w	sl, #1
 80036e2:	d908      	bls.n	80036f6 <main+0x5fe>
				  if (boot0_pressed == false) {
 80036e4:	f1b9 0f00 	cmp.w	r9, #0
 80036e8:	d002      	beq.n	80036f0 <main+0x5f8>
				  displayingSDStatus = false;
 80036ea:	2700      	movs	r7, #0
				  sdSecondCount = 0;
 80036ec:	46ba      	mov	sl, r7
 80036ee:	e7e5      	b.n	80036bc <main+0x5c4>
					  display_StatusPage();
 80036f0:	f7fd fe9e 	bl	8001430 <display_StatusPage>
 80036f4:	e7f9      	b.n	80036ea <main+0x5f2>
				  sdSecondCount++;
 80036f6:	f10a 0a01 	add.w	sl, sl, #1
 80036fa:	e7df      	b.n	80036bc <main+0x5c4>
				  if (boot0_pressed == false) {
 80036fc:	f1b9 0f00 	cmp.w	r9, #0
 8003700:	d1dc      	bne.n	80036bc <main+0x5c4>
					  display_StatusPage();
 8003702:	f7fd fe95 	bl	8001430 <display_StatusPage>
 8003706:	e7d9      	b.n	80036bc <main+0x5c4>
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8003708:	f001 ffae 	bl	8005668 <HAL_GetTick>
 800370c:	4540      	cmp	r0, r8
 800370e:	d3dd      	bcc.n	80036cc <main+0x5d4>
 8003710:	e762      	b.n	80035d8 <main+0x4e0>
}
 8003712:	2000      	movs	r0, #0
 8003714:	b021      	add	sp, #132	@ 0x84
 8003716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800371a:	bf00      	nop
 800371c:	200012dc 	.word	0x200012dc
 8003720:	080100bb 	.word	0x080100bb
 8003724:	48000400 	.word	0x48000400
 8003728:	080100ca 	.word	0x080100ca
 800372c:	080100ea 	.word	0x080100ea
 8003730:	48000800 	.word	0x48000800
 8003734:	0800fd10 	.word	0x0800fd10
 8003738:	08002499 	.word	0x08002499
 800373c:	08002551 	.word	0x08002551
 8003740:	08002751 	.word	0x08002751
 8003744:	04300002 	.word	0x04300002
 8003748:	08002a25 	.word	0x08002a25
 800374c:	08600004 	.word	0x08600004
 8003750:	2e300800 	.word	0x2e300800
 8003754:	3ac04000 	.word	0x3ac04000
 8003758:	0800211d 	.word	0x0800211d
 800375c:	08002145 	.word	0x08002145
 8003760:	08010136 	.word	0x08010136
 8003764:	080100ff 	.word	0x080100ff
 8003768:	08010118 	.word	0x08010118
 800376c:	0801015e 	.word	0x0801015e
 8003770:	08010174 	.word	0x08010174
 8003774:	0801014b 	.word	0x0801014b

08003778 <Error_Handler>:
 8003778:	b672      	cpsid	i
  while (1)
 800377a:	e7fe      	b.n	800377a <Error_Handler+0x2>

0800377c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800377c:	4b0b      	ldr	r3, [pc, #44]	@ (80037ac <HAL_MspInit+0x30>)
 800377e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003780:	f042 0201 	orr.w	r2, r2, #1
{
 8003784:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003786:	661a      	str	r2, [r3, #96]	@ 0x60
 8003788:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800378a:	f002 0201 	and.w	r2, r2, #1
 800378e:	9200      	str	r2, [sp, #0]
 8003790:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003792:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003794:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003798:	659a      	str	r2, [r3, #88]	@ 0x58
 800379a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a0:	9301      	str	r3, [sp, #4]
 80037a2:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037a4:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 80037a6:	f004 bc0f 	b.w	8007fc8 <HAL_PWREx_DisableUCPDDeadBattery>
 80037aa:	bf00      	nop
 80037ac:	40021000 	.word	0x40021000

080037b0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037b0:	b530      	push	{r4, r5, lr}
 80037b2:	b09b      	sub	sp, #108	@ 0x6c
 80037b4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b6:	2214      	movs	r2, #20
 80037b8:	2100      	movs	r1, #0
 80037ba:	a804      	add	r0, sp, #16
 80037bc:	f00a f9bd 	bl	800db3a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037c0:	2244      	movs	r2, #68	@ 0x44
 80037c2:	2100      	movs	r1, #0
 80037c4:	a809      	add	r0, sp, #36	@ 0x24
 80037c6:	f00a f9b8 	bl	800db3a <memset>
  if(hadc->Instance==ADC1)
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037d0:	d13a      	bne.n	8003848 <HAL_ADC_MspInit+0x98>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80037d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037d6:	9309      	str	r3, [sp, #36]	@ 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037d8:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80037da:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80037de:	9318      	str	r3, [sp, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037e0:	f004 ff5a 	bl	8008698 <HAL_RCCEx_PeriphCLKConfig>
 80037e4:	b108      	cbz	r0, 80037ea <HAL_ADC_MspInit+0x3a>
    {
      Error_Handler();
 80037e6:	f7ff ffc7 	bl	8003778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80037ea:	4b18      	ldr	r3, [pc, #96]	@ (800384c <HAL_ADC_MspInit+0x9c>)
 80037ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037f2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80037f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037f6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80037fa:	9201      	str	r2, [sp, #4]
 80037fc:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003800:	f042 0201 	orr.w	r2, r2, #1
 8003804:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003806:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003808:	f002 0201 	and.w	r2, r2, #1
 800380c:	9202      	str	r2, [sp, #8]
 800380e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003810:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003812:	f042 0202 	orr.w	r2, r2, #2
 8003816:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	9303      	str	r3, [sp, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8003820:	2403      	movs	r4, #3
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003822:	2500      	movs	r5, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003824:	a904      	add	r1, sp, #16
 8003826:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800382a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800382e:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003832:	f002 ffc3 	bl	80067bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003836:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800383a:	4805      	ldr	r0, [pc, #20]	@ (8003850 <HAL_ADC_MspInit+0xa0>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383c:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800383e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003840:	e9cd 3404 	strd	r3, r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003844:	f002 ffba 	bl	80067bc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003848:	b01b      	add	sp, #108	@ 0x6c
 800384a:	bd30      	pop	{r4, r5, pc}
 800384c:	40021000 	.word	0x40021000
 8003850:	48000400 	.word	0x48000400

08003854 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003854:	b510      	push	{r4, lr}
 8003856:	4604      	mov	r4, r0
 8003858:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385a:	2214      	movs	r2, #20
 800385c:	2100      	movs	r1, #0
 800385e:	a803      	add	r0, sp, #12
 8003860:	f00a f96b 	bl	800db3a <memset>
  if(hdac->Instance==DAC1)
 8003864:	6822      	ldr	r2, [r4, #0]
 8003866:	4b12      	ldr	r3, [pc, #72]	@ (80038b0 <HAL_DAC_MspInit+0x5c>)
 8003868:	429a      	cmp	r2, r3
 800386a:	d11e      	bne.n	80038aa <HAL_DAC_MspInit+0x56>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800386c:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8003870:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003874:	a903      	add	r1, sp, #12
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003878:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800387c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800387e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003880:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8003884:	9201      	str	r2, [sp, #4]
 8003886:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003888:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	9302      	str	r3, [sp, #8]
 8003898:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800389a:	2230      	movs	r2, #48	@ 0x30
 800389c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038a2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a6:	f002 ff89 	bl	80067bc <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80038aa:	b008      	add	sp, #32
 80038ac:	bd10      	pop	{r4, pc}
 80038ae:	bf00      	nop
 80038b0:	50000800 	.word	0x50000800

080038b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038b6:	b09b      	sub	sp, #108	@ 0x6c
 80038b8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ba:	2214      	movs	r2, #20
 80038bc:	2100      	movs	r1, #0
 80038be:	a804      	add	r0, sp, #16
 80038c0:	f00a f93b 	bl	800db3a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038c4:	2244      	movs	r2, #68	@ 0x44
 80038c6:	2100      	movs	r1, #0
 80038c8:	a809      	add	r0, sp, #36	@ 0x24
 80038ca:	f00a f936 	bl	800db3a <memset>
  if(hi2c->Instance==I2C1)
 80038ce:	6822      	ldr	r2, [r4, #0]
 80038d0:	4b20      	ldr	r3, [pc, #128]	@ (8003954 <HAL_I2C_MspInit+0xa0>)
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d13c      	bne.n	8003950 <HAL_I2C_MspInit+0x9c>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80038d6:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038d8:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80038da:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038dc:	f004 fedc 	bl	8008698 <HAL_RCCEx_PeriphCLKConfig>
 80038e0:	b108      	cbz	r0, 80038e6 <HAL_I2C_MspInit+0x32>
    {
      Error_Handler();
 80038e2:	f7ff ff49 	bl	8003778 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038e6:	4c1c      	ldr	r4, [pc, #112]	@ (8003958 <HAL_I2C_MspInit+0xa4>)
 80038e8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80038ea:	f043 0301 	orr.w	r3, r3, #1
 80038ee:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80038f0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	9301      	str	r3, [sp, #4]
 80038f8:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fa:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8003902:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	9302      	str	r3, [sp, #8]
 800390a:	9b02      	ldr	r3, [sp, #8]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800390c:	2712      	movs	r7, #18
 800390e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003912:	2500      	movs	r5, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003914:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003916:	a904      	add	r1, sp, #16
 8003918:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800391c:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003920:	e9cd 5506 	strd	r5, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003924:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003926:	f002 ff49 	bl	80067bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800392a:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392c:	480b      	ldr	r0, [pc, #44]	@ (800395c <HAL_I2C_MspInit+0xa8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800392e:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003930:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003932:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003936:	e9cd 5506 	strd	r5, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393a:	f002 ff3f 	bl	80067bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800393e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003940:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003944:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003946:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800394c:	9303      	str	r3, [sp, #12]
 800394e:	9b03      	ldr	r3, [sp, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003950:	b01b      	add	sp, #108	@ 0x6c
 8003952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003954:	40005400 	.word	0x40005400
 8003958:	40021000 	.word	0x40021000
 800395c:	48000400 	.word	0x48000400

08003960 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003960:	b530      	push	{r4, r5, lr}
 8003962:	4604      	mov	r4, r0
 8003964:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003966:	2214      	movs	r2, #20
 8003968:	2100      	movs	r1, #0
 800396a:	a803      	add	r0, sp, #12
 800396c:	f00a f8e5 	bl	800db3a <memset>
  if(hspi->Instance==SPI1)
 8003970:	6822      	ldr	r2, [r4, #0]
 8003972:	4b1c      	ldr	r3, [pc, #112]	@ (80039e4 <HAL_SPI_MspInit+0x84>)
 8003974:	429a      	cmp	r2, r3
 8003976:	d132      	bne.n	80039de <HAL_SPI_MspInit+0x7e>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003978:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800397c:	2502      	movs	r5, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 800397e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003980:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003984:	661a      	str	r2, [r3, #96]	@ 0x60
 8003986:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003988:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800398c:	9200      	str	r2, [sp, #0]
 800398e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003990:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003992:	f042 0201 	orr.w	r2, r2, #1
 8003996:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003998:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800399a:	f002 0201 	and.w	r2, r2, #1
 800399e:	9201      	str	r2, [sp, #4]
 80039a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039a4:	f042 0202 	orr.w	r2, r2, #2
 80039a8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80039aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	9302      	str	r3, [sp, #8]
 80039b2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039b4:	2405      	movs	r4, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b6:	23c0      	movs	r3, #192	@ 0xc0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b8:	a903      	add	r1, sp, #12
 80039ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039be:	e9cd 3503 	strd	r3, r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039c2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c4:	f002 fefa 	bl	80067bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80039c8:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ca:	e9cd 3503 	strd	r3, r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ce:	4806      	ldr	r0, [pc, #24]	@ (80039e8 <HAL_SPI_MspInit+0x88>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039d0:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d6:	e9cd 3305 	strd	r3, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039da:	f002 feef 	bl	80067bc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80039de:	b009      	add	sp, #36	@ 0x24
 80039e0:	bd30      	pop	{r4, r5, pc}
 80039e2:	bf00      	nop
 80039e4:	40013000 	.word	0x40013000
 80039e8:	48000400 	.word	0x48000400

080039ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039ec:	b570      	push	{r4, r5, r6, lr}
 80039ee:	b098      	sub	sp, #96	@ 0x60
 80039f0:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f2:	2214      	movs	r2, #20
 80039f4:	2100      	movs	r1, #0
 80039f6:	a802      	add	r0, sp, #8
 80039f8:	f00a f89f 	bl	800db3a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039fc:	2244      	movs	r2, #68	@ 0x44
 80039fe:	2100      	movs	r1, #0
 8003a00:	a807      	add	r0, sp, #28
 8003a02:	f00a f89a 	bl	800db3a <memset>
  if(huart->Instance==USART1)
 8003a06:	6832      	ldr	r2, [r6, #0]
 8003a08:	4b32      	ldr	r3, [pc, #200]	@ (8003ad4 <HAL_UART_MspInit+0xe8>)
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d15f      	bne.n	8003ace <HAL_UART_MspInit+0xe2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003a0e:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a10:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003a12:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a14:	f004 fe40 	bl	8008698 <HAL_RCCEx_PeriphCLKConfig>
 8003a18:	b108      	cbz	r0, 8003a1e <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8003a1a:	f7ff fead 	bl	8003778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad8 <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003a20:	4c2e      	ldr	r4, [pc, #184]	@ (8003adc <HAL_UART_MspInit+0xf0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a22:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a28:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a2c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003a30:	9200      	str	r2, [sp, #0]
 8003a32:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a46:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8003a4a:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4c:	2500      	movs	r5, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4e:	e9cd 0302 	strd	r0, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a52:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003a54:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003a5a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a5c:	e9cd 5504 	strd	r5, r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a60:	f002 feac 	bl	80067bc <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003a64:	f8df c080 	ldr.w	ip, [pc, #128]	@ 8003ae8 <HAL_UART_MspInit+0xfc>
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a68:	6225      	str	r5, [r4, #32]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003a6a:	2318      	movs	r3, #24
 8003a6c:	e9c4 c300 	strd	ip, r3, [r4]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003a70:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a72:	2380      	movs	r3, #128	@ 0x80
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a74:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a78:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003a7c:	e9c4 5506 	strd	r5, r5, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003a80:	f002 fd36 	bl	80064f0 <HAL_DMA_Init>
 8003a84:	b108      	cbz	r0, 8003a8a <HAL_UART_MspInit+0x9e>
    {
      Error_Handler();
 8003a86:	f7ff fe77 	bl	8003778 <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003a8a:	4a15      	ldr	r2, [pc, #84]	@ (8003ae0 <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003a8c:	f8c6 4080 	str.w	r4, [r6, #128]	@ 0x80
 8003a90:	62a6      	str	r6, [r4, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003a92:	4c14      	ldr	r4, [pc, #80]	@ (8003ae4 <HAL_UART_MspInit+0xf8>)
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003a94:	2319      	movs	r3, #25
 8003a96:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a9a:	2110      	movs	r1, #16
 8003a9c:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a9e:	2280      	movs	r2, #128	@ 0x80
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003aa0:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003aa2:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aa6:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003aaa:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003aae:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003ab0:	f002 fd1e 	bl	80064f0 <HAL_DMA_Init>
 8003ab4:	b108      	cbz	r0, 8003aba <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003ab6:	f7ff fe5f 	bl	8003778 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003abe:	67f4      	str	r4, [r6, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ac0:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003ac2:	62a6      	str	r6, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ac4:	f002 fb3c 	bl	8006140 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ac8:	2025      	movs	r0, #37	@ 0x25
 8003aca:	f002 fb6b 	bl	80061a4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003ace:	b018      	add	sp, #96	@ 0x60
 8003ad0:	bd70      	pop	{r4, r5, r6, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40013800 	.word	0x40013800
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	20001184 	.word	0x20001184
 8003ae0:	4002001c 	.word	0x4002001c
 8003ae4:	20001124 	.word	0x20001124
 8003ae8:	40020008 	.word	0x40020008

08003aec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003aec:	e7fe      	b.n	8003aec <NMI_Handler>

08003aee <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aee:	e7fe      	b.n	8003aee <HardFault_Handler>

08003af0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003af0:	e7fe      	b.n	8003af0 <MemManage_Handler>

08003af2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003af2:	e7fe      	b.n	8003af2 <BusFault_Handler>

08003af4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003af4:	e7fe      	b.n	8003af4 <UsageFault_Handler>

08003af6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003af6:	4770      	bx	lr

08003af8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8003af8:	4770      	bx	lr

08003afa <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003afa:	4770      	bx	lr

08003afc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003afc:	f001 bda8 	b.w	8005650 <HAL_IncTick>

08003b00 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003b00:	4801      	ldr	r0, [pc, #4]	@ (8003b08 <DMA1_Channel1_IRQHandler+0x8>)
 8003b02:	f002 be10 	b.w	8006726 <HAL_DMA_IRQHandler>
 8003b06:	bf00      	nop
 8003b08:	20001184 	.word	0x20001184

08003b0c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003b0c:	4801      	ldr	r0, [pc, #4]	@ (8003b14 <DMA1_Channel2_IRQHandler+0x8>)
 8003b0e:	f002 be0a 	b.w	8006726 <HAL_DMA_IRQHandler>
 8003b12:	bf00      	nop
 8003b14:	20001124 	.word	0x20001124

08003b18 <USB_LP_IRQHandler>:
void USB_LP_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003b18:	4801      	ldr	r0, [pc, #4]	@ (8003b20 <USB_LP_IRQHandler+0x8>)
 8003b1a:	f003 bbe9 	b.w	80072f0 <HAL_PCD_IRQHandler>
 8003b1e:	bf00      	nop
 8003b20:	20003abc 	.word	0x20003abc

08003b24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003b24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b26:	4c09      	ldr	r4, [pc, #36]	@ (8003b4c <USART1_IRQHandler+0x28>)
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f005 fb11 	bl	8009150 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	69da      	ldr	r2, [r3, #28]
 8003b32:	0652      	lsls	r2, r2, #25
 8003b34:	d509      	bpl.n	8003b4a <USART1_IRQHandler+0x26>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003b36:	2240      	movs	r2, #64	@ 0x40
 8003b38:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003b44:	601a      	str	r2, [r3, #0]
  		RS485_TCCallback();
 8003b46:	f000 be41 	b.w	80047cc <RS485_TCCallback>
}
 8003b4a:	bd10      	pop	{r4, pc}
 8003b4c:	200011e4 	.word	0x200011e4

08003b50 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003b50:	2001      	movs	r0, #1
 8003b52:	4770      	bx	lr

08003b54 <_kill>:

int _kill(int pid, int sig)
{
 8003b54:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b56:	f00a f865 	bl	800dc24 <__errno>
 8003b5a:	2316      	movs	r3, #22
 8003b5c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8003b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b62:	bd08      	pop	{r3, pc}

08003b64 <_exit>:

void _exit (int status)
{
 8003b64:	b508      	push	{r3, lr}
  errno = EINVAL;
 8003b66:	f00a f85d 	bl	800dc24 <__errno>
 8003b6a:	2316      	movs	r3, #22
 8003b6c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8003b6e:	e7fe      	b.n	8003b6e <_exit+0xa>

08003b70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b70:	b570      	push	{r4, r5, r6, lr}
 8003b72:	460d      	mov	r5, r1
 8003b74:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b76:	460e      	mov	r6, r1
 8003b78:	1b73      	subs	r3, r6, r5
 8003b7a:	429c      	cmp	r4, r3
 8003b7c:	dc01      	bgt.n	8003b82 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8003b7e:	4620      	mov	r0, r4
 8003b80:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8003b82:	f3af 8000 	nop.w
 8003b86:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b8a:	e7f5      	b.n	8003b78 <_read+0x8>

08003b8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	460d      	mov	r5, r1
 8003b90:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b92:	460e      	mov	r6, r1
 8003b94:	1b73      	subs	r3, r6, r5
 8003b96:	429c      	cmp	r4, r3
 8003b98:	dc01      	bgt.n	8003b9e <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8003b9e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8003ba2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba6:	e7f5      	b.n	8003b94 <_write+0x8>

08003ba8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bac:	4770      	bx	lr

08003bae <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8003bae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003bb2:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	4770      	bx	lr

08003bb8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003bb8:	2001      	movs	r0, #1
 8003bba:	4770      	bx	lr

08003bbc <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	4770      	bx	lr

08003bc0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8003bf0 <_sbrk+0x30>)
 8003bc2:	6811      	ldr	r1, [r2, #0]
{
 8003bc4:	b510      	push	{r4, lr}
 8003bc6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8003bc8:	b909      	cbnz	r1, 8003bce <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8003bca:	490a      	ldr	r1, [pc, #40]	@ (8003bf4 <_sbrk+0x34>)
 8003bcc:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bce:	6810      	ldr	r0, [r2, #0]
 8003bd0:	4909      	ldr	r1, [pc, #36]	@ (8003bf8 <_sbrk+0x38>)
 8003bd2:	4c0a      	ldr	r4, [pc, #40]	@ (8003bfc <_sbrk+0x3c>)
 8003bd4:	4403      	add	r3, r0
 8003bd6:	1b09      	subs	r1, r1, r4
 8003bd8:	428b      	cmp	r3, r1
 8003bda:	d906      	bls.n	8003bea <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8003bdc:	f00a f822 	bl	800dc24 <__errno>
 8003be0:	230c      	movs	r3, #12
 8003be2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003be4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003be8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8003bea:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8003bec:	e7fc      	b.n	8003be8 <_sbrk+0x28>
 8003bee:	bf00      	nop
 8003bf0:	200013b0 	.word	0x200013b0
 8003bf4:	20003ee8 	.word	0x20003ee8
 8003bf8:	20008000 	.word	0x20008000
 8003bfc:	00000400 	.word	0x00000400

08003c00 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003c00:	4a03      	ldr	r2, [pc, #12]	@ (8003c10 <SystemInit+0x10>)
 8003c02:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003c06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c0a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c0e:	4770      	bx	lr
 8003c10:	e000ed00 	.word	0xe000ed00

08003c14 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003c14:	b510      	push	{r4, lr}
 8003c16:	4604      	mov	r4, r0
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003c18:	f7fc fb52 	bl	80002c0 <strlen>
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003c1c:	b281      	uxth	r1, r0
 8003c1e:	4620      	mov	r0, r4
}
 8003c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003c24:	f008 bf6e 	b.w	800cb04 <CDC_Transmit_FS>

08003c28 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003c28:	b500      	push	{lr}
 8003c2a:	b0a1      	sub	sp, #132	@ 0x84
 8003c2c:	4603      	mov	r3, r0
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003c2e:	4a05      	ldr	r2, [pc, #20]	@ (8003c44 <usb_serial_println+0x1c>)
 8003c30:	2180      	movs	r1, #128	@ 0x80
 8003c32:	4668      	mov	r0, sp
 8003c34:	f009 fecc 	bl	800d9d0 <sniprintf>
	usb_serial_print(buffer);
 8003c38:	4668      	mov	r0, sp
 8003c3a:	f7ff ffeb 	bl	8003c14 <usb_serial_print>
}
 8003c3e:	b021      	add	sp, #132	@ 0x84
 8003c40:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c44:	08010233 	.word	0x08010233

08003c48 <modbus_master_handle_frame>:
		default: return 0x00;
	}
}

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!current_request.active) return;
 8003c4a:	4d16      	ldr	r5, [pc, #88]	@ (8003ca4 <modbus_master_handle_frame+0x5c>)
 8003c4c:	782b      	ldrb	r3, [r5, #0]
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8003c4e:	4604      	mov	r4, r0
	if (!current_request.active) return;
 8003c50:	b1fb      	cbz	r3, 8003c92 <modbus_master_handle_frame+0x4a>

	if (len < 5) return;
 8003c52:	2904      	cmp	r1, #4
 8003c54:	d91d      	bls.n	8003c92 <modbus_master_handle_frame+0x4a>

	uint8_t address = frame[0];
	uint8_t func = frame[1];

	if (address != current_request.slave_address) return; // throw it out!
 8003c56:	786a      	ldrb	r2, [r5, #1]
 8003c58:	7803      	ldrb	r3, [r0, #0]
	uint8_t func = frame[1];
 8003c5a:	7847      	ldrb	r7, [r0, #1]
	if (address != current_request.slave_address) return; // throw it out!
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d118      	bne.n	8003c92 <modbus_master_handle_frame+0x4a>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8003c60:	1843      	adds	r3, r0, r1
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8003c62:	3902      	subs	r1, #2
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8003c64:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8003c68:	f813 6c02 	ldrb.w	r6, [r3, #-2]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8003c6c:	b289      	uxth	r1, r1
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8003c6e:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8003c72:	f000 fa35 	bl	80040e0 <modbus_crc16>
 8003c76:	42b0      	cmp	r0, r6
 8003c78:	d10b      	bne.n	8003c92 <modbus_master_handle_frame+0x4a>

	uint8_t expected_func = get_function_code(current_request.type);
 8003c7a:	78ab      	ldrb	r3, [r5, #2]
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	bf9a      	itte	ls
 8003c80:	3301      	addls	r3, #1
 8003c82:	b2db      	uxtbls	r3, r3
 8003c84:	2300      	movhi	r3, #0
	if (func != expected_func) return; // throw it out!
 8003c86:	429f      	cmp	r7, r3
 8003c88:	d103      	bne.n	8003c92 <modbus_master_handle_frame+0x4a>

	if (current_request.destination == NULL) {
 8003c8a:	68ea      	ldr	r2, [r5, #12]
 8003c8c:	b912      	cbnz	r2, 8003c94 <modbus_master_handle_frame+0x4c>
		current_request.active = false;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	702b      	strb	r3, [r5, #0]
		uint16_t value = (frame[3] << 8) | frame[4];
		*(current_request.destination) = value;
	}

	current_request.active = false;
}
 8003c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len >= 5 && frame[2] >= 2) {
 8003c94:	78a3      	ldrb	r3, [r4, #2]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d9f9      	bls.n	8003c8e <modbus_master_handle_frame+0x46>
		*(current_request.destination) = value;
 8003c9a:	f8b4 3003 	ldrh.w	r3, [r4, #3]
 8003c9e:	ba5b      	rev16	r3, r3
 8003ca0:	8013      	strh	r3, [r2, #0]
 8003ca2:	e7f4      	b.n	8003c8e <modbus_master_handle_frame+0x46>
 8003ca4:	200013b4 	.word	0x200013b4

08003ca8 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8003ca8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	if (current_request.active) return false;
 8003cac:	4c15      	ldr	r4, [pc, #84]	@ (8003d04 <modbus_master_request_read+0x5c>)
 8003cae:	7825      	ldrb	r5, [r4, #0]
{
 8003cb0:	4680      	mov	r8, r0
 8003cb2:	460e      	mov	r6, r1
 8003cb4:	4617      	mov	r7, r2
 8003cb6:	4699      	mov	r9, r3
	if (current_request.active) return false;
 8003cb8:	bb0d      	cbnz	r5, 8003cfe <modbus_master_request_read+0x56>

	uint8_t func = get_function_code(type);
 8003cba:	2903      	cmp	r1, #3
 8003cbc:	bf9c      	itt	ls
 8003cbe:	1c4d      	addls	r5, r1, #1
 8003cc0:	b2ed      	uxtbls	r5, r5

	uint8_t frame[8];
	frame[0] = slave_address;
	frame[1] = func;
	frame[2] = (reg_address >> 8) & 0xFF;
 8003cc2:	ba53      	rev16	r3, r2
	frame[0] = slave_address;
 8003cc4:	f88d 0000 	strb.w	r0, [sp]
	frame[1] = func;
 8003cc8:	f88d 5001 	strb.w	r5, [sp, #1]
	frame[2] = (reg_address >> 8) & 0xFF;
 8003ccc:	f8ad 3002 	strh.w	r3, [sp, #2]
	frame[3] = reg_address & 0xFF;
	frame[4] = 0x00; // High byte of quantity
	frame[5] = 0x01; // request 1 register only (low byte)

	modbus_send_response(frame, 8);
 8003cd0:	2108      	movs	r1, #8
	frame[4] = 0x00; // High byte of quantity
 8003cd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
	modbus_send_response(frame, 8);
 8003cd6:	4668      	mov	r0, sp

	current_request.active = true;
 8003cd8:	2501      	movs	r5, #1
	frame[4] = 0x00; // High byte of quantity
 8003cda:	f8ad 3004 	strh.w	r3, [sp, #4]
	modbus_send_response(frame, 8);
 8003cde:	f000 fa19 	bl	8004114 <modbus_send_response>
	current_request.active = true;
 8003ce2:	7025      	strb	r5, [r4, #0]
	current_request.slave_address = slave_address;
 8003ce4:	f884 8001 	strb.w	r8, [r4, #1]
	current_request.type = type;
 8003ce8:	70a6      	strb	r6, [r4, #2]
	current_request.register_address = reg_address;
 8003cea:	80a7      	strh	r7, [r4, #4]
	current_request.destination = dest;
 8003cec:	f8c4 900c 	str.w	r9, [r4, #12]
	current_request.timestamp_ms = get_ms();
 8003cf0:	f000 fa3a 	bl	8004168 <get_ms>
 8003cf4:	60a0      	str	r0, [r4, #8]

	return true;
 8003cf6:	4628      	mov	r0, r5
}
 8003cf8:	b003      	add	sp, #12
 8003cfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (current_request.active) return false;
 8003cfe:	2000      	movs	r0, #0
 8003d00:	e7fa      	b.n	8003cf8 <modbus_master_request_read+0x50>
 8003d02:	bf00      	nop
 8003d04:	200013b4 	.word	0x200013b4

08003d08 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8003d08:	b508      	push	{r3, lr}
	uint32_t now_ms = get_ms();
 8003d0a:	f000 fa2d 	bl	8004168 <get_ms>
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8003d0e:	4b05      	ldr	r3, [pc, #20]	@ (8003d24 <modbus_master_poll_timeout+0x1c>)
 8003d10:	781a      	ldrb	r2, [r3, #0]
 8003d12:	b12a      	cbz	r2, 8003d20 <modbus_master_poll_timeout+0x18>
 8003d14:	689a      	ldr	r2, [r3, #8]
 8003d16:	1a80      	subs	r0, r0, r2
 8003d18:	28c8      	cmp	r0, #200	@ 0xc8
		current_request.active = false; // timeout
 8003d1a:	bf84      	itt	hi
 8003d1c:	2200      	movhi	r2, #0
 8003d1e:	701a      	strbhi	r2, [r3, #0]
	}
}
 8003d20:	bd08      	pop	{r3, pc}
 8003d22:	bf00      	nop
 8003d24:	200013b4 	.word	0x200013b4

08003d28 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
	return current_request.active;
}
 8003d28:	4b01      	ldr	r3, [pc, #4]	@ (8003d30 <modbus_master_is_busy+0x8>)
 8003d2a:	7818      	ldrb	r0, [r3, #0]
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	200013b4 	.word	0x200013b4

08003d34 <modbus_Setup>:
// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
	slave_address = slaveAddress;
 8003d34:	4b01      	ldr	r3, [pc, #4]	@ (8003d3c <modbus_Setup+0x8>)
 8003d36:	7018      	strb	r0, [r3, #0]
}
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	200013c4 	.word	0x200013c4

08003d40 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8003d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (len < 6) return;
 8003d44:	2905      	cmp	r1, #5
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8003d46:	b0c0      	sub	sp, #256	@ 0x100
 8003d48:	4604      	mov	r4, r0
 8003d4a:	460f      	mov	r7, r1
	if (len < 6) return;
 8003d4c:	d97a      	bls.n	8003e44 <modbus_slave_handle_frame+0x104>
	uint8_t address = frame[0];

	uint8_t function = frame[1];

	// Check if the frame is for us
	if (address != slave_address) return;
 8003d4e:	4eb7      	ldr	r6, [pc, #732]	@ (800402c <modbus_slave_handle_frame+0x2ec>)
	uint8_t address = frame[0];
 8003d50:	7805      	ldrb	r5, [r0, #0]
	if (address != slave_address) return;
 8003d52:	7833      	ldrb	r3, [r6, #0]
	uint8_t function = frame[1];
 8003d54:	f890 8001 	ldrb.w	r8, [r0, #1]
	if (address != slave_address) return;
 8003d58:	42ab      	cmp	r3, r5
 8003d5a:	d173      	bne.n	8003e44 <modbus_slave_handle_frame+0x104>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003d5c:	1843      	adds	r3, r0, r1
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003d5e:	3902      	subs	r1, #2
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003d60:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8003d64:	f813 9c02 	ldrb.w	r9, [r3, #-2]
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003d68:	b289      	uxth	r1, r1
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003d6a:	ea49 2902 	orr.w	r9, r9, r2, lsl #8
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003d6e:	f000 f9b7 	bl	80040e0 <modbus_crc16>

	if (received_crc != calculated_crc) {
 8003d72:	4581      	cmp	r9, r0
 8003d74:	d166      	bne.n	8003e44 <modbus_slave_handle_frame+0x104>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003d76:	f108 33ff 	add.w	r3, r8, #4294967295
 8003d7a:	2b0f      	cmp	r3, #15
 8003d7c:	f200 81a0 	bhi.w	80040c0 <modbus_slave_handle_frame+0x380>
 8003d80:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003d84:	00630010 	.word	0x00630010
 8003d88:	00e200ac 	.word	0x00e200ac
 8003d8c:	01310119 	.word	0x01310119
 8003d90:	019e019e 	.word	0x019e019e
 8003d94:	019e019e 	.word	0x019e019e
 8003d98:	019e019e 	.word	0x019e019e
 8003d9c:	019e019e 	.word	0x019e019e
 8003da0:	01750141 	.word	0x01750141
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003da4:	8867      	ldrh	r7, [r4, #2]
 8003da6:	88a4      	ldrh	r4, [r4, #4]
 8003da8:	ba64      	rev16	r4, r4
 8003daa:	b2a4      	uxth	r4, r4
			uint16_t coilCount = (frame[4] << 8) | frame[5];

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003dac:	f104 38ff 	add.w	r8, r4, #4294967295
 8003db0:	fa1f f388 	uxth.w	r3, r8
 8003db4:	ba7f      	rev16	r7, r7
 8003db6:	2b1f      	cmp	r3, #31
 8003db8:	b2bf      	uxth	r7, r7
 8003dba:	d907      	bls.n	8003dcc <modbus_slave_handle_frame+0x8c>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003dbc:	2203      	movs	r2, #3

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003dbe:	2101      	movs	r1, #1
 8003dc0:	4628      	mov	r0, r5
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
			break;
		}
	}
}
 8003dc2:	b040      	add	sp, #256	@ 0x100
 8003dc4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003dc8:	f000 b9b5 	b.w	8004136 <modbus_send_exception>
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003dcc:	4a98      	ldr	r2, [pc, #608]	@ (8004030 <modbus_slave_handle_frame+0x2f0>)
			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003dce:	193b      	adds	r3, r7, r4
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003dd0:	8812      	ldrh	r2, [r2, #0]
			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003dd2:	3b01      	subs	r3, #1
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d801      	bhi.n	8003dde <modbus_slave_handle_frame+0x9e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003dda:	2202      	movs	r2, #2
 8003ddc:	e7ef      	b.n	8003dbe <modbus_slave_handle_frame+0x7e>
			responseData[0] = slave_address; // the address of us
 8003dde:	7833      	ldrb	r3, [r6, #0]
 8003de0:	f88d 3000 	strb.w	r3, [sp]
			responseData[1] = function;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f88d 3001 	strb.w	r3, [sp, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003dea:	1de3      	adds	r3, r4, #7
			for (int i = 0; i < coilCount; i++) {
 8003dec:	2500      	movs	r5, #0
			responseData[2] = (coilCount + 7) / 8; // round up
 8003dee:	10db      	asrs	r3, r3, #3
 8003df0:	f88d 3002 	strb.w	r3, [sp, #2]
			uint8_t bitIndex = 0;
 8003df4:	462e      	mov	r6, r5
			uint8_t currentByte = 0;
 8003df6:	46a9      	mov	r9, r5
			uint16_t responseLen = 3; // 3 bytes currently stored
 8003df8:	f04f 0a03 	mov.w	sl, #3
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8003dfc:	1978      	adds	r0, r7, r5
 8003dfe:	b280      	uxth	r0, r0
 8003e00:	f7fe fb74 	bl	80024ec <io_coil_read>
				if (coilValue == GPIO_PIN_SET) {
 8003e04:	2801      	cmp	r0, #1
					currentByte |= (1 << bitIndex);
 8003e06:	bf08      	it	eq
 8003e08:	40b0      	lsleq	r0, r6
				bitIndex++; // Move to next bit
 8003e0a:	f106 0601 	add.w	r6, r6, #1
					currentByte |= (1 << bitIndex);
 8003e0e:	bf08      	it	eq
 8003e10:	ea49 0000 	orreq.w	r0, r9, r0
				bitIndex++; // Move to next bit
 8003e14:	b2f6      	uxtb	r6, r6
					currentByte |= (1 << bitIndex);
 8003e16:	bf08      	it	eq
 8003e18:	fa5f f980 	uxtbeq.w	r9, r0
				if (bitIndex == 8 || i == coilCount - 1) {
 8003e1c:	2e08      	cmp	r6, #8
 8003e1e:	d001      	beq.n	8003e24 <modbus_slave_handle_frame+0xe4>
 8003e20:	45a8      	cmp	r8, r5
 8003e22:	d108      	bne.n	8003e36 <modbus_slave_handle_frame+0xf6>
					responseData[responseLen++] = currentByte;
 8003e24:	f80d 900a 	strb.w	r9, [sp, sl]
 8003e28:	f10a 0301 	add.w	r3, sl, #1
					bitIndex = 0;
 8003e2c:	f04f 0900 	mov.w	r9, #0
					responseData[responseLen++] = currentByte;
 8003e30:	fa1f fa83 	uxth.w	sl, r3
					currentByte = 0;
 8003e34:	464e      	mov	r6, r9
			for (int i = 0; i < coilCount; i++) {
 8003e36:	3501      	adds	r5, #1
 8003e38:	42ac      	cmp	r4, r5
 8003e3a:	dcdf      	bgt.n	8003dfc <modbus_slave_handle_frame+0xbc>
			modbus_send_response(responseData, responseLen);
 8003e3c:	4651      	mov	r1, sl
			modbus_send_response(responseData, responseLen);
 8003e3e:	4668      	mov	r0, sp
 8003e40:	f000 f968 	bl	8004114 <modbus_send_response>
}
 8003e44:	b040      	add	sp, #256	@ 0x100
 8003e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003e4a:	88a7      	ldrh	r7, [r4, #4]
 8003e4c:	f8b4 8002 	ldrh.w	r8, [r4, #2]
 8003e50:	ba7f      	rev16	r7, r7
 8003e52:	b2bf      	uxth	r7, r7
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003e54:	f107 39ff 	add.w	r9, r7, #4294967295
 8003e58:	fa1f f389 	uxth.w	r3, r9
 8003e5c:	fa98 f898 	rev16.w	r8, r8
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	fa1f f888 	uxth.w	r8, r8
 8003e66:	d902      	bls.n	8003e6e <modbus_slave_handle_frame+0x12e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003e68:	2203      	movs	r2, #3
 8003e6a:	2102      	movs	r1, #2
 8003e6c:	e7a8      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003e6e:	4a71      	ldr	r2, [pc, #452]	@ (8004034 <modbus_slave_handle_frame+0x2f4>)
			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003e70:	eb07 0308 	add.w	r3, r7, r8
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003e74:	8812      	ldrh	r2, [r2, #0]
			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003e76:	3b01      	subs	r3, #1
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d801      	bhi.n	8003e82 <modbus_slave_handle_frame+0x142>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003e7e:	2202      	movs	r2, #2
 8003e80:	e7f3      	b.n	8003e6a <modbus_slave_handle_frame+0x12a>
			responseData[0] = slave_address; // the address of us
 8003e82:	7833      	ldrb	r3, [r6, #0]
 8003e84:	f88d 3000 	strb.w	r3, [sp]
			responseData[1] = function;
 8003e88:	2302      	movs	r3, #2
			for (int i = 0; i < discreteCount; i++) {
 8003e8a:	2400      	movs	r4, #0
			responseData[1] = function;
 8003e8c:	f88d 3001 	strb.w	r3, [sp, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8003e90:	2301      	movs	r3, #1
 8003e92:	f88d 3002 	strb.w	r3, [sp, #2]
			uint8_t bitIndex = 0;
 8003e96:	4625      	mov	r5, r4
			uint8_t currentByte = 0;
 8003e98:	4626      	mov	r6, r4
			uint16_t responseLen = 3; // 3 bytes currently stored
 8003e9a:	f04f 0a03 	mov.w	sl, #3
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003e9e:	eb08 0004 	add.w	r0, r8, r4
 8003ea2:	b280      	uxth	r0, r0
 8003ea4:	f7fe fb76 	bl	8002594 <io_discrete_in_read>
				if (discreteValue == GPIO_PIN_SET) {
 8003ea8:	2801      	cmp	r0, #1
					currentByte |= (1 << bitIndex);
 8003eaa:	bf08      	it	eq
 8003eac:	40a8      	lsleq	r0, r5
				bitIndex++; // Move to next bit
 8003eae:	f105 0501 	add.w	r5, r5, #1
					currentByte |= (1 << bitIndex);
 8003eb2:	bf08      	it	eq
 8003eb4:	4330      	orreq	r0, r6
				bitIndex++; // Move to next bit
 8003eb6:	b2ed      	uxtb	r5, r5
					currentByte |= (1 << bitIndex);
 8003eb8:	bf08      	it	eq
 8003eba:	b2c6      	uxtbeq	r6, r0
				if (bitIndex == 8 || i == discreteCount - 1) {
 8003ebc:	2d08      	cmp	r5, #8
 8003ebe:	d001      	beq.n	8003ec4 <modbus_slave_handle_frame+0x184>
 8003ec0:	45a1      	cmp	r9, r4
 8003ec2:	d107      	bne.n	8003ed4 <modbus_slave_handle_frame+0x194>
					responseData[responseLen++] = currentByte;
 8003ec4:	f80d 600a 	strb.w	r6, [sp, sl]
 8003ec8:	f10a 0301 	add.w	r3, sl, #1
					bitIndex = 0;
 8003ecc:	2600      	movs	r6, #0
					responseData[responseLen++] = currentByte;
 8003ece:	fa1f fa83 	uxth.w	sl, r3
					currentByte = 0;
 8003ed2:	4635      	mov	r5, r6
			for (int i = 0; i < discreteCount; i++) {
 8003ed4:	3401      	adds	r4, #1
 8003ed6:	42a7      	cmp	r7, r4
 8003ed8:	dce1      	bgt.n	8003e9e <modbus_slave_handle_frame+0x15e>
 8003eda:	e7af      	b.n	8003e3c <modbus_slave_handle_frame+0xfc>
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8003edc:	88a2      	ldrh	r2, [r4, #4]
 8003ede:	8863      	ldrh	r3, [r4, #2]
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8003ee0:	ba57      	rev16	r7, r2
 8003ee2:	b2bf      	uxth	r7, r7
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003ee4:	b11a      	cbz	r2, 8003eee <modbus_slave_handle_frame+0x1ae>
 8003ee6:	4a54      	ldr	r2, [pc, #336]	@ (8004038 <modbus_slave_handle_frame+0x2f8>)
 8003ee8:	8812      	ldrh	r2, [r2, #0]
 8003eea:	42ba      	cmp	r2, r7
 8003eec:	d202      	bcs.n	8003ef4 <modbus_slave_handle_frame+0x1b4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003eee:	2203      	movs	r2, #3
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003ef0:	2103      	movs	r1, #3
 8003ef2:	e765      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
 8003ef4:	ba5b      	rev16	r3, r3
 8003ef6:	fa1f f883 	uxth.w	r8, r3
			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003efa:	fa17 f383 	uxtah	r3, r7, r3
 8003efe:	3b01      	subs	r3, #1
			if (endAddress >= io_holding_reg_channel_count) {
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d801      	bhi.n	8003f0a <modbus_slave_handle_frame+0x1ca>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003f06:	2202      	movs	r2, #2
 8003f08:	e7f2      	b.n	8003ef0 <modbus_slave_handle_frame+0x1b0>
			responseData[0] = slave_address; // the address of us
 8003f0a:	7833      	ldrb	r3, [r6, #0]
 8003f0c:	f88d 3000 	strb.w	r3, [sp]
			responseData[1] = function;
 8003f10:	2403      	movs	r4, #3
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003f12:	007d      	lsls	r5, r7, #1
			responseData[1] = function;
 8003f14:	f88d 4001 	strb.w	r4, [sp, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003f18:	f88d 5002 	strb.w	r5, [sp, #2]
			for (int i = 0; i < regCount; i++) {
 8003f1c:	2600      	movs	r6, #0
				uint16_t regValue = io_holding_reg_read(startAddress);
 8003f1e:	eb08 0006 	add.w	r0, r8, r6
 8003f22:	b280      	uxth	r0, r0
 8003f24:	f7fe fc5e 	bl	80027e4 <io_holding_reg_read>
				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003f28:	1c63      	adds	r3, r4, #1
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	0a02      	lsrs	r2, r0, #8
			for (int i = 0; i < regCount; i++) {
 8003f2e:	3601      	adds	r6, #1
				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003f30:	f80d 2004 	strb.w	r2, [sp, r4]
			for (int i = 0; i < regCount; i++) {
 8003f34:	42be      	cmp	r6, r7
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003f36:	f104 0402 	add.w	r4, r4, #2
 8003f3a:	f80d 0003 	strb.w	r0, [sp, r3]
 8003f3e:	b2a4      	uxth	r4, r4
			for (int i = 0; i < regCount; i++) {
 8003f40:	dbed      	blt.n	8003f1e <modbus_slave_handle_frame+0x1de>
			modbus_send_response(responseData, responseLen);
 8003f42:	1ce9      	adds	r1, r5, #3
			modbus_send_response(responseData, responseLen);
 8003f44:	b289      	uxth	r1, r1
 8003f46:	e77a      	b.n	8003e3e <modbus_slave_handle_frame+0xfe>
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003f48:	88a2      	ldrh	r2, [r4, #4]
 8003f4a:	8863      	ldrh	r3, [r4, #2]
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003f4c:	ba54      	rev16	r4, r2
 8003f4e:	b2a4      	uxth	r4, r4
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8003f50:	b11a      	cbz	r2, 8003f5a <modbus_slave_handle_frame+0x21a>
 8003f52:	4a3a      	ldr	r2, [pc, #232]	@ (800403c <modbus_slave_handle_frame+0x2fc>)
 8003f54:	8812      	ldrh	r2, [r2, #0]
 8003f56:	42a2      	cmp	r2, r4
 8003f58:	d202      	bcs.n	8003f60 <modbus_slave_handle_frame+0x220>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003f5a:	2203      	movs	r2, #3
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003f5c:	2104      	movs	r1, #4
 8003f5e:	e72f      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
 8003f60:	ba5b      	rev16	r3, r3
 8003f62:	b29f      	uxth	r7, r3
			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003f64:	fa14 f383 	uxtah	r3, r4, r3
 8003f68:	3b01      	subs	r3, #1
			if (endAddress >= io_input_reg_channel_count) {
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d801      	bhi.n	8003f74 <modbus_slave_handle_frame+0x234>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003f70:	2202      	movs	r2, #2
 8003f72:	e7f3      	b.n	8003f5c <modbus_slave_handle_frame+0x21c>
			responseData[0] = slave_address;
 8003f74:	7833      	ldrb	r3, [r6, #0]
 8003f76:	f88d 3000 	strb.w	r3, [sp]
			responseData[2] = regCount * 2;
 8003f7a:	0066      	lsls	r6, r4, #1
			responseData[1] = function;
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	f88d 3001 	strb.w	r3, [sp, #1]
			responseData[2] = regCount * 2;
 8003f82:	f88d 6002 	strb.w	r6, [sp, #2]
			for (int i = 0; i < regCount; i++) {
 8003f86:	f04f 0800 	mov.w	r8, #0
			uint16_t responseLen = 3; // 3 bytes currently stored
 8003f8a:	2503      	movs	r5, #3
				uint16_t regValue = io_input_reg_read(startAddress);
 8003f8c:	eb07 0008 	add.w	r0, r7, r8
 8003f90:	b280      	uxth	r0, r0
 8003f92:	f7fe fdb7 	bl	8002b04 <io_input_reg_read>
				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003f96:	1c6b      	adds	r3, r5, #1
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	0a02      	lsrs	r2, r0, #8
			for (int i = 0; i < regCount; i++) {
 8003f9c:	f108 0801 	add.w	r8, r8, #1
				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003fa0:	f80d 2005 	strb.w	r2, [sp, r5]
			for (int i = 0; i < regCount; i++) {
 8003fa4:	45a0      	cmp	r8, r4
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003fa6:	f105 0502 	add.w	r5, r5, #2
 8003faa:	f80d 0003 	strb.w	r0, [sp, r3]
 8003fae:	b2ad      	uxth	r5, r5
			for (int i = 0; i < regCount; i++) {
 8003fb0:	dbec      	blt.n	8003f8c <modbus_slave_handle_frame+0x24c>
			modbus_send_response(responseData, responseLen);
 8003fb2:	1cf1      	adds	r1, r6, #3
 8003fb4:	e7c6      	b.n	8003f44 <modbus_slave_handle_frame+0x204>
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8003fb6:	8860      	ldrh	r0, [r4, #2]
			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <modbus_slave_handle_frame+0x2f0>)
 8003fba:	88a1      	ldrh	r1, [r4, #4]
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	ba40      	rev16	r0, r0
 8003fc0:	b280      	uxth	r0, r0
 8003fc2:	4283      	cmp	r3, r0
 8003fc4:	d802      	bhi.n	8003fcc <modbus_slave_handle_frame+0x28c>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	2105      	movs	r1, #5
 8003fca:	e6f9      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
			io_coil_write(coilAddress, writeState);
 8003fcc:	f1a1 03ff 	sub.w	r3, r1, #255	@ 0xff
 8003fd0:	4259      	negs	r1, r3
 8003fd2:	4159      	adcs	r1, r3
 8003fd4:	f7fe fa9a 	bl	800250c <io_coil_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003fd8:	2106      	movs	r1, #6
 8003fda:	4620      	mov	r0, r4
}
 8003fdc:	b040      	add	sp, #256	@ 0x100
 8003fde:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003fe2:	f000 b897 	b.w	8004114 <modbus_send_response>
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003fe6:	8860      	ldrh	r0, [r4, #2]
			if (regAddress >= io_holding_reg_channel_count) {
 8003fe8:	4b13      	ldr	r3, [pc, #76]	@ (8004038 <modbus_slave_handle_frame+0x2f8>)
 8003fea:	88a1      	ldrh	r1, [r4, #4]
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	ba40      	rev16	r0, r0
 8003ff0:	b280      	uxth	r0, r0
 8003ff2:	4283      	cmp	r3, r0
 8003ff4:	d802      	bhi.n	8003ffc <modbus_slave_handle_frame+0x2bc>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	2106      	movs	r1, #6
 8003ffa:	e6e1      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003ffc:	ba49      	rev16	r1, r1
 8003ffe:	b289      	uxth	r1, r1
 8004000:	f7fe fc00 	bl	8002804 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004004:	e7e8      	b.n	8003fd8 <modbus_slave_handle_frame+0x298>
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004006:	88a6      	ldrh	r6, [r4, #4]
 8004008:	8863      	ldrh	r3, [r4, #2]
			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800400a:	4809      	ldr	r0, [pc, #36]	@ (8004030 <modbus_slave_handle_frame+0x2f0>)
			uint8_t byteCount = frame[6];
 800400c:	79a1      	ldrb	r1, [r4, #6]
			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800400e:	8800      	ldrh	r0, [r0, #0]
 8004010:	ba76      	rev16	r6, r6
 8004012:	ba5b      	rev16	r3, r3
 8004014:	b2b6      	uxth	r6, r6
 8004016:	b29f      	uxth	r7, r3
 8004018:	fa16 f383 	uxtah	r3, r6, r3
			uint16_t expectedBytes = (coilCount + 7) / 8;
 800401c:	1df2      	adds	r2, r6, #7
			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800401e:	4283      	cmp	r3, r0
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004020:	ea4f 02d2 	mov.w	r2, r2, lsr #3
			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004024:	dd0c      	ble.n	8004040 <modbus_slave_handle_frame+0x300>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004026:	2202      	movs	r2, #2
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004028:	210f      	movs	r1, #15
 800402a:	e6c9      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
 800402c:	200013c4 	.word	0x200013c4
 8004030:	20000ab4 	.word	0x20000ab4
 8004034:	20000c3a 	.word	0x20000c3a
 8004038:	20000c64 	.word	0x20000c64
 800403c:	20000dea 	.word	0x20000dea
			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8004040:	4291      	cmp	r1, r2
 8004042:	d012      	beq.n	800406a <modbus_slave_handle_frame+0x32a>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004044:	2203      	movs	r2, #3
 8004046:	e7ef      	b.n	8004028 <modbus_slave_handle_frame+0x2e8>
				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8004048:	eb04 03d0 	add.w	r3, r4, r0, lsr #3
 800404c:	3501      	adds	r5, #1
 800404e:	79d9      	ldrb	r1, [r3, #7]
 8004050:	f000 0307 	and.w	r3, r0, #7
 8004054:	4119      	asrs	r1, r3
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8004056:	4438      	add	r0, r7
				io_coil_write(coilAddress, writeState);
 8004058:	f001 0101 	and.w	r1, r1, #1
 800405c:	b280      	uxth	r0, r0
 800405e:	f7fe fa55 	bl	800250c <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004062:	b2a8      	uxth	r0, r5
 8004064:	42b0      	cmp	r0, r6
 8004066:	d3ef      	bcc.n	8004048 <modbus_slave_handle_frame+0x308>
 8004068:	e7b6      	b.n	8003fd8 <modbus_slave_handle_frame+0x298>
 800406a:	2500      	movs	r5, #0
 800406c:	e7f9      	b.n	8004062 <modbus_slave_handle_frame+0x322>
			if (startAddress + regCount > io_holding_reg_channel_count) {
 800406e:	88a6      	ldrh	r6, [r4, #4]
 8004070:	8863      	ldrh	r3, [r4, #2]
 8004072:	4917      	ldr	r1, [pc, #92]	@ (80040d0 <modbus_slave_handle_frame+0x390>)
			uint8_t byteCount = frame[6];
 8004074:	79a2      	ldrb	r2, [r4, #6]
			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004076:	8809      	ldrh	r1, [r1, #0]
 8004078:	ba76      	rev16	r6, r6
 800407a:	ba5b      	rev16	r3, r3
 800407c:	b2b6      	uxth	r6, r6
 800407e:	fa1f f883 	uxth.w	r8, r3
 8004082:	fa16 f383 	uxtah	r3, r6, r3
 8004086:	428b      	cmp	r3, r1
 8004088:	dd02      	ble.n	8004090 <modbus_slave_handle_frame+0x350>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800408a:	2202      	movs	r2, #2
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800408c:	2110      	movs	r1, #16
 800408e:	e697      	b.n	8003dc0 <modbus_slave_handle_frame+0x80>
			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004090:	ebb2 0f46 	cmp.w	r2, r6, lsl #1
 8004094:	d112      	bne.n	80040bc <modbus_slave_handle_frame+0x37c>
 8004096:	1de7      	adds	r7, r4, #7
			for (int i = 0; i < regCount; i++) {
 8004098:	2500      	movs	r5, #0
 800409a:	42ae      	cmp	r6, r5
 800409c:	f107 0702 	add.w	r7, r7, #2
 80040a0:	dd9a      	ble.n	8003fd8 <modbus_slave_handle_frame+0x298>
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80040a2:	f817 1c02 	ldrb.w	r1, [r7, #-2]
 80040a6:	f817 3c01 	ldrb.w	r3, [r7, #-1]
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80040aa:	eb08 0005 	add.w	r0, r8, r5
				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80040ae:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80040b2:	b280      	uxth	r0, r0
 80040b4:	f7fe fba6 	bl	8002804 <io_holding_reg_write>
			for (int i = 0; i < regCount; i++) {
 80040b8:	3501      	adds	r5, #1
 80040ba:	e7ee      	b.n	800409a <modbus_slave_handle_frame+0x35a>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040bc:	2203      	movs	r2, #3
 80040be:	e7e5      	b.n	800408c <modbus_slave_handle_frame+0x34c>
			modbus_vendor_handle_frame(frame, len);
 80040c0:	4639      	mov	r1, r7
 80040c2:	4620      	mov	r0, r4
}
 80040c4:	b040      	add	sp, #256	@ 0x100
 80040c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			modbus_vendor_handle_frame(frame, len);
 80040ca:	f000 b84f 	b.w	800416c <modbus_vendor_handle_frame>
 80040ce:	bf00      	nop
 80040d0:	20000c64 	.word	0x20000c64

080040d4 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
	return slave_address;
}
 80040d4:	4b01      	ldr	r3, [pc, #4]	@ (80040dc <modbusGetSlaveAddress+0x8>)
 80040d6:	7818      	ldrb	r0, [r3, #0]
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	200013c4 	.word	0x200013c4

080040e0 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80040e0:	b530      	push	{r4, r5, lr}

	for (uint16_t pos = 0; pos < len; pos++) {
		crc ^= frame[pos]; // XOR byte into LSB of CRC

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
			if ((crc & 0x0001) != 0) { // If LSB is set
 80040e2:	4d0b      	ldr	r5, [pc, #44]	@ (8004110 <modbus_crc16+0x30>)
 80040e4:	4602      	mov	r2, r0
 80040e6:	4401      	add	r1, r0
	uint16_t crc = 0xFFFF;
 80040e8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
	for (uint16_t pos = 0; pos < len; pos++) {
 80040ec:	428a      	cmp	r2, r1
 80040ee:	d100      	bne.n	80040f2 <modbus_crc16+0x12>
			}
		}
	}

	return crc;
}
 80040f0:	bd30      	pop	{r4, r5, pc}
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80040f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80040f6:	2408      	movs	r4, #8
 80040f8:	4058      	eors	r0, r3
			if ((crc & 0x0001) != 0) { // If LSB is set
 80040fa:	f340 0300 	sbfx	r3, r0, #0, #1
 80040fe:	402b      	ands	r3, r5
 8004100:	ea83 0350 	eor.w	r3, r3, r0, lsr #1
 8004104:	b298      	uxth	r0, r3
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004106:	1e63      	subs	r3, r4, #1
 8004108:	f013 04ff 	ands.w	r4, r3, #255	@ 0xff
 800410c:	d1f5      	bne.n	80040fa <modbus_crc16+0x1a>
 800410e:	e7ed      	b.n	80040ec <modbus_crc16+0xc>
 8004110:	ffffa001 	.word	0xffffa001

08004114 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004114:	b538      	push	{r3, r4, r5, lr}
 8004116:	4605      	mov	r5, r0
 8004118:	460c      	mov	r4, r1
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 800411a:	f7ff ffe1 	bl	80040e0 <modbus_crc16>
	frame[len++] = crc & 0xFF;         // LSB first
 800411e:	1c63      	adds	r3, r4, #1
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004120:	b29b      	uxth	r3, r3
	frame[len++] = crc & 0xFF;         // LSB first
 8004122:	5528      	strb	r0, [r5, r4]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004124:	0a00      	lsrs	r0, r0, #8
 8004126:	54e8      	strb	r0, [r5, r3]
 8004128:	1ca1      	adds	r1, r4, #2
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800412a:	4628      	mov	r0, r5
 800412c:	b289      	uxth	r1, r1
}
 800412e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	RS485_Transmit(frame, len);
 8004132:	f000 bad7 	b.w	80046e4 <RS485_Transmit>

08004136 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004136:	b507      	push	{r0, r1, r2, lr}
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004138:	f061 017f 	orn	r1, r1, #127	@ 0x7f
	exceptionFrame[0] = address;
 800413c:	f88d 0000 	strb.w	r0, [sp]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004140:	f88d 1001 	strb.w	r1, [sp, #1]
	exceptionFrame[2] = exception;

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004144:	4668      	mov	r0, sp
 8004146:	2103      	movs	r1, #3
	exceptionFrame[2] = exception;
 8004148:	f88d 2002 	strb.w	r2, [sp, #2]
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 800414c:	f7ff ffc8 	bl	80040e0 <modbus_crc16>
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004150:	f88d 0003 	strb.w	r0, [sp, #3]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8004154:	0a00      	lsrs	r0, r0, #8
 8004156:	f88d 0004 	strb.w	r0, [sp, #4]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 800415a:	2105      	movs	r1, #5
 800415c:	4668      	mov	r0, sp
 800415e:	f000 fac1 	bl	80046e4 <RS485_Transmit>
}
 8004162:	b003      	add	sp, #12
 8004164:	f85d fb04 	ldr.w	pc, [sp], #4

08004168 <get_ms>:



uint32_t get_ms(void) {
	return HAL_GetTick();
 8004168:	f001 ba7e 	b.w	8005668 <HAL_GetTick>

0800416c <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 800416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004170:	b0c9      	sub	sp, #292	@ 0x124
	uint8_t function = frame[1];
 8004172:	f890 8001 	ldrb.w	r8, [r0, #1]
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004176:	4605      	mov	r5, r0
 8004178:	460e      	mov	r6, r1
	uint8_t slave_address = modbusGetSlaveAddress();
 800417a:	f7ff ffab 	bl	80040d4 <modbusGetSlaveAddress>

	switch (function) {
 800417e:	f1a8 0365 	sub.w	r3, r8, #101	@ 0x65
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004182:	2700      	movs	r7, #0
	uint8_t slave_address = modbusGetSlaveAddress();
 8004184:	4604      	mov	r4, r0
	switch (function) {
 8004186:	2b0e      	cmp	r3, #14
 8004188:	f200 8245 	bhi.w	8004616 <modbus_vendor_handle_frame+0x4aa>
 800418c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004190:	0085000f 	.word	0x0085000f
 8004194:	00f90096 	.word	0x00f90096
 8004198:	0122010f 	.word	0x0122010f
 800419c:	016f0154 	.word	0x016f0154
 80041a0:	01a80190 	.word	0x01a80190
 80041a4:	01e301cd 	.word	0x01e301cd
 80041a8:	021c01f9 	.word	0x021c01f9
 80041ac:	0232      	.short	0x0232
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 80041ae:	2e16      	cmp	r6, #22
 80041b0:	d007      	beq.n	80041c2 <modbus_vendor_handle_frame+0x56>
				return;
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80041b2:	2203      	movs	r2, #3
 80041b4:	2165      	movs	r1, #101	@ 0x65

			modbus_send_response(responseData, responseLen);
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80041b6:	4620      	mov	r0, r4
			break;
		}
	}
}
 80041b8:	b049      	add	sp, #292	@ 0x124
 80041ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80041be:	f7ff bfba 	b.w	8004136 <modbus_send_exception>
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80041c2:	f895 b002 	ldrb.w	fp, [r5, #2]
 80041c6:	f8b5 a003 	ldrh.w	sl, [r5, #3]
			uint8_t op1Raw = frame[5];
 80041ca:	796e      	ldrb	r6, [r5, #5]
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80041cc:	f8b5 9006 	ldrh.w	r9, [r5, #6]
			uint8_t input_type2Raw = frame[8];
 80041d0:	7a28      	ldrb	r0, [r5, #8]
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80041d2:	f8b5 8009 	ldrh.w	r8, [r5, #9]
			uint8_t op2Raw = frame[11];
 80041d6:	7ae9      	ldrb	r1, [r5, #11]
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 80041d8:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
			uint8_t joinRaw = frame[14];
 80041dc:	7baa      	ldrb	r2, [r5, #14]
			uint8_t output_typeRaw = frame[15];
 80041de:	7beb      	ldrb	r3, [r5, #15]
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 80041e0:	f8b5 c010 	ldrh.w	ip, [r5, #16]
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80041e4:	8a6f      	ldrh	r7, [r5, #18]
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80041e6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80041ea:	fa5f fb8b 	uxtb.w	fp, fp
 80041ee:	f1bb 0f05 	cmp.w	fp, #5
 80041f2:	d8de      	bhi.n	80041b2 <modbus_vendor_handle_frame+0x46>
 80041f4:	1e5d      	subs	r5, r3, #1
 80041f6:	b2ed      	uxtb	r5, r5
 80041f8:	2d05      	cmp	r5, #5
 80041fa:	d8da      	bhi.n	80041b2 <modbus_vendor_handle_frame+0x46>
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 80041fc:	2a01      	cmp	r2, #1
 80041fe:	d002      	beq.n	8004206 <modbus_vendor_handle_frame+0x9a>
 8004200:	1e43      	subs	r3, r0, #1
 8004202:	2b05      	cmp	r3, #5
 8004204:	d8d5      	bhi.n	80041b2 <modbus_vendor_handle_frame+0x46>
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004206:	3e01      	subs	r6, #1
 8004208:	b2f6      	uxtb	r6, r6
 800420a:	2e05      	cmp	r6, #5
 800420c:	d8d1      	bhi.n	80041b2 <modbus_vendor_handle_frame+0x46>
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 800420e:	2a01      	cmp	r2, #1
 8004210:	d03f      	beq.n	8004292 <modbus_vendor_handle_frame+0x126>
 8004212:	3901      	subs	r1, #1
 8004214:	b2c9      	uxtb	r1, r1
 8004216:	2905      	cmp	r1, #5
 8004218:	d8cb      	bhi.n	80041b2 <modbus_vendor_handle_frame+0x46>
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800421a:	3a01      	subs	r2, #1
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	2a02      	cmp	r2, #2
 8004220:	d8c7      	bhi.n	80041b2 <modbus_vendor_handle_frame+0x46>
				input_type2 = input_type2Raw - 1;
 8004222:	3801      	subs	r0, #1
 8004224:	b2c0      	uxtb	r0, r0
			LogicRule newRule = {
 8004226:	fa9e fe9e 	rev16.w	lr, lr
 800422a:	fa9c fc9c 	rev16.w	ip, ip
 800422e:	fa9a fa9a 	rev16.w	sl, sl
 8004232:	fa99 f999 	rev16.w	r9, r9
 8004236:	fa98 f898 	rev16.w	r8, r8
 800423a:	ba7f      	rev16	r7, r7
 800423c:	f88d 2018 	strb.w	r2, [sp, #24]
 8004240:	f88d b008 	strb.w	fp, [sp, #8]
 8004244:	f8ad a00a 	strh.w	sl, [sp, #10]
 8004248:	f88d 600c 	strb.w	r6, [sp, #12]
 800424c:	f8ad 900e 	strh.w	r9, [sp, #14]
 8004250:	f88d 0010 	strb.w	r0, [sp, #16]
 8004254:	f8ad 8012 	strh.w	r8, [sp, #18]
 8004258:	f88d 1014 	strb.w	r1, [sp, #20]
 800425c:	f8ad e016 	strh.w	lr, [sp, #22]
 8004260:	f88d 5019 	strb.w	r5, [sp, #25]
 8004264:	f8ad c01a 	strh.w	ip, [sp, #26]
 8004268:	f8ad 701c 	strh.w	r7, [sp, #28]
			bool status = automation_add_rule(newRule);
 800426c:	aa06      	add	r2, sp, #24
 800426e:	e892 0003 	ldmia.w	r2, {r0, r1}
			LogicRule newRule = {
 8004272:	ab02      	add	r3, sp, #8
			bool status = automation_add_rule(newRule);
 8004274:	9000      	str	r0, [sp, #0]
 8004276:	f8ad 1004 	strh.w	r1, [sp, #4]
 800427a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800427c:	f7fc ff70 	bl	8001160 <automation_add_rule>
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004280:	2365      	movs	r3, #101	@ 0x65
			responseData[0] = slave_address; // the address of us
 8004282:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004286:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 800428a:	f88d 0022 	strb.w	r0, [sp, #34]	@ 0x22
			modbus_send_response(responseData, responseLen);
 800428e:	2103      	movs	r1, #3
 8004290:	e073      	b.n	800437a <modbus_vendor_handle_frame+0x20e>
			LogicJoin join = joinRaw - 1;
 8004292:	2200      	movs	r2, #0
			ComparisonOp op2 = 0;
 8004294:	4611      	mov	r1, r2
			RegisterType input_type2 = 0;
 8004296:	4610      	mov	r0, r2
 8004298:	e7c5      	b.n	8004226 <modbus_vendor_handle_frame+0xba>
			uint16_t ruleCount = automation_get_rule_count();
 800429a:	f7fc feef 	bl	800107c <automation_get_rule_count>
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800429e:	2365      	movs	r3, #101	@ 0x65
 80042a0:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80042a4:	2302      	movs	r3, #2
 80042a6:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
			responseData[3] = ruleCount >> 8; // high byte
 80042aa:	0a03      	lsrs	r3, r0, #8
			responseData[0] = slave_address; // the address of us
 80042ac:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[3] = ruleCount >> 8; // high byte
 80042b0:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
			responseData[4] = ruleCount & 0x00FF; // low byte
 80042b4:	f88d 0024 	strb.w	r0, [sp, #36]	@ 0x24
			modbus_send_response(responseData, responseLen);
 80042b8:	2105      	movs	r1, #5
 80042ba:	e05e      	b.n	800437a <modbus_vendor_handle_frame+0x20e>
			if (len != 6) {
 80042bc:	2e06      	cmp	r6, #6
 80042be:	d002      	beq.n	80042c6 <modbus_vendor_handle_frame+0x15a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80042c0:	2203      	movs	r2, #3
 80042c2:	2167      	movs	r1, #103	@ 0x67
 80042c4:	e777      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			bool status = automation_get_rule(ruleIndex, &rule);
 80042c6:	8868      	ldrh	r0, [r5, #2]
 80042c8:	ba40      	rev16	r0, r0
 80042ca:	a902      	add	r1, sp, #8
 80042cc:	b280      	uxth	r0, r0
 80042ce:	f7fc fedb 	bl	8001088 <automation_get_rule>
			if (status == false) {
 80042d2:	b938      	cbnz	r0, 80042e4 <modbus_vendor_handle_frame+0x178>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80042d4:	2204      	movs	r2, #4
 80042d6:	2167      	movs	r1, #103	@ 0x67
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80042d8:	4620      	mov	r0, r4
 80042da:	f7ff ff2c 	bl	8004136 <modbus_send_exception>
}
 80042de:	b049      	add	sp, #292	@ 0x124
 80042e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80042e4:	f8bd a00a 	ldrh.w	sl, [sp, #10]
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 80042e8:	f8bd 9012 	ldrh.w	r9, [sp, #18]
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80042ec:	f89d 8008 	ldrb.w	r8, [sp, #8]
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80042f0:	f89d e00c 	ldrb.w	lr, [sp, #12]
 80042f4:	f8bd c00e 	ldrh.w	ip, [sp, #14]
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80042f8:	f89d 7010 	ldrb.w	r7, [sp, #16]
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 80042fc:	f89d 6014 	ldrb.w	r6, [sp, #20]
 8004300:	f8bd 5016 	ldrh.w	r5, [sp, #22]
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8004304:	f89d 0018 	ldrb.w	r0, [sp, #24]
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004308:	f89d 1019 	ldrb.w	r1, [sp, #25]
 800430c:	f8bd 201a 	ldrh.w	r2, [sp, #26]
 8004310:	f8bd 301c 	ldrh.w	r3, [sp, #28]
			responseData[0] = slave_address; // the address of us
 8004314:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8004318:	2467      	movs	r4, #103	@ 0x67
 800431a:	f88d 4021 	strb.w	r4, [sp, #33]	@ 0x21
			responseData[3] = input_reg1 >> 8; // high bit
 800431e:	ea4f 241a 	mov.w	r4, sl, lsr #8
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004322:	3101      	adds	r1, #1
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8004324:	f108 0801 	add.w	r8, r8, #1
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8004328:	f10e 0e01 	add.w	lr, lr, #1
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800432c:	fa9c fc9c 	rev16.w	ip, ip
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8004330:	3701      	adds	r7, #1
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8004332:	3601      	adds	r6, #1
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8004334:	ba6d      	rev16	r5, r5
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8004336:	3001      	adds	r0, #1
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8004338:	ba52      	rev16	r2, r2
			uint16_t output_value = (uint16_t)rule.output_value;
 800433a:	ba5b      	rev16	r3, r3
			responseData[3] = input_reg1 >> 8; // high bit
 800433c:	f88d 4023 	strb.w	r4, [sp, #35]	@ 0x23
			responseData[9] = input_reg2 >> 8;
 8004340:	ea4f 2419 	mov.w	r4, r9, lsr #8
			responseData[15] = output_typeRaw;
 8004344:	f88d 102f 	strb.w	r1, [sp, #47]	@ 0x2f
			responseData[2] = input_type1Raw;
 8004348:	f88d 8022 	strb.w	r8, [sp, #34]	@ 0x22
			responseData[4] = input_reg1 & 0xFF; // low bit
 800434c:	f88d a024 	strb.w	sl, [sp, #36]	@ 0x24
			responseData[5] = op1Raw;
 8004350:	f88d e025 	strb.w	lr, [sp, #37]	@ 0x25
			responseData[6] = compare_value1 >> 8;
 8004354:	f8ad c026 	strh.w	ip, [sp, #38]	@ 0x26
			responseData[8] = input_type2Raw;
 8004358:	f88d 7028 	strb.w	r7, [sp, #40]	@ 0x28
			responseData[9] = input_reg2 >> 8;
 800435c:	f88d 4029 	strb.w	r4, [sp, #41]	@ 0x29
			responseData[10] = input_reg2 & 0xFF;
 8004360:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
			responseData[11] = op2Raw;
 8004364:	f88d 602b 	strb.w	r6, [sp, #43]	@ 0x2b
			responseData[12] = compare_value2 >> 8;
 8004368:	f8ad 502c 	strh.w	r5, [sp, #44]	@ 0x2c
			responseData[14] = joinRaw;
 800436c:	f88d 002e 	strb.w	r0, [sp, #46]	@ 0x2e
			responseData[16] = output_reg >> 8;
 8004370:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
			responseData[18] = output_value >> 8;
 8004374:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
			modbus_send_response(responseData, responseLen);
 8004378:	2114      	movs	r1, #20
			modbus_send_response(responseData, responseLen);
 800437a:	a808      	add	r0, sp, #32
 800437c:	f7ff feca 	bl	8004114 <modbus_send_response>
			break;
 8004380:	e7ad      	b.n	80042de <modbus_vendor_handle_frame+0x172>
			if (len != 6) {
 8004382:	2e06      	cmp	r6, #6
 8004384:	d002      	beq.n	800438c <modbus_vendor_handle_frame+0x220>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004386:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004388:	2168      	movs	r1, #104	@ 0x68
 800438a:	e714      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			bool status = automation_delete_rule(ruleIndex);
 800438c:	8868      	ldrh	r0, [r5, #2]
 800438e:	ba40      	rev16	r0, r0
 8004390:	b280      	uxth	r0, r0
 8004392:	f7fc ff0f 	bl	80011b4 <automation_delete_rule>
			if (status == false) {
 8004396:	b908      	cbnz	r0, 800439c <modbus_vendor_handle_frame+0x230>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004398:	2204      	movs	r2, #4
 800439a:	e7f5      	b.n	8004388 <modbus_vendor_handle_frame+0x21c>
			responseData[0] = slave_address; // the address of us
 800439c:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 80043a0:	2368      	movs	r3, #104	@ 0x68
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 80043a2:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[2] = 0x01; // status byte (0x01 = success)
 80043a6:	2301      	movs	r3, #1
 80043a8:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
			modbus_send_response(responseData, responseLen);
 80043ac:	e76f      	b.n	800428e <modbus_vendor_handle_frame+0x122>
			if (len != 6) {
 80043ae:	2e06      	cmp	r6, #6
 80043b0:	d002      	beq.n	80043b8 <modbus_vendor_handle_frame+0x24c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043b2:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80043b4:	2169      	movs	r1, #105	@ 0x69
 80043b6:	e6fe      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			if (frame[2] == 0 || frame[2] > 2) {
 80043b8:	78a8      	ldrb	r0, [r5, #2]
 80043ba:	3801      	subs	r0, #1
 80043bc:	b2c0      	uxtb	r0, r0
 80043be:	2801      	cmp	r0, #1
 80043c0:	d8f7      	bhi.n	80043b2 <modbus_vendor_handle_frame+0x246>
			bool status = io_virtual_add(registerType);
 80043c2:	f7fe fce9 	bl	8002d98 <io_virtual_add>
			if (status == false) {
 80043c6:	b908      	cbnz	r0, 80043cc <modbus_vendor_handle_frame+0x260>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80043c8:	2204      	movs	r2, #4
 80043ca:	e7f3      	b.n	80043b4 <modbus_vendor_handle_frame+0x248>
			responseData[0] = slave_address; // the address of us
 80043cc:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 80043d0:	2369      	movs	r3, #105	@ 0x69
 80043d2:	e7e6      	b.n	80043a2 <modbus_vendor_handle_frame+0x236>
			if (len != 7) {
 80043d4:	2e07      	cmp	r6, #7
 80043d6:	d002      	beq.n	80043de <modbus_vendor_handle_frame+0x272>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043d8:	2203      	movs	r2, #3
 80043da:	216a      	movs	r1, #106	@ 0x6a
 80043dc:	e6eb      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			if (frame[2] == 0 || frame[2] > 2) {
 80043de:	78ae      	ldrb	r6, [r5, #2]
 80043e0:	3e01      	subs	r6, #1
 80043e2:	b2f6      	uxtb	r6, r6
 80043e4:	2e01      	cmp	r6, #1
 80043e6:	d8f7      	bhi.n	80043d8 <modbus_vendor_handle_frame+0x26c>
			bool status = io_virtual_read(registerType, address, &value);
 80043e8:	f8b5 1003 	ldrh.w	r1, [r5, #3]
 80043ec:	ba49      	rev16	r1, r1
 80043ee:	aa02      	add	r2, sp, #8
 80043f0:	b289      	uxth	r1, r1
 80043f2:	4630      	mov	r0, r6
 80043f4:	f7fe fd02 	bl	8002dfc <io_virtual_read>
			if (status == false) {
 80043f8:	b910      	cbnz	r0, 8004400 <modbus_vendor_handle_frame+0x294>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80043fa:	2204      	movs	r2, #4
 80043fc:	216a      	movs	r1, #106	@ 0x6a
 80043fe:	e76b      	b.n	80042d8 <modbus_vendor_handle_frame+0x16c>
					byteCount = 1;
 8004400:	2e01      	cmp	r6, #1
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8004402:	f04f 036a 	mov.w	r3, #106	@ 0x6a
					byteCount = 1;
 8004406:	bf0c      	ite	eq
 8004408:	2102      	moveq	r1, #2
 800440a:	2101      	movne	r1, #1
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 800440c:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[0] = slave_address; // the address of us
 8004410:	f88d 4020 	strb.w	r4, [sp, #32]
					responseData[3] = (value != 0) ? 1 : 0;
 8004414:	f8bd 3008 	ldrh.w	r3, [sp, #8]
			responseData[2] = byteCount;
 8004418:	f88d 1022 	strb.w	r1, [sp, #34]	@ 0x22
			switch (registerType) {
 800441c:	d006      	beq.n	800442c <modbus_vendor_handle_frame+0x2c0>
					responseData[3] = (value != 0) ? 1 : 0;
 800441e:	3b00      	subs	r3, #0
 8004420:	bf18      	it	ne
 8004422:	2301      	movne	r3, #1
 8004424:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
			modbus_send_response(responseData, responseLen);
 8004428:	3103      	adds	r1, #3
 800442a:	e7a6      	b.n	800437a <modbus_vendor_handle_frame+0x20e>
					responseData[3] = value >> 8; // high byte
 800442c:	0a1a      	lsrs	r2, r3, #8
 800442e:	f88d 2023 	strb.w	r2, [sp, #35]	@ 0x23
					responseData[4] = value & 0xFF; // low byte
 8004432:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
					break;
 8004436:	e7f7      	b.n	8004428 <modbus_vendor_handle_frame+0x2bc>
			if (len != 9) {
 8004438:	2e09      	cmp	r6, #9
 800443a:	d002      	beq.n	8004442 <modbus_vendor_handle_frame+0x2d6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800443c:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800443e:	216b      	movs	r1, #107	@ 0x6b
 8004440:	e6b9      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			if (frame[2] == 0 || frame[2] > 2) {
 8004442:	78a8      	ldrb	r0, [r5, #2]
 8004444:	3801      	subs	r0, #1
 8004446:	b2c0      	uxtb	r0, r0
 8004448:	2801      	cmp	r0, #1
 800444a:	d8f7      	bhi.n	800443c <modbus_vendor_handle_frame+0x2d0>
			bool status = io_virtual_write(registerType, address, value);
 800444c:	f8b5 2005 	ldrh.w	r2, [r5, #5]
 8004450:	f8b5 1003 	ldrh.w	r1, [r5, #3]
 8004454:	ba52      	rev16	r2, r2
 8004456:	ba49      	rev16	r1, r1
 8004458:	b292      	uxth	r2, r2
 800445a:	b289      	uxth	r1, r1
 800445c:	f7fe fcee 	bl	8002e3c <io_virtual_write>
			if (status == false) {
 8004460:	b908      	cbnz	r0, 8004466 <modbus_vendor_handle_frame+0x2fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004462:	2204      	movs	r2, #4
 8004464:	e7eb      	b.n	800443e <modbus_vendor_handle_frame+0x2d2>
			responseData[0] = slave_address; // the address of us
 8004466:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 800446a:	236b      	movs	r3, #107	@ 0x6b
 800446c:	e799      	b.n	80043a2 <modbus_vendor_handle_frame+0x236>
			if (len != 6) {
 800446e:	2e06      	cmp	r6, #6
 8004470:	d002      	beq.n	8004478 <modbus_vendor_handle_frame+0x30c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004472:	2203      	movs	r2, #3
 8004474:	216c      	movs	r1, #108	@ 0x6c
 8004476:	e69e      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			if (frame[2] == 0 || frame[2] > 2) {
 8004478:	78a8      	ldrb	r0, [r5, #2]
 800447a:	3801      	subs	r0, #1
 800447c:	b2c0      	uxtb	r0, r0
 800447e:	2801      	cmp	r0, #1
 8004480:	d8f7      	bhi.n	8004472 <modbus_vendor_handle_frame+0x306>
			bool status = io_virtual_get_count(registerType, &count);
 8004482:	a902      	add	r1, sp, #8
 8004484:	f7fe fca8 	bl	8002dd8 <io_virtual_get_count>
			if (status == false) {
 8004488:	b910      	cbnz	r0, 8004490 <modbus_vendor_handle_frame+0x324>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800448a:	2204      	movs	r2, #4
 800448c:	216c      	movs	r1, #108	@ 0x6c
 800448e:	e723      	b.n	80042d8 <modbus_vendor_handle_frame+0x16c>
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8004490:	236c      	movs	r3, #108	@ 0x6c
 8004492:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[2] = 0x02; // byte count
 8004496:	2302      	movs	r3, #2
 8004498:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
			responseData[3] = count >> 8; // high byte
 800449c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
			responseData[0] = slave_address; // the address of us
 80044a0:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[3] = count >> 8; // high byte
 80044a4:	0a1a      	lsrs	r2, r3, #8
 80044a6:	f88d 2023 	strb.w	r2, [sp, #35]	@ 0x23
			responseData[4] = count & 0xFF; // low byte
 80044aa:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80044ae:	e703      	b.n	80042b8 <modbus_vendor_handle_frame+0x14c>
			if (len != 6) {
 80044b0:	2e06      	cmp	r6, #6
 80044b2:	d002      	beq.n	80044ba <modbus_vendor_handle_frame+0x34e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80044b4:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80044b6:	216d      	movs	r1, #109	@ 0x6d
 80044b8:	e67d      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			if (frame[2] != 1 || frame[3] != 1) {
 80044ba:	78ab      	ldrb	r3, [r5, #2]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d1f9      	bne.n	80044b4 <modbus_vendor_handle_frame+0x348>
 80044c0:	78ed      	ldrb	r5, [r5, #3]
 80044c2:	2d01      	cmp	r5, #1
 80044c4:	d1f6      	bne.n	80044b4 <modbus_vendor_handle_frame+0x348>
			bool status = io_virtual_clear();
 80044c6:	f7fe fd7b 	bl	8002fc0 <io_virtual_clear>
			if (status == false) {
 80044ca:	b908      	cbnz	r0, 80044d0 <modbus_vendor_handle_frame+0x364>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80044cc:	2204      	movs	r2, #4
 80044ce:	e7f2      	b.n	80044b6 <modbus_vendor_handle_frame+0x34a>
			responseData[0] = slave_address; // the address of us
 80044d0:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 80044d4:	236d      	movs	r3, #109	@ 0x6d
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 80044d6:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[2] = 0x01; // status byte (0x01 = success)
 80044da:	f88d 5022 	strb.w	r5, [sp, #34]	@ 0x22
 80044de:	e6d6      	b.n	800428e <modbus_vendor_handle_frame+0x122>
			if (len != 11) {
 80044e0:	2e0b      	cmp	r6, #11
 80044e2:	d002      	beq.n	80044ea <modbus_vendor_handle_frame+0x37e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80044e4:	2203      	movs	r2, #3
 80044e6:	216e      	movs	r1, #110	@ 0x6e
 80044e8:	e665      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			setTime.seconds 	= frame[2];
 80044ea:	78ab      	ldrb	r3, [r5, #2]
 80044ec:	f88d 3008 	strb.w	r3, [sp, #8]
			setTime.minutes		= frame[3];
 80044f0:	78eb      	ldrb	r3, [r5, #3]
 80044f2:	f88d 3009 	strb.w	r3, [sp, #9]
			setTime.hours		= frame[4];
 80044f6:	792b      	ldrb	r3, [r5, #4]
 80044f8:	f88d 300a 	strb.w	r3, [sp, #10]
			setTime.day_of_week	= frame[5];
 80044fc:	796b      	ldrb	r3, [r5, #5]
 80044fe:	f88d 300b 	strb.w	r3, [sp, #11]
			setTime.day			= frame[6];
 8004502:	79ab      	ldrb	r3, [r5, #6]
 8004504:	f88d 300c 	strb.w	r3, [sp, #12]
			setTime.month		= frame[7];
 8004508:	79eb      	ldrb	r3, [r5, #7]
 800450a:	f88d 300d 	strb.w	r3, [sp, #13]
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 800450e:	a802      	add	r0, sp, #8
			setTime.year		= frame[8];
 8004510:	7a2b      	ldrb	r3, [r5, #8]
 8004512:	f88d 300e 	strb.w	r3, [sp, #14]
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8004516:	f000 fa77 	bl	8004a08 <DS3231_SetTime>
			if (status != HAL_OK) {
 800451a:	b110      	cbz	r0, 8004522 <modbus_vendor_handle_frame+0x3b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800451c:	2204      	movs	r2, #4
 800451e:	216e      	movs	r1, #110	@ 0x6e
 8004520:	e6da      	b.n	80042d8 <modbus_vendor_handle_frame+0x16c>
			responseData[0] = slave_address; // the address of us
 8004522:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8004526:	236e      	movs	r3, #110	@ 0x6e
 8004528:	e73b      	b.n	80043a2 <modbus_vendor_handle_frame+0x236>
			if (len != 7) {
 800452a:	2e07      	cmp	r6, #7
 800452c:	8868      	ldrh	r0, [r5, #2]
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 800452e:	7929      	ldrb	r1, [r5, #4]
			if (len != 7) {
 8004530:	d002      	beq.n	8004538 <modbus_vendor_handle_frame+0x3cc>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004532:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004534:	216f      	movs	r1, #111	@ 0x6f
 8004536:	e63e      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8004538:	3901      	subs	r1, #1
 800453a:	b2c9      	uxtb	r1, r1
			if (frame[4] < 1 || frame[4] > 2) {
 800453c:	2901      	cmp	r1, #1
 800453e:	d8f8      	bhi.n	8004532 <modbus_vendor_handle_frame+0x3c6>
			if (!io_holding_reg_set_mode(index, mode)) {
 8004540:	ba40      	rev16	r0, r0
 8004542:	b280      	uxth	r0, r0
 8004544:	f7fe f982 	bl	800284c <io_holding_reg_set_mode>
 8004548:	b908      	cbnz	r0, 800454e <modbus_vendor_handle_frame+0x3e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800454a:	2204      	movs	r2, #4
 800454c:	e7f2      	b.n	8004534 <modbus_vendor_handle_frame+0x3c8>
			responseData[0] = slave_address; // the address of us
 800454e:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8004552:	236f      	movs	r3, #111	@ 0x6f
 8004554:	e725      	b.n	80043a2 <modbus_vendor_handle_frame+0x236>
			if (len != 7) {
 8004556:	2e07      	cmp	r6, #7
 8004558:	8868      	ldrh	r0, [r5, #2]
			IO_Input_Reg_Mode mode = frame[4] - 1;
 800455a:	7929      	ldrb	r1, [r5, #4]
			if (len != 7) {
 800455c:	d002      	beq.n	8004564 <modbus_vendor_handle_frame+0x3f8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800455e:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004560:	2170      	movs	r1, #112	@ 0x70
 8004562:	e628      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8004564:	3901      	subs	r1, #1
 8004566:	b2c9      	uxtb	r1, r1
			if (frame[4] < 1 || frame[4] > 2) {
 8004568:	2901      	cmp	r1, #1
 800456a:	d8f8      	bhi.n	800455e <modbus_vendor_handle_frame+0x3f2>
			if (!io_input_reg_set_mode(index, mode)) {
 800456c:	ba40      	rev16	r0, r0
 800456e:	b280      	uxth	r0, r0
 8004570:	f7fe fada 	bl	8002b28 <io_input_reg_set_mode>
 8004574:	b908      	cbnz	r0, 800457a <modbus_vendor_handle_frame+0x40e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004576:	2204      	movs	r2, #4
 8004578:	e7f2      	b.n	8004560 <modbus_vendor_handle_frame+0x3f4>
			responseData[0] = slave_address; // the address of us
 800457a:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 800457e:	2370      	movs	r3, #112	@ 0x70
 8004580:	e70f      	b.n	80043a2 <modbus_vendor_handle_frame+0x236>
			if (len != 7) {
 8004582:	2e07      	cmp	r6, #7
 8004584:	8868      	ldrh	r0, [r5, #2]
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8004586:	792d      	ldrb	r5, [r5, #4]
			if (len != 7) {
 8004588:	d002      	beq.n	8004590 <modbus_vendor_handle_frame+0x424>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800458a:	2203      	movs	r2, #3
 800458c:	2171      	movs	r1, #113	@ 0x71
 800458e:	e612      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
 8004590:	ba40      	rev16	r0, r0
			if (type == 3) {
 8004592:	2d03      	cmp	r5, #3
 8004594:	b280      	uxth	r0, r0
 8004596:	d106      	bne.n	80045a6 <modbus_vendor_handle_frame+0x43a>
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8004598:	a908      	add	r1, sp, #32
 800459a:	f7fe f969 	bl	8002870 <io_holding_reg_get_mode>
 800459e:	b940      	cbnz	r0, 80045b2 <modbus_vendor_handle_frame+0x446>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80045a0:	2204      	movs	r2, #4
 80045a2:	2171      	movs	r1, #113	@ 0x71
 80045a4:	e698      	b.n	80042d8 <modbus_vendor_handle_frame+0x16c>
			} else if (type == 4) {
 80045a6:	2d04      	cmp	r5, #4
 80045a8:	d105      	bne.n	80045b6 <modbus_vendor_handle_frame+0x44a>
				if (!io_input_reg_get_mode(index, &regMode)) {
 80045aa:	a908      	add	r1, sp, #32
 80045ac:	f7fe face 	bl	8002b4c <io_input_reg_get_mode>
 80045b0:	e7f5      	b.n	800459e <modbus_vendor_handle_frame+0x432>
				mode = (uint8_t)(regMode);
 80045b2:	f89d 7020 	ldrb.w	r7, [sp, #32]
			responseData[0] = slave_address; // the address of us
 80045b6:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 80045ba:	2371      	movs	r3, #113	@ 0x71
			responseData[2] = mode + 1; // mode
 80045bc:	3701      	adds	r7, #1
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 80045be:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
			responseData[2] = mode + 1; // mode
 80045c2:	f88d 7022 	strb.w	r7, [sp, #34]	@ 0x22
			modbus_send_response(responseData, responseLen);
 80045c6:	e662      	b.n	800428e <modbus_vendor_handle_frame+0x122>
			if (len != 7) {
 80045c8:	2e07      	cmp	r6, #7
 80045ca:	8868      	ldrh	r0, [r5, #2]
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80045cc:	7929      	ldrb	r1, [r5, #4]
			if (len != 7) {
 80045ce:	d002      	beq.n	80045d6 <modbus_vendor_handle_frame+0x46a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80045d0:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80045d2:	2172      	movs	r1, #114	@ 0x72
 80045d4:	e5ef      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80045d6:	3901      	subs	r1, #1
 80045d8:	b2c9      	uxtb	r1, r1
			if (frame[4] < 1 || frame[4] > 2) {
 80045da:	2901      	cmp	r1, #1
 80045dc:	d8f8      	bhi.n	80045d0 <modbus_vendor_handle_frame+0x464>
			if (!emergencyStop_setInput(channel, inputMode)) {
 80045de:	ba40      	rev16	r0, r0
 80045e0:	b280      	uxth	r0, r0
 80045e2:	f7fd fff3 	bl	80025cc <emergencyStop_setInput>
 80045e6:	b908      	cbnz	r0, 80045ec <modbus_vendor_handle_frame+0x480>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80045e8:	2204      	movs	r2, #4
 80045ea:	e7f2      	b.n	80045d2 <modbus_vendor_handle_frame+0x466>
			responseData[0] = slave_address; // the address of us
 80045ec:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 80045f0:	2372      	movs	r3, #114	@ 0x72
 80045f2:	e6d6      	b.n	80043a2 <modbus_vendor_handle_frame+0x236>
			if (len != 6) {
 80045f4:	2e06      	cmp	r6, #6
			uint8_t confirmation = frame[2];
 80045f6:	78ad      	ldrb	r5, [r5, #2]
			if (len != 6) {
 80045f8:	d002      	beq.n	8004600 <modbus_vendor_handle_frame+0x494>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80045fa:	2203      	movs	r2, #3
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80045fc:	2173      	movs	r1, #115	@ 0x73
 80045fe:	e5da      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>
			if (confirmation != 1) {
 8004600:	2d01      	cmp	r5, #1
 8004602:	d1fa      	bne.n	80045fa <modbus_vendor_handle_frame+0x48e>
			if (!automation_factory_reset()) {
 8004604:	f7fc fdfc 	bl	8001200 <automation_factory_reset>
 8004608:	b908      	cbnz	r0, 800460e <modbus_vendor_handle_frame+0x4a2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800460a:	2204      	movs	r2, #4
 800460c:	e7f6      	b.n	80045fc <modbus_vendor_handle_frame+0x490>
			responseData[0] = slave_address; // the address of us
 800460e:	f88d 4020 	strb.w	r4, [sp, #32]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 8004612:	2373      	movs	r3, #115	@ 0x73
 8004614:	e75f      	b.n	80044d6 <modbus_vendor_handle_frame+0x36a>
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8004616:	2201      	movs	r2, #1
 8004618:	4641      	mov	r1, r8
 800461a:	e5cc      	b.n	80041b6 <modbus_vendor_handle_frame+0x4a>

0800461c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 800461c:	b508      	push	{r3, lr}
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800461e:	4b07      	ldr	r3, [pc, #28]	@ (800463c <RS485_SetTransmitMode+0x20>)
 8004620:	8819      	ldrh	r1, [r3, #0]
 8004622:	4b07      	ldr	r3, [pc, #28]	@ (8004640 <RS485_SetTransmitMode+0x24>)
 8004624:	2201      	movs	r2, #1
 8004626:	6818      	ldr	r0, [r3, #0]
 8004628:	f002 f998 	bl	800695c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
#endif
}
 800462c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8004630:	4804      	ldr	r0, [pc, #16]	@ (8004644 <RS485_SetTransmitMode+0x28>)
 8004632:	2201      	movs	r2, #1
 8004634:	2140      	movs	r1, #64	@ 0x40
 8004636:	f002 b991 	b.w	800695c <HAL_GPIO_WritePin>
 800463a:	bf00      	nop
 800463c:	200024f0 	.word	0x200024f0
 8004640:	200024f4 	.word	0x200024f4
 8004644:	48000800 	.word	0x48000800

08004648 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8004648:	b508      	push	{r3, lr}
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 800464a:	4b07      	ldr	r3, [pc, #28]	@ (8004668 <RS485_SetReceiveMode+0x20>)
 800464c:	8819      	ldrh	r1, [r3, #0]
 800464e:	4b07      	ldr	r3, [pc, #28]	@ (800466c <RS485_SetReceiveMode+0x24>)
 8004650:	2200      	movs	r2, #0
 8004652:	6818      	ldr	r0, [r3, #0]
 8004654:	f002 f982 	bl	800695c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
#endif
}
 8004658:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800465c:	4804      	ldr	r0, [pc, #16]	@ (8004670 <RS485_SetReceiveMode+0x28>)
 800465e:	2200      	movs	r2, #0
 8004660:	2140      	movs	r1, #64	@ 0x40
 8004662:	f002 b97b 	b.w	800695c <HAL_GPIO_WritePin>
 8004666:	bf00      	nop
 8004668:	200024f0 	.word	0x200024f0
 800466c:	200024f4 	.word	0x200024f4
 8004670:	48000800 	.word	0x48000800

08004674 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8004674:	b570      	push	{r4, r5, r6, lr}
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8004676:	f44f 6601 	mov.w	r6, #2064	@ 0x810
void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 800467a:	4605      	mov	r5, r0
 800467c:	460c      	mov	r4, r1
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 800467e:	4632      	mov	r2, r6
 8004680:	2100      	movs	r1, #0
 8004682:	480f      	ldr	r0, [pc, #60]	@ (80046c0 <RS485_Setup+0x4c>)
 8004684:	f009 fa59 	bl	800db3a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8004688:	2100      	movs	r1, #0
 800468a:	4632      	mov	r2, r6
 800468c:	480d      	ldr	r0, [pc, #52]	@ (80046c4 <RS485_Setup+0x50>)
 800468e:	f009 fa54 	bl	800db3a <memset>
	rs485_tx_frame_head = 0;
 8004692:	4a0d      	ldr	r2, [pc, #52]	@ (80046c8 <RS485_Setup+0x54>)
 8004694:	2300      	movs	r3, #0
 8004696:	7013      	strb	r3, [r2, #0]
	rs485_tx_frame_tail = 0;
 8004698:	4a0c      	ldr	r2, [pc, #48]	@ (80046cc <RS485_Setup+0x58>)
 800469a:	7013      	strb	r3, [r2, #0]

	RS485_DIR_PORT = dir_port;
 800469c:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <RS485_Setup+0x5c>)
 800469e:	601d      	str	r5, [r3, #0]
	RS485_DIR_PIN = dir_pin;
 80046a0:	4b0c      	ldr	r3, [pc, #48]	@ (80046d4 <RS485_Setup+0x60>)
 80046a2:	801c      	strh	r4, [r3, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 80046a4:	f7ff fd16 	bl	80040d4 <modbusGetSlaveAddress>
 80046a8:	4b0b      	ldr	r3, [pc, #44]	@ (80046d8 <RS485_Setup+0x64>)
 80046aa:	7018      	strb	r0, [r3, #0]

	RS485_SetReceiveMode();
 80046ac:	f7ff ffcc 	bl	8004648 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
}
 80046b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80046b4:	4909      	ldr	r1, [pc, #36]	@ (80046dc <RS485_Setup+0x68>)
 80046b6:	480a      	ldr	r0, [pc, #40]	@ (80046e0 <RS485_Setup+0x6c>)
 80046b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046bc:	f005 ba32 	b.w	8009b24 <HAL_UARTEx_ReceiveToIdle_DMA>
 80046c0:	20001be0 	.word	0x20001be0
 80046c4:	200013d0 	.word	0x200013d0
 80046c8:	200013cd 	.word	0x200013cd
 80046cc:	200013cc 	.word	0x200013cc
 80046d0:	200024f4 	.word	0x200024f4
 80046d4:	200024f0 	.word	0x200024f0
 80046d8:	200013c5 	.word	0x200013c5
 80046dc:	200023f0 	.word	0x200023f0
 80046e0:	200011e4 	.word	0x200011e4

080046e4 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80046e4:	1e4b      	subs	r3, r1, #1
 80046e6:	2bff      	cmp	r3, #255	@ 0xff
void RS485_Transmit(uint8_t *data, uint16_t len) {
 80046e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ec:	460e      	mov	r6, r1
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80046ee:	d818      	bhi.n	8004722 <RS485_Transmit+0x3e>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80046f0:	4f0f      	ldr	r7, [pc, #60]	@ (8004730 <RS485_Transmit+0x4c>)

    if (next != rs485_tx_frame_tail) { // if not full
 80046f2:	4b10      	ldr	r3, [pc, #64]	@ (8004734 <RS485_Transmit+0x50>)
    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80046f4:	783c      	ldrb	r4, [r7, #0]
    if (next != rs485_tx_frame_tail) { // if not full
 80046f6:	781b      	ldrb	r3, [r3, #0]
    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80046f8:	3401      	adds	r4, #1
 80046fa:	f004 0407 	and.w	r4, r4, #7
    if (next != rs485_tx_frame_tail) { // if not full
 80046fe:	42a3      	cmp	r3, r4
 8004700:	d011      	beq.n	8004726 <RS485_Transmit+0x42>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8004702:	783b      	ldrb	r3, [r7, #0]
 8004704:	4d0c      	ldr	r5, [pc, #48]	@ (8004738 <RS485_Transmit+0x54>)
 8004706:	f44f 7881 	mov.w	r8, #258	@ 0x102
 800470a:	460a      	mov	r2, r1
 800470c:	4601      	mov	r1, r0
 800470e:	fb08 5003 	mla	r0, r8, r3, r5
 8004712:	f009 fabc 	bl	800dc8e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8004716:	783b      	ldrb	r3, [r7, #0]
 8004718:	fb08 5503 	mla	r5, r8, r3, r5
 800471c:	f8a5 6100 	strh.w	r6, [r5, #256]	@ 0x100
		rs485_tx_frame_head = next;
 8004720:	703c      	strb	r4, [r7, #0]
    } else {
    	usb_serial_println("TX queue overflow!");
    }
}
 8004722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    	usb_serial_println("TX queue overflow!");
 800472a:	4804      	ldr	r0, [pc, #16]	@ (800473c <RS485_Transmit+0x58>)
 800472c:	f7ff ba7c 	b.w	8003c28 <usb_serial_println>
 8004730:	200013cd 	.word	0x200013cd
 8004734:	200013cc 	.word	0x200013cc
 8004738:	200013d0 	.word	0x200013d0
 800473c:	0801018a 	.word	0x0801018a

08004740 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8004740:	6802      	ldr	r2, [r0, #0]
 8004742:	4b1a      	ldr	r3, [pc, #104]	@ (80047ac <HAL_UARTEx_RxEventCallback+0x6c>)
 8004744:	429a      	cmp	r2, r3
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8004746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800474a:	460e      	mov	r6, r1
	if (huart->Instance == USART1) {
 800474c:	d12b      	bne.n	80047a6 <HAL_UARTEx_RxEventCallback+0x66>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800474e:	4f18      	ldr	r7, [pc, #96]	@ (80047b0 <HAL_UARTEx_RxEventCallback+0x70>)
		if (next != rs485_rx_frame_tail) { // if not full
 8004750:	4b18      	ldr	r3, [pc, #96]	@ (80047b4 <HAL_UARTEx_RxEventCallback+0x74>)
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004752:	783c      	ldrb	r4, [r7, #0]
		if (next != rs485_rx_frame_tail) { // if not full
 8004754:	781b      	ldrb	r3, [r3, #0]
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004756:	3401      	adds	r4, #1
 8004758:	f004 0407 	and.w	r4, r4, #7
		if (next != rs485_rx_frame_tail) { // if not full
 800475c:	42a3      	cmp	r3, r4
 800475e:	d01e      	beq.n	800479e <HAL_UARTEx_RxEventCallback+0x5e>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8004760:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004764:	d80f      	bhi.n	8004786 <HAL_UARTEx_RxEventCallback+0x46>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8004766:	7838      	ldrb	r0, [r7, #0]
 8004768:	4d13      	ldr	r5, [pc, #76]	@ (80047b8 <HAL_UARTEx_RxEventCallback+0x78>)
 800476a:	f44f 7881 	mov.w	r8, #258	@ 0x102
 800476e:	460a      	mov	r2, r1
 8004770:	fb08 5000 	mla	r0, r8, r0, r5
 8004774:	4911      	ldr	r1, [pc, #68]	@ (80047bc <HAL_UARTEx_RxEventCallback+0x7c>)
 8004776:	f009 fa8a 	bl	800dc8e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800477a:	783b      	ldrb	r3, [r7, #0]
 800477c:	fb08 5503 	mla	r5, r8, r3, r5
 8004780:	f8a5 6100 	strh.w	r6, [r5, #256]	@ 0x100
				rs485_rx_frame_head = next;
 8004784:	703c      	strb	r4, [r7, #0]
		} else {
			usb_serial_println("RX queue overflow!");
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8004786:	490d      	ldr	r1, [pc, #52]	@ (80047bc <HAL_UARTEx_RxEventCallback+0x7c>)
 8004788:	480d      	ldr	r0, [pc, #52]	@ (80047c0 <HAL_UARTEx_RxEventCallback+0x80>)
 800478a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800478e:	f005 f9c9 	bl	8009b24 <HAL_UARTEx_ReceiveToIdle_DMA>
 8004792:	b140      	cbz	r0, 80047a6 <HAL_UARTEx_RxEventCallback+0x66>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
		}
	}
}
 8004794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8004798:	480a      	ldr	r0, [pc, #40]	@ (80047c4 <HAL_UARTEx_RxEventCallback+0x84>)
 800479a:	f7ff ba45 	b.w	8003c28 <usb_serial_println>
			usb_serial_println("RX queue overflow!");
 800479e:	480a      	ldr	r0, [pc, #40]	@ (80047c8 <HAL_UARTEx_RxEventCallback+0x88>)
 80047a0:	f7ff fa42 	bl	8003c28 <usb_serial_println>
 80047a4:	e7ef      	b.n	8004786 <HAL_UARTEx_RxEventCallback+0x46>
}
 80047a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047aa:	bf00      	nop
 80047ac:	40013800 	.word	0x40013800
 80047b0:	200013cf 	.word	0x200013cf
 80047b4:	200013ce 	.word	0x200013ce
 80047b8:	20001be0 	.word	0x20001be0
 80047bc:	200023f0 	.word	0x200023f0
 80047c0:	200011e4 	.word	0x200011e4
 80047c4:	080101b0 	.word	0x080101b0
 80047c8:	0801019d 	.word	0x0801019d

080047cc <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80047cc:	b508      	push	{r3, lr}
	// Finished sending this frame
	txBusy = 0;
 80047ce:	4b09      	ldr	r3, [pc, #36]	@ (80047f4 <RS485_TCCallback+0x28>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80047d4:	f7ff ff38 	bl	8004648 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80047d8:	4807      	ldr	r0, [pc, #28]	@ (80047f8 <RS485_TCCallback+0x2c>)

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80047da:	4908      	ldr	r1, [pc, #32]	@ (80047fc <RS485_TCCallback+0x30>)
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80047dc:	6802      	ldr	r2, [r0, #0]
 80047de:	6813      	ldr	r3, [r2, #0]
 80047e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047e4:	6013      	str	r3, [r2, #0]

	// !! See bottom of this file for required extra code !!
}
 80047e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80047ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047ee:	f005 b999 	b.w	8009b24 <HAL_UARTEx_ReceiveToIdle_DMA>
 80047f2:	bf00      	nop
 80047f4:	200013c8 	.word	0x200013c8
 80047f8:	200011e4 	.word	0x200011e4
 80047fc:	200023f0 	.word	0x200023f0

08004800 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8004800:	b570      	push	{r4, r5, r6, lr}
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004802:	4c11      	ldr	r4, [pc, #68]	@ (8004848 <RS485_ProcessPendingFrames+0x48>)
 8004804:	4d11      	ldr	r5, [pc, #68]	@ (800484c <RS485_ProcessPendingFrames+0x4c>)
 8004806:	7822      	ldrb	r2, [r4, #0]
 8004808:	782b      	ldrb	r3, [r5, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d100      	bne.n	8004810 <RS485_ProcessPendingFrames+0x10>
			modbus_master_handle_frame(frame_data, frame_len);
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
	}
}
 800480e:	bd70      	pop	{r4, r5, r6, pc}
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8004810:	7823      	ldrb	r3, [r4, #0]
 8004812:	4a0f      	ldr	r2, [pc, #60]	@ (8004850 <RS485_ProcessPendingFrames+0x50>)
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004814:	7821      	ldrb	r1, [r4, #0]
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8004816:	f44f 7681 	mov.w	r6, #258	@ 0x102
 800481a:	4373      	muls	r3, r6
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800481c:	fb06 2101 	mla	r1, r6, r1, r2
		if (address == our_address) {
 8004820:	4e0c      	ldr	r6, [pc, #48]	@ (8004854 <RS485_ProcessPendingFrames+0x54>)
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004822:	f8b1 1100 	ldrh.w	r1, [r1, #256]	@ 0x100
		if (address == our_address) {
 8004826:	7836      	ldrb	r6, [r6, #0]
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8004828:	1898      	adds	r0, r3, r2
		if (address == our_address) {
 800482a:	5cd3      	ldrb	r3, [r2, r3]
 800482c:	429e      	cmp	r6, r3
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800482e:	b289      	uxth	r1, r1
		if (address == our_address) {
 8004830:	d107      	bne.n	8004842 <RS485_ProcessPendingFrames+0x42>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8004832:	f7ff fa85 	bl	8003d40 <modbus_slave_handle_frame>
		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004836:	7823      	ldrb	r3, [r4, #0]
 8004838:	3301      	adds	r3, #1
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	7023      	strb	r3, [r4, #0]
 8004840:	e7e1      	b.n	8004806 <RS485_ProcessPendingFrames+0x6>
			modbus_master_handle_frame(frame_data, frame_len);
 8004842:	f7ff fa01 	bl	8003c48 <modbus_master_handle_frame>
 8004846:	e7f6      	b.n	8004836 <RS485_ProcessPendingFrames+0x36>
 8004848:	200013ce 	.word	0x200013ce
 800484c:	200013cf 	.word	0x200013cf
 8004850:	20001be0 	.word	0x20001be0
 8004854:	200013c5 	.word	0x200013c5

08004858 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8004858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 800485c:	4c22      	ldr	r4, [pc, #136]	@ (80048e8 <RS485_TransmitPendingFrames+0x90>)
 800485e:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8004862:	2b20      	cmp	r3, #32
 8004864:	d13e      	bne.n	80048e4 <RS485_TransmitPendingFrames+0x8c>
 8004866:	4b21      	ldr	r3, [pc, #132]	@ (80048ec <RS485_TransmitPendingFrames+0x94>)
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	2a01      	cmp	r2, #1
 800486c:	d03a      	beq.n	80048e4 <RS485_TransmitPendingFrames+0x8c>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 800486e:	4d20      	ldr	r5, [pc, #128]	@ (80048f0 <RS485_TransmitPendingFrames+0x98>)
 8004870:	4a20      	ldr	r2, [pc, #128]	@ (80048f4 <RS485_TransmitPendingFrames+0x9c>)
 8004872:	7829      	ldrb	r1, [r5, #0]
 8004874:	7812      	ldrb	r2, [r2, #0]
 8004876:	4291      	cmp	r1, r2
 8004878:	d034      	beq.n	80048e4 <RS485_TransmitPendingFrames+0x8c>
			txBusy = 1;
 800487a:	2201      	movs	r2, #1
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800487c:	782e      	ldrb	r6, [r5, #0]
			txBusy = 1;
 800487e:	601a      	str	r2, [r3, #0]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8004880:	f8df 8078 	ldr.w	r8, [pc, #120]	@ 80048fc <RS485_TransmitPendingFrames+0xa4>
 8004884:	782b      	ldrb	r3, [r5, #0]
 8004886:	f44f 7981 	mov.w	r9, #258	@ 0x102
 800488a:	fb09 8303 	mla	r3, r9, r3, r8
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800488e:	b2f6      	uxtb	r6, r6
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8004890:	f8b3 7100 	ldrh.w	r7, [r3, #256]	@ 0x100
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8004894:	f7ff fec2 	bl	800461c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004898:	6822      	ldr	r2, [r4, #0]
 800489a:	6813      	ldr	r3, [r2, #0]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 800489c:	b2bf      	uxth	r7, r7
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800489e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a2:	6013      	str	r3, [r2, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 80048a4:	fb09 8106 	mla	r1, r9, r6, r8
 80048a8:	463a      	mov	r2, r7
 80048aa:	4620      	mov	r0, r4
 80048ac:	f004 fbb6 	bl	800901c <HAL_UART_Transmit_DMA>

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 80048b0:	6822      	ldr	r2, [r4, #0]
 80048b2:	6813      	ldr	r3, [r2, #0]
 80048b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048b8:	6013      	str	r3, [r2, #0]

			if (transmitStatus != HAL_OK) {
 80048ba:	b170      	cbz	r0, 80048da <RS485_TransmitPendingFrames+0x82>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 80048bc:	f7ff fec4 	bl	8004648 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80048c0:	6822      	ldr	r2, [r4, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80048c2:	490d      	ldr	r1, [pc, #52]	@ (80048f8 <RS485_TransmitPendingFrames+0xa0>)
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80048c4:	6813      	ldr	r3, [r2, #0]
 80048c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048ca:	6013      	str	r3, [r2, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80048cc:	4620      	mov	r0, r4
 80048ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80048d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80048d6:	f005 b925 	b.w	8009b24 <HAL_UARTEx_ReceiveToIdle_DMA>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80048da:	782b      	ldrb	r3, [r5, #0]
 80048dc:	3301      	adds	r3, #1
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	702b      	strb	r3, [r5, #0]
}
 80048e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048e8:	200011e4 	.word	0x200011e4
 80048ec:	200013c8 	.word	0x200013c8
 80048f0:	200013cc 	.word	0x200013cc
 80048f4:	200013cd 	.word	0x200013cd
 80048f8:	200023f0 	.word	0x200023f0
 80048fc:	200013d0 	.word	0x200013d0

08004900 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004900:	b508      	push	{r3, lr}
    if (huart->Instance == USART1) {
 8004902:	6802      	ldr	r2, [r0, #0]
 8004904:	4b07      	ldr	r3, [pc, #28]	@ (8004924 <HAL_UART_ErrorCallback+0x24>)
 8004906:	429a      	cmp	r2, r3
 8004908:	d10a      	bne.n	8004920 <HAL_UART_ErrorCallback+0x20>
        usb_serial_println("UART Error! Reinitializing RX...");
 800490a:	4807      	ldr	r0, [pc, #28]	@ (8004928 <HAL_UART_ErrorCallback+0x28>)
 800490c:	f7ff f98c 	bl	8003c28 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    }
}
 8004910:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004914:	4905      	ldr	r1, [pc, #20]	@ (800492c <HAL_UART_ErrorCallback+0x2c>)
 8004916:	4806      	ldr	r0, [pc, #24]	@ (8004930 <HAL_UART_ErrorCallback+0x30>)
 8004918:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800491c:	f005 b902 	b.w	8009b24 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8004920:	bd08      	pop	{r3, pc}
 8004922:	bf00      	nop
 8004924:	40013800 	.word	0x40013800
 8004928:	080101ce 	.word	0x080101ce
 800492c:	200023f0 	.word	0x200023f0
 8004930:	200011e4 	.word	0x200011e4

08004934 <DS3231_ReadTime>:

static uint8_t DecimalToBCD(uint8_t dec) {
	return ((dec / 10) << 4) | (dec % 10);
}

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8004934:	b530      	push	{r4, r5, lr}
 8004936:	b087      	sub	sp, #28
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8004938:	2300      	movs	r3, #0

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 800493a:	f04f 35ff 	mov.w	r5, #4294967295
HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 800493e:	4604      	mov	r4, r0
	uint8_t startRegister = 0x00;
 8004940:	f88d 300f 	strb.w	r3, [sp, #15]
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8004944:	482f      	ldr	r0, [pc, #188]	@ (8004a04 <DS3231_ReadTime+0xd0>)
 8004946:	9500      	str	r5, [sp, #0]
 8004948:	2301      	movs	r3, #1
 800494a:	f10d 020f 	add.w	r2, sp, #15
 800494e:	21d0      	movs	r1, #208	@ 0xd0
 8004950:	f002 f9e6 	bl	8006d20 <HAL_I2C_Master_Transmit>
 8004954:	b110      	cbz	r0, 800495c <DS3231_ReadTime+0x28>
		return HAL_ERROR;
 8004956:	2001      	movs	r0, #1
	time->day = BCDToDecimal(rawData[4]);
	time->month = BCDToDecimal(rawData[5] & 0x1F);
	time->year = BCDToDecimal(rawData[6]);

	return HAL_OK;
}
 8004958:	b007      	add	sp, #28
 800495a:	bd30      	pop	{r4, r5, pc}
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 800495c:	4829      	ldr	r0, [pc, #164]	@ (8004a04 <DS3231_ReadTime+0xd0>)
 800495e:	9500      	str	r5, [sp, #0]
 8004960:	2307      	movs	r3, #7
 8004962:	aa04      	add	r2, sp, #16
 8004964:	21d0      	movs	r1, #208	@ 0xd0
 8004966:	f002 fa89 	bl	8006e7c <HAL_I2C_Master_Receive>
 800496a:	2800      	cmp	r0, #0
 800496c:	d1f3      	bne.n	8004956 <DS3231_ReadTime+0x22>
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 800496e:	f89d 3010 	ldrb.w	r3, [sp, #16]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8004972:	f3c3 1202 	ubfx	r2, r3, #4, #3
 8004976:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8004982:	7023      	strb	r3, [r4, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8004984:	f89d 3011 	ldrb.w	r3, [sp, #17]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8004988:	091a      	lsrs	r2, r3, #4
 800498a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800498e:	f003 030f 	and.w	r3, r3, #15
 8004992:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->minutes = BCDToDecimal(rawData[1]);
 8004996:	7063      	strb	r3, [r4, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8004998:	f89d 3012 	ldrb.w	r3, [sp, #18]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 800499c:	f3c3 1201 	ubfx	r2, r3, #4, #2
 80049a0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049a4:	f003 030f 	and.w	r3, r3, #15
 80049a8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 80049ac:	70a3      	strb	r3, [r4, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 80049ae:	f89d 3013 	ldrb.w	r3, [sp, #19]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80049b2:	091a      	lsrs	r2, r3, #4
 80049b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049b8:	f003 030f 	and.w	r3, r3, #15
 80049bc:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->day_of_week = BCDToDecimal(rawData[3]);
 80049c0:	70e3      	strb	r3, [r4, #3]
	time->day = BCDToDecimal(rawData[4]);
 80049c2:	f89d 3014 	ldrb.w	r3, [sp, #20]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80049c6:	091a      	lsrs	r2, r3, #4
 80049c8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049cc:	f003 030f 	and.w	r3, r3, #15
 80049d0:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->day = BCDToDecimal(rawData[4]);
 80049d4:	7123      	strb	r3, [r4, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 80049d6:	f89d 3015 	ldrb.w	r3, [sp, #21]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80049da:	f3c3 1200 	ubfx	r2, r3, #4, #1
 80049de:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 80049ea:	7163      	strb	r3, [r4, #5]
	time->year = BCDToDecimal(rawData[6]);
 80049ec:	f89d 3016 	ldrb.w	r3, [sp, #22]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80049f0:	091a      	lsrs	r2, r3, #4
 80049f2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80049f6:	f003 030f 	and.w	r3, r3, #15
 80049fa:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	time->year = BCDToDecimal(rawData[6]);
 80049fe:	71a3      	strb	r3, [r4, #6]
	return HAL_OK;
 8004a00:	e7aa      	b.n	8004958 <DS3231_ReadTime+0x24>
 8004a02:	bf00      	nop
 8004a04:	200012dc 	.word	0x200012dc

08004a08 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8004a08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;

	rawData[0] = DecimalToBCD(time->seconds);
 8004a0a:	7802      	ldrb	r2, [r0, #0]
	return ((dec / 10) << 4) | (dec % 10);
 8004a0c:	230a      	movs	r3, #10
 8004a0e:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a12:	fb03 2211 	mls	r2, r3, r1, r2
 8004a16:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[0] = DecimalToBCD(time->seconds);
 8004a1a:	f88d 2010 	strb.w	r2, [sp, #16]
	rawData[1] = DecimalToBCD(time->minutes);
 8004a1e:	7842      	ldrb	r2, [r0, #1]
	return ((dec / 10) << 4) | (dec % 10);
 8004a20:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a24:	fb03 2211 	mls	r2, r3, r1, r2
 8004a28:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[1] = DecimalToBCD(time->minutes);
 8004a2c:	f88d 2011 	strb.w	r2, [sp, #17]
	rawData[2] = DecimalToBCD(time->hours);
 8004a30:	7882      	ldrb	r2, [r0, #2]
	return ((dec / 10) << 4) | (dec % 10);
 8004a32:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a36:	fb03 2211 	mls	r2, r3, r1, r2
 8004a3a:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[2] = DecimalToBCD(time->hours);
 8004a3e:	f88d 2012 	strb.w	r2, [sp, #18]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8004a42:	78c2      	ldrb	r2, [r0, #3]
	return ((dec / 10) << 4) | (dec % 10);
 8004a44:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a48:	fb03 2211 	mls	r2, r3, r1, r2
 8004a4c:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[3] = DecimalToBCD(time->day_of_week);
 8004a50:	f88d 2013 	strb.w	r2, [sp, #19]
	rawData[4] = DecimalToBCD(time->day);
 8004a54:	7902      	ldrb	r2, [r0, #4]
	return ((dec / 10) << 4) | (dec % 10);
 8004a56:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a5a:	fb03 2211 	mls	r2, r3, r1, r2
 8004a5e:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[4] = DecimalToBCD(time->day);
 8004a62:	f88d 2014 	strb.w	r2, [sp, #20]
	rawData[5] = DecimalToBCD(time->month);
 8004a66:	7942      	ldrb	r2, [r0, #5]
	return ((dec / 10) << 4) | (dec % 10);
 8004a68:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a6c:	fb03 2211 	mls	r2, r3, r1, r2
 8004a70:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[5] = DecimalToBCD(time->month);
 8004a74:	f88d 2015 	strb.w	r2, [sp, #21]
	rawData[6] = DecimalToBCD(time->year);
 8004a78:	7982      	ldrb	r2, [r0, #6]
	return ((dec / 10) << 4) | (dec % 10);
 8004a7a:	fbb2 f1f3 	udiv	r1, r2, r3
 8004a7e:	fb03 2211 	mls	r2, r3, r1, r2
 8004a82:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
	rawData[6] = DecimalToBCD(time->year);
 8004a86:	f88d 2016 	strb.w	r2, [sp, #22]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8004a8a:	2307      	movs	r3, #7
 8004a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a90:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004a94:	ab04      	add	r3, sp, #16
 8004a96:	9300      	str	r3, [sp, #0]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	21d0      	movs	r1, #208	@ 0xd0
 8004a9e:	4804      	ldr	r0, [pc, #16]	@ (8004ab0 <DS3231_SetTime+0xa8>)
 8004aa0:	f002 fa84 	bl	8006fac <HAL_I2C_Mem_Write>
		return HAL_ERROR;
	}

	return HAL_OK;
}
 8004aa4:	3800      	subs	r0, #0
 8004aa6:	bf18      	it	ne
 8004aa8:	2001      	movne	r0, #1
 8004aaa:	b007      	add	sp, #28
 8004aac:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ab0:	200012dc 	.word	0x200012dc

08004ab4 <SD_Unmount>:

	isMounted = true;
	return true;
}

void SD_Unmount(void) {
 8004ab4:	b510      	push	{r4, lr}
	// Unmount
	f_mount(NULL, (TCHAR const*)USERPath, 0);
 8004ab6:	4c06      	ldr	r4, [pc, #24]	@ (8004ad0 <SD_Unmount+0x1c>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	4610      	mov	r0, r2
 8004abc:	4621      	mov	r1, r4
 8004abe:	f007 fb65 	bl	800c18c <f_mount>

	// Unlink the driver
	FATFS_UnLinkDriver(USERPath);
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	f007 ff6c 	bl	800c9a0 <FATFS_UnLinkDriver>

	isMounted = false;
 8004ac8:	4b02      	ldr	r3, [pc, #8]	@ (8004ad4 <SD_Unmount+0x20>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	701a      	strb	r2, [r3, #0]
}
 8004ace:	bd10      	pop	{r4, pc}
 8004ad0:	20002991 	.word	0x20002991
 8004ad4:	20002519 	.word	0x20002519

08004ad8 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
SD_Status SD_Detect(void) {
 8004ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (SD_CARD_DETECT_ENABLE == true) {
        if (HAL_GPIO_ReadPin(SD_CARD_PORT, SD_CARD_PIN) == GPIO_PIN_RESET) {
 8004ada:	4817      	ldr	r0, [pc, #92]	@ (8004b38 <SD_Detect+0x60>)
 8004adc:	4c17      	ldr	r4, [pc, #92]	@ (8004b3c <SD_Detect+0x64>)
 8004ade:	4d18      	ldr	r5, [pc, #96]	@ (8004b40 <SD_Detect+0x68>)
 8004ae0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004ae4:	f001 ff34 	bl	8006950 <HAL_GPIO_ReadPin>
 8004ae8:	b9d0      	cbnz	r0, 8004b20 <SD_Detect+0x48>
        	// Card is detected

        	lastKnownInsertedStatus = true;

            if (!isMounted) {
 8004aea:	782b      	ldrb	r3, [r5, #0]
        	lastKnownInsertedStatus = true;
 8004aec:	2601      	movs	r6, #1
 8004aee:	7026      	strb	r6, [r4, #0]
            if (!isMounted) {
 8004af0:	bb03      	cbnz	r3, 8004b34 <SD_Detect+0x5c>
	SD_Unmount();
 8004af2:	f7ff ffdf 	bl	8004ab4 <SD_Unmount>
	if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0) {
 8004af6:	4913      	ldr	r1, [pc, #76]	@ (8004b44 <SD_Detect+0x6c>)
 8004af8:	4813      	ldr	r0, [pc, #76]	@ (8004b48 <SD_Detect+0x70>)
 8004afa:	f007 ff35 	bl	800c968 <FATFS_LinkDriver>
 8004afe:	4607      	mov	r7, r0
 8004b00:	b940      	cbnz	r0, 8004b14 <SD_Detect+0x3c>
	SPI_ReInit();
 8004b02:	f7fe fac1 	bl	8003088 <SPI_ReInit>
	FRESULT res = f_mount(&fatFs, (TCHAR const*)USERPath, 1);
 8004b06:	490f      	ldr	r1, [pc, #60]	@ (8004b44 <SD_Detect+0x6c>)
 8004b08:	4810      	ldr	r0, [pc, #64]	@ (8004b4c <SD_Detect+0x74>)
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	f007 fb3e 	bl	800c18c <f_mount>
	if (res != FR_OK) {
 8004b10:	b110      	cbz	r0, 8004b18 <SD_Detect+0x40>
		isMounted = false;
 8004b12:	702f      	strb	r7, [r5, #0]
                return SD_Mount() ? SD_INSERTED_MOUNT_SUCCESS : SD_INSERTED_MOUNT_FAILURE;
 8004b14:	2001      	movs	r0, #1
    } else {
        // No card detect pin, just try mounting every time.
    	// Remounting will not work. This is for test only.
        return SD_Mount() ? SD_MOUNTED : SD_NO_CARD;
    }
}
 8004b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	lastKnownInsertedStatus = true;
 8004b18:	7026      	strb	r6, [r4, #0]
	isMounted = true;
 8004b1a:	702e      	strb	r6, [r5, #0]
                return SD_Mount() ? SD_INSERTED_MOUNT_SUCCESS : SD_INSERTED_MOUNT_FAILURE;
 8004b1c:	2002      	movs	r0, #2
 8004b1e:	e7fa      	b.n	8004b16 <SD_Detect+0x3e>
            if (lastKnownInsertedStatus) {
 8004b20:	7820      	ldrb	r0, [r4, #0]
            isMounted = false;
 8004b22:	2600      	movs	r6, #0
 8004b24:	702e      	strb	r6, [r5, #0]
            if (lastKnownInsertedStatus) {
 8004b26:	2800      	cmp	r0, #0
 8004b28:	d0f5      	beq.n	8004b16 <SD_Detect+0x3e>
            	SD_Unmount();
 8004b2a:	f7ff ffc3 	bl	8004ab4 <SD_Unmount>
            	lastKnownInsertedStatus = false;
 8004b2e:	7026      	strb	r6, [r4, #0]
            	return SD_REMOVED;
 8004b30:	2003      	movs	r0, #3
 8004b32:	e7f0      	b.n	8004b16 <SD_Detect+0x3e>
            return SD_MOUNTED;
 8004b34:	2004      	movs	r0, #4
 8004b36:	e7ee      	b.n	8004b16 <SD_Detect+0x3e>
 8004b38:	48000800 	.word	0x48000800
 8004b3c:	20002518 	.word	0x20002518
 8004b40:	20002519 	.word	0x20002519
 8004b44:	20002991 	.word	0x20002991
 8004b48:	20000010 	.word	0x20000010
 8004b4c:	2000274c 	.word	0x2000274c

08004b50 <SD_IsMounted>:

bool SD_IsMounted(void) {
	return isMounted;
}
 8004b50:	4b01      	ldr	r3, [pc, #4]	@ (8004b58 <SD_IsMounted+0x8>)
 8004b52:	7818      	ldrb	r0, [r3, #0]
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	20002519 	.word	0x20002519

08004b5c <SD_Log>:

bool SD_Log(const char* message) {
 8004b5c:	b570      	push	{r4, r5, r6, lr}
	if (!isMounted) return false;
 8004b5e:	4b30      	ldr	r3, [pc, #192]	@ (8004c20 <SD_Log+0xc4>)
 8004b60:	781b      	ldrb	r3, [r3, #0]
bool SD_Log(const char* message) {
 8004b62:	b0ca      	sub	sp, #296	@ 0x128
 8004b64:	4606      	mov	r6, r0
	if (!isMounted) return false;
 8004b66:	b1db      	cbz	r3, 8004ba0 <SD_Log+0x44>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8004b68:	a804      	add	r0, sp, #16
 8004b6a:	f7ff fee3 	bl	8004934 <DS3231_ReadTime>
 8004b6e:	b1d0      	cbz	r0, 8004ba6 <SD_Log+0x4a>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8004b70:	492c      	ldr	r1, [pc, #176]	@ (8004c24 <SD_Log+0xc8>)
 8004b72:	482d      	ldr	r0, [pc, #180]	@ (8004c28 <SD_Log+0xcc>)
 8004b74:	f009 f883 	bl	800dc7e <strcpy>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8004b78:	492c      	ldr	r1, [pc, #176]	@ (8004c2c <SD_Log+0xd0>)
 8004b7a:	a806      	add	r0, sp, #24
 8004b7c:	f009 f87f 	bl	800dc7e <strcpy>
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8004b80:	4d2b      	ldr	r5, [pc, #172]	@ (8004c30 <SD_Log+0xd4>)
 8004b82:	4929      	ldr	r1, [pc, #164]	@ (8004c28 <SD_Log+0xcc>)
 8004b84:	2212      	movs	r2, #18
 8004b86:	4628      	mov	r0, r5
 8004b88:	f007 fb2a 	bl	800c1e0 <f_open>
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8004b8c:	b940      	cbnz	r0, 8004ba0 <SD_Log+0x44>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8004b8e:	68e9      	ldr	r1, [r5, #12]
 8004b90:	4628      	mov	r0, r5
 8004b92:	f007 fd4a 	bl	800c62a <f_lseek>
	if (res != FR_OK) {
 8004b96:	4604      	mov	r4, r0
 8004b98:	b310      	cbz	r0, 8004be0 <SD_Log+0x84>
		f_close(&logFile);
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	f007 fd34 	bl	800c608 <f_close>
	if (!isMounted) return false;
 8004ba0:	2000      	movs	r0, #0
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
	f_close(&logFile);

	return (res == FR_OK && bytesWritten == strlen(line));
}
 8004ba2:	b04a      	add	sp, #296	@ 0x128
 8004ba4:	bd70      	pop	{r4, r5, r6, pc}
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8004ba6:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8004baa:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004bae:	9201      	str	r2, [sp, #4]
 8004bb0:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8004bb4:	9200      	str	r2, [sp, #0]
 8004bb6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8004bba:	4a1e      	ldr	r2, [pc, #120]	@ (8004c34 <SD_Log+0xd8>)
 8004bbc:	481a      	ldr	r0, [pc, #104]	@ (8004c28 <SD_Log+0xcc>)
 8004bbe:	2120      	movs	r1, #32
 8004bc0:	f008 ff06 	bl	800d9d0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8004bc4:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	4a19      	ldr	r2, [pc, #100]	@ (8004c38 <SD_Log+0xdc>)
 8004bd2:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8004bd6:	2110      	movs	r1, #16
 8004bd8:	a806      	add	r0, sp, #24
 8004bda:	f008 fef9 	bl	800d9d0 <sniprintf>
 8004bde:	e7cf      	b.n	8004b80 <SD_Log+0x24>
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8004be0:	4a16      	ldr	r2, [pc, #88]	@ (8004c3c <SD_Log+0xe0>)
 8004be2:	9600      	str	r6, [sp, #0]
 8004be4:	ab06      	add	r3, sp, #24
 8004be6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004bea:	a80a      	add	r0, sp, #40	@ 0x28
 8004bec:	f008 fef0 	bl	800d9d0 <sniprintf>
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8004bf0:	a80a      	add	r0, sp, #40	@ 0x28
 8004bf2:	f7fb fb65 	bl	80002c0 <strlen>
 8004bf6:	ab03      	add	r3, sp, #12
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	a90a      	add	r1, sp, #40	@ 0x28
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	f007 fbed 	bl	800c3dc <f_write>
 8004c02:	4606      	mov	r6, r0
	f_close(&logFile);
 8004c04:	4628      	mov	r0, r5
 8004c06:	f007 fcff 	bl	800c608 <f_close>
	return (res == FR_OK && bytesWritten == strlen(line));
 8004c0a:	b93e      	cbnz	r6, 8004c1c <SD_Log+0xc0>
 8004c0c:	a80a      	add	r0, sp, #40	@ 0x28
 8004c0e:	f7fb fb57 	bl	80002c0 <strlen>
 8004c12:	9c03      	ldr	r4, [sp, #12]
 8004c14:	1a23      	subs	r3, r4, r0
 8004c16:	4258      	negs	r0, r3
 8004c18:	4158      	adcs	r0, r3
 8004c1a:	e7c2      	b.n	8004ba2 <SD_Log+0x46>
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	e7c0      	b.n	8004ba2 <SD_Log+0x46>
 8004c20:	20002519 	.word	0x20002519
 8004c24:	080101ef 	.word	0x080101ef
 8004c28:	200024f8 	.word	0x200024f8
 8004c2c:	08010200 	.word	0x08010200
 8004c30:	2000251c 	.word	0x2000251c
 8004c34:	0801020c 	.word	0x0801020c
 8004c38:	0801021f 	.word	0x0801021f
 8004c3c:	08010231 	.word	0x08010231

08004c40 <SD_GetStats>:

SD_Stats SD_GetStats(void) {
	SD_Stats stats = {0};
 8004c40:	2300      	movs	r3, #0
SD_Stats SD_GetStats(void) {
 8004c42:	b513      	push	{r0, r1, r4, lr}
	SD_Stats stats = {0};
 8004c44:	e9c0 3300 	strd	r3, r3, [r0]
 8004c48:	6083      	str	r3, [r0, #8]

	if (!isMounted) {
 8004c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c84 <SD_GetStats+0x44>)
 8004c4c:	781b      	ldrb	r3, [r3, #0]
SD_Stats SD_GetStats(void) {
 8004c4e:	4604      	mov	r4, r0
	if (!isMounted) {
 8004c50:	b1a3      	cbz	r3, 8004c7c <SD_GetStats+0x3c>
		stats.success = false;
		return stats;
	}

	DWORD free_clusters, total_sectors, free_sectors;
	FATFS *fs_ptr = &fatFs;
 8004c52:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <SD_GetStats+0x48>)

	FRESULT res = f_getfree("", &free_clusters, &fs_ptr);
 8004c54:	480d      	ldr	r0, [pc, #52]	@ (8004c8c <SD_GetStats+0x4c>)
	FATFS *fs_ptr = &fatFs;
 8004c56:	9301      	str	r3, [sp, #4]
	FRESULT res = f_getfree("", &free_clusters, &fs_ptr);
 8004c58:	aa01      	add	r2, sp, #4
 8004c5a:	4669      	mov	r1, sp
 8004c5c:	f007 fe02 	bl	800c864 <f_getfree>
	if (res != FR_OK) {
 8004c60:	b960      	cbnz	r0, 8004c7c <SD_GetStats+0x3c>
	}

	// From Chan's FatFs documentation:
	// total_sectors = (fs->n_fatent - 2) * fs->csize;
	// free_sectors  = free_clusters * fs->csize;
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 8004c62:	9801      	ldr	r0, [sp, #4]
	free_sectors  = free_clusters * fs_ptr->csize;
 8004c64:	9b00      	ldr	r3, [sp, #0]
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 8004c66:	8941      	ldrh	r1, [r0, #10]
	free_sectors  = free_clusters * fs_ptr->csize;
 8004c68:	434b      	muls	r3, r1

	// Sector size is 512 bytes -> 1 sector = 0.5 KiB
	// Convert to MB: (sectors / 2) / 1024 = MB
	stats.totalMB = total_sectors / 2048;
	stats.freeMB  = free_sectors / 2048;
 8004c6a:	0ada      	lsrs	r2, r3, #11
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 8004c6c:	6983      	ldr	r3, [r0, #24]
 8004c6e:	3b02      	subs	r3, #2
 8004c70:	434b      	muls	r3, r1
	stats.totalMB = total_sectors / 2048;
 8004c72:	0adb      	lsrs	r3, r3, #11
	stats.success = true;

	return stats;
 8004c74:	e9c4 3200 	strd	r3, r2, [r4]
 8004c78:	2301      	movs	r3, #1
 8004c7a:	7223      	strb	r3, [r4, #8]
}
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	b002      	add	sp, #8
 8004c80:	bd10      	pop	{r4, pc}
 8004c82:	bf00      	nop
 8004c84:	20002519 	.word	0x20002519
 8004c88:	2000274c 	.word	0x2000274c
 8004c8c:	08010237 	.word	0x08010237

08004c90 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004c90:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004c92:	2332      	movs	r3, #50	@ 0x32
{
 8004c94:	f88d 000f 	strb.w	r0, [sp, #15]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	f10d 0217 	add.w	r2, sp, #23
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	f10d 010f 	add.w	r1, sp, #15
 8004ca4:	4803      	ldr	r0, [pc, #12]	@ (8004cb4 <xchg_spi+0x24>)
 8004ca6:	f004 f83f 	bl	8008d28 <HAL_SPI_TransmitReceive>
    return rxDat;
}
 8004caa:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8004cae:	b007      	add	sp, #28
 8004cb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004cb4:	20001278 	.word	0x20001278

08004cb8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004cb8:	b570      	push	{r4, r5, r6, lr}
 8004cba:	4605      	mov	r5, r0
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004cbc:	f000 fcd4 	bl	8005668 <HAL_GetTick>
 8004cc0:	4606      	mov	r6, r0
	waitSpiTimerTickDelay = (uint32_t)wt;
	do {
		d = xchg_spi(0xFF);
 8004cc2:	20ff      	movs	r0, #255	@ 0xff
 8004cc4:	f7ff ffe4 	bl	8004c90 <xchg_spi>
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004cc8:	28ff      	cmp	r0, #255	@ 0xff
		d = xchg_spi(0xFF);
 8004cca:	4604      	mov	r4, r0
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004ccc:	d004      	beq.n	8004cd8 <wait_ready+0x20>
 8004cce:	f000 fccb 	bl	8005668 <HAL_GetTick>
 8004cd2:	1b83      	subs	r3, r0, r6
 8004cd4:	42ab      	cmp	r3, r5
 8004cd6:	d3f4      	bcc.n	8004cc2 <wait_ready+0xa>

	return (d == 0xFF) ? 1 : 0;
 8004cd8:	f1a4 03ff 	sub.w	r3, r4, #255	@ 0xff
 8004cdc:	4258      	negs	r0, r3
 8004cde:	4158      	adcs	r0, r3
}
 8004ce0:	bd70      	pop	{r4, r5, r6, pc}
	...

08004ce4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004ce4:	b508      	push	{r3, lr}
	CS_HIGH();		/* Set CS# high */
 8004ce6:	4805      	ldr	r0, [pc, #20]	@ (8004cfc <despiselect+0x18>)
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004cee:	f001 fe35 	bl	800695c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */

}
 8004cf2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004cf6:	20ff      	movs	r0, #255	@ 0xff
 8004cf8:	f7ff bfca 	b.w	8004c90 <xchg_spi>
 8004cfc:	48000800 	.word	0x48000800

08004d00 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004d00:	b510      	push	{r4, lr}
	CS_LOW();		/* Set CS# low */
 8004d02:	2200      	movs	r2, #0
 8004d04:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004d08:	4808      	ldr	r0, [pc, #32]	@ (8004d2c <spiselect+0x2c>)
 8004d0a:	f001 fe27 	bl	800695c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004d0e:	20ff      	movs	r0, #255	@ 0xff
 8004d10:	f7ff ffbe 	bl	8004c90 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004d14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004d18:	f7ff ffce 	bl	8004cb8 <wait_ready>
 8004d1c:	4604      	mov	r4, r0
 8004d1e:	b918      	cbnz	r0, 8004d28 <spiselect+0x28>

	despiselect();
 8004d20:	f7ff ffe0 	bl	8004ce4 <despiselect>
	return 0;	/* Timeout */
}
 8004d24:	4620      	mov	r0, r4
 8004d26:	bd10      	pop	{r4, pc}
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004d28:	2401      	movs	r4, #1
 8004d2a:	e7fb      	b.n	8004d24 <spiselect+0x24>
 8004d2c:	48000800 	.word	0x48000800

08004d30 <send_cmd>:
)
{
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004d30:	0602      	lsls	r2, r0, #24
{
 8004d32:	b538      	push	{r3, r4, r5, lr}
 8004d34:	4604      	mov	r4, r0
 8004d36:	460d      	mov	r5, r1
	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004d38:	d507      	bpl.n	8004d4a <send_cmd+0x1a>
		cmd &= 0x7F;
		res = send_cmd(CMD55, 0);
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	2037      	movs	r0, #55	@ 0x37
 8004d3e:	f7ff fff7 	bl	8004d30 <send_cmd>
		if (res > 1) return res;
 8004d42:	2801      	cmp	r0, #1
 8004d44:	d82b      	bhi.n	8004d9e <send_cmd+0x6e>
		cmd &= 0x7F;
 8004d46:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004d4a:	2c0c      	cmp	r4, #12
 8004d4c:	d128      	bne.n	8004da0 <send_cmd+0x70>
		despiselect();
		if (!spiselect()) return 0xFF;
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004d4e:	f044 0040 	orr.w	r0, r4, #64	@ 0x40
 8004d52:	f7ff ff9d 	bl	8004c90 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004d56:	0e28      	lsrs	r0, r5, #24
 8004d58:	f7ff ff9a 	bl	8004c90 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004d5c:	f3c5 4007 	ubfx	r0, r5, #16, #8
 8004d60:	f7ff ff96 	bl	8004c90 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004d64:	f3c5 2007 	ubfx	r0, r5, #8, #8
 8004d68:	f7ff ff92 	bl	8004c90 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004d6c:	b2e8      	uxtb	r0, r5
 8004d6e:	f7ff ff8f 	bl	8004c90 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004d72:	b1ec      	cbz	r4, 8004db0 <send_cmd+0x80>
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004d74:	2c08      	cmp	r4, #8
 8004d76:	bf0c      	ite	eq
 8004d78:	2087      	moveq	r0, #135	@ 0x87
 8004d7a:	2001      	movne	r0, #1
	xchg_spi(n);
 8004d7c:	f7ff ff88 	bl	8004c90 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004d80:	2c0c      	cmp	r4, #12
 8004d82:	d102      	bne.n	8004d8a <send_cmd+0x5a>
 8004d84:	20ff      	movs	r0, #255	@ 0xff
 8004d86:	f7ff ff83 	bl	8004c90 <xchg_spi>
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004d8a:	240a      	movs	r4, #10
	n = 10;								/* Wait for response (10 bytes max) */
	do {
		res = xchg_spi(0xFF);
 8004d8c:	20ff      	movs	r0, #255	@ 0xff
 8004d8e:	f7ff ff7f 	bl	8004c90 <xchg_spi>
	} while ((res & 0x80) && --n);
 8004d92:	0603      	lsls	r3, r0, #24
 8004d94:	d503      	bpl.n	8004d9e <send_cmd+0x6e>
 8004d96:	3c01      	subs	r4, #1
 8004d98:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8004d9c:	d1f6      	bne.n	8004d8c <send_cmd+0x5c>

	return res;							/* Return received response */
}
 8004d9e:	bd38      	pop	{r3, r4, r5, pc}
		despiselect();
 8004da0:	f7ff ffa0 	bl	8004ce4 <despiselect>
		if (!spiselect()) return 0xFF;
 8004da4:	f7ff ffac 	bl	8004d00 <spiselect>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	d1d0      	bne.n	8004d4e <send_cmd+0x1e>
 8004dac:	20ff      	movs	r0, #255	@ 0xff
 8004dae:	e7f6      	b.n	8004d9e <send_cmd+0x6e>
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004db0:	2095      	movs	r0, #149	@ 0x95
 8004db2:	e7e3      	b.n	8004d7c <send_cmd+0x4c>

08004db4 <xmit_datablock>:
{
 8004db4:	b538      	push	{r3, r4, r5, lr}
 8004db6:	4605      	mov	r5, r0
	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004db8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
{
 8004dbc:	460c      	mov	r4, r1
	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004dbe:	f7ff ff7b 	bl	8004cb8 <wait_ready>
 8004dc2:	b1d0      	cbz	r0, 8004dfa <xmit_datablock+0x46>
	xchg_spi(token);					/* Send token */
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	f7ff ff63 	bl	8004c90 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004dca:	2cfd      	cmp	r4, #253	@ 0xfd
 8004dcc:	d016      	beq.n	8004dfc <xmit_datablock+0x48>
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8004dce:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	4809      	ldr	r0, [pc, #36]	@ (8004e00 <xmit_datablock+0x4c>)
 8004dda:	f003 fedf 	bl	8008b9c <HAL_SPI_Transmit>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004dde:	20ff      	movs	r0, #255	@ 0xff
 8004de0:	f7ff ff56 	bl	8004c90 <xchg_spi>
 8004de4:	20ff      	movs	r0, #255	@ 0xff
 8004de6:	f7ff ff53 	bl	8004c90 <xchg_spi>
		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004dea:	20ff      	movs	r0, #255	@ 0xff
 8004dec:	f7ff ff50 	bl	8004c90 <xchg_spi>
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004df0:	f000 001f 	and.w	r0, r0, #31
 8004df4:	1f43      	subs	r3, r0, #5
 8004df6:	4258      	negs	r0, r3
 8004df8:	4158      	adcs	r0, r3
}
 8004dfa:	bd38      	pop	{r3, r4, r5, pc}
	return 1;
 8004dfc:	2001      	movs	r0, #1
 8004dfe:	e7fc      	b.n	8004dfa <xmit_datablock+0x46>
 8004e00:	20001278 	.word	0x20001278

08004e04 <SPI_Timer_On>:
void SPI_Timer_On(uint32_t waitTicks) {
 8004e04:	b510      	push	{r4, lr}
 8004e06:	4604      	mov	r4, r0
    spiTimerTickStart = HAL_GetTick();
 8004e08:	f000 fc2e 	bl	8005668 <HAL_GetTick>
 8004e0c:	4b02      	ldr	r3, [pc, #8]	@ (8004e18 <SPI_Timer_On+0x14>)
 8004e0e:	6018      	str	r0, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8004e10:	4b02      	ldr	r3, [pc, #8]	@ (8004e1c <SPI_Timer_On+0x18>)
 8004e12:	601c      	str	r4, [r3, #0]
}
 8004e14:	bd10      	pop	{r4, pc}
 8004e16:	bf00      	nop
 8004e18:	20002984 	.word	0x20002984
 8004e1c:	20002980 	.word	0x20002980

08004e20 <SPI_Timer_Status>:
uint8_t SPI_Timer_Status() {
 8004e20:	b508      	push	{r3, lr}
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004e22:	f000 fc21 	bl	8005668 <HAL_GetTick>
 8004e26:	4b05      	ldr	r3, [pc, #20]	@ (8004e3c <SPI_Timer_Status+0x1c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	1ac0      	subs	r0, r0, r3
 8004e2c:	4b04      	ldr	r3, [pc, #16]	@ (8004e40 <SPI_Timer_Status+0x20>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
}
 8004e30:	4298      	cmp	r0, r3
 8004e32:	bf2c      	ite	cs
 8004e34:	2000      	movcs	r0, #0
 8004e36:	2001      	movcc	r0, #1
 8004e38:	bd08      	pop	{r3, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20002984 	.word	0x20002984
 8004e40:	20002980 	.word	0x20002980

08004e44 <rcvr_datablock>:
{
 8004e44:	b538      	push	{r3, r4, r5, lr}
 8004e46:	4604      	mov	r4, r0
	SPI_Timer_On(200);
 8004e48:	20c8      	movs	r0, #200	@ 0xc8
{
 8004e4a:	460d      	mov	r5, r1
	SPI_Timer_On(200);
 8004e4c:	f7ff ffda 	bl	8004e04 <SPI_Timer_On>
		token = xchg_spi(0xFF);
 8004e50:	20ff      	movs	r0, #255	@ 0xff
 8004e52:	f7ff ff1d 	bl	8004c90 <xchg_spi>
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004e56:	28ff      	cmp	r0, #255	@ 0xff
 8004e58:	d003      	beq.n	8004e62 <rcvr_datablock+0x1e>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004e5a:	28fe      	cmp	r0, #254	@ 0xfe
 8004e5c:	d006      	beq.n	8004e6c <rcvr_datablock+0x28>
 8004e5e:	2000      	movs	r0, #0
}
 8004e60:	bd38      	pop	{r3, r4, r5, pc}
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004e62:	f7ff ffdd 	bl	8004e20 <SPI_Timer_Status>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	d1f2      	bne.n	8004e50 <rcvr_datablock+0xc>
 8004e6a:	e7f8      	b.n	8004e5e <rcvr_datablock+0x1a>
 8004e6c:	4425      	add	r5, r4
		*(buff+i) = xchg_spi(0xFF);
 8004e6e:	20ff      	movs	r0, #255	@ 0xff
 8004e70:	f7ff ff0e 	bl	8004c90 <xchg_spi>
 8004e74:	f804 0b01 	strb.w	r0, [r4], #1
	for(UINT i=0; i<btr; i++) {
 8004e78:	42ac      	cmp	r4, r5
 8004e7a:	d1f8      	bne.n	8004e6e <rcvr_datablock+0x2a>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004e7c:	20ff      	movs	r0, #255	@ 0xff
 8004e7e:	f7ff ff07 	bl	8004c90 <xchg_spi>
 8004e82:	20ff      	movs	r0, #255	@ 0xff
 8004e84:	f7ff ff04 	bl	8004c90 <xchg_spi>
 8004e88:	2001      	movs	r0, #1
 8004e8a:	e7e9      	b.n	8004e60 <rcvr_datablock+0x1c>

08004e8c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004e8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004e90:	2800      	cmp	r0, #0
 8004e92:	f040 8097 	bne.w	8004fc4 <USER_SPI_initialize+0x138>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004e96:	4d4c      	ldr	r5, [pc, #304]	@ (8004fc8 <USER_SPI_initialize+0x13c>)
 8004e98:	782b      	ldrb	r3, [r5, #0]
 8004e9a:	079b      	lsls	r3, r3, #30
 8004e9c:	d504      	bpl.n	8004ea8 <USER_SPI_initialize+0x1c>
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
	} else {			/* Failed */
		Stat = STA_NOINIT;
	}

	return Stat;
 8004e9e:	7828      	ldrb	r0, [r5, #0]
 8004ea0:	b2c0      	uxtb	r0, r0
}
 8004ea2:	b002      	add	sp, #8
 8004ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	FCLK_SLOW();
 8004ea8:	4f48      	ldr	r7, [pc, #288]	@ (8004fcc <USER_SPI_initialize+0x140>)
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	6813      	ldr	r3, [r2, #0]
 8004eae:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8004eb2:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8004eb6:	6013      	str	r3, [r2, #0]
 8004eb8:	240a      	movs	r4, #10
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004eba:	20ff      	movs	r0, #255	@ 0xff
 8004ebc:	3c01      	subs	r4, #1
 8004ebe:	f7ff fee7 	bl	8004c90 <xchg_spi>
 8004ec2:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8004ec6:	d1f8      	bne.n	8004eba <USER_SPI_initialize+0x2e>
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004ec8:	4621      	mov	r1, r4
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f7ff ff30 	bl	8004d30 <send_cmd>
 8004ed0:	2801      	cmp	r0, #1
 8004ed2:	4606      	mov	r6, r0
 8004ed4:	d012      	beq.n	8004efc <USER_SPI_initialize+0x70>
	ty = 0;
 8004ed6:	2400      	movs	r4, #0
	CardType = ty;	/* Card type */
 8004ed8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fd0 <USER_SPI_initialize+0x144>)
 8004eda:	701c      	strb	r4, [r3, #0]
	despiselect();
 8004edc:	f7ff ff02 	bl	8004ce4 <despiselect>
	if (ty) {			/* OK */
 8004ee0:	2c00      	cmp	r4, #0
 8004ee2:	d06d      	beq.n	8004fc0 <USER_SPI_initialize+0x134>
		FCLK_FAST();			/* Set fast clock */
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	6813      	ldr	r3, [r2, #0]
 8004ee8:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8004eec:	f043 0308 	orr.w	r3, r3, #8
 8004ef0:	6013      	str	r3, [r2, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004ef2:	782b      	ldrb	r3, [r5, #0]
 8004ef4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
		Stat = STA_NOINIT;
 8004ef8:	702b      	strb	r3, [r5, #0]
 8004efa:	e7d0      	b.n	8004e9e <USER_SPI_initialize+0x12>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004efc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f00:	f7ff ff80 	bl	8004e04 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004f04:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004f08:	2008      	movs	r0, #8
 8004f0a:	f7ff ff11 	bl	8004d30 <send_cmd>
 8004f0e:	2801      	cmp	r0, #1
 8004f10:	d138      	bne.n	8004f84 <USER_SPI_initialize+0xf8>
 8004f12:	ae01      	add	r6, sp, #4
 8004f14:	46b0      	mov	r8, r6
 8004f16:	2404      	movs	r4, #4
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004f18:	20ff      	movs	r0, #255	@ 0xff
 8004f1a:	f7ff feb9 	bl	8004c90 <xchg_spi>
 8004f1e:	3c01      	subs	r4, #1
 8004f20:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8004f24:	f808 0b01 	strb.w	r0, [r8], #1
 8004f28:	d1f6      	bne.n	8004f18 <USER_SPI_initialize+0x8c>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004f2a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d1d1      	bne.n	8004ed6 <USER_SPI_initialize+0x4a>
 8004f32:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004f36:	2baa      	cmp	r3, #170	@ 0xaa
 8004f38:	d1cd      	bne.n	8004ed6 <USER_SPI_initialize+0x4a>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004f3a:	f7ff ff71 	bl	8004e20 <SPI_Timer_Status>
 8004f3e:	b130      	cbz	r0, 8004f4e <USER_SPI_initialize+0xc2>
 8004f40:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004f44:	20a9      	movs	r0, #169	@ 0xa9
 8004f46:	f7ff fef3 	bl	8004d30 <send_cmd>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d1f5      	bne.n	8004f3a <USER_SPI_initialize+0xae>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004f4e:	f7ff ff67 	bl	8004e20 <SPI_Timer_Status>
 8004f52:	2800      	cmp	r0, #0
 8004f54:	d0bf      	beq.n	8004ed6 <USER_SPI_initialize+0x4a>
 8004f56:	2100      	movs	r1, #0
 8004f58:	203a      	movs	r0, #58	@ 0x3a
 8004f5a:	f7ff fee9 	bl	8004d30 <send_cmd>
 8004f5e:	4604      	mov	r4, r0
 8004f60:	2800      	cmp	r0, #0
 8004f62:	d1b8      	bne.n	8004ed6 <USER_SPI_initialize+0x4a>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004f64:	20ff      	movs	r0, #255	@ 0xff
 8004f66:	f7ff fe93 	bl	8004c90 <xchg_spi>
 8004f6a:	3401      	adds	r4, #1
 8004f6c:	b2e4      	uxtb	r4, r4
 8004f6e:	2c04      	cmp	r4, #4
 8004f70:	f806 0b01 	strb.w	r0, [r6], #1
 8004f74:	d1f6      	bne.n	8004f64 <USER_SPI_initialize+0xd8>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004f76:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004f7a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004f7e:	bf18      	it	ne
 8004f80:	240c      	movne	r4, #12
 8004f82:	e7a9      	b.n	8004ed8 <USER_SPI_initialize+0x4c>
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004f84:	4621      	mov	r1, r4
 8004f86:	20a9      	movs	r0, #169	@ 0xa9
 8004f88:	f7ff fed2 	bl	8004d30 <send_cmd>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004f8c:	2801      	cmp	r0, #1
 8004f8e:	bf8e      	itee	hi
 8004f90:	2401      	movhi	r4, #1
 8004f92:	2402      	movls	r4, #2
 8004f94:	26a9      	movls	r6, #169	@ 0xa9
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004f96:	f7ff ff43 	bl	8004e20 <SPI_Timer_Status>
 8004f9a:	b128      	cbz	r0, 8004fa8 <USER_SPI_initialize+0x11c>
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f7ff fec6 	bl	8004d30 <send_cmd>
 8004fa4:	2800      	cmp	r0, #0
 8004fa6:	d1f6      	bne.n	8004f96 <USER_SPI_initialize+0x10a>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004fa8:	f7ff ff3a 	bl	8004e20 <SPI_Timer_Status>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	d092      	beq.n	8004ed6 <USER_SPI_initialize+0x4a>
 8004fb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004fb4:	2010      	movs	r0, #16
 8004fb6:	f7ff febb 	bl	8004d30 <send_cmd>
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	d18b      	bne.n	8004ed6 <USER_SPI_initialize+0x4a>
 8004fbe:	e78b      	b.n	8004ed8 <USER_SPI_initialize+0x4c>
		Stat = STA_NOINIT;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e799      	b.n	8004ef8 <USER_SPI_initialize+0x6c>
	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004fc4:	2001      	movs	r0, #1
 8004fc6:	e76c      	b.n	8004ea2 <USER_SPI_initialize+0x16>
 8004fc8:	20000004 	.word	0x20000004
 8004fcc:	20001278 	.word	0x20001278
 8004fd0:	20002988 	.word	0x20002988

08004fd4 <USER_SPI_status>:

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8004fd4:	b918      	cbnz	r0, 8004fde <USER_SPI_status+0xa>

	return Stat;	/* Return disk status */
 8004fd6:	4b03      	ldr	r3, [pc, #12]	@ (8004fe4 <USER_SPI_status+0x10>)
 8004fd8:	7818      	ldrb	r0, [r3, #0]
 8004fda:	b2c0      	uxtb	r0, r0
 8004fdc:	4770      	bx	lr
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8004fde:	2001      	movs	r0, #1
}
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000004 	.word	0x20000004

08004fe8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004fe8:	b538      	push	{r3, r4, r5, lr}
 8004fea:	460d      	mov	r5, r1
 8004fec:	461c      	mov	r4, r3
 8004fee:	4611      	mov	r1, r2
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004ff0:	bb88      	cbnz	r0, 8005056 <USER_SPI_read+0x6e>
 8004ff2:	b383      	cbz	r3, 8005056 <USER_SPI_read+0x6e>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8005060 <USER_SPI_read+0x78>)
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	07da      	lsls	r2, r3, #31
 8004ffa:	d42e      	bmi.n	800505a <USER_SPI_read+0x72>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004ffc:	4b19      	ldr	r3, [pc, #100]	@ (8005064 <USER_SPI_read+0x7c>)
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	071b      	lsls	r3, r3, #28
 8005002:	bf58      	it	pl
 8005004:	0249      	lslpl	r1, r1, #9

	if (count == 1) {	/* Single sector read */
 8005006:	2c01      	cmp	r4, #1
 8005008:	d111      	bne.n	800502e <USER_SPI_read+0x46>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800500a:	2011      	movs	r0, #17
 800500c:	f7ff fe90 	bl	8004d30 <send_cmd>
 8005010:	b938      	cbnz	r0, 8005022 <USER_SPI_read+0x3a>
			&& rcvr_datablock(buff, 512)) {
 8005012:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005016:	4628      	mov	r0, r5
 8005018:	f7ff ff14 	bl	8004e44 <rcvr_datablock>
 800501c:	fab0 f480 	clz	r4, r0
 8005020:	0964      	lsrs	r4, r4, #5
				buff += 512;
			} while (--count);
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
		}
	}
	despiselect();
 8005022:	f7ff fe5f 	bl	8004ce4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005026:	1e20      	subs	r0, r4, #0
 8005028:	bf18      	it	ne
 800502a:	2001      	movne	r0, #1
}
 800502c:	bd38      	pop	{r3, r4, r5, pc}
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800502e:	2012      	movs	r0, #18
 8005030:	f7ff fe7e 	bl	8004d30 <send_cmd>
 8005034:	2800      	cmp	r0, #0
 8005036:	d1f4      	bne.n	8005022 <USER_SPI_read+0x3a>
				if (!rcvr_datablock(buff, 512)) break;
 8005038:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800503c:	4628      	mov	r0, r5
 800503e:	f7ff ff01 	bl	8004e44 <rcvr_datablock>
 8005042:	b118      	cbz	r0, 800504c <USER_SPI_read+0x64>
			} while (--count);
 8005044:	3c01      	subs	r4, #1
				buff += 512;
 8005046:	f505 7500 	add.w	r5, r5, #512	@ 0x200
			} while (--count);
 800504a:	d1f5      	bne.n	8005038 <USER_SPI_read+0x50>
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800504c:	2100      	movs	r1, #0
 800504e:	200c      	movs	r0, #12
 8005050:	f7ff fe6e 	bl	8004d30 <send_cmd>
 8005054:	e7e5      	b.n	8005022 <USER_SPI_read+0x3a>
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005056:	2004      	movs	r0, #4
 8005058:	e7e8      	b.n	800502c <USER_SPI_read+0x44>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800505a:	2003      	movs	r0, #3
 800505c:	e7e6      	b.n	800502c <USER_SPI_read+0x44>
 800505e:	bf00      	nop
 8005060:	20000004 	.word	0x20000004
 8005064:	20002988 	.word	0x20002988

08005068 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005068:	b570      	push	{r4, r5, r6, lr}
 800506a:	460e      	mov	r6, r1
 800506c:	4615      	mov	r5, r2
 800506e:	461c      	mov	r4, r3
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005070:	2800      	cmp	r0, #0
 8005072:	d13f      	bne.n	80050f4 <USER_SPI_write+0x8c>
 8005074:	2b00      	cmp	r3, #0
 8005076:	d03d      	beq.n	80050f4 <USER_SPI_write+0x8c>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005078:	4b21      	ldr	r3, [pc, #132]	@ (8005100 <USER_SPI_write+0x98>)
 800507a:	781a      	ldrb	r2, [r3, #0]
 800507c:	07d0      	lsls	r0, r2, #31
 800507e:	d43b      	bmi.n	80050f8 <USER_SPI_write+0x90>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	0759      	lsls	r1, r3, #29
 8005084:	d43a      	bmi.n	80050fc <USER_SPI_write+0x94>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005086:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <USER_SPI_write+0x9c>)
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	071a      	lsls	r2, r3, #28
 800508c:	bf58      	it	pl
 800508e:	026d      	lslpl	r5, r5, #9

	if (count == 1) {	/* Single sector write */
 8005090:	2c01      	cmp	r4, #1
 8005092:	d111      	bne.n	80050b8 <USER_SPI_write+0x50>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005094:	4629      	mov	r1, r5
 8005096:	2018      	movs	r0, #24
 8005098:	f7ff fe4a 	bl	8004d30 <send_cmd>
 800509c:	bb40      	cbnz	r0, 80050f0 <USER_SPI_write+0x88>
			&& xmit_datablock(buff, 0xFE)) {
 800509e:	21fe      	movs	r1, #254	@ 0xfe
 80050a0:	4630      	mov	r0, r6
 80050a2:	f7ff fe87 	bl	8004db4 <xmit_datablock>
 80050a6:	fab0 f480 	clz	r4, r0
 80050aa:	0964      	lsrs	r4, r4, #5
				buff += 512;
			} while (--count);
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
		}
	}
	despiselect();
 80050ac:	f7ff fe1a 	bl	8004ce4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80050b0:	1e20      	subs	r0, r4, #0
 80050b2:	bf18      	it	ne
 80050b4:	2001      	movne	r0, #1
}
 80050b6:	bd70      	pop	{r4, r5, r6, pc}
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80050b8:	f013 0f06 	tst.w	r3, #6
 80050bc:	d003      	beq.n	80050c6 <USER_SPI_write+0x5e>
 80050be:	4621      	mov	r1, r4
 80050c0:	2097      	movs	r0, #151	@ 0x97
 80050c2:	f7ff fe35 	bl	8004d30 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80050c6:	4629      	mov	r1, r5
 80050c8:	2019      	movs	r0, #25
 80050ca:	f7ff fe31 	bl	8004d30 <send_cmd>
 80050ce:	2800      	cmp	r0, #0
 80050d0:	d1ec      	bne.n	80050ac <USER_SPI_write+0x44>
				if (!xmit_datablock(buff, 0xFC)) break;
 80050d2:	21fc      	movs	r1, #252	@ 0xfc
 80050d4:	4630      	mov	r0, r6
 80050d6:	f7ff fe6d 	bl	8004db4 <xmit_datablock>
 80050da:	b118      	cbz	r0, 80050e4 <USER_SPI_write+0x7c>
			} while (--count);
 80050dc:	3c01      	subs	r4, #1
				buff += 512;
 80050de:	f506 7600 	add.w	r6, r6, #512	@ 0x200
			} while (--count);
 80050e2:	d1f6      	bne.n	80050d2 <USER_SPI_write+0x6a>
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80050e4:	21fd      	movs	r1, #253	@ 0xfd
 80050e6:	2000      	movs	r0, #0
 80050e8:	f7ff fe64 	bl	8004db4 <xmit_datablock>
 80050ec:	2800      	cmp	r0, #0
 80050ee:	d1dd      	bne.n	80050ac <USER_SPI_write+0x44>
{
 80050f0:	2401      	movs	r4, #1
 80050f2:	e7db      	b.n	80050ac <USER_SPI_write+0x44>
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80050f4:	2004      	movs	r0, #4
 80050f6:	e7de      	b.n	80050b6 <USER_SPI_write+0x4e>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80050f8:	2003      	movs	r0, #3
 80050fa:	e7dc      	b.n	80050b6 <USER_SPI_write+0x4e>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80050fc:	2002      	movs	r0, #2
 80050fe:	e7da      	b.n	80050b6 <USER_SPI_write+0x4e>
 8005100:	20000004 	.word	0x20000004
 8005104:	20002988 	.word	0x20002988

08005108 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005108:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800510a:	4615      	mov	r5, r2
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800510c:	2800      	cmp	r0, #0
 800510e:	f040 80da 	bne.w	80052c6 <USER_SPI_ioctl+0x1be>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005112:	4b6f      	ldr	r3, [pc, #444]	@ (80052d0 <USER_SPI_ioctl+0x1c8>)
 8005114:	781c      	ldrb	r4, [r3, #0]
 8005116:	f014 0401 	ands.w	r4, r4, #1
 800511a:	f040 80d6 	bne.w	80052ca <USER_SPI_ioctl+0x1c2>

	res = RES_ERROR;

	switch (cmd) {
 800511e:	2904      	cmp	r1, #4
 8005120:	f200 80cf 	bhi.w	80052c2 <USER_SPI_ioctl+0x1ba>
 8005124:	e8df f001 	tbb	[pc, r1]
 8005128:	4acd0903 	.word	0x4acd0903
 800512c:	93          	.byte	0x93
 800512d:	00          	.byte	0x00
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800512e:	f7ff fde7 	bl	8004d00 <spiselect>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
		if (!(CardType & CT_BLOCK)) {
			st *= 512; ed *= 512;
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8005132:	fab0 f480 	clz	r4, r0
 8005136:	0964      	lsrs	r4, r4, #5
 8005138:	e005      	b.n	8005146 <USER_SPI_ioctl+0x3e>
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800513a:	2100      	movs	r1, #0
 800513c:	2009      	movs	r0, #9
 800513e:	f7ff fdf7 	bl	8004d30 <send_cmd>
 8005142:	b128      	cbz	r0, 8005150 <USER_SPI_ioctl+0x48>
	res = RES_ERROR;
 8005144:	2401      	movs	r4, #1

	default:
		res = RES_PARERR;
	}

	despiselect();
 8005146:	f7ff fdcd 	bl	8004ce4 <despiselect>

	return res;
}
 800514a:	4620      	mov	r0, r4
 800514c:	b004      	add	sp, #16
 800514e:	bd70      	pop	{r4, r5, r6, pc}
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005150:	2110      	movs	r1, #16
 8005152:	4668      	mov	r0, sp
 8005154:	f7ff fe76 	bl	8004e44 <rcvr_datablock>
 8005158:	2800      	cmp	r0, #0
 800515a:	d0f3      	beq.n	8005144 <USER_SPI_ioctl+0x3c>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800515c:	f89d 2000 	ldrb.w	r2, [sp]
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005160:	f89d 3007 	ldrb.w	r3, [sp, #7]
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005164:	0992      	lsrs	r2, r2, #6
 8005166:	2a01      	cmp	r2, #1
 8005168:	d10b      	bne.n	8005182 <USER_SPI_ioctl+0x7a>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800516a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 800516e:	041b      	lsls	r3, r3, #16
 8005170:	ba52      	rev16	r2, r2
 8005172:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8005176:	fa13 f382 	uxtah	r3, r3, r2
 800517a:	3301      	adds	r3, #1
				*(DWORD*)buff = csize << 10;
 800517c:	029b      	lsls	r3, r3, #10
				*(DWORD*)buff = csize << (n - 9);
 800517e:	602b      	str	r3, [r5, #0]
 8005180:	e7e1      	b.n	8005146 <USER_SPI_ioctl+0x3e>
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005182:	f89d 2008 	ldrb.w	r2, [sp, #8]
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005186:	f89d 100a 	ldrb.w	r1, [sp, #10]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	eb03 1392 	add.w	r3, r3, r2, lsr #6
 8005190:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8005194:	0292      	lsls	r2, r2, #10
 8005196:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 800519a:	4413      	add	r3, r2
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800519c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80051a0:	f002 020f 	and.w	r2, r2, #15
 80051a4:	eb02 12d1 	add.w	r2, r2, r1, lsr #7
 80051a8:	f89d 1009 	ldrb.w	r1, [sp, #9]
 80051ac:	0049      	lsls	r1, r1, #1
 80051ae:	f001 0106 	and.w	r1, r1, #6
				*(DWORD*)buff = csize << (n - 9);
 80051b2:	440a      	add	r2, r1
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80051b4:	3301      	adds	r3, #1
				*(DWORD*)buff = csize << (n - 9);
 80051b6:	3a07      	subs	r2, #7
 80051b8:	4093      	lsls	r3, r2
 80051ba:	e7e0      	b.n	800517e <USER_SPI_ioctl+0x76>
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80051bc:	4e45      	ldr	r6, [pc, #276]	@ (80052d4 <USER_SPI_ioctl+0x1cc>)
 80051be:	7831      	ldrb	r1, [r6, #0]
 80051c0:	f011 0104 	ands.w	r1, r1, #4
 80051c4:	d01b      	beq.n	80051fe <USER_SPI_ioctl+0xf6>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80051c6:	2100      	movs	r1, #0
 80051c8:	208d      	movs	r0, #141	@ 0x8d
 80051ca:	f7ff fdb1 	bl	8004d30 <send_cmd>
 80051ce:	2800      	cmp	r0, #0
 80051d0:	d1b8      	bne.n	8005144 <USER_SPI_ioctl+0x3c>
				xchg_spi(0xFF);
 80051d2:	20ff      	movs	r0, #255	@ 0xff
 80051d4:	f7ff fd5c 	bl	8004c90 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80051d8:	2110      	movs	r1, #16
 80051da:	4668      	mov	r0, sp
 80051dc:	f7ff fe32 	bl	8004e44 <rcvr_datablock>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	d0af      	beq.n	8005144 <USER_SPI_ioctl+0x3c>
 80051e4:	2630      	movs	r6, #48	@ 0x30
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80051e6:	20ff      	movs	r0, #255	@ 0xff
 80051e8:	3e01      	subs	r6, #1
 80051ea:	f7ff fd51 	bl	8004c90 <xchg_spi>
 80051ee:	f016 06ff 	ands.w	r6, r6, #255	@ 0xff
 80051f2:	d1f8      	bne.n	80051e6 <USER_SPI_ioctl+0xde>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80051f4:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80051f8:	2310      	movs	r3, #16
 80051fa:	0912      	lsrs	r2, r2, #4
 80051fc:	e7dc      	b.n	80051b8 <USER_SPI_ioctl+0xb0>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80051fe:	2009      	movs	r0, #9
 8005200:	f7ff fd96 	bl	8004d30 <send_cmd>
 8005204:	2800      	cmp	r0, #0
 8005206:	d19d      	bne.n	8005144 <USER_SPI_ioctl+0x3c>
 8005208:	2110      	movs	r1, #16
 800520a:	4668      	mov	r0, sp
 800520c:	f7ff fe1a 	bl	8004e44 <rcvr_datablock>
 8005210:	2800      	cmp	r0, #0
 8005212:	d097      	beq.n	8005144 <USER_SPI_ioctl+0x3c>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005214:	7832      	ldrb	r2, [r6, #0]
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005216:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800521a:	f89d 100b 	ldrb.w	r1, [sp, #11]
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800521e:	0792      	lsls	r2, r2, #30
 8005220:	d50a      	bpl.n	8005238 <USER_SPI_ioctl+0x130>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005222:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800522c:	eb03 13d1 	add.w	r3, r3, r1, lsr #7
 8005230:	0992      	lsrs	r2, r2, #6
 8005232:	3301      	adds	r3, #1
 8005234:	3a01      	subs	r2, #1
 8005236:	e7bf      	b.n	80051b8 <USER_SPI_ioctl+0xb0>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005238:	00ca      	lsls	r2, r1, #3
 800523a:	f002 0218 	and.w	r2, r2, #24
 800523e:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8005242:	eb02 1251 	add.w	r2, r2, r1, lsr #5
 8005246:	3301      	adds	r3, #1
 8005248:	fb02 3303 	mla	r3, r2, r3, r3
 800524c:	e797      	b.n	800517e <USER_SPI_ioctl+0x76>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800524e:	4e21      	ldr	r6, [pc, #132]	@ (80052d4 <USER_SPI_ioctl+0x1cc>)
 8005250:	7833      	ldrb	r3, [r6, #0]
 8005252:	f013 0f06 	tst.w	r3, #6
 8005256:	f43f af75 	beq.w	8005144 <USER_SPI_ioctl+0x3c>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800525a:	466a      	mov	r2, sp
 800525c:	210b      	movs	r1, #11
 800525e:	2000      	movs	r0, #0
 8005260:	f7ff ff52 	bl	8005108 <USER_SPI_ioctl>
 8005264:	2800      	cmp	r0, #0
 8005266:	f47f af6d 	bne.w	8005144 <USER_SPI_ioctl+0x3c>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800526a:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800526e:	f89d 2000 	ldrb.w	r2, [sp]
 8005272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005276:	ea53 1392 	orrs.w	r3, r3, r2, lsr #6
 800527a:	f43f af63 	beq.w	8005144 <USER_SPI_ioctl+0x3c>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800527e:	e9d5 1400 	ldrd	r1, r4, [r5]
		if (!(CardType & CT_BLOCK)) {
 8005282:	7833      	ldrb	r3, [r6, #0]
 8005284:	071b      	lsls	r3, r3, #28
			st *= 512; ed *= 512;
 8005286:	bf58      	it	pl
 8005288:	0249      	lslpl	r1, r1, #9
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800528a:	f04f 0020 	mov.w	r0, #32
			st *= 512; ed *= 512;
 800528e:	bf58      	it	pl
 8005290:	0264      	lslpl	r4, r4, #9
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8005292:	f7ff fd4d 	bl	8004d30 <send_cmd>
 8005296:	2800      	cmp	r0, #0
 8005298:	f47f af54 	bne.w	8005144 <USER_SPI_ioctl+0x3c>
 800529c:	4621      	mov	r1, r4
 800529e:	2021      	movs	r0, #33	@ 0x21
 80052a0:	f7ff fd46 	bl	8004d30 <send_cmd>
 80052a4:	4601      	mov	r1, r0
 80052a6:	2800      	cmp	r0, #0
 80052a8:	f47f af4c 	bne.w	8005144 <USER_SPI_ioctl+0x3c>
 80052ac:	2026      	movs	r0, #38	@ 0x26
 80052ae:	f7ff fd3f 	bl	8004d30 <send_cmd>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	f47f af46 	bne.w	8005144 <USER_SPI_ioctl+0x3c>
 80052b8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80052bc:	f7ff fcfc 	bl	8004cb8 <wait_ready>
 80052c0:	e737      	b.n	8005132 <USER_SPI_ioctl+0x2a>
	switch (cmd) {
 80052c2:	2404      	movs	r4, #4
 80052c4:	e73f      	b.n	8005146 <USER_SPI_ioctl+0x3e>
	if (drv) return RES_PARERR;					/* Check parameter */
 80052c6:	2404      	movs	r4, #4
 80052c8:	e73f      	b.n	800514a <USER_SPI_ioctl+0x42>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80052ca:	2403      	movs	r4, #3
 80052cc:	e73d      	b.n	800514a <USER_SPI_ioctl+0x42>
 80052ce:	bf00      	nop
 80052d0:	20000004 	.word	0x20000004
 80052d4:	20002988 	.word	0x20002988

080052d8 <splash_screen0_end_frame>:
		ssd1306_UpdateScreen();
		HAL_Delay(screen0_period);
	}
}

static void splash_screen0_end_frame(void) {
 80052d8:	b513      	push	{r0, r1, r4, lr}
	// Keep the cursor in the ending position of screen0
	uint8_t cursor_x = screen0_path[screen0_frame_count-1].x;
 80052da:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <splash_screen0_end_frame+0x2c>)
	uint8_t cursor_y = screen0_path[screen0_frame_count-1].y;
 80052dc:	4c0a      	ldr	r4, [pc, #40]	@ (8005308 <splash_screen0_end_frame+0x30>)
	uint8_t cursor_x = screen0_path[screen0_frame_count-1].x;
 80052de:	8818      	ldrh	r0, [r3, #0]
	ssd1306_DrawBitmap(cursor_x, cursor_y, sprite_cursor_12_19, screen0_w, screen0_h, White);
 80052e0:	4a0a      	ldr	r2, [pc, #40]	@ (800530c <splash_screen0_end_frame+0x34>)
 80052e2:	2301      	movs	r3, #1
 80052e4:	9301      	str	r3, [sp, #4]
 80052e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005310 <splash_screen0_end_frame+0x38>)
	uint8_t cursor_x = screen0_path[screen0_frame_count-1].x;
 80052e8:	3801      	subs	r0, #1
	ssd1306_DrawBitmap(cursor_x, cursor_y, sprite_cursor_12_19, screen0_w, screen0_h, White);
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	9300      	str	r3, [sp, #0]
	uint8_t cursor_y = screen0_path[screen0_frame_count-1].y;
 80052ee:	eb04 0140 	add.w	r1, r4, r0, lsl #1
	ssd1306_DrawBitmap(cursor_x, cursor_y, sprite_cursor_12_19, screen0_w, screen0_h, White);
 80052f2:	4b08      	ldr	r3, [pc, #32]	@ (8005314 <splash_screen0_end_frame+0x3c>)
 80052f4:	7849      	ldrb	r1, [r1, #1]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	f814 0010 	ldrb.w	r0, [r4, r0, lsl #1]
 80052fc:	f7fd f816 	bl	800232c <ssd1306_DrawBitmap>
}
 8005300:	b002      	add	sp, #8
 8005302:	bd10      	pop	{r4, pc}
 8005304:	08011f9c 	.word	0x08011f9c
 8005308:	08011f9e 	.word	0x08011f9e
 800530c:	08011fba 	.word	0x08011fba
 8005310:	08011f99 	.word	0x08011f99
 8005314:	08011f9a 	.word	0x08011f9a

08005318 <splash_screen_boot_play>:

static bool should_skip(GPIO_TypeDef* port, uint16_t pin) {
	return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET;
}

void splash_screen_boot_play(GPIO_TypeDef* port, uint16_t pin) {
 8005318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800531c:	b08f      	sub	sp, #60	@ 0x3c
 800531e:	4606      	mov	r6, r0
 8005320:	460f      	mov	r7, r1
	return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET;
 8005322:	f001 fb15 	bl	8006950 <HAL_GPIO_ReadPin>
	if (should_skip(port, pin)) return;
 8005326:	2801      	cmp	r0, #1
 8005328:	f000 80f4 	beq.w	8005514 <splash_screen_boot_play+0x1fc>
	for (int i = 0; i < screen0_frame_count; i++) {
 800532c:	4b88      	ldr	r3, [pc, #544]	@ (8005550 <splash_screen_boot_play+0x238>)
 800532e:	4c89      	ldr	r4, [pc, #548]	@ (8005554 <splash_screen_boot_play+0x23c>)
 8005330:	f8b3 8000 	ldrh.w	r8, [r3]
		ssd1306_DrawBitmap(screen0_path[i].x, screen0_path[i].y, sprite_cursor_12_19, screen0_w, screen0_h, White);
 8005334:	f8df 9248 	ldr.w	r9, [pc, #584]	@ 8005580 <splash_screen_boot_play+0x268>
 8005338:	f8df a248 	ldr.w	sl, [pc, #584]	@ 8005584 <splash_screen_boot_play+0x26c>
	for (int i = 0; i < screen0_frame_count; i++) {
 800533c:	2500      	movs	r5, #0
 800533e:	4545      	cmp	r5, r8
 8005340:	f104 0402 	add.w	r4, r4, #2
 8005344:	f2c0 80e9 	blt.w	800551a <splash_screen_boot_play+0x202>
	return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET;
 8005348:	4639      	mov	r1, r7
 800534a:	4630      	mov	r0, r6
 800534c:	f001 fb00 	bl	8006950 <HAL_GPIO_ReadPin>
	splash_screen0();

	if (should_skip(port, pin)) return;
 8005350:	2801      	cmp	r0, #1
 8005352:	f000 80df 	beq.w	8005514 <splash_screen_boot_play+0x1fc>
	uint16_t char_delays[] = {
 8005356:	4b80      	ldr	r3, [pc, #512]	@ (8005558 <splash_screen_boot_play+0x240>)
 8005358:	aa07      	add	r2, sp, #28
 800535a:	f103 0518 	add.w	r5, r3, #24
 800535e:	4690      	mov	r8, r2
 8005360:	6818      	ldr	r0, [r3, #0]
 8005362:	6859      	ldr	r1, [r3, #4]
 8005364:	4614      	mov	r4, r2
 8005366:	c403      	stmia	r4!, {r0, r1}
 8005368:	3308      	adds	r3, #8
 800536a:	42ab      	cmp	r3, r5
 800536c:	4622      	mov	r2, r4
 800536e:	d1f7      	bne.n	8005360 <splash_screen_boot_play+0x48>
		ssd1306_WriteString("_", Font_7x10, White);
 8005370:	4d7a      	ldr	r5, [pc, #488]	@ (800555c <splash_screen_boot_play+0x244>)
	uint16_t char_delays[] = {
 8005372:	6818      	ldr	r0, [r3, #0]
 8005374:	6020      	str	r0, [r4, #0]
 8005376:	f04f 0b02 	mov.w	fp, #2
 800537a:	462c      	mov	r4, r5
		ssd1306_Fill(Black);
 800537c:	2000      	movs	r0, #0
 800537e:	f7fc ff1d 	bl	80021bc <ssd1306_Fill>
		ssd1306_WriteString("_", Font_7x10, White);
 8005382:	f04f 0901 	mov.w	r9, #1
		ssd1306_SetCursor(24, 27);
 8005386:	211b      	movs	r1, #27
 8005388:	2018      	movs	r0, #24
 800538a:	f7fc ffc9 	bl	8002320 <ssd1306_SetCursor>
		splash_screen0_end_frame();
 800538e:	f7ff ffa3 	bl	80052d8 <splash_screen0_end_frame>
		ssd1306_WriteString("_", Font_7x10, White);
 8005392:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8005396:	4872      	ldr	r0, [pc, #456]	@ (8005560 <splash_screen_boot_play+0x248>)
 8005398:	f8cd 9000 	str.w	r9, [sp]
 800539c:	f7fc ffaa 	bl	80022f4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80053a0:	f7fc ff18 	bl	80021d4 <ssd1306_UpdateScreen>
		HAL_Delay(375);
 80053a4:	f240 1077 	movw	r0, #375	@ 0x177
 80053a8:	f000 f964 	bl	8005674 <HAL_Delay>
		ssd1306_Fill(Black);
 80053ac:	2000      	movs	r0, #0
 80053ae:	f7fc ff05 	bl	80021bc <ssd1306_Fill>
		ssd1306_SetCursor(24, 27);
 80053b2:	211b      	movs	r1, #27
 80053b4:	2018      	movs	r0, #24
 80053b6:	f7fc ffb3 	bl	8002320 <ssd1306_SetCursor>
		splash_screen0_end_frame();
 80053ba:	f7ff ff8d 	bl	80052d8 <splash_screen0_end_frame>
		ssd1306_UpdateScreen();
 80053be:	f7fc ff09 	bl	80021d4 <ssd1306_UpdateScreen>
		HAL_Delay(375);
 80053c2:	f240 1077 	movw	r0, #375	@ 0x177
 80053c6:	f000 f955 	bl	8005674 <HAL_Delay>
	for (int i = 0; i < 2; i++) {
 80053ca:	45cb      	cmp	fp, r9
 80053cc:	f040 80be 	bne.w	800554c <splash_screen_boot_play+0x234>
 80053d0:	f8df 9190 	ldr.w	r9, [pc, #400]	@ 8005564 <splash_screen_boot_play+0x24c>
 80053d4:	46c2      	mov	sl, r8
	for (int i = 1; i <= len; i++) {
 80053d6:	465d      	mov	r5, fp
		ssd1306_Fill(Black);
 80053d8:	2000      	movs	r0, #0
 80053da:	f7fc feef 	bl	80021bc <ssd1306_Fill>
		ssd1306_SetCursor(24, 27);
 80053de:	211b      	movs	r1, #27
 80053e0:	2018      	movs	r0, #24
 80053e2:	f7fc ff9d 	bl	8002320 <ssd1306_SetCursor>
		splash_screen0_end_frame();
 80053e6:	f7ff ff77 	bl	80052d8 <splash_screen0_end_frame>
		memset(buffer, 0, sizeof(buffer));
 80053ea:	2214      	movs	r2, #20
 80053ec:	2100      	movs	r1, #0
 80053ee:	a802      	add	r0, sp, #8
 80053f0:	f008 fba3 	bl	800db3a <memset>
		strncpy(buffer, text, i);
 80053f4:	495b      	ldr	r1, [pc, #364]	@ (8005564 <splash_screen_boot_play+0x24c>)
 80053f6:	462a      	mov	r2, r5
 80053f8:	a802      	add	r0, sp, #8
 80053fa:	f008 fbb5 	bl	800db68 <strncpy>
		if (i < len) {
 80053fe:	2d0e      	cmp	r5, #14
 8005400:	d003      	beq.n	800540a <splash_screen_boot_play+0xf2>
			strcat(buffer, "_");
 8005402:	4957      	ldr	r1, [pc, #348]	@ (8005560 <splash_screen_boot_play+0x248>)
 8005404:	a802      	add	r0, sp, #8
 8005406:	f008 fba0 	bl	800db4a <strcat>
		ssd1306_WriteString(buffer, Font_7x10, White);
 800540a:	f04f 0b01 	mov.w	fp, #1
 800540e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8005412:	f8cd b000 	str.w	fp, [sp]
 8005416:	a802      	add	r0, sp, #8
 8005418:	f7fc ff6c 	bl	80022f4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 800541c:	f7fc feda 	bl	80021d4 <ssd1306_UpdateScreen>
		HAL_Delay(char_delays[i-1]);
 8005420:	f83a 0b02 	ldrh.w	r0, [sl], #2
 8005424:	f000 f926 	bl	8005674 <HAL_Delay>
		if (text[i-1] == 'J') {
 8005428:	f819 3b01 	ldrb.w	r3, [r9], #1
 800542c:	2b4a      	cmp	r3, #74	@ 0x4a
 800542e:	d115      	bne.n	800545c <splash_screen_boot_play+0x144>
			ssd1306_Fill(Black);
 8005430:	2000      	movs	r0, #0
 8005432:	f7fc fec3 	bl	80021bc <ssd1306_Fill>
			ssd1306_SetCursor(24, 27);
 8005436:	211b      	movs	r1, #27
 8005438:	2018      	movs	r0, #24
 800543a:	f7fc ff71 	bl	8002320 <ssd1306_SetCursor>
			splash_screen0_end_frame();
 800543e:	f7ff ff4b 	bl	80052d8 <splash_screen0_end_frame>
			ssd1306_WriteString("DarcyJ", Font_7x10, White);
 8005442:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8005446:	4848      	ldr	r0, [pc, #288]	@ (8005568 <splash_screen_boot_play+0x250>)
 8005448:	f8cd b000 	str.w	fp, [sp]
 800544c:	f7fc ff52 	bl	80022f4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8005450:	f7fc fec0 	bl	80021d4 <ssd1306_UpdateScreen>
			HAL_Delay(375);
 8005454:	f240 1077 	movw	r0, #375	@ 0x177
 8005458:	f000 f90c 	bl	8005674 <HAL_Delay>
	for (int i = 1; i <= len; i++) {
 800545c:	3501      	adds	r5, #1
 800545e:	2d0f      	cmp	r5, #15
 8005460:	d1ba      	bne.n	80053d8 <splash_screen_boot_play+0xc0>
	return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET;
 8005462:	4639      	mov	r1, r7
 8005464:	4630      	mov	r0, r6
 8005466:	f001 fa73 	bl	8006950 <HAL_GPIO_ReadPin>
	splash_screen1();

	if (should_skip(port, pin)) return;
 800546a:	2801      	cmp	r0, #1
 800546c:	d052      	beq.n	8005514 <splash_screen_boot_play+0x1fc>
	HAL_Delay(1500);
 800546e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8005472:	f000 f8ff 	bl	8005674 <HAL_Delay>
	return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET;
 8005476:	4639      	mov	r1, r7
 8005478:	4630      	mov	r0, r6
 800547a:	f001 fa69 	bl	8006950 <HAL_GPIO_ReadPin>

	if (should_skip(port, pin)) return;
 800547e:	2801      	cmp	r0, #1
 8005480:	d048      	beq.n	8005514 <splash_screen_boot_play+0x1fc>
	int phase = 0;
 8005482:	2500      	movs	r5, #0
		ssd1306_WriteString("Embedded", Font_7x10, White);
 8005484:	f8df a100 	ldr.w	sl, [pc, #256]	@ 8005588 <splash_screen_boot_play+0x270>
		ssd1306_Fill(Black);
 8005488:	46a9      	mov	r9, r5
		ssd1306_WriteString("Embedded", Font_7x10, White);
 800548a:	2701      	movs	r7, #1
		ssd1306_Fill(Black);
 800548c:	2000      	movs	r0, #0
 800548e:	f7fc fe95 	bl	80021bc <ssd1306_Fill>
		ssd1306_SetCursor(36, 11);
 8005492:	210b      	movs	r1, #11
 8005494:	2024      	movs	r0, #36	@ 0x24
 8005496:	f7fc ff43 	bl	8002320 <ssd1306_SetCursor>
		ssd1306_WriteString("Embedded", Font_7x10, White);
 800549a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800549e:	9700      	str	r7, [sp, #0]
 80054a0:	4650      	mov	r0, sl
 80054a2:	f7fc ff27 	bl	80022f4 <ssd1306_WriteString>
		ssd1306_SetCursor(29, 23);
 80054a6:	2117      	movs	r1, #23
 80054a8:	201d      	movs	r0, #29
 80054aa:	f7fc ff39 	bl	8002320 <ssd1306_SetCursor>
		ssd1306_WriteString("Controller", Font_7x10, White);
 80054ae:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80054b2:	482e      	ldr	r0, [pc, #184]	@ (800556c <splash_screen_boot_play+0x254>)
 80054b4:	9700      	str	r7, [sp, #0]
 80054b6:	f7fc ff1d 	bl	80022f4 <ssd1306_WriteString>
		ssd1306_SetCursor(46, 54);
 80054ba:	2136      	movs	r1, #54	@ 0x36
 80054bc:	202e      	movs	r0, #46	@ 0x2e
 80054be:	f7fc ff2f 	bl	8002320 <ssd1306_SetCursor>
		char str[16] = "v";
 80054c2:	2376      	movs	r3, #118	@ 0x76
		strcat(str, VERSION);
 80054c4:	492a      	ldr	r1, [pc, #168]	@ (8005570 <splash_screen_boot_play+0x258>)
			int y_offset = sine_lut_64_8_ampl[lut_index];
 80054c6:	f8df b0c4 	ldr.w	fp, [pc, #196]	@ 800558c <splash_screen_boot_play+0x274>
		strcat(str, VERSION);
 80054ca:	4640      	mov	r0, r8
		char str[16] = "v";
 80054cc:	e9cd 3907 	strd	r3, r9, [sp, #28]
 80054d0:	e9cd 9909 	strd	r9, r9, [sp, #36]	@ 0x24
		strcat(str, VERSION);
 80054d4:	f008 fb39 	bl	800db4a <strcat>
		ssd1306_WriteString(str, Font_6x8, White);
 80054d8:	4b26      	ldr	r3, [pc, #152]	@ (8005574 <splash_screen_boot_play+0x25c>)
 80054da:	9700      	str	r7, [sp, #0]
 80054dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054de:	4640      	mov	r0, r8
 80054e0:	f7fc ff08 	bl	80022f4 <ssd1306_WriteString>
		for (int x = 34; x < 94; x++) {
 80054e4:	2622      	movs	r6, #34	@ 0x22
			int lut_index = (x * 2 + phase) & 63;
 80054e6:	eb05 0346 	add.w	r3, r5, r6, lsl #1
 80054ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
			ssd1306_DrawPixel(x, 42 + y_offset, White);
 80054ee:	b2f0      	uxtb	r0, r6
 80054f0:	f81b 1003 	ldrb.w	r1, [fp, r3]
 80054f4:	312a      	adds	r1, #42	@ 0x2a
 80054f6:	2201      	movs	r2, #1
 80054f8:	b2c9      	uxtb	r1, r1
		for (int x = 34; x < 94; x++) {
 80054fa:	3601      	adds	r6, #1
			ssd1306_DrawPixel(x, 42 + y_offset, White);
 80054fc:	f7fc fe84 	bl	8002208 <ssd1306_DrawPixel>
		for (int x = 34; x < 94; x++) {
 8005500:	2e5e      	cmp	r6, #94	@ 0x5e
 8005502:	d1f0      	bne.n	80054e6 <splash_screen_boot_play+0x1ce>
		ssd1306_UpdateScreen();
 8005504:	f7fc fe66 	bl	80021d4 <ssd1306_UpdateScreen>
		phase += 2;
 8005508:	3502      	adds	r5, #2
		HAL_Delay(30);
 800550a:	201e      	movs	r0, #30
 800550c:	f000 f8b2 	bl	8005674 <HAL_Delay>
	for (int frame = 0; frame < duration; frame++) {
 8005510:	2d78      	cmp	r5, #120	@ 0x78
 8005512:	d1bb      	bne.n	800548c <splash_screen_boot_play+0x174>
	splash_screen2();
}
 8005514:	b00f      	add	sp, #60	@ 0x3c
 8005516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ssd1306_Fill(Black);
 800551a:	2000      	movs	r0, #0
 800551c:	f7fc fe4e 	bl	80021bc <ssd1306_Fill>
		ssd1306_DrawBitmap(screen0_path[i].x, screen0_path[i].y, sprite_cursor_12_19, screen0_w, screen0_h, White);
 8005520:	2301      	movs	r3, #1
 8005522:	9301      	str	r3, [sp, #4]
 8005524:	f89a 3000 	ldrb.w	r3, [sl]
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	4a13      	ldr	r2, [pc, #76]	@ (8005578 <splash_screen_boot_play+0x260>)
 800552c:	f899 3000 	ldrb.w	r3, [r9]
 8005530:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8005534:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8005538:	f7fc fef8 	bl	800232c <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 800553c:	f7fc fe4a 	bl	80021d4 <ssd1306_UpdateScreen>
		HAL_Delay(screen0_period);
 8005540:	4b0e      	ldr	r3, [pc, #56]	@ (800557c <splash_screen_boot_play+0x264>)
 8005542:	7818      	ldrb	r0, [r3, #0]
 8005544:	f000 f896 	bl	8005674 <HAL_Delay>
	for (int i = 0; i < screen0_frame_count; i++) {
 8005548:	3501      	adds	r5, #1
 800554a:	e6f8      	b.n	800533e <splash_screen_boot_play+0x26>
 800554c:	46cb      	mov	fp, r9
 800554e:	e715      	b.n	800537c <splash_screen_boot_play+0x64>
 8005550:	08011f9c 	.word	0x08011f9c
 8005554:	08011f9e 	.word	0x08011f9e
 8005558:	0800fd50 	.word	0x0800fd50
 800555c:	080104b0 	.word	0x080104b0
 8005560:	08010238 	.word	0x08010238
 8005564:	0801023a 	.word	0x0801023a
 8005568:	08010249 	.word	0x08010249
 800556c:	08010259 	.word	0x08010259
 8005570:	08010264 	.word	0x08010264
 8005574:	080104bc 	.word	0x080104bc
 8005578:	08011fba 	.word	0x08011fba
 800557c:	08011f98 	.word	0x08011f98
 8005580:	08011f9a 	.word	0x08011f9a
 8005584:	08011f99 	.word	0x08011f99
 8005588:	08010250 	.word	0x08010250
 800558c:	08011fe0 	.word	0x08011fe0

08005590 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005590:	480d      	ldr	r0, [pc, #52]	@ (80055c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005592:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005594:	f7fe fb34 	bl	8003c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005598:	480c      	ldr	r0, [pc, #48]	@ (80055cc <LoopForever+0x6>)
  ldr r1, =_edata
 800559a:	490d      	ldr	r1, [pc, #52]	@ (80055d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800559c:	4a0d      	ldr	r2, [pc, #52]	@ (80055d4 <LoopForever+0xe>)
  movs r3, #0
 800559e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80055a0:	e002      	b.n	80055a8 <LoopCopyDataInit>

080055a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055a6:	3304      	adds	r3, #4

080055a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055ac:	d3f9      	bcc.n	80055a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055ae:	4a0a      	ldr	r2, [pc, #40]	@ (80055d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80055b0:	4c0a      	ldr	r4, [pc, #40]	@ (80055dc <LoopForever+0x16>)
  movs r3, #0
 80055b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80055b4:	e001      	b.n	80055ba <LoopFillZerobss>

080055b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80055b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80055b8:	3204      	adds	r2, #4

080055ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80055ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80055bc:	d3fb      	bcc.n	80055b6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80055be:	f008 fb37 	bl	800dc30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80055c2:	f7fd fd99 	bl	80030f8 <main>

080055c6 <LoopForever>:

LoopForever:
    b LoopForever
 80055c6:	e7fe      	b.n	80055c6 <LoopForever>
  ldr   r0, =_estack
 80055c8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80055cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80055d0:	20000364 	.word	0x20000364
  ldr r2, =_sidata
 80055d4:	08012694 	.word	0x08012694
  ldr r2, =_sbss
 80055d8:	20000364 	.word	0x20000364
  ldr r4, =_ebss
 80055dc:	20003ee4 	.word	0x20003ee4

080055e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80055e0:	e7fe      	b.n	80055e0 <ADC1_2_IRQHandler>
	...

080055e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055e4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80055e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005624 <HAL_InitTick+0x40>)
 80055e8:	681a      	ldr	r2, [r3, #0]
{
 80055ea:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 80055ec:	b90a      	cbnz	r2, 80055f2 <HAL_InitTick+0xe>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80055ee:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80055f0:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80055f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80055f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80055fa:	4a0b      	ldr	r2, [pc, #44]	@ (8005628 <HAL_InitTick+0x44>)
 80055fc:	6810      	ldr	r0, [r2, #0]
 80055fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8005602:	f000 fddd 	bl	80061c0 <HAL_SYSTICK_Config>
 8005606:	4604      	mov	r4, r0
 8005608:	2800      	cmp	r0, #0
 800560a:	d1f0      	bne.n	80055ee <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800560c:	2d0f      	cmp	r5, #15
 800560e:	d8ee      	bhi.n	80055ee <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005610:	4602      	mov	r2, r0
 8005612:	4629      	mov	r1, r5
 8005614:	f04f 30ff 	mov.w	r0, #4294967295
 8005618:	f000 fd92 	bl	8006140 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800561c:	4b03      	ldr	r3, [pc, #12]	@ (800562c <HAL_InitTick+0x48>)
 800561e:	4620      	mov	r0, r4
 8005620:	601d      	str	r5, [r3, #0]
  return status;
 8005622:	e7e5      	b.n	80055f0 <HAL_InitTick+0xc>
 8005624:	20000008 	.word	0x20000008
 8005628:	20000000 	.word	0x20000000
 800562c:	2000000c 	.word	0x2000000c

08005630 <HAL_Init>:
{
 8005630:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005632:	2003      	movs	r0, #3
 8005634:	f000 fd72 	bl	800611c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005638:	200f      	movs	r0, #15
 800563a:	f7ff ffd3 	bl	80055e4 <HAL_InitTick>
 800563e:	4604      	mov	r4, r0
 8005640:	b918      	cbnz	r0, 800564a <HAL_Init+0x1a>
    HAL_MspInit();
 8005642:	f7fe f89b 	bl	800377c <HAL_MspInit>
}
 8005646:	4620      	mov	r0, r4
 8005648:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800564a:	2401      	movs	r4, #1
 800564c:	e7fb      	b.n	8005646 <HAL_Init+0x16>
	...

08005650 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005650:	4a03      	ldr	r2, [pc, #12]	@ (8005660 <HAL_IncTick+0x10>)
 8005652:	4904      	ldr	r1, [pc, #16]	@ (8005664 <HAL_IncTick+0x14>)
 8005654:	6813      	ldr	r3, [r2, #0]
 8005656:	6809      	ldr	r1, [r1, #0]
 8005658:	440b      	add	r3, r1
 800565a:	6013      	str	r3, [r2, #0]
}
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	2000298c 	.word	0x2000298c
 8005664:	20000008 	.word	0x20000008

08005668 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005668:	4b01      	ldr	r3, [pc, #4]	@ (8005670 <HAL_GetTick+0x8>)
 800566a:	6818      	ldr	r0, [r3, #0]
}
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	2000298c 	.word	0x2000298c

08005674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005678:	f7ff fff6 	bl	8005668 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800567c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800567e:	bf1c      	itt	ne
 8005680:	4b05      	ldrne	r3, [pc, #20]	@ (8005698 <HAL_Delay+0x24>)
 8005682:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8005684:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8005686:	bf18      	it	ne
 8005688:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800568a:	f7ff ffed 	bl	8005668 <HAL_GetTick>
 800568e:	1b43      	subs	r3, r0, r5
 8005690:	42a3      	cmp	r3, r4
 8005692:	d3fa      	bcc.n	800568a <HAL_Delay+0x16>
  {
  }
}
 8005694:	bd38      	pop	{r3, r4, r5, pc}
 8005696:	bf00      	nop
 8005698:	20000008 	.word	0x20000008

0800569c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800569c:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800569e:	0dcc      	lsrs	r4, r1, #23
 80056a0:	f004 0404 	and.w	r4, r4, #4
 80056a4:	3014      	adds	r0, #20
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80056a6:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80056aa:	5903      	ldr	r3, [r0, r4]
 80056ac:	2507      	movs	r5, #7
 80056ae:	408d      	lsls	r5, r1
 80056b0:	ea23 0305 	bic.w	r3, r3, r5
 80056b4:	408a      	lsls	r2, r1
 80056b6:	4313      	orrs	r3, r2
 80056b8:	5103      	str	r3, [r0, r4]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80056ba:	bd30      	pop	{r4, r5, pc}

080056bc <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056bc:	6880      	ldr	r0, [r0, #8]
}
 80056be:	f000 0001 	and.w	r0, r0, #1
 80056c2:	4770      	bx	lr

080056c4 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056c4:	6880      	ldr	r0, [r0, #8]
}
 80056c6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80056ca:	4770      	bx	lr

080056cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80056cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80056ce:	2300      	movs	r3, #0
 80056d0:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80056d2:	4604      	mov	r4, r0
 80056d4:	2800      	cmp	r0, #0
 80056d6:	f000 80db 	beq.w	8005890 <HAL_ADC_Init+0x1c4>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80056da:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80056dc:	b925      	cbnz	r5, 80056e8 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80056de:	f7fe f867 	bl	80037b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80056e2:	6625      	str	r5, [r4, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80056e4:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80056e8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80056ea:	689a      	ldr	r2, [r3, #8]
 80056ec:	0095      	lsls	r5, r2, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80056ee:	bf41      	itttt	mi
 80056f0:	689a      	ldrmi	r2, [r3, #8]
 80056f2:	f022 4220 	bicmi.w	r2, r2, #2684354560	@ 0xa0000000
 80056f6:	f022 023f 	bicmi.w	r2, r2, #63	@ 0x3f
 80056fa:	609a      	strmi	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80056fc:	689a      	ldr	r2, [r3, #8]
 80056fe:	00d0      	lsls	r0, r2, #3
 8005700:	f140 809e 	bpl.w	8005840 <HAL_ADC_Init+0x174>
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	00d1      	lsls	r1, r2, #3
 8005708:	f100 80b1 	bmi.w	800586e <HAL_ADC_Init+0x1a2>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800570c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800570e:	f042 0210 	orr.w	r2, r2, #16
 8005712:	65e2      	str	r2, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005714:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005716:	f042 0201 	orr.w	r2, r2, #1
 800571a:	6622      	str	r2, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800571c:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff ffd0 	bl	80056c4 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005724:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005726:	f002 0210 	and.w	r2, r2, #16
 800572a:	4302      	orrs	r2, r0
 800572c:	f040 80ac 	bne.w	8005888 <HAL_ADC_Init+0x1bc>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005730:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005732:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8005736:	f042 0202 	orr.w	r2, r2, #2
 800573a:	65e2      	str	r2, [r4, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff ffbd 	bl	80056bc <LL_ADC_IsEnabled>
 8005742:	b980      	cbnz	r0, 8005766 <HAL_ADC_Init+0x9a>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005744:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005748:	f7ff ffb8 	bl	80056bc <LL_ADC_IsEnabled>
 800574c:	4602      	mov	r2, r0
 800574e:	4851      	ldr	r0, [pc, #324]	@ (8005894 <HAL_ADC_Init+0x1c8>)
 8005750:	f7ff ffb4 	bl	80056bc <LL_ADC_IsEnabled>
 8005754:	4302      	orrs	r2, r0
 8005756:	d106      	bne.n	8005766 <HAL_ADC_Init+0x9a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005758:	484f      	ldr	r0, [pc, #316]	@ (8005898 <HAL_ADC_Init+0x1cc>)
 800575a:	6865      	ldr	r5, [r4, #4]
 800575c:	6882      	ldr	r2, [r0, #8]
 800575e:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8005762:	432a      	orrs	r2, r5
 8005764:	6082      	str	r2, [r0, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8005766:	68e5      	ldr	r5, [r4, #12]
 8005768:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800576a:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 800576e:	432a      	orrs	r2, r5
 8005770:	68a5      	ldr	r5, [r4, #8]
 8005772:	432a      	orrs	r2, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005774:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005776:	2801      	cmp	r0, #1
                 hadc->Init.DataAlign                                                   |
 8005778:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800577c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005780:	bf02      	ittt	eq
 8005782:	6aa0      	ldreq	r0, [r4, #40]	@ 0x28
 8005784:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8005788:	ea42 4240 	orreq.w	r2, r2, r0, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800578c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800578e:	b120      	cbz	r0, 800579a <HAL_ADC_Init+0xce>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8005790:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005792:	f400 7078 	and.w	r0, r0, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005796:	4328      	orrs	r0, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005798:	4302      	orrs	r2, r0
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800579a:	68dd      	ldr	r5, [r3, #12]
 800579c:	483f      	ldr	r0, [pc, #252]	@ (800589c <HAL_ADC_Init+0x1d0>)
 800579e:	4028      	ands	r0, r5
 80057a0:	4310      	orrs	r0, r2
 80057a2:	60d8      	str	r0, [r3, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80057a4:	691a      	ldr	r2, [r3, #16]
 80057a6:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80057a8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80057ac:	4302      	orrs	r2, r0
 80057ae:	611a      	str	r2, [r3, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80057b0:	689a      	ldr	r2, [r3, #8]
 80057b2:	0712      	lsls	r2, r2, #28
 80057b4:	d42c      	bmi.n	8005810 <HAL_ADC_Init+0x144>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80057b6:	68d8      	ldr	r0, [r3, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80057b8:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80057bc:	7f25      	ldrb	r5, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80057be:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80057c0:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80057c4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80057c8:	f020 0002 	bic.w	r0, r0, #2
 80057cc:	4302      	orrs	r2, r0

      if (hadc->Init.GainCompensation != 0UL)
 80057ce:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80057d0:	60da      	str	r2, [r3, #12]
      if (hadc->Init.GainCompensation != 0UL)
 80057d2:	4833      	ldr	r0, [pc, #204]	@ (80058a0 <HAL_ADC_Init+0x1d4>)
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80057d4:	691a      	ldr	r2, [r3, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80057d6:	2d00      	cmp	r5, #0
 80057d8:	d04b      	beq.n	8005872 <HAL_ADC_Init+0x1a6>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80057da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80057de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80057e0:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80057e4:	4002      	ands	r2, r0
 80057e6:	432a      	orrs	r2, r5
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80057e8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80057ec:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 80057f0:	2a01      	cmp	r2, #1
 80057f2:	d145      	bne.n	8005880 <HAL_ADC_Init+0x1b4>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80057f4:	e9d4 2511 	ldrd	r2, r5, [r4, #68]	@ 0x44
 80057f8:	6918      	ldr	r0, [r3, #16]
 80057fa:	432a      	orrs	r2, r5
 80057fc:	f36f 008a 	bfc	r0, #2, #9
 8005800:	4302      	orrs	r2, r0
 8005802:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005804:	4302      	orrs	r2, r0
 8005806:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005808:	4302      	orrs	r2, r0
 800580a:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800580e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005810:	6962      	ldr	r2, [r4, #20]
 8005812:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005814:	bf05      	ittet	eq
 8005816:	6b18      	ldreq	r0, [r3, #48]	@ 0x30
 8005818:	6a22      	ldreq	r2, [r4, #32]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800581a:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800581c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8005820:	bf06      	itte	eq
 8005822:	f020 000f 	biceq.w	r0, r0, #15
 8005826:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005828:	f022 020f 	bicne.w	r2, r2, #15
 800582c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800582e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005830:	f023 0303 	bic.w	r3, r3, #3
 8005834:	f043 0301 	orr.w	r3, r3, #1
 8005838:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800583a:	4608      	mov	r0, r1
 800583c:	b003      	add	sp, #12
 800583e:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8005840:	689a      	ldr	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005842:	4918      	ldr	r1, [pc, #96]	@ (80058a4 <HAL_ADC_Init+0x1d8>)
 8005844:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8005848:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800584c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005850:	609a      	str	r2, [r3, #8]
 8005852:	4a15      	ldr	r2, [pc, #84]	@ (80058a8 <HAL_ADC_Init+0x1dc>)
 8005854:	6812      	ldr	r2, [r2, #0]
 8005856:	fbb2 f2f1 	udiv	r2, r2, r1
 800585a:	3201      	adds	r2, #1
 800585c:	0052      	lsls	r2, r2, #1
      wait_loop_index--;
 800585e:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8005860:	9a01      	ldr	r2, [sp, #4]
 8005862:	2a00      	cmp	r2, #0
 8005864:	f43f af4e 	beq.w	8005704 <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8005868:	9a01      	ldr	r2, [sp, #4]
 800586a:	3a01      	subs	r2, #1
 800586c:	e7f7      	b.n	800585e <HAL_ADC_Init+0x192>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800586e:	2100      	movs	r1, #0
 8005870:	e755      	b.n	800571e <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005872:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005876:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005878:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800587c:	4002      	ands	r2, r0
 800587e:	e7b3      	b.n	80057e8 <HAL_ADC_Init+0x11c>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	f022 0201 	bic.w	r2, r2, #1
 8005886:	e7c2      	b.n	800580e <HAL_ADC_Init+0x142>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005888:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800588a:	f043 0310 	orr.w	r3, r3, #16
 800588e:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005890:	2101      	movs	r1, #1
 8005892:	e7d2      	b.n	800583a <HAL_ADC_Init+0x16e>
 8005894:	50000100 	.word	0x50000100
 8005898:	50000300 	.word	0x50000300
 800589c:	fff04007 	.word	0xfff04007
 80058a0:	ffffc000 	.word	0xffffc000
 80058a4:	00030d40 	.word	0x00030d40
 80058a8:	20000000 	.word	0x20000000

080058ac <HAL_ADC_PollForConversion>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80058ac:	4a36      	ldr	r2, [pc, #216]	@ (8005988 <HAL_ADC_PollForConversion+0xdc>)
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80058ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80058b2:	6985      	ldr	r5, [r0, #24]
 80058b4:	6897      	ldr	r7, [r2, #8]
 80058b6:	2d08      	cmp	r5, #8
{
 80058b8:	4604      	mov	r4, r0
 80058ba:	460e      	mov	r6, r1
 80058bc:	f007 071f 	and.w	r7, r7, #31
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80058c0:	d015      	beq.n	80058ee <HAL_ADC_PollForConversion+0x42>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058c2:	f240 2321 	movw	r3, #545	@ 0x221
 80058c6:	40fb      	lsrs	r3, r7
 80058c8:	07d9      	lsls	r1, r3, #31
 80058ca:	d50b      	bpl.n	80058e4 <HAL_ADC_PollForConversion+0x38>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80058cc:	6803      	ldr	r3, [r0, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80058d4:	d00a      	beq.n	80058ec <HAL_ADC_PollForConversion+0x40>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058d6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80058d8:	f043 0320 	orr.w	r3, r3, #32
 80058dc:	65e3      	str	r3, [r4, #92]	@ 0x5c
        return HAL_ERROR;
 80058de:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80058e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80058e4:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80058e6:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 80058ea:	e7f3      	b.n	80058d4 <HAL_ADC_PollForConversion+0x28>
        tmp_Flag_End = (ADC_FLAG_EOC);
 80058ec:	2504      	movs	r5, #4
  tickstart = HAL_GetTick();
 80058ee:	f7ff febb 	bl	8005668 <HAL_GetTick>
 80058f2:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80058f4:	6823      	ldr	r3, [r4, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	422a      	tst	r2, r5
 80058fa:	d025      	beq.n	8005948 <HAL_ADC_PollForConversion+0x9c>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80058fc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80058fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005902:	65e2      	str	r2, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800590a:	d10f      	bne.n	800592c <HAL_ADC_PollForConversion+0x80>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800590c:	7f62      	ldrb	r2, [r4, #29]
 800590e:	b96a      	cbnz	r2, 800592c <HAL_ADC_PollForConversion+0x80>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	0716      	lsls	r6, r2, #28
 8005914:	d50a      	bpl.n	800592c <HAL_ADC_PollForConversion+0x80>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005916:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005918:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800591c:	65e2      	str	r2, [r4, #92]	@ 0x5c
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800591e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005920:	04d0      	lsls	r0, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005922:	bf5e      	ittt	pl
 8005924:	6de2      	ldrpl	r2, [r4, #92]	@ 0x5c
 8005926:	f042 0201 	orrpl.w	r2, r2, #1
 800592a:	65e2      	strpl	r2, [r4, #92]	@ 0x5c
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800592c:	4a17      	ldr	r2, [pc, #92]	@ (800598c <HAL_ADC_PollForConversion+0xe0>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d104      	bne.n	800593c <HAL_ADC_PollForConversion+0x90>
 8005932:	f240 2221 	movw	r2, #545	@ 0x221
 8005936:	40fa      	lsrs	r2, r7
 8005938:	07d1      	lsls	r1, r2, #31
 800593a:	d51b      	bpl.n	8005974 <HAL_ADC_PollForConversion+0xc8>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800593c:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800593e:	2d08      	cmp	r5, #8
 8005940:	d11c      	bne.n	800597c <HAL_ADC_PollForConversion+0xd0>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005942:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8005944:	2000      	movs	r0, #0
 8005946:	e7cb      	b.n	80058e0 <HAL_ADC_PollForConversion+0x34>
    if (Timeout != HAL_MAX_DELAY)
 8005948:	1c72      	adds	r2, r6, #1
 800594a:	d0d4      	beq.n	80058f6 <HAL_ADC_PollForConversion+0x4a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800594c:	f7ff fe8c 	bl	8005668 <HAL_GetTick>
 8005950:	eba0 0008 	sub.w	r0, r0, r8
 8005954:	42b0      	cmp	r0, r6
 8005956:	d801      	bhi.n	800595c <HAL_ADC_PollForConversion+0xb0>
 8005958:	2e00      	cmp	r6, #0
 800595a:	d1cb      	bne.n	80058f4 <HAL_ADC_PollForConversion+0x48>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	402b      	ands	r3, r5
 8005962:	d1c7      	bne.n	80058f4 <HAL_ADC_PollForConversion+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005964:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
          __HAL_UNLOCK(hadc);
 8005966:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800596a:	f042 0204 	orr.w	r2, r2, #4
 800596e:	65e2      	str	r2, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005970:	2003      	movs	r0, #3
 8005972:	e7b5      	b.n	80058e0 <HAL_ADC_PollForConversion+0x34>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005974:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005978:	68d2      	ldr	r2, [r2, #12]
 800597a:	e7e0      	b.n	800593e <HAL_ADC_PollForConversion+0x92>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800597c:	0452      	lsls	r2, r2, #17
 800597e:	d4e1      	bmi.n	8005944 <HAL_ADC_PollForConversion+0x98>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005980:	220c      	movs	r2, #12
 8005982:	601a      	str	r2, [r3, #0]
 8005984:	e7de      	b.n	8005944 <HAL_ADC_PollForConversion+0x98>
 8005986:	bf00      	nop
 8005988:	50000300 	.word	0x50000300
 800598c:	50000100 	.word	0x50000100

08005990 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005990:	6803      	ldr	r3, [r0, #0]
 8005992:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8005994:	4770      	bx	lr
	...

08005998 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005998:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800599a:	2300      	movs	r3, #0
 800599c:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800599e:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 80059a2:	2b01      	cmp	r3, #1
{
 80059a4:	4605      	mov	r5, r0
 80059a6:	460e      	mov	r6, r1
  __HAL_LOCK(hadc);
 80059a8:	f000 81ad 	beq.w	8005d06 <HAL_ADC_ConfigChannel+0x36e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059ac:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hadc);
 80059ae:	2301      	movs	r3, #1
 80059b0:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059b4:	4620      	mov	r0, r4
 80059b6:	f7ff fe85 	bl	80056c4 <LL_ADC_REG_IsConversionOngoing>
 80059ba:	2800      	cmp	r0, #0
 80059bc:	f040 819d 	bne.w	8005cfa <HAL_ADC_ConfigChannel+0x362>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80059c0:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(*preg,
 80059c2:	6833      	ldr	r3, [r6, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80059c4:	0991      	lsrs	r1, r2, #6
 80059c6:	f001 010c 	and.w	r1, r1, #12
 80059ca:	f104 0730 	add.w	r7, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 80059ce:	f002 021f 	and.w	r2, r2, #31
 80059d2:	5878      	ldr	r0, [r7, r1]
 80059d4:	f04f 0c1f 	mov.w	ip, #31
 80059d8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80059dc:	4093      	lsls	r3, r2
 80059de:	fa0c f202 	lsl.w	r2, ip, r2
 80059e2:	ea20 0202 	bic.w	r2, r0, r2
 80059e6:	4313      	orrs	r3, r2
 80059e8:	507b      	str	r3, [r7, r1]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80059ea:	4620      	mov	r0, r4
 80059ec:	f7ff fe6a 	bl	80056c4 <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059f0:	68a2      	ldr	r2, [r4, #8]
 80059f2:	f002 0208 	and.w	r2, r2, #8
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80059f6:	4302      	orrs	r2, r0
 80059f8:	d13b      	bne.n	8005a72 <HAL_ADC_ConfigChannel+0xda>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80059fa:	68b3      	ldr	r3, [r6, #8]
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80059fc:	6831      	ldr	r1, [r6, #0]
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80059fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a02:	d174      	bne.n	8005aee <HAL_ADC_ConfigChannel+0x156>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005a04:	4620      	mov	r0, r4
 8005a06:	f7ff fe49 	bl	800569c <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005a0a:	6963      	ldr	r3, [r4, #20]
 8005a0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005a10:	6163      	str	r3, [r4, #20]

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005a12:	6937      	ldr	r7, [r6, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005a14:	6971      	ldr	r1, [r6, #20]
 8005a16:	68e0      	ldr	r0, [r4, #12]
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005a18:	6832      	ldr	r2, [r6, #0]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005a1a:	2f04      	cmp	r7, #4
 8005a1c:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8005a20:	d06d      	beq.n	8005afe <HAL_ADC_ConfigChannel+0x166>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005a22:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8005a26:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 8005a28:	f853 c027 	ldr.w	ip, [r3, r7, lsl #2]
 8005a2c:	4081      	lsls	r1, r0
 8005a2e:	48b7      	ldr	r0, [pc, #732]	@ (8005d0c <HAL_ADC_ConfigChannel+0x374>)
 8005a30:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8005a34:	ea0c 0000 	and.w	r0, ip, r0
 8005a38:	4310      	orrs	r0, r2
 8005a3a:	ea41 0200 	orr.w	r2, r1, r0
 8005a3e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005a42:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a46:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(*preg,
 8005a48:	69b0      	ldr	r0, [r6, #24]
 8005a4a:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8005a4e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8005a52:	4302      	orrs	r2, r0
 8005a54:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005a58:	7f31      	ldrb	r1, [r6, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a5a:	6930      	ldr	r0, [r6, #16]
 8005a5c:	1e4f      	subs	r7, r1, #1
  MODIFY_REG(*preg,
 8005a5e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8005a62:	4279      	negs	r1, r7
 8005a64:	4179      	adcs	r1, r7
 8005a66:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8005a6a:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8005a6e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a72:	4620      	mov	r0, r4
 8005a74:	f7ff fe22 	bl	80056bc <LL_ADC_IsEnabled>
 8005a78:	bb70      	cbnz	r0, 8005ad8 <HAL_ADC_ConfigChannel+0x140>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005a7a:	68f7      	ldr	r7, [r6, #12]
 8005a7c:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8005a7e:	4aa4      	ldr	r2, [pc, #656]	@ (8005d10 <HAL_ADC_ConfigChannel+0x378>)
 8005a80:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8005a84:	f007 0c18 	and.w	ip, r7, #24
 8005a88:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8005a8c:	fa22 f20c 	lsr.w	r2, r2, ip
 8005a90:	401a      	ands	r2, r3
 8005a92:	ea21 0100 	bic.w	r1, r1, r0
 8005a96:	430a      	orrs	r2, r1
 8005a98:	f8c4 20b0 	str.w	r2, [r4, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005a9c:	4a9d      	ldr	r2, [pc, #628]	@ (8005d14 <HAL_ADC_ConfigChannel+0x37c>)
 8005a9e:	4297      	cmp	r7, r2
 8005aa0:	d11a      	bne.n	8005ad8 <HAL_ADC_ConfigChannel+0x140>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005aa2:	2800      	cmp	r0, #0
 8005aa4:	f040 808a 	bne.w	8005bbc <HAL_ADC_ConfigChannel+0x224>
 8005aa8:	0e9a      	lsrs	r2, r3, #26
 8005aaa:	3201      	adds	r2, #1
 8005aac:	f002 011f 	and.w	r1, r2, #31
 8005ab0:	2001      	movs	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ab2:	2909      	cmp	r1, #9
 8005ab4:	ea4f 6282 	mov.w	r2, r2, lsl #26
 8005ab8:	fa01 f300 	lsl.w	r3, r1, r0
 8005abc:	f200 80a4 	bhi.w	8005c08 <HAL_ADC_ConfigChannel+0x270>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005ac0:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8005ac4:	4088      	lsls	r0, r1
 8005ac6:	4302      	orrs	r2, r0
 8005ac8:	440b      	add	r3, r1
 8005aca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005acc:	ea43 0102 	orr.w	r1, r3, r2
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	68b2      	ldr	r2, [r6, #8]
 8005ad4:	f7ff fde2 	bl	800569c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005ad8:	6833      	ldr	r3, [r6, #0]
 8005ada:	4a8f      	ldr	r2, [pc, #572]	@ (8005d18 <HAL_ADC_ConfigChannel+0x380>)
 8005adc:	4213      	tst	r3, r2
 8005ade:	f040 80bf 	bne.w	8005c60 <HAL_ADC_ConfigChannel+0x2c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ae2:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f885 3058 	strb.w	r3, [r5, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005aea:	b003      	add	sp, #12
 8005aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005aee:	461a      	mov	r2, r3
 8005af0:	4620      	mov	r0, r4
 8005af2:	f7ff fdd3 	bl	800569c <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005af6:	6963      	ldr	r3, [r4, #20]
 8005af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005afc:	e788      	b.n	8005a10 <HAL_ADC_ConfigChannel+0x78>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005afe:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005b00:	6e21      	ldr	r1, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b02:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005b06:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	d139      	bne.n	8005b82 <HAL_ADC_ConfigChannel+0x1ea>
 8005b0e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005b12:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8005b14:	bf02      	ittt	eq
 8005b16:	6e22      	ldreq	r2, [r4, #96]	@ 0x60
 8005b18:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005b1c:	6622      	streq	r2, [r4, #96]	@ 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b20:	6832      	ldr	r2, [r6, #0]
 8005b22:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8005b24:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005b28:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	d12f      	bne.n	8005b90 <HAL_ADC_ConfigChannel+0x1f8>
 8005b30:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005b34:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8005b36:	bf02      	ittt	eq
 8005b38:	6e62      	ldreq	r2, [r4, #100]	@ 0x64
 8005b3a:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005b3e:	6662      	streq	r2, [r4, #100]	@ 0x64
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b40:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b42:	6832      	ldr	r2, [r6, #0]
 8005b44:	6899      	ldr	r1, [r3, #8]
 8005b46:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005b4a:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b4e:	bb30      	cbnz	r0, 8005b9e <HAL_ADC_ConfigChannel+0x206>
 8005b50:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005b54:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8005b56:	bf02      	ittt	eq
 8005b58:	689a      	ldreq	r2, [r3, #8]
 8005b5a:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005b5e:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b60:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b62:	6832      	ldr	r2, [r6, #0]
 8005b64:	68d9      	ldr	r1, [r3, #12]
 8005b66:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b6a:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b6e:	b9e8      	cbnz	r0, 8005bac <HAL_ADC_ConfigChannel+0x214>
 8005b70:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b74:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8005b76:	bf02      	ittt	eq
 8005b78:	68da      	ldreq	r2, [r3, #12]
 8005b7a:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005b7e:	60da      	streq	r2, [r3, #12]
}
 8005b80:	e777      	b.n	8005a72 <HAL_ADC_ConfigChannel+0xda>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b82:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005b86:	2a00      	cmp	r2, #0
 8005b88:	d0c9      	beq.n	8005b1e <HAL_ADC_ConfigChannel+0x186>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8005b8a:	fab2 f282 	clz	r2, r2
 8005b8e:	e7c0      	b.n	8005b12 <HAL_ADC_ConfigChannel+0x17a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b90:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005b94:	2a00      	cmp	r2, #0
 8005b96:	d0d3      	beq.n	8005b40 <HAL_ADC_ConfigChannel+0x1a8>
  return __builtin_clz(value);
 8005b98:	fab2 f282 	clz	r2, r2
 8005b9c:	e7ca      	b.n	8005b34 <HAL_ADC_ConfigChannel+0x19c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005ba2:	2a00      	cmp	r2, #0
 8005ba4:	d0dc      	beq.n	8005b60 <HAL_ADC_ConfigChannel+0x1c8>
  return __builtin_clz(value);
 8005ba6:	fab2 f282 	clz	r2, r2
 8005baa:	e7d3      	b.n	8005b54 <HAL_ADC_ConfigChannel+0x1bc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bac:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005bb0:	2a00      	cmp	r2, #0
 8005bb2:	f43f af5e 	beq.w	8005a72 <HAL_ADC_ConfigChannel+0xda>
  return __builtin_clz(value);
 8005bb6:	fab2 f282 	clz	r2, r2
 8005bba:	e7db      	b.n	8005b74 <HAL_ADC_ConfigChannel+0x1dc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bbc:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8005bc0:	b132      	cbz	r2, 8005bd0 <HAL_ADC_ConfigChannel+0x238>
  return __builtin_clz(value);
 8005bc2:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005bc6:	3201      	adds	r2, #1
 8005bc8:	f002 021f 	and.w	r2, r2, #31
 8005bcc:	2a09      	cmp	r2, #9
 8005bce:	d825      	bhi.n	8005c1c <HAL_ADC_ConfigChannel+0x284>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd0:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8005bd4:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005bd8:	3101      	adds	r1, #1
 8005bda:	0689      	lsls	r1, r1, #26
 8005bdc:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be0:	fa93 f0a3 	rbit	r0, r3
  return __builtin_clz(value);
 8005be4:	fab0 f080 	clz	r0, r0
 8005be8:	3001      	adds	r0, #1
 8005bea:	f000 001f 	and.w	r0, r0, #31
 8005bee:	2201      	movs	r2, #1
 8005bf0:	4082      	lsls	r2, r0
 8005bf2:	430a      	orrs	r2, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf4:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8005bf8:	fab3 f383 	clz	r3, r3
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	f003 031f 	and.w	r3, r3, #31
 8005c02:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005c06:	e760      	b.n	8005aca <HAL_ADC_ConfigChannel+0x132>
 8005c08:	4088      	lsls	r0, r1
 8005c0a:	4419      	add	r1, r3
 8005c0c:	391e      	subs	r1, #30
 8005c0e:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8005c12:	0509      	lsls	r1, r1, #20
 8005c14:	4302      	orrs	r2, r0
 8005c16:	f041 7300 	orr.w	r3, r1, #33554432	@ 0x2000000
 8005c1a:	e757      	b.n	8005acc <HAL_ADC_ConfigChannel+0x134>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1c:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8005c20:	fab1 f181 	clz	r1, r1
 8005c24:	3101      	adds	r1, #1
 8005c26:	0689      	lsls	r1, r1, #26
 8005c28:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c2c:	fa93 f0a3 	rbit	r0, r3
  return __builtin_clz(value);
 8005c30:	fab0 f080 	clz	r0, r0
 8005c34:	3001      	adds	r0, #1
 8005c36:	f000 001f 	and.w	r0, r0, #31
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	4082      	lsls	r2, r0
 8005c3e:	430a      	orrs	r2, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8005c44:	fab1 f181 	clz	r1, r1
 8005c48:	3101      	adds	r1, #1
 8005c4a:	f001 011f 	and.w	r1, r1, #31
 8005c4e:	2303      	movs	r3, #3
 8005c50:	f06f 001d 	mvn.w	r0, #29
 8005c54:	fb13 0301 	smlabb	r3, r3, r1, r0
 8005c58:	051b      	lsls	r3, r3, #20
 8005c5a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c5e:	e735      	b.n	8005acc <HAL_ADC_ConfigChannel+0x134>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005c60:	4a2e      	ldr	r2, [pc, #184]	@ (8005d1c <HAL_ADC_ConfigChannel+0x384>)
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005c62:	4e2f      	ldr	r6, [pc, #188]	@ (8005d20 <HAL_ADC_ConfigChannel+0x388>)
 8005c64:	6891      	ldr	r1, [r2, #8]
 8005c66:	42b3      	cmp	r3, r6
 8005c68:	f001 70e0 	and.w	r0, r1, #29360128	@ 0x1c00000
 8005c6c:	d002      	beq.n	8005c74 <HAL_ADC_ConfigChannel+0x2dc>
 8005c6e:	4e2d      	ldr	r6, [pc, #180]	@ (8005d24 <HAL_ADC_ConfigChannel+0x38c>)
 8005c70:	42b3      	cmp	r3, r6
 8005c72:	d11e      	bne.n	8005cb2 <HAL_ADC_ConfigChannel+0x31a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005c74:	020e      	lsls	r6, r1, #8
 8005c76:	f53f af34 	bmi.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c7a:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
 8005c7e:	f47f af30 	bne.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005c82:	4a26      	ldr	r2, [pc, #152]	@ (8005d1c <HAL_ADC_ConfigChannel+0x384>)
 8005c84:	6893      	ldr	r3, [r2, #8]
 8005c86:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005c8a:	4303      	orrs	r3, r0
 8005c8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005c90:	6093      	str	r3, [r2, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c92:	4b25      	ldr	r3, [pc, #148]	@ (8005d28 <HAL_ADC_ConfigChannel+0x390>)
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4b25      	ldr	r3, [pc, #148]	@ (8005d2c <HAL_ADC_ConfigChannel+0x394>)
 8005c98:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c9c:	230c      	movs	r3, #12
 8005c9e:	fb02 3303 	mla	r3, r2, r3, r3
            wait_loop_index--;
 8005ca2:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8005ca4:	9b01      	ldr	r3, [sp, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f43f af1b 	beq.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
            wait_loop_index--;
 8005cac:	9b01      	ldr	r3, [sp, #4]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	e7f7      	b.n	8005ca2 <HAL_ADC_ConfigChannel+0x30a>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005cb2:	4e1f      	ldr	r6, [pc, #124]	@ (8005d30 <HAL_ADC_ConfigChannel+0x398>)
 8005cb4:	42b3      	cmp	r3, r6
 8005cb6:	d10e      	bne.n	8005cd6 <HAL_ADC_ConfigChannel+0x33e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005cb8:	01c9      	lsls	r1, r1, #7
 8005cba:	f53f af12 	bmi.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8005d34 <HAL_ADC_ConfigChannel+0x39c>)
 8005cc0:	429c      	cmp	r4, r3
 8005cc2:	f43f af0e 	beq.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
 8005cc6:	6893      	ldr	r3, [r2, #8]
 8005cc8:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005ccc:	4303      	orrs	r3, r0
 8005cce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cd2:	6093      	str	r3, [r2, #8]
}
 8005cd4:	e705      	b.n	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005cd6:	4e18      	ldr	r6, [pc, #96]	@ (8005d38 <HAL_ADC_ConfigChannel+0x3a0>)
 8005cd8:	42b3      	cmp	r3, r6
 8005cda:	f47f af02 	bne.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005cde:	024b      	lsls	r3, r1, #9
 8005ce0:	f53f aeff 	bmi.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005ce4:	4b13      	ldr	r3, [pc, #76]	@ (8005d34 <HAL_ADC_ConfigChannel+0x39c>)
 8005ce6:	429c      	cmp	r4, r3
 8005ce8:	f43f aefb 	beq.w	8005ae2 <HAL_ADC_ConfigChannel+0x14a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005cec:	6893      	ldr	r3, [r2, #8]
 8005cee:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005cf2:	4303      	orrs	r3, r0
 8005cf4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005cf8:	e7eb      	b.n	8005cd2 <HAL_ADC_ConfigChannel+0x33a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cfa:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8005cfc:	f042 0220 	orr.w	r2, r2, #32
 8005d00:	65ea      	str	r2, [r5, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
 8005d02:	4618      	mov	r0, r3
 8005d04:	e6ee      	b.n	8005ae4 <HAL_ADC_ConfigChannel+0x14c>
  __HAL_LOCK(hadc);
 8005d06:	2002      	movs	r0, #2
 8005d08:	e6ef      	b.n	8005aea <HAL_ADC_ConfigChannel+0x152>
 8005d0a:	bf00      	nop
 8005d0c:	03fff000 	.word	0x03fff000
 8005d10:	0007ffff 	.word	0x0007ffff
 8005d14:	407f0000 	.word	0x407f0000
 8005d18:	80080000 	.word	0x80080000
 8005d1c:	50000300 	.word	0x50000300
 8005d20:	c3210000 	.word	0xc3210000
 8005d24:	90c00010 	.word	0x90c00010
 8005d28:	20000000 	.word	0x20000000
 8005d2c:	00030d40 	.word	0x00030d40
 8005d30:	c7520000 	.word	0xc7520000
 8005d34:	50000100 	.word	0x50000100
 8005d38:	cb840000 	.word	0xcb840000

08005d3c <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d3c:	6803      	ldr	r3, [r0, #0]
{
 8005d3e:	b570      	push	{r4, r5, r6, lr}
 8005d40:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7ff fcbe 	bl	80056c4 <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005d48:	689a      	ldr	r2, [r3, #8]
 8005d4a:	f002 0208 	and.w	r2, r2, #8
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005d4e:	4302      	orrs	r2, r0
 8005d50:	d101      	bne.n	8005d56 <ADC_ConversionStop+0x1a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005d52:	2000      	movs	r0, #0
}
 8005d54:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005d56:	68da      	ldr	r2, [r3, #12]
 8005d58:	0192      	lsls	r2, r2, #6
 8005d5a:	d53a      	bpl.n	8005dd2 <ADC_ConversionStop+0x96>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005d5c:	8ba0      	ldrh	r0, [r4, #28]
 8005d5e:	f240 1201 	movw	r2, #257	@ 0x101
 8005d62:	4290      	cmp	r0, r2
 8005d64:	d135      	bne.n	8005dd2 <ADC_ConversionStop+0x96>
 8005d66:	4a27      	ldr	r2, [pc, #156]	@ (8005e04 <ADC_ConversionStop+0xc8>)
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005d68:	6819      	ldr	r1, [r3, #0]
 8005d6a:	064e      	lsls	r6, r1, #25
 8005d6c:	d525      	bpl.n	8005dba <ADC_ConversionStop+0x7e>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005d6e:	2240      	movs	r2, #64	@ 0x40
 8005d70:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005d72:	2101      	movs	r1, #1
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff fca5 	bl	80056c4 <LL_ADC_REG_IsConversionOngoing>
 8005d7a:	b150      	cbz	r0, 8005d92 <ADC_ConversionStop+0x56>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005d7c:	689a      	ldr	r2, [r3, #8]
 8005d7e:	0795      	lsls	r5, r2, #30
 8005d80:	d407      	bmi.n	8005d92 <ADC_ConversionStop+0x56>
  MODIFY_REG(ADCx->CR,
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005d88:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8005d8c:	f042 0210 	orr.w	r2, r2, #16
 8005d90:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005d92:	2901      	cmp	r1, #1
 8005d94:	d11f      	bne.n	8005dd6 <ADC_ConversionStop+0x9a>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005d96:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8005d98:	f7ff fc66 	bl	8005668 <HAL_GetTick>
 8005d9c:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	422b      	tst	r3, r5
 8005da4:	d0d5      	beq.n	8005d52 <ADC_ConversionStop+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005da6:	f7ff fc5f 	bl	8005668 <HAL_GetTick>
 8005daa:	1b80      	subs	r0, r0, r6
 8005dac:	2805      	cmp	r0, #5
 8005dae:	d9f6      	bls.n	8005d9e <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	422b      	tst	r3, r5
 8005db6:	d0f2      	beq.n	8005d9e <ADC_ConversionStop+0x62>
 8005db8:	e001      	b.n	8005dbe <ADC_ConversionStop+0x82>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005dba:	3a01      	subs	r2, #1
 8005dbc:	d1d4      	bne.n	8005d68 <ADC_ConversionStop+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dbe:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005dc0:	f043 0310 	orr.w	r3, r3, #16
 8005dc4:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dc6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005dc8:	f043 0301 	orr.w	r3, r3, #1
 8005dcc:	6623      	str	r3, [r4, #96]	@ 0x60
          return HAL_ERROR;
 8005dce:	2001      	movs	r0, #1
 8005dd0:	e7c0      	b.n	8005d54 <ADC_ConversionStop+0x18>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005dd2:	2902      	cmp	r1, #2
 8005dd4:	d1ce      	bne.n	8005d74 <ADC_ConversionStop+0x38>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005dd6:	689a      	ldr	r2, [r3, #8]
 8005dd8:	0710      	lsls	r0, r2, #28
 8005dda:	d50a      	bpl.n	8005df2 <ADC_ConversionStop+0xb6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005ddc:	689a      	ldr	r2, [r3, #8]
 8005dde:	0792      	lsls	r2, r2, #30
 8005de0:	d407      	bmi.n	8005df2 <ADC_ConversionStop+0xb6>
  MODIFY_REG(ADCx->CR,
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005de8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8005dec:	f042 0220 	orr.w	r2, r2, #32
 8005df0:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8005df2:	2902      	cmp	r1, #2
 8005df4:	d003      	beq.n	8005dfe <ADC_ConversionStop+0xc2>
 8005df6:	2903      	cmp	r1, #3
 8005df8:	d1cd      	bne.n	8005d96 <ADC_ConversionStop+0x5a>
 8005dfa:	250c      	movs	r5, #12
 8005dfc:	e7cc      	b.n	8005d98 <ADC_ConversionStop+0x5c>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005dfe:	2508      	movs	r5, #8
 8005e00:	e7ca      	b.n	8005d98 <ADC_ConversionStop+0x5c>
 8005e02:	bf00      	nop
 8005e04:	a3400001 	.word	0xa3400001

08005e08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005e08:	b573      	push	{r0, r1, r4, r5, r6, lr}

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e0a:	6802      	ldr	r2, [r0, #0]
{
 8005e0c:	4604      	mov	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8005e0e:	2300      	movs	r3, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e10:	4610      	mov	r0, r2
  __IO uint32_t wait_loop_index = 0UL;
 8005e12:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e14:	f7ff fc52 	bl	80056bc <LL_ADC_IsEnabled>
 8005e18:	b110      	cbz	r0, 8005e20 <ADC_Enable+0x18>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005e1a:	2000      	movs	r0, #0
}
 8005e1c:	b002      	add	sp, #8
 8005e1e:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005e20:	6891      	ldr	r1, [r2, #8]
 8005e22:	4b21      	ldr	r3, [pc, #132]	@ (8005ea8 <ADC_Enable+0xa0>)
 8005e24:	4219      	tst	r1, r3
 8005e26:	d009      	beq.n	8005e3c <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e28:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005e2a:	f043 0310 	orr.w	r3, r3, #16
 8005e2e:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e30:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005e32:	f043 0301 	orr.w	r3, r3, #1
 8005e36:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 8005e38:	2001      	movs	r0, #1
 8005e3a:	e7ef      	b.n	8005e1c <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8005e3c:	6893      	ldr	r3, [r2, #8]
 8005e3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e42:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005e46:	f043 0301 	orr.w	r3, r3, #1
 8005e4a:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005e4c:	4b17      	ldr	r3, [pc, #92]	@ (8005eac <ADC_Enable+0xa4>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005e50:	0219      	lsls	r1, r3, #8
 8005e52:	d41a      	bmi.n	8005e8a <ADC_Enable+0x82>
    tickstart = HAL_GetTick();
 8005e54:	f7ff fc08 	bl	8005668 <HAL_GetTick>
  MODIFY_REG(ADCx->CR,
 8005e58:	4e15      	ldr	r6, [pc, #84]	@ (8005eb0 <ADC_Enable+0xa8>)
 8005e5a:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e5c:	6822      	ldr	r2, [r4, #0]
 8005e5e:	6813      	ldr	r3, [r2, #0]
 8005e60:	07db      	lsls	r3, r3, #31
 8005e62:	d4da      	bmi.n	8005e1a <ADC_Enable+0x12>
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e64:	4610      	mov	r0, r2
 8005e66:	f7ff fc29 	bl	80056bc <LL_ADC_IsEnabled>
 8005e6a:	b920      	cbnz	r0, 8005e76 <ADC_Enable+0x6e>
 8005e6c:	6893      	ldr	r3, [r2, #8]
 8005e6e:	4033      	ands	r3, r6
 8005e70:	f043 0301 	orr.w	r3, r3, #1
 8005e74:	6093      	str	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005e76:	f7ff fbf7 	bl	8005668 <HAL_GetTick>
 8005e7a:	1b40      	subs	r0, r0, r5
 8005e7c:	2802      	cmp	r0, #2
 8005e7e:	d9ed      	bls.n	8005e5c <ADC_Enable+0x54>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	07da      	lsls	r2, r3, #31
 8005e86:	d4e9      	bmi.n	8005e5c <ADC_Enable+0x54>
 8005e88:	e7ce      	b.n	8005e28 <ADC_Enable+0x20>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb4 <ADC_Enable+0xac>)
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb8 <ADC_Enable+0xb0>)
 8005e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e94:	230c      	movs	r3, #12
 8005e96:	fb02 3303 	mla	r3, r2, r3, r3
        wait_loop_index--;
 8005e9a:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005e9c:	9b01      	ldr	r3, [sp, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0d8      	beq.n	8005e54 <ADC_Enable+0x4c>
        wait_loop_index--;
 8005ea2:	9b01      	ldr	r3, [sp, #4]
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	e7f8      	b.n	8005e9a <ADC_Enable+0x92>
 8005ea8:	8000003f 	.word	0x8000003f
 8005eac:	50000300 	.word	0x50000300
 8005eb0:	7fffffc0 	.word	0x7fffffc0
 8005eb4:	20000000 	.word	0x20000000
 8005eb8:	00030d40 	.word	0x00030d40

08005ebc <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005ebc:	4b33      	ldr	r3, [pc, #204]	@ (8005f8c <HAL_ADC_Start+0xd0>)
{
 8005ebe:	b570      	push	{r4, r5, r6, lr}
 8005ec0:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ec2:	6800      	ldr	r0, [r0, #0]
 8005ec4:	689e      	ldr	r6, [r3, #8]
 8005ec6:	f7ff fbfd 	bl	80056c4 <LL_ADC_REG_IsConversionOngoing>
 8005eca:	4605      	mov	r5, r0
 8005ecc:	2800      	cmp	r0, #0
 8005ece:	d15b      	bne.n	8005f88 <HAL_ADC_Start+0xcc>
    __HAL_LOCK(hadc);
 8005ed0:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d057      	beq.n	8005f88 <HAL_ADC_Start+0xcc>
 8005ed8:	2301      	movs	r3, #1
 8005eda:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
    tmp_hal_status = ADC_Enable(hadc);
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f7ff ff92 	bl	8005e08 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	d14c      	bne.n	8005f82 <HAL_ADC_Start+0xc6>
      ADC_STATE_CLR_SET(hadc->State,
 8005ee8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005eea:	4a29      	ldr	r2, [pc, #164]	@ (8005f90 <HAL_ADC_Start+0xd4>)
      ADC_STATE_CLR_SET(hadc->State,
 8005eec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ef0:	f023 0301 	bic.w	r3, r3, #1
 8005ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ef8:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	4293      	cmp	r3, r2
 8005efe:	f006 011f 	and.w	r1, r6, #31
 8005f02:	d12e      	bne.n	8005f62 <HAL_ADC_Start+0xa6>
 8005f04:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f08:	b919      	cbnz	r1, 8005f12 <HAL_ADC_Start+0x56>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005f0a:	6de5      	ldr	r5, [r4, #92]	@ 0x5c
 8005f0c:	f425 1580 	bic.w	r5, r5, #1048576	@ 0x100000
 8005f10:	65e5      	str	r5, [r4, #92]	@ 0x5c
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005f12:	6de5      	ldr	r5, [r4, #92]	@ 0x5c
 8005f14:	f415 5580 	ands.w	r5, r5, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005f18:	bf1c      	itt	ne
 8005f1a:	6e25      	ldrne	r5, [r4, #96]	@ 0x60
 8005f1c:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8005f20:	6625      	str	r5, [r4, #96]	@ 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005f22:	251c      	movs	r5, #28
 8005f24:	601d      	str	r5, [r3, #0]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f26:	4293      	cmp	r3, r2
      __HAL_UNLOCK(hadc);
 8005f28:	f04f 0500 	mov.w	r5, #0
 8005f2c:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f30:	d005      	beq.n	8005f3e <HAL_ADC_Start+0x82>
 8005f32:	f240 2521 	movw	r5, #545	@ 0x221
 8005f36:	fa25 f101 	lsr.w	r1, r5, r1
 8005f3a:	07c9      	lsls	r1, r1, #31
 8005f3c:	d513      	bpl.n	8005f66 <HAL_ADC_Start+0xaa>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005f3e:	68da      	ldr	r2, [r3, #12]
 8005f40:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005f42:	bf41      	itttt	mi
 8005f44:	6de2      	ldrmi	r2, [r4, #92]	@ 0x5c
 8005f46:	f422 5240 	bicmi.w	r2, r2, #12288	@ 0x3000
 8005f4a:	f442 5280 	orrmi.w	r2, r2, #4096	@ 0x1000
 8005f4e:	65e2      	strmi	r2, [r4, #92]	@ 0x5c
  MODIFY_REG(ADCx->CR,
 8005f50:	689a      	ldr	r2, [r3, #8]
 8005f52:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005f56:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8005f5a:	f042 0204 	orr.w	r2, r2, #4
 8005f5e:	609a      	str	r2, [r3, #8]
}
 8005f60:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f62:	461a      	mov	r2, r3
 8005f64:	e7d1      	b.n	8005f0a <HAL_ADC_Start+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005f66:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005f68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f6c:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005f6e:	68d3      	ldr	r3, [r2, #12]
 8005f70:	019b      	lsls	r3, r3, #6
 8005f72:	d5f5      	bpl.n	8005f60 <HAL_ADC_Start+0xa4>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005f74:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005f76:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005f7a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f7e:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8005f80:	e7ee      	b.n	8005f60 <HAL_ADC_Start+0xa4>
      __HAL_UNLOCK(hadc);
 8005f82:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8005f86:	e7eb      	b.n	8005f60 <HAL_ADC_Start+0xa4>
    __HAL_LOCK(hadc);
 8005f88:	2002      	movs	r0, #2
 8005f8a:	e7e9      	b.n	8005f60 <HAL_ADC_Start+0xa4>
 8005f8c:	50000300 	.word	0x50000300
 8005f90:	50000100 	.word	0x50000100

08005f94 <ADC_Disable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005f94:	6802      	ldr	r2, [r0, #0]
{
 8005f96:	b538      	push	{r3, r4, r5, lr}
 8005f98:	4604      	mov	r4, r0

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005f9a:	4610      	mov	r0, r2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005f9c:	6893      	ldr	r3, [r2, #8]
 8005f9e:	f7ff fb8d 	bl	80056bc <LL_ADC_IsEnabled>
 8005fa2:	b908      	cbnz	r0, 8005fa8 <ADC_Disable+0x14>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005fa4:	2000      	movs	r0, #0
}
 8005fa6:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 8005fa8:	0799      	lsls	r1, r3, #30
 8005faa:	d4fb      	bmi.n	8005fa4 <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005fac:	6893      	ldr	r3, [r2, #8]
 8005fae:	f003 030d 	and.w	r3, r3, #13
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d119      	bne.n	8005fea <ADC_Disable+0x56>
  MODIFY_REG(ADCx->CR,
 8005fb6:	6893      	ldr	r3, [r2, #8]
 8005fb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005fbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005fc0:	f043 0302 	orr.w	r3, r3, #2
 8005fc4:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005fca:	f7ff fb4d 	bl	8005668 <HAL_GetTick>
 8005fce:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	07db      	lsls	r3, r3, #31
 8005fd6:	d5e5      	bpl.n	8005fa4 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005fd8:	f7ff fb46 	bl	8005668 <HAL_GetTick>
 8005fdc:	1b40      	subs	r0, r0, r5
 8005fde:	2802      	cmp	r0, #2
 8005fe0:	d9f6      	bls.n	8005fd0 <ADC_Disable+0x3c>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	07da      	lsls	r2, r3, #31
 8005fe8:	d5f2      	bpl.n	8005fd0 <ADC_Disable+0x3c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fea:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005fec:	f043 0310 	orr.w	r3, r3, #16
 8005ff0:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ff2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005ff4:	f043 0301 	orr.w	r3, r3, #1
 8005ff8:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 8005ffa:	2001      	movs	r0, #1
 8005ffc:	e7d3      	b.n	8005fa6 <ADC_Disable+0x12>

08005ffe <HAL_ADC_Stop>:
{
 8005ffe:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8006000:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 8006004:	2b01      	cmp	r3, #1
{
 8006006:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8006008:	d016      	beq.n	8006038 <HAL_ADC_Stop+0x3a>
 800600a:	2301      	movs	r3, #1
 800600c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006010:	2103      	movs	r1, #3
 8006012:	f7ff fe93 	bl	8005d3c <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8006016:	b958      	cbnz	r0, 8006030 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8006018:	4620      	mov	r0, r4
 800601a:	f7ff ffbb 	bl	8005f94 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800601e:	b938      	cbnz	r0, 8006030 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8006020:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006022:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006026:	f023 0301 	bic.w	r3, r3, #1
 800602a:	f043 0301 	orr.w	r3, r3, #1
 800602e:	65e3      	str	r3, [r4, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8006030:	2300      	movs	r3, #0
 8006032:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8006036:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8006038:	2002      	movs	r0, #2
 800603a:	e7fc      	b.n	8006036 <HAL_ADC_Stop+0x38>

0800603c <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800603c:	6880      	ldr	r0, [r0, #8]
}
 800603e:	f000 0001 	and.w	r0, r0, #1
 8006042:	4770      	bx	lr

08006044 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006044:	6880      	ldr	r0, [r0, #8]
}
 8006046:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800604a:	4770      	bx	lr

0800604c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800604c:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800604e:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8006052:	2a01      	cmp	r2, #1
{
 8006054:	b09c      	sub	sp, #112	@ 0x70
 8006056:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8006058:	d059      	beq.n	800610e <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 800605a:	2201      	movs	r2, #1
 800605c:	f880 2058 	strb.w	r2, [r0, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006060:	681d      	ldr	r5, [r3, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006062:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006064:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006068:	9018      	str	r0, [sp, #96]	@ 0x60
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800606a:	9019      	str	r0, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800606c:	d10e      	bne.n	800608c <HAL_ADCEx_MultiModeConfigChannel+0x40>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800606e:	4829      	ldr	r0, [pc, #164]	@ (8006114 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8006070:	f7ff ffe8 	bl	8006044 <LL_ADC_REG_IsConversionOngoing>
 8006074:	4604      	mov	r4, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006076:	4628      	mov	r0, r5
 8006078:	f7ff ffe4 	bl	8006044 <LL_ADC_REG_IsConversionOngoing>
 800607c:	4320      	orrs	r0, r4
 800607e:	d00e      	beq.n	800609e <HAL_ADCEx_MultiModeConfigChannel+0x52>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006080:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8006082:	f041 0120 	orr.w	r1, r1, #32
 8006086:	65d9      	str	r1, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006088:	4610      	mov	r0, r2
 800608a:	e028      	b.n	80060de <HAL_ADCEx_MultiModeConfigChannel+0x92>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800608c:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
    __HAL_UNLOCK(hadc);
 800608e:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006092:	f041 0120 	orr.w	r1, r1, #32
 8006096:	65d9      	str	r1, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006098:	4610      	mov	r0, r2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800609a:	b01c      	add	sp, #112	@ 0x70
 800609c:	bd70      	pop	{r4, r5, r6, pc}
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800609e:	680c      	ldr	r4, [r1, #0]
 80060a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006118 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 80060a2:	b304      	cbz	r4, 80060e6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80060a4:	6890      	ldr	r0, [r2, #8]
 80060a6:	684e      	ldr	r6, [r1, #4]
 80060a8:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80060ac:	4330      	orrs	r0, r6
 80060ae:	f893 6038 	ldrb.w	r6, [r3, #56]	@ 0x38
 80060b2:	ea40 3046 	orr.w	r0, r0, r6, lsl #13
 80060b6:	6090      	str	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060b8:	4628      	mov	r0, r5
 80060ba:	f7ff ffbf 	bl	800603c <LL_ADC_IsEnabled>
 80060be:	4605      	mov	r5, r0
 80060c0:	4814      	ldr	r0, [pc, #80]	@ (8006114 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80060c2:	f7ff ffbb 	bl	800603c <LL_ADC_IsEnabled>
 80060c6:	4305      	orrs	r5, r0
 80060c8:	d108      	bne.n	80060dc <HAL_ADCEx_MultiModeConfigChannel+0x90>
        MODIFY_REG(tmpADC_Common->CCR,
 80060ca:	6889      	ldr	r1, [r1, #8]
 80060cc:	6890      	ldr	r0, [r2, #8]
 80060ce:	430c      	orrs	r4, r1
 80060d0:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 80060d4:	f021 010f 	bic.w	r1, r1, #15
 80060d8:	430c      	orrs	r4, r1
 80060da:	6094      	str	r4, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80060dc:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  return tmp_hal_status;
 80060e4:	e7d9      	b.n	800609a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80060e6:	6891      	ldr	r1, [r2, #8]
 80060e8:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 80060ec:	6091      	str	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060ee:	4628      	mov	r0, r5
 80060f0:	f7ff ffa4 	bl	800603c <LL_ADC_IsEnabled>
 80060f4:	4601      	mov	r1, r0
 80060f6:	4807      	ldr	r0, [pc, #28]	@ (8006114 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80060f8:	f7ff ffa0 	bl	800603c <LL_ADC_IsEnabled>
 80060fc:	4301      	orrs	r1, r0
 80060fe:	d1ed      	bne.n	80060dc <HAL_ADCEx_MultiModeConfigChannel+0x90>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006100:	6891      	ldr	r1, [r2, #8]
 8006102:	f421 6171 	bic.w	r1, r1, #3856	@ 0xf10
 8006106:	f021 010f 	bic.w	r1, r1, #15
 800610a:	6091      	str	r1, [r2, #8]
 800610c:	e7e6      	b.n	80060dc <HAL_ADCEx_MultiModeConfigChannel+0x90>
  __HAL_LOCK(hadc);
 800610e:	2002      	movs	r0, #2
 8006110:	e7c3      	b.n	800609a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006112:	bf00      	nop
 8006114:	50000100 	.word	0x50000100
 8006118:	50000300 	.word	0x50000300

0800611c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800611c:	4907      	ldr	r1, [pc, #28]	@ (800613c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800611e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006120:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006124:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006126:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006128:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800612c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800612e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006130:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006134:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8006138:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800613a:	4770      	bx	lr
 800613c:	e000ed00 	.word	0xe000ed00

08006140 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006140:	4b16      	ldr	r3, [pc, #88]	@ (800619c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006142:	b530      	push	{r4, r5, lr}
 8006144:	68dc      	ldr	r4, [r3, #12]
 8006146:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800614a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800614e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006150:	2b04      	cmp	r3, #4
 8006152:	bf28      	it	cs
 8006154:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006156:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006158:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800615c:	bf8c      	ite	hi
 800615e:	3c03      	subhi	r4, #3
 8006160:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006162:	fa05 f303 	lsl.w	r3, r5, r3
 8006166:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800616a:	40a5      	lsls	r5, r4
 800616c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006170:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8006172:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006174:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006178:	bfac      	ite	ge
 800617a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800617e:	4a08      	ldrlt	r2, [pc, #32]	@ (80061a0 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006180:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006184:	bfb8      	it	lt
 8006186:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800618a:	b2db      	uxtb	r3, r3
 800618c:	bfaa      	itet	ge
 800618e:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006192:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006194:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006198:	bd30      	pop	{r4, r5, pc}
 800619a:	bf00      	nop
 800619c:	e000ed00 	.word	0xe000ed00
 80061a0:	e000ed14 	.word	0xe000ed14

080061a4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80061a4:	2800      	cmp	r0, #0
 80061a6:	db07      	blt.n	80061b8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061a8:	4a04      	ldr	r2, [pc, #16]	@ (80061bc <HAL_NVIC_EnableIRQ+0x18>)
 80061aa:	0941      	lsrs	r1, r0, #5
 80061ac:	2301      	movs	r3, #1
 80061ae:	f000 001f 	and.w	r0, r0, #31
 80061b2:	4083      	lsls	r3, r0
 80061b4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80061b8:	4770      	bx	lr
 80061ba:	bf00      	nop
 80061bc:	e000e100 	.word	0xe000e100

080061c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061c0:	3801      	subs	r0, #1
 80061c2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80061c6:	d20b      	bcs.n	80061e0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061c8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061cc:	4a05      	ldr	r2, [pc, #20]	@ (80061e4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061ce:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061d0:	21f0      	movs	r1, #240	@ 0xf0
 80061d2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061d6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061d8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061da:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061dc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80061de:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80061e0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80061e2:	4770      	bx	lr
 80061e4:	e000ed00 	.word	0xe000ed00

080061e8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80061e8:	b510      	push	{r4, lr}
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80061ea:	4604      	mov	r4, r0
 80061ec:	b168      	cbz	r0, 800620a <HAL_DAC_Init+0x22>
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80061ee:	7903      	ldrb	r3, [r0, #4]
 80061f0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80061f4:	b913      	cbnz	r3, 80061fc <HAL_DAC_Init+0x14>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80061f6:	7142      	strb	r2, [r0, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80061f8:	f7fd fb2c 	bl	8003854 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80061fc:	2302      	movs	r3, #2
 80061fe:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006200:	2000      	movs	r0, #0

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006202:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006204:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006206:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8006208:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800620a:	2001      	movs	r0, #1
 800620c:	e7fc      	b.n	8006208 <HAL_DAC_Init+0x20>
	...

08006210 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006210:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006212:	4603      	mov	r3, r0
 8006214:	2800      	cmp	r0, #0
 8006216:	d034      	beq.n	8006282 <HAL_DAC_Start+0x72>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006218:	7942      	ldrb	r2, [r0, #5]
 800621a:	2a01      	cmp	r2, #1
 800621c:	f04f 0002 	mov.w	r0, #2
 8006220:	d01f      	beq.n	8006262 <HAL_DAC_Start+0x52>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006222:	681a      	ldr	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8006224:	7118      	strb	r0, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8006226:	6815      	ldr	r5, [r2, #0]
 8006228:	f001 0410 	and.w	r4, r1, #16
 800622c:	2001      	movs	r0, #1
 800622e:	40a0      	lsls	r0, r4
 8006230:	4328      	orrs	r0, r5
 8006232:	6010      	str	r0, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006234:	4814      	ldr	r0, [pc, #80]	@ (8006288 <HAL_DAC_Start+0x78>)
 8006236:	4d15      	ldr	r5, [pc, #84]	@ (800628c <HAL_DAC_Start+0x7c>)
 8006238:	6800      	ldr	r0, [r0, #0]
 800623a:	fbb0 f0f5 	udiv	r0, r0, r5
 800623e:	3001      	adds	r0, #1
  while (wait_loop_index != 0UL)
  {
    wait_loop_index--;
 8006240:	9001      	str	r0, [sp, #4]
  while (wait_loop_index != 0UL)
 8006242:	9801      	ldr	r0, [sp, #4]
 8006244:	b978      	cbnz	r0, 8006266 <HAL_DAC_Start+0x56>
  }

  if (Channel == DAC_CHANNEL_1)
 8006246:	b989      	cbnz	r1, 800626c <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006248:	6811      	ldr	r1, [r2, #0]
 800624a:	f001 013e 	and.w	r1, r1, #62	@ 0x3e
 800624e:	2902      	cmp	r1, #2
 8006250:	d103      	bne.n	800625a <HAL_DAC_Start+0x4a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006252:	6851      	ldr	r1, [r2, #4]
 8006254:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006258:	6051      	str	r1, [r2, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800625a:	2201      	movs	r2, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800625c:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800625e:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 8006260:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 8006262:	b003      	add	sp, #12
 8006264:	bd30      	pop	{r4, r5, pc}
    wait_loop_index--;
 8006266:	9801      	ldr	r0, [sp, #4]
 8006268:	3801      	subs	r0, #1
 800626a:	e7e9      	b.n	8006240 <HAL_DAC_Start+0x30>
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800626c:	6810      	ldr	r0, [r2, #0]
 800626e:	2102      	movs	r1, #2
 8006270:	f400 1078 	and.w	r0, r0, #4063232	@ 0x3e0000
 8006274:	40a1      	lsls	r1, r4
 8006276:	4288      	cmp	r0, r1
 8006278:	d1ef      	bne.n	800625a <HAL_DAC_Start+0x4a>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800627a:	6851      	ldr	r1, [r2, #4]
 800627c:	f041 0102 	orr.w	r1, r1, #2
 8006280:	e7ea      	b.n	8006258 <HAL_DAC_Start+0x48>
    return HAL_ERROR;
 8006282:	2001      	movs	r0, #1
 8006284:	e7ed      	b.n	8006262 <HAL_DAC_Start+0x52>
 8006286:	bf00      	nop
 8006288:	20000000 	.word	0x20000000
 800628c:	00030d40 	.word	0x00030d40

08006290 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006290:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t tmp = 0UL;
 8006292:	2400      	movs	r4, #0
 8006294:	9401      	str	r4, [sp, #4]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006296:	b178      	cbz	r0, 80062b8 <HAL_DAC_SetValue+0x28>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006298:	6800      	ldr	r0, [r0, #0]
 800629a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800629c:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 800629e:	b941      	cbnz	r1, 80062b2 <HAL_DAC_SetValue+0x22>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80062a0:	9901      	ldr	r1, [sp, #4]
 80062a2:	3108      	adds	r1, #8
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80062a4:	440a      	add	r2, r1
 80062a6:	9201      	str	r2, [sp, #4]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80062a8:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
 80062aa:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80062ac:	6013      	str	r3, [r2, #0]
}
 80062ae:	b002      	add	sp, #8
 80062b0:	bd10      	pop	{r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80062b2:	9901      	ldr	r1, [sp, #4]
 80062b4:	3114      	adds	r1, #20
 80062b6:	e7f5      	b.n	80062a4 <HAL_DAC_SetValue+0x14>
    return HAL_ERROR;
 80062b8:	2001      	movs	r0, #1
 80062ba:	e7f8      	b.n	80062ae <HAL_DAC_SetValue+0x1e>

080062bc <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80062bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062c0:	460d      	mov	r5, r1
 80062c2:	4616      	mov	r6, r2
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80062c4:	4604      	mov	r4, r0
 80062c6:	2800      	cmp	r0, #0
 80062c8:	f000 80cd 	beq.w	8006466 <HAL_DAC_ConfigChannel+0x1aa>
 80062cc:	2900      	cmp	r1, #0
 80062ce:	f000 80ca 	beq.w	8006466 <HAL_DAC_ConfigChannel+0x1aa>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80062d2:	7942      	ldrb	r2, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80062d4:	688b      	ldr	r3, [r1, #8]
  __HAL_LOCK(hdac);
 80062d6:	2a01      	cmp	r2, #1
 80062d8:	f04f 0002 	mov.w	r0, #2
 80062dc:	d020      	beq.n	8006320 <HAL_DAC_ConfigChannel+0x64>
 80062de:	2201      	movs	r2, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80062e0:	2b04      	cmp	r3, #4
  __HAL_LOCK(hdac);
 80062e2:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80062e4:	7120      	strb	r0, [r4, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80062e6:	d139      	bne.n	800635c <HAL_DAC_ConfigChannel+0xa0>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80062e8:	f7ff f9be 	bl	8005668 <HAL_GetTick>
 80062ec:	4607      	mov	r7, r0

    if (Channel == DAC_CHANNEL_1)
 80062ee:	b1ce      	cbz	r6, 8006324 <HAL_DAC_ConfigChannel+0x68>
    }

    else /* Channel 2 */
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80062f0:	6823      	ldr	r3, [r4, #0]
 80062f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062f4:	2a00      	cmp	r2, #0
 80062f6:	f2c0 809d 	blt.w	8006434 <HAL_DAC_ConfigChannel+0x178>

            return HAL_TIMEOUT;
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80062fa:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80062fc:	645a      	str	r2, [r3, #68]	@ 0x44
 80062fe:	e017      	b.n	8006330 <HAL_DAC_ConfigChannel+0x74>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006300:	f7ff f9b2 	bl	8005668 <HAL_GetTick>
 8006304:	1bc0      	subs	r0, r0, r7
 8006306:	2801      	cmp	r0, #1
 8006308:	d90c      	bls.n	8006324 <HAL_DAC_ConfigChannel+0x68>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800630e:	041b      	lsls	r3, r3, #16
 8006310:	d508      	bpl.n	8006324 <HAL_DAC_ConfigChannel+0x68>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006312:	6923      	ldr	r3, [r4, #16]
 8006314:	f043 0308 	orr.w	r3, r3, #8
 8006318:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	7123      	strb	r3, [r4, #4]
            return HAL_TIMEOUT;
 800631e:	2003      	movs	r0, #3
  /* Process unlocked */
  __HAL_UNLOCK(hdac);

  /* Return function status */
  return status;
}
 8006320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006324:	6823      	ldr	r3, [r4, #0]
 8006326:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006328:	0410      	lsls	r0, r2, #16
 800632a:	d4e9      	bmi.n	8006300 <HAL_DAC_ConfigChannel+0x44>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800632c:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800632e:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	f006 0110 	and.w	r1, r6, #16
 8006336:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 8006338:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800633c:	4088      	lsls	r0, r1
 800633e:	ea23 0300 	bic.w	r3, r3, r0
 8006342:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8006344:	4088      	lsls	r0, r1
 8006346:	4303      	orrs	r3, r0
 8006348:	6493      	str	r3, [r2, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800634a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800634c:	20ff      	movs	r0, #255	@ 0xff
 800634e:	4088      	lsls	r0, r1
 8006350:	ea23 0300 	bic.w	r3, r3, r0
 8006354:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8006356:	4088      	lsls	r0, r1
 8006358:	4303      	orrs	r3, r0
 800635a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800635c:	69eb      	ldr	r3, [r5, #28]
    tmpreg1 = hdac->Instance->CCR;
 800635e:	6822      	ldr	r2, [r4, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006360:	2b01      	cmp	r3, #1
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006362:	f006 0610 	and.w	r6, r6, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006366:	d108      	bne.n	800637a <HAL_DAC_ConfigChannel+0xbe>
    tmpreg1 = hdac->Instance->CCR;
 8006368:	6b91      	ldr	r1, [r2, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800636a:	231f      	movs	r3, #31
 800636c:	40b3      	lsls	r3, r6
 800636e:	ea21 0103 	bic.w	r1, r1, r3
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006372:	6a2b      	ldr	r3, [r5, #32]
 8006374:	40b3      	lsls	r3, r6
 8006376:	430b      	orrs	r3, r1
    hdac->Instance->CCR = tmpreg1;
 8006378:	6393      	str	r3, [r2, #56]	@ 0x38
  tmpreg1 = hdac->Instance->MCR;
 800637a:	6bd0      	ldr	r0, [r2, #60]	@ 0x3c
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800637c:	e9d5 7205 	ldrd	r7, r2, [r5, #20]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006380:	2a01      	cmp	r2, #1
 8006382:	d063      	beq.n	800644c <HAL_DAC_ConfigChannel+0x190>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006384:	2a02      	cmp	r2, #2
 8006386:	d063      	beq.n	8006450 <HAL_DAC_ConfigChannel+0x194>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006388:	fab7 f287 	clz	r2, r7
 800638c:	0952      	lsrs	r2, r2, #5
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800638e:	f240 3107 	movw	r1, #775	@ 0x307
 8006392:	40b1      	lsls	r1, r6
 8006394:	ea20 0801 	bic.w	r8, r0, r1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006398:	7929      	ldrb	r1, [r5, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800639a:	68a8      	ldr	r0, [r5, #8]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800639c:	1e4b      	subs	r3, r1, #1
 800639e:	4259      	negs	r1, r3
 80063a0:	4159      	adcs	r1, r3
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80063a2:	796b      	ldrb	r3, [r5, #5]
 80063a4:	4307      	orrs	r7, r0
 80063a6:	ea47 2701 	orr.w	r7, r7, r1, lsl #8
 80063aa:	1e59      	subs	r1, r3, #1
 80063ac:	424b      	negs	r3, r1
 80063ae:	414b      	adcs	r3, r1
 80063b0:	ea47 2743 	orr.w	r7, r7, r3, lsl #9
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80063b4:	682b      	ldr	r3, [r5, #0]
 80063b6:	2b02      	cmp	r3, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80063b8:	ea47 0702 	orr.w	r7, r7, r2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80063bc:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80063c0:	d14e      	bne.n	8006460 <HAL_DAC_ConfigChannel+0x1a4>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80063c2:	f002 f93f 	bl	8008644 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80063c6:	4b29      	ldr	r3, [pc, #164]	@ (800646c <HAL_DAC_ConfigChannel+0x1b0>)
 80063c8:	4298      	cmp	r0, r3
 80063ca:	d943      	bls.n	8006454 <HAL_DAC_ConfigChannel+0x198>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80063cc:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
  hdac->Instance->MCR = tmpreg1;
 80063d0:	6822      	ldr	r2, [r4, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80063d2:	40b7      	lsls	r7, r6
 80063d4:	ea47 0708 	orr.w	r7, r7, r8
  hdac->Instance->MCR = tmpreg1;
 80063d8:	63d7      	str	r7, [r2, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80063da:	6813      	ldr	r3, [r2, #0]
 80063dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80063e0:	40b1      	lsls	r1, r6
 80063e2:	ea23 0301 	bic.w	r3, r3, r1
 80063e6:	6013      	str	r3, [r2, #0]
  tmpreg1 = hdac->Instance->CR;
 80063e8:	6810      	ldr	r0, [r2, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80063ea:	f640 73fe 	movw	r3, #4094	@ 0xffe
 80063ee:	40b3      	lsls	r3, r6
 80063f0:	ea20 0003 	bic.w	r0, r0, r3
  tmpreg2 = sConfig->DAC_Trigger;
 80063f4:	68eb      	ldr	r3, [r5, #12]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80063f6:	fa03 f106 	lsl.w	r1, r3, r6
 80063fa:	4301      	orrs	r1, r0
  hdac->Instance->CR = tmpreg1;
 80063fc:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80063fe:	6811      	ldr	r1, [r2, #0]
 8006400:	20c0      	movs	r0, #192	@ 0xc0
 8006402:	40b0      	lsls	r0, r6
 8006404:	ea21 0100 	bic.w	r1, r1, r0
 8006408:	6011      	str	r1, [r2, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800640a:	f3c3 0183 	ubfx	r1, r3, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800640e:	692b      	ldr	r3, [r5, #16]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006410:	6e10      	ldr	r0, [r2, #96]	@ 0x60
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006412:	019b      	lsls	r3, r3, #6
 8006414:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006418:	430b      	orrs	r3, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800641a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800641e:	40b1      	lsls	r1, r6
 8006420:	ea20 0101 	bic.w	r1, r0, r1
 8006424:	40b3      	lsls	r3, r6
 8006426:	430b      	orrs	r3, r1
 8006428:	6613      	str	r3, [r2, #96]	@ 0x60
  __HAL_UNLOCK(hdac);
 800642a:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800642c:	2301      	movs	r3, #1
 800642e:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 8006430:	7160      	strb	r0, [r4, #5]
  return status;
 8006432:	e775      	b.n	8006320 <HAL_DAC_ConfigChannel+0x64>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006434:	f7ff f918 	bl	8005668 <HAL_GetTick>
 8006438:	1bc0      	subs	r0, r0, r7
 800643a:	2801      	cmp	r0, #1
 800643c:	f67f af58 	bls.w	80062f0 <HAL_DAC_ConfigChannel+0x34>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006444:	2b00      	cmp	r3, #0
 8006446:	f6bf af53 	bge.w	80062f0 <HAL_DAC_ConfigChannel+0x34>
 800644a:	e762      	b.n	8006312 <HAL_DAC_ConfigChannel+0x56>
    connectOnChip = 0x00000000UL;
 800644c:	2200      	movs	r2, #0
 800644e:	e79e      	b.n	800638e <HAL_DAC_ConfigChannel+0xd2>
    connectOnChip = DAC_MCR_MODE1_0;
 8006450:	2201      	movs	r2, #1
 8006452:	e79c      	b.n	800638e <HAL_DAC_ConfigChannel+0xd2>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006454:	4b06      	ldr	r3, [pc, #24]	@ (8006470 <HAL_DAC_ConfigChannel+0x1b4>)
 8006456:	4298      	cmp	r0, r3
 8006458:	d9ba      	bls.n	80063d0 <HAL_DAC_ConfigChannel+0x114>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800645a:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 800645e:	e7b7      	b.n	80063d0 <HAL_DAC_ConfigChannel+0x114>
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006460:	ea48 0803 	orr.w	r8, r8, r3
 8006464:	e7b4      	b.n	80063d0 <HAL_DAC_ConfigChannel+0x114>
    return HAL_ERROR;
 8006466:	2001      	movs	r0, #1
 8006468:	e75a      	b.n	8006320 <HAL_DAC_ConfigChannel+0x64>
 800646a:	bf00      	nop
 800646c:	09896800 	.word	0x09896800
 8006470:	04c4b400 	.word	0x04c4b400

08006474 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006474:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006476:	e9d0 4513 	ldrd	r4, r5, [r0, #76]	@ 0x4c
 800647a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800647c:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 800647e:	b114      	cbz	r4, 8006486 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006480:	e9d0 4516 	ldrd	r4, r5, [r0, #88]	@ 0x58
 8006484:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006486:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
 800648a:	f004 061f 	and.w	r6, r4, #31
 800648e:	2401      	movs	r4, #1
 8006490:	40b4      	lsls	r4, r6
 8006492:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006494:	6804      	ldr	r4, [r0, #0]
 8006496:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006498:	6883      	ldr	r3, [r0, #8]
 800649a:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800649c:	bf0b      	itete	eq
 800649e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80064a0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80064a2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80064a4:	60e2      	strne	r2, [r4, #12]
  }
}
 80064a6:	bd70      	pop	{r4, r5, r6, pc}

080064a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80064a8:	b510      	push	{r4, lr}
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80064aa:	6803      	ldr	r3, [r0, #0]
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80064ac:	490c      	ldr	r1, [pc, #48]	@ (80064e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
 80064ae:	4c0d      	ldr	r4, [pc, #52]	@ (80064e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 80064b0:	4a0d      	ldr	r2, [pc, #52]	@ (80064e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 80064b2:	42a3      	cmp	r3, r4
 80064b4:	bf98      	it	ls
 80064b6:	460a      	movls	r2, r1
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80064b8:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80064ba:	f021 0103 	bic.w	r1, r1, #3
 80064be:	440a      	add	r2, r1
 80064c0:	6482      	str	r2, [r0, #72]	@ 0x48
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80064c2:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80064c4:	4a09      	ldr	r2, [pc, #36]	@ (80064ec <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 80064c6:	64c2      	str	r2, [r0, #76]	@ 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80064c8:	3b08      	subs	r3, #8
 80064ca:	2214      	movs	r2, #20
 80064cc:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80064d0:	2201      	movs	r2, #1
 80064d2:	f003 031f 	and.w	r3, r3, #31
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	6503      	str	r3, [r0, #80]	@ 0x50
}
 80064dc:	bd10      	pop	{r4, pc}
 80064de:	bf00      	nop
 80064e0:	40020800 	.word	0x40020800
 80064e4:	40020407 	.word	0x40020407
 80064e8:	40020820 	.word	0x40020820
 80064ec:	40020880 	.word	0x40020880

080064f0 <HAL_DMA_Init>:
{
 80064f0:	b538      	push	{r3, r4, r5, lr}
  if (hdma == NULL)
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d057      	beq.n	80065a6 <HAL_DMA_Init+0xb6>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80064f6:	6802      	ldr	r2, [r0, #0]
 80064f8:	4b2c      	ldr	r3, [pc, #176]	@ (80065ac <HAL_DMA_Init+0xbc>)
 80064fa:	429a      	cmp	r2, r3
 80064fc:	f04f 0114 	mov.w	r1, #20
 8006500:	d845      	bhi.n	800658e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006502:	4b2b      	ldr	r3, [pc, #172]	@ (80065b0 <HAL_DMA_Init+0xc0>)
 8006504:	4413      	add	r3, r2
 8006506:	fbb3 f3f1 	udiv	r3, r3, r1
 800650a:	492a      	ldr	r1, [pc, #168]	@ (80065b4 <HAL_DMA_Init+0xc4>)
 800650c:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 800650e:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8006512:	2302      	movs	r3, #2
 8006514:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8006518:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800651c:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 800651e:	6811      	ldr	r1, [r2, #0]
  tmp |=  hdma->Init.Direction        |
 8006520:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006522:	432b      	orrs	r3, r5
 8006524:	6945      	ldr	r5, [r0, #20]
 8006526:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006528:	6985      	ldr	r5, [r0, #24]
 800652a:	432b      	orrs	r3, r5
 800652c:	69c5      	ldr	r5, [r0, #28]
 800652e:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8006530:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006532:	f36f 110e 	bfc	r1, #4, #11
          hdma->Init.Mode                | hdma->Init.Priority;
 8006536:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8006538:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 800653a:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800653c:	f7ff ffb4 	bl	80064a8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006540:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006544:	bf04      	itt	eq
 8006546:	2300      	moveq	r3, #0
 8006548:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800654a:	6843      	ldr	r3, [r0, #4]
 800654c:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800654e:	b2da      	uxtb	r2, r3
 8006550:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006552:	e9d0 1413 	ldrd	r1, r4, [r0, #76]	@ 0x4c
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006556:	3b01      	subs	r3, #1
 8006558:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800655a:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800655c:	d81e      	bhi.n	800659c <HAL_DMA_Init+0xac>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800655e:	4b16      	ldr	r3, [pc, #88]	@ (80065b8 <HAL_DMA_Init+0xc8>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006560:	4916      	ldr	r1, [pc, #88]	@ (80065bc <HAL_DMA_Init+0xcc>)
 8006562:	6581      	str	r1, [r0, #88]	@ 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006564:	4413      	add	r3, r2
 8006566:	009b      	lsls	r3, r3, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006568:	2101      	movs	r1, #1
 800656a:	3a01      	subs	r2, #1
 800656c:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006570:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006572:	6543      	str	r3, [r0, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006574:	65c2      	str	r2, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006576:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006578:	4b11      	ldr	r3, [pc, #68]	@ (80065c0 <HAL_DMA_Init+0xd0>)
 800657a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800657c:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800657e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006580:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8006582:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8006586:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 800658a:	4618      	mov	r0, r3
}
 800658c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800658e:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <HAL_DMA_Init+0xd4>)
 8006590:	4413      	add	r3, r2
 8006592:	fbb3 f3f1 	udiv	r3, r3, r1
 8006596:	490c      	ldr	r1, [pc, #48]	@ (80065c8 <HAL_DMA_Init+0xd8>)
 8006598:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 800659a:	e7b8      	b.n	800650e <HAL_DMA_Init+0x1e>
    hdma->DMAmuxRequestGen = 0U;
 800659c:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 800659e:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80065a2:	65c3      	str	r3, [r0, #92]	@ 0x5c
 80065a4:	e7ea      	b.n	800657c <HAL_DMA_Init+0x8c>
    return HAL_ERROR;
 80065a6:	2001      	movs	r0, #1
 80065a8:	e7f0      	b.n	800658c <HAL_DMA_Init+0x9c>
 80065aa:	bf00      	nop
 80065ac:	40020407 	.word	0x40020407
 80065b0:	bffdfff8 	.word	0xbffdfff8
 80065b4:	40020000 	.word	0x40020000
 80065b8:	1000823f 	.word	0x1000823f
 80065bc:	40020940 	.word	0x40020940
 80065c0:	40020900 	.word	0x40020900
 80065c4:	bffdfbf8 	.word	0xbffdfbf8
 80065c8:	40020400 	.word	0x40020400

080065cc <HAL_DMA_Start_IT>:
{
 80065cc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80065ce:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 80065d2:	2d01      	cmp	r5, #1
{
 80065d4:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80065d6:	d037      	beq.n	8006648 <HAL_DMA_Start_IT+0x7c>
 80065d8:	2501      	movs	r5, #1
 80065da:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80065de:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 80065e2:	2d01      	cmp	r5, #1
 80065e4:	f04f 0500 	mov.w	r5, #0
 80065e8:	d12c      	bne.n	8006644 <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 80065ea:	2602      	movs	r6, #2
 80065ec:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065f0:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80065f2:	6805      	ldr	r5, [r0, #0]
 80065f4:	682e      	ldr	r6, [r5, #0]
 80065f6:	f026 0601 	bic.w	r6, r6, #1
 80065fa:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80065fc:	f7ff ff3a 	bl	8006474 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8006600:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8006602:	b1bb      	cbz	r3, 8006634 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006604:	682b      	ldr	r3, [r5, #0]
 8006606:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800660a:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800660c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006612:	bf42      	ittt	mi
 8006614:	681a      	ldrmi	r2, [r3, #0]
 8006616:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 800661a:	601a      	strmi	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800661c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800661e:	b11b      	cbz	r3, 8006628 <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006626:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8006628:	682b      	ldr	r3, [r5, #0]
 800662a:	f043 0301 	orr.w	r3, r3, #1
 800662e:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006630:	2000      	movs	r0, #0
}
 8006632:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	f023 0304 	bic.w	r3, r3, #4
 800663a:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800663c:	682b      	ldr	r3, [r5, #0]
 800663e:	f043 030a 	orr.w	r3, r3, #10
 8006642:	e7e2      	b.n	800660a <HAL_DMA_Start_IT+0x3e>
    __HAL_UNLOCK(hdma);
 8006644:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8006648:	2002      	movs	r0, #2
 800664a:	e7f2      	b.n	8006632 <HAL_DMA_Start_IT+0x66>

0800664c <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800664c:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8006650:	2a02      	cmp	r2, #2
{
 8006652:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006654:	d009      	beq.n	800666a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006656:	2204      	movs	r2, #4
 8006658:	63c2      	str	r2, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 800665a:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 8006662:	2200      	movs	r2, #0
 8006664:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8006668:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800666a:	6802      	ldr	r2, [r0, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800666c:	6c80      	ldr	r0, [r0, #72]	@ 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800666e:	6811      	ldr	r1, [r2, #0]
 8006670:	f021 010e 	bic.w	r1, r1, #14
 8006674:	6011      	str	r1, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006676:	6801      	ldr	r1, [r0, #0]
 8006678:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800667c:	6001      	str	r1, [r0, #0]
     __HAL_DMA_DISABLE(hdma);
 800667e:	6811      	ldr	r1, [r2, #0]
 8006680:	f021 0101 	bic.w	r1, r1, #1
 8006684:	6011      	str	r1, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006686:	e9d3 0210 	ldrd	r0, r2, [r3, #64]	@ 0x40
 800668a:	f002 011f 	and.w	r1, r2, #31
 800668e:	2201      	movs	r2, #1
 8006690:	408a      	lsls	r2, r1
 8006692:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006694:	e9d3 2113 	ldrd	r2, r1, [r3, #76]	@ 0x4c
 8006698:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 800669a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800669c:	b132      	cbz	r2, 80066ac <HAL_DMA_Abort+0x60>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800669e:	6811      	ldr	r1, [r2, #0]
 80066a0:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80066a4:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80066a6:	e9d3 2116 	ldrd	r2, r1, [r3, #88]	@ 0x58
 80066aa:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066ac:	2000      	movs	r0, #0
 80066ae:	e7d5      	b.n	800665c <HAL_DMA_Abort+0x10>

080066b0 <HAL_DMA_Abort_IT>:
{
 80066b0:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80066b2:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d009      	beq.n	80066ce <HAL_DMA_Abort_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066ba:	2304      	movs	r3, #4
 80066bc:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80066be:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 80066c0:	2301      	movs	r3, #1
 80066c2:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80066c6:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    status = HAL_ERROR;
 80066ca:	4618      	mov	r0, r3
}
 80066cc:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066ce:	6803      	ldr	r3, [r0, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	f022 020e 	bic.w	r2, r2, #14
 80066d6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	f022 0201 	bic.w	r2, r2, #1
 80066de:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80066e0:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 80066e2:	6813      	ldr	r3, [r2, #0]
 80066e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066e8:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80066ea:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	@ 0x40
 80066ee:	f003 021f 	and.w	r2, r3, #31
 80066f2:	2301      	movs	r3, #1
 80066f4:	4093      	lsls	r3, r2
 80066f6:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066f8:	e9d0 3213 	ldrd	r3, r2, [r0, #76]	@ 0x4c
 80066fc:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80066fe:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006700:	b133      	cbz	r3, 8006710 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006708:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800670a:	e9d0 3216 	ldrd	r3, r2, [r0, #88]	@ 0x58
 800670e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8006710:	2301      	movs	r3, #1
 8006712:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8006716:	2300      	movs	r3, #0
 8006718:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 800671c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800671e:	b103      	cbz	r3, 8006722 <HAL_DMA_Abort_IT+0x72>
      hdma->XferAbortCallback(hdma);
 8006720:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8006722:	2000      	movs	r0, #0
 8006724:	e7d2      	b.n	80066cc <HAL_DMA_Abort_IT+0x1c>

08006726 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006726:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006728:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t source_it = hdma->Instance->CCR;
 800672a:	6803      	ldr	r3, [r0, #0]
{
 800672c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800672e:	f002 021f 	and.w	r2, r2, #31
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006732:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006734:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006736:	2404      	movs	r4, #4
 8006738:	4094      	lsls	r4, r2
 800673a:	4234      	tst	r4, r6
 800673c:	d00e      	beq.n	800675c <HAL_DMA_IRQHandler+0x36>
 800673e:	f015 0f04 	tst.w	r5, #4
 8006742:	d00b      	beq.n	800675c <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	0692      	lsls	r2, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006748:	bf5e      	ittt	pl
 800674a:	681a      	ldrpl	r2, [r3, #0]
 800674c:	f022 0204 	bicpl.w	r2, r2, #4
 8006750:	601a      	strpl	r2, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8006752:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006754:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8006756:	b373      	cbz	r3, 80067b6 <HAL_DMA_IRQHandler+0x90>
}
 8006758:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800675a:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800675c:	2402      	movs	r4, #2
 800675e:	4094      	lsls	r4, r2
 8006760:	4234      	tst	r4, r6
 8006762:	d012      	beq.n	800678a <HAL_DMA_IRQHandler+0x64>
           && (0U != (source_it & DMA_IT_TC)))
 8006764:	f015 0f02 	tst.w	r5, #2
 8006768:	d00f      	beq.n	800678a <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	0695      	lsls	r5, r2, #26
 800676e:	d406      	bmi.n	800677e <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	f022 020a 	bic.w	r2, r2, #10
 8006776:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8006778:	2301      	movs	r3, #1
 800677a:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800677e:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006780:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8006782:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8006786:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8006788:	e7e5      	b.n	8006756 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800678a:	2408      	movs	r4, #8
 800678c:	4094      	lsls	r4, r2
 800678e:	4234      	tst	r4, r6
 8006790:	d011      	beq.n	80067b6 <HAL_DMA_IRQHandler+0x90>
           && (0U != (source_it & DMA_IT_TE)))
 8006792:	072c      	lsls	r4, r5, #28
 8006794:	d50f      	bpl.n	80067b6 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006796:	681c      	ldr	r4, [r3, #0]
 8006798:	f024 040e 	bic.w	r4, r4, #14
 800679c:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800679e:	2301      	movs	r3, #1
 80067a0:	fa03 f202 	lsl.w	r2, r3, r2
 80067a4:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067a6:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80067a8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80067ac:	2300      	movs	r3, #0
 80067ae:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 80067b2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80067b4:	e7cf      	b.n	8006756 <HAL_DMA_IRQHandler+0x30>
}
 80067b6:	bc70      	pop	{r4, r5, r6}
 80067b8:	4770      	bx	lr
	...

080067bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067c0:	f8df 9188 	ldr.w	r9, [pc, #392]	@ 800694c <HAL_GPIO_Init+0x190>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80067c4:	4c5f      	ldr	r4, [pc, #380]	@ (8006944 <HAL_GPIO_Init+0x188>)
  uint32_t position = 0x00U;
 80067c6:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0U)
 80067c8:	680a      	ldr	r2, [r1, #0]
 80067ca:	fa32 f503 	lsrs.w	r5, r2, r3
 80067ce:	d102      	bne.n	80067d6 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 80067d0:	b003      	add	sp, #12
 80067d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80067d6:	2501      	movs	r5, #1
 80067d8:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 80067dc:	ea18 0202 	ands.w	r2, r8, r2
 80067e0:	f000 80a4 	beq.w	800692c <HAL_GPIO_Init+0x170>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80067e4:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80067e6:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80067e8:	f006 0503 	and.w	r5, r6, #3
 80067ec:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80067f0:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80067f4:	1e6f      	subs	r7, r5, #1
 80067f6:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80067f8:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80067fc:	d834      	bhi.n	8006868 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 80067fe:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006800:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006804:	68cf      	ldr	r7, [r1, #12]
 8006806:	fa07 f70e 	lsl.w	r7, r7, lr
 800680a:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800680e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8006810:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006812:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006816:	f3c6 1700 	ubfx	r7, r6, #4, #1
 800681a:	409f      	lsls	r7, r3
 800681c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8006820:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8006822:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006824:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006828:	688f      	ldr	r7, [r1, #8]
 800682a:	fa07 f70e 	lsl.w	r7, r7, lr
 800682e:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006832:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8006834:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006836:	d119      	bne.n	800686c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 8006838:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 800683c:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006840:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8006844:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006848:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800684c:	f04f 0b0f 	mov.w	fp, #15
 8006850:	fa0b fb0a 	lsl.w	fp, fp, sl
 8006854:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006858:	690f      	ldr	r7, [r1, #16]
 800685a:	fa07 f70a 	lsl.w	r7, r7, sl
 800685e:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8006862:	f8c8 7020 	str.w	r7, [r8, #32]
 8006866:	e001      	b.n	800686c <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006868:	2d03      	cmp	r5, #3
 800686a:	d1da      	bne.n	8006822 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 800686c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800686e:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006872:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006876:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006878:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800687c:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800687e:	d055      	beq.n	800692c <HAL_GPIO_Init+0x170>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006880:	f8d9 5060 	ldr.w	r5, [r9, #96]	@ 0x60
 8006884:	f045 0501 	orr.w	r5, r5, #1
 8006888:	f8c9 5060 	str.w	r5, [r9, #96]	@ 0x60
 800688c:	f8d9 5060 	ldr.w	r5, [r9, #96]	@ 0x60
 8006890:	f023 0703 	bic.w	r7, r3, #3
 8006894:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8006898:	f005 0501 	and.w	r5, r5, #1
 800689c:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 80068a0:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068a2:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068a6:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80068a8:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068aa:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80068ae:	f04f 0e0f 	mov.w	lr, #15
 80068b2:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068b6:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068ba:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068be:	d037      	beq.n	8006930 <HAL_GPIO_Init+0x174>
 80068c0:	4d21      	ldr	r5, [pc, #132]	@ (8006948 <HAL_GPIO_Init+0x18c>)
 80068c2:	42a8      	cmp	r0, r5
 80068c4:	d036      	beq.n	8006934 <HAL_GPIO_Init+0x178>
 80068c6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068ca:	42a8      	cmp	r0, r5
 80068cc:	d034      	beq.n	8006938 <HAL_GPIO_Init+0x17c>
 80068ce:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068d2:	42a8      	cmp	r0, r5
 80068d4:	d032      	beq.n	800693c <HAL_GPIO_Init+0x180>
 80068d6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068da:	42a8      	cmp	r0, r5
 80068dc:	d030      	beq.n	8006940 <HAL_GPIO_Init+0x184>
 80068de:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068e2:	42a8      	cmp	r0, r5
 80068e4:	bf14      	ite	ne
 80068e6:	2506      	movne	r5, #6
 80068e8:	2505      	moveq	r5, #5
 80068ea:	fa05 f50c 	lsl.w	r5, r5, ip
 80068ee:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068f2:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 80068f4:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 80068f6:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80068f8:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 80068fc:	bf0c      	ite	eq
 80068fe:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8006900:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 8006902:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8006904:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006906:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 800690a:	bf0c      	ite	eq
 800690c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800690e:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 8006910:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 8006912:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006914:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8006918:	bf0c      	ite	eq
 800691a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800691c:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 800691e:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 8006920:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006922:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8006924:	bf54      	ite	pl
 8006926:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8006928:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 800692a:	6025      	str	r5, [r4, #0]
    position++;
 800692c:	3301      	adds	r3, #1
 800692e:	e74b      	b.n	80067c8 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006930:	2500      	movs	r5, #0
 8006932:	e7da      	b.n	80068ea <HAL_GPIO_Init+0x12e>
 8006934:	2501      	movs	r5, #1
 8006936:	e7d8      	b.n	80068ea <HAL_GPIO_Init+0x12e>
 8006938:	2502      	movs	r5, #2
 800693a:	e7d6      	b.n	80068ea <HAL_GPIO_Init+0x12e>
 800693c:	2503      	movs	r5, #3
 800693e:	e7d4      	b.n	80068ea <HAL_GPIO_Init+0x12e>
 8006940:	2504      	movs	r5, #4
 8006942:	e7d2      	b.n	80068ea <HAL_GPIO_Init+0x12e>
 8006944:	40010400 	.word	0x40010400
 8006948:	48000400 	.word	0x48000400
 800694c:	40021000 	.word	0x40021000

08006950 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006950:	6903      	ldr	r3, [r0, #16]
 8006952:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006954:	bf14      	ite	ne
 8006956:	2001      	movne	r0, #1
 8006958:	2000      	moveq	r0, #0
 800695a:	4770      	bx	lr

0800695c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800695c:	b10a      	cbz	r2, 8006962 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800695e:	6181      	str	r1, [r0, #24]
 8006960:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006962:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8006964:	4770      	bx	lr

08006966 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006966:	6803      	ldr	r3, [r0, #0]
 8006968:	699a      	ldr	r2, [r3, #24]
 800696a:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 800696c:	bf44      	itt	mi
 800696e:	2200      	movmi	r2, #0
 8006970:	629a      	strmi	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006972:	699a      	ldr	r2, [r3, #24]
 8006974:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006976:	bf5e      	ittt	pl
 8006978:	699a      	ldrpl	r2, [r3, #24]
 800697a:	f042 0201 	orrpl.w	r2, r2, #1
 800697e:	619a      	strpl	r2, [r3, #24]
  }
}
 8006980:	4770      	bx	lr
	...

08006984 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006984:	b530      	push	{r4, r5, lr}
 8006986:	9d03      	ldr	r5, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006988:	6804      	ldr	r4, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800698a:	432b      	orrs	r3, r5
 800698c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8006990:	4a06      	ldr	r2, [pc, #24]	@ (80069ac <I2C_TransferConfig+0x28>)
 8006992:	6860      	ldr	r0, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006994:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8006998:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 800699a:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800699e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 80069a2:	ea20 0002 	bic.w	r0, r0, r2
 80069a6:	4303      	orrs	r3, r0
 80069a8:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80069aa:	bd30      	pop	{r4, r5, pc}
 80069ac:	03ff63ff 	.word	0x03ff63ff

080069b0 <I2C_IsErrorOccurred>:
  uint32_t itflag   = hi2c->Instance->ISR;
 80069b0:	6803      	ldr	r3, [r0, #0]
{
 80069b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 80069b6:	699c      	ldr	r4, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80069b8:	f014 0410 	ands.w	r4, r4, #16
{
 80069bc:	4605      	mov	r5, r0
 80069be:	460f      	mov	r7, r1
 80069c0:	4616      	mov	r6, r2
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80069c2:	d06f      	beq.n	8006aa4 <I2C_IsErrorOccurred+0xf4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069c4:	2210      	movs	r2, #16
  uint32_t error_code = 0;
 80069c6:	2400      	movs	r4, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069c8:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80069ca:	46a0      	mov	r8, r4
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80069cc:	682b      	ldr	r3, [r5, #0]
 80069ce:	699a      	ldr	r2, [r3, #24]
 80069d0:	0690      	lsls	r0, r2, #26
 80069d2:	d461      	bmi.n	8006a98 <I2C_IsErrorOccurred+0xe8>
 80069d4:	f1b8 0f00 	cmp.w	r8, #0
 80069d8:	d035      	beq.n	8006a46 <I2C_IsErrorOccurred+0x96>
    error_code |= HAL_I2C_ERROR_AF;
 80069da:	f044 0404 	orr.w	r4, r4, #4
    status = HAL_ERROR;
 80069de:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 80069e0:	682e      	ldr	r6, [r5, #0]
 80069e2:	69b3      	ldr	r3, [r6, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80069e4:	05d9      	lsls	r1, r3, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80069e6:	bf41      	itttt	mi
 80069e8:	f44f 7280 	movmi.w	r2, #256	@ 0x100
 80069ec:	61f2      	strmi	r2, [r6, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80069ee:	f044 0401 	orrmi.w	r4, r4, #1
    status = HAL_ERROR;
 80069f2:	2001      	movmi	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80069f4:	055a      	lsls	r2, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80069f6:	bf41      	itttt	mi
 80069f8:	f44f 6280 	movmi.w	r2, #1024	@ 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 80069fc:	f044 0408 	orrmi.w	r4, r4, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a00:	61f2      	strmi	r2, [r6, #28]
    status = HAL_ERROR;
 8006a02:	2001      	movmi	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a04:	059b      	lsls	r3, r3, #22
 8006a06:	d54f      	bpl.n	8006aa8 <I2C_IsErrorOccurred+0xf8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a08:	f44f 7300 	mov.w	r3, #512	@ 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a0c:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a10:	61f3      	str	r3, [r6, #28]
    I2C_Flush_TXDR(hi2c);
 8006a12:	4628      	mov	r0, r5
 8006a14:	f7ff ffa7 	bl	8006966 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8006a18:	6873      	ldr	r3, [r6, #4]
 8006a1a:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8006a1e:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8006a22:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8006a26:	f023 0301 	bic.w	r3, r3, #1
 8006a2a:	6073      	str	r3, [r6, #4]
    hi2c->ErrorCode |= error_code;
 8006a2c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8006a2e:	4323      	orrs	r3, r4
 8006a30:	646b      	str	r3, [r5, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a32:	2320      	movs	r3, #32
 8006a34:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8006a3e:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 8006a42:	2001      	movs	r0, #1
 8006a44:	e032      	b.n	8006aac <I2C_IsErrorOccurred+0xfc>
      if (Timeout != HAL_MAX_DELAY)
 8006a46:	1c7a      	adds	r2, r7, #1
 8006a48:	d0c1      	beq.n	80069ce <I2C_IsErrorOccurred+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006a4a:	f7fe fe0d 	bl	8005668 <HAL_GetTick>
 8006a4e:	1b80      	subs	r0, r0, r6
 8006a50:	42b8      	cmp	r0, r7
 8006a52:	d801      	bhi.n	8006a58 <I2C_IsErrorOccurred+0xa8>
 8006a54:	2f00      	cmp	r7, #0
 8006a56:	d1b9      	bne.n	80069cc <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	6859      	ldr	r1, [r3, #4]
          tmp2 = hi2c->Mode;
 8006a5c:	f895 2042 	ldrb.w	r2, [r5, #66]	@ 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006a60:	6998      	ldr	r0, [r3, #24]
 8006a62:	0400      	lsls	r0, r0, #16
          tmp2 = hi2c->Mode;
 8006a64:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006a66:	d50a      	bpl.n	8006a7e <I2C_IsErrorOccurred+0xce>
 8006a68:	0449      	lsls	r1, r1, #17
 8006a6a:	d408      	bmi.n	8006a7e <I2C_IsErrorOccurred+0xce>
              (tmp1 != I2C_CR2_STOP) && \
 8006a6c:	2a20      	cmp	r2, #32
 8006a6e:	d006      	beq.n	8006a7e <I2C_IsErrorOccurred+0xce>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a76:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8006a78:	f7fe fdf6 	bl	8005668 <HAL_GetTick>
 8006a7c:	4606      	mov	r6, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a7e:	682b      	ldr	r3, [r5, #0]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	069b      	lsls	r3, r3, #26
 8006a84:	d4a2      	bmi.n	80069cc <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006a86:	f7fe fdef 	bl	8005668 <HAL_GetTick>
 8006a8a:	1b80      	subs	r0, r0, r6
 8006a8c:	2819      	cmp	r0, #25
 8006a8e:	d9f6      	bls.n	8006a7e <I2C_IsErrorOccurred+0xce>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006a90:	2420      	movs	r4, #32
              status = HAL_ERROR;
 8006a92:	f04f 0801 	mov.w	r8, #1
 8006a96:	e799      	b.n	80069cc <I2C_IsErrorOccurred+0x1c>
    if (status == HAL_OK)
 8006a98:	f1b8 0f00 	cmp.w	r8, #0
 8006a9c:	d19d      	bne.n	80069da <I2C_IsErrorOccurred+0x2a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	61da      	str	r2, [r3, #28]
 8006aa2:	e79a      	b.n	80069da <I2C_IsErrorOccurred+0x2a>
  HAL_StatusTypeDef status = HAL_OK;
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	e79b      	b.n	80069e0 <I2C_IsErrorOccurred+0x30>
  if (status != HAL_OK)
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d1b2      	bne.n	8006a12 <I2C_IsErrorOccurred+0x62>
}
 8006aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006ab0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8006ab0:	b570      	push	{r4, r5, r6, lr}
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	460d      	mov	r5, r1
 8006ab6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	079b      	lsls	r3, r3, #30
 8006abe:	d501      	bpl.n	8006ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	e01f      	b.n	8006b04 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ac4:	4632      	mov	r2, r6
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f7ff ff71 	bl	80069b0 <I2C_IsErrorOccurred>
 8006ace:	b9c0      	cbnz	r0, 8006b02 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8006ad0:	1c6a      	adds	r2, r5, #1
 8006ad2:	d0f1      	beq.n	8006ab8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ad4:	f7fe fdc8 	bl	8005668 <HAL_GetTick>
 8006ad8:	1b80      	subs	r0, r0, r6
 8006ada:	42a8      	cmp	r0, r5
 8006adc:	d801      	bhi.n	8006ae2 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8006ade:	2d00      	cmp	r5, #0
 8006ae0:	d1ea      	bne.n	8006ab8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006ae2:	6823      	ldr	r3, [r4, #0]
 8006ae4:	699b      	ldr	r3, [r3, #24]
 8006ae6:	f013 0302 	ands.w	r3, r3, #2
 8006aea:	d1e5      	bne.n	8006ab8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006aec:	6c62      	ldr	r2, [r4, #68]	@ 0x44
          __HAL_UNLOCK(hi2c);
 8006aee:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006af2:	f042 0220 	orr.w	r2, r2, #32
 8006af6:	6462      	str	r2, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006af8:	2220      	movs	r2, #32
 8006afa:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afe:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8006b02:	2001      	movs	r0, #1
}
 8006b04:	bd70      	pop	{r4, r5, r6, pc}

08006b06 <I2C_WaitOnFlagUntilTimeout>:
{
 8006b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b0a:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006b0e:	4604      	mov	r4, r0
 8006b10:	460f      	mov	r7, r1
 8006b12:	4616      	mov	r6, r2
 8006b14:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	699b      	ldr	r3, [r3, #24]
 8006b1a:	ea37 0303 	bics.w	r3, r7, r3
 8006b1e:	bf0c      	ite	eq
 8006b20:	2301      	moveq	r3, #1
 8006b22:	2300      	movne	r3, #0
 8006b24:	42b3      	cmp	r3, r6
 8006b26:	d001      	beq.n	8006b2c <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8006b28:	2000      	movs	r0, #0
 8006b2a:	e025      	b.n	8006b78 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b2c:	4642      	mov	r2, r8
 8006b2e:	4629      	mov	r1, r5
 8006b30:	4620      	mov	r0, r4
 8006b32:	f7ff ff3d 	bl	80069b0 <I2C_IsErrorOccurred>
 8006b36:	b9f0      	cbnz	r0, 8006b76 <I2C_WaitOnFlagUntilTimeout+0x70>
    if (Timeout != HAL_MAX_DELAY)
 8006b38:	1c6b      	adds	r3, r5, #1
 8006b3a:	d0ec      	beq.n	8006b16 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b3c:	f7fe fd94 	bl	8005668 <HAL_GetTick>
 8006b40:	eba0 0008 	sub.w	r0, r0, r8
 8006b44:	42a8      	cmp	r0, r5
 8006b46:	d801      	bhi.n	8006b4c <I2C_WaitOnFlagUntilTimeout+0x46>
 8006b48:	2d00      	cmp	r5, #0
 8006b4a:	d1e4      	bne.n	8006b16 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	ea37 0303 	bics.w	r3, r7, r3
 8006b54:	bf0c      	ite	eq
 8006b56:	2301      	moveq	r3, #1
 8006b58:	2300      	movne	r3, #0
 8006b5a:	42b3      	cmp	r3, r6
 8006b5c:	d1db      	bne.n	8006b16 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b5e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b60:	f043 0320 	orr.w	r3, r3, #32
 8006b64:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b66:	2320      	movs	r3, #32
 8006b68:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8006b72:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8006b76:	2001      	movs	r0, #1
}
 8006b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006b7c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8006b7c:	b570      	push	{r4, r5, r6, lr}
 8006b7e:	4604      	mov	r4, r0
 8006b80:	460d      	mov	r5, r1
 8006b82:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b84:	6823      	ldr	r3, [r4, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	069b      	lsls	r3, r3, #26
 8006b8a:	d501      	bpl.n	8006b90 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	e01d      	b.n	8006bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b90:	4632      	mov	r2, r6
 8006b92:	4629      	mov	r1, r5
 8006b94:	4620      	mov	r0, r4
 8006b96:	f7ff ff0b 	bl	80069b0 <I2C_IsErrorOccurred>
 8006b9a:	b9b0      	cbnz	r0, 8006bca <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b9c:	f7fe fd64 	bl	8005668 <HAL_GetTick>
 8006ba0:	1b80      	subs	r0, r0, r6
 8006ba2:	42a8      	cmp	r0, r5
 8006ba4:	d801      	bhi.n	8006baa <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8006ba6:	2d00      	cmp	r5, #0
 8006ba8:	d1ec      	bne.n	8006b84 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006baa:	6823      	ldr	r3, [r4, #0]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	f013 0320 	ands.w	r3, r3, #32
 8006bb2:	d1e7      	bne.n	8006b84 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bb4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8006bb6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bba:	f042 0220 	orr.w	r2, r2, #32
 8006bbe:	6462      	str	r2, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bc6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8006bca:	2001      	movs	r0, #1
}
 8006bcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08006bd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8006bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
        I2C_RESET_CR2(hi2c);
 8006bd4:	f8df 9098 	ldr.w	r9, [pc, #152]	@ 8006c70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
{
 8006bd8:	4605      	mov	r5, r0
 8006bda:	460e      	mov	r6, r1
 8006bdc:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 8006bde:	2400      	movs	r4, #0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006be0:	f04f 0810 	mov.w	r8, #16
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006be4:	682b      	ldr	r3, [r5, #0]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	075b      	lsls	r3, r3, #29
 8006bea:	d400      	bmi.n	8006bee <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
 8006bec:	b114      	cbz	r4, 8006bf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x24>
}
 8006bee:	4620      	mov	r0, r4
 8006bf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bf4:	463a      	mov	r2, r7
 8006bf6:	4631      	mov	r1, r6
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f7ff fed9 	bl	80069b0 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006bfe:	682b      	ldr	r3, [r5, #0]
 8006c00:	699a      	ldr	r2, [r3, #24]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c02:	4604      	mov	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006c04:	0690      	lsls	r0, r2, #26
 8006c06:	d40c      	bmi.n	8006c22 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c08:	3c00      	subs	r4, #0
 8006c0a:	bf18      	it	ne
 8006c0c:	2401      	movne	r4, #1
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006c0e:	f7fe fd2b 	bl	8005668 <HAL_GetTick>
 8006c12:	1bc0      	subs	r0, r0, r7
 8006c14:	42b0      	cmp	r0, r6
 8006c16:	d801      	bhi.n	8006c1c <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
 8006c18:	2e00      	cmp	r6, #0
 8006c1a:	d1e3      	bne.n	8006be4 <I2C_WaitOnRXNEFlagUntilTimeout+0x14>
 8006c1c:	b1d4      	cbz	r4, 8006c54 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
{
 8006c1e:	2401      	movs	r4, #1
 8006c20:	e7e0      	b.n	8006be4 <I2C_WaitOnRXNEFlagUntilTimeout+0x14>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006c22:	b99c      	cbnz	r4, 8006c4c <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006c24:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c26:	699a      	ldr	r2, [r3, #24]
 8006c28:	06d1      	lsls	r1, r2, #27
 8006c2a:	d511      	bpl.n	8006c50 <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006c2c:	2204      	movs	r2, #4
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c2e:	2120      	movs	r1, #32
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c30:	f8c3 801c 	str.w	r8, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006c34:	646a      	str	r2, [r5, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c36:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8006c38:	685a      	ldr	r2, [r3, #4]
 8006c3a:	ea02 0209 	and.w	r2, r2, r9
 8006c3e:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8006c40:	f885 1041 	strb.w	r1, [r5, #65]	@ 0x41
        __HAL_UNLOCK(hi2c);
 8006c44:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c48:	f885 4042 	strb.w	r4, [r5, #66]	@ 0x42
{
 8006c4c:	2401      	movs	r4, #1
 8006c4e:	e7de      	b.n	8006c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c50:	646c      	str	r4, [r5, #68]	@ 0x44
 8006c52:	e7dc      	b.n	8006c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006c54:	682b      	ldr	r3, [r5, #0]
 8006c56:	699b      	ldr	r3, [r3, #24]
 8006c58:	075a      	lsls	r2, r3, #29
 8006c5a:	d4c3      	bmi.n	8006be4 <I2C_WaitOnRXNEFlagUntilTimeout+0x14>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c5c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8006c5e:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c62:	f043 0320 	orr.w	r3, r3, #32
 8006c66:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c68:	2320      	movs	r3, #32
 8006c6a:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
        status = HAL_ERROR;
 8006c6e:	e7d6      	b.n	8006c1e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 8006c70:	fe00e800 	.word	0xfe00e800

08006c74 <HAL_I2C_Init>:
{
 8006c74:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8006c76:	4604      	mov	r4, r0
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d04e      	beq.n	8006d1a <HAL_I2C_Init+0xa6>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c7c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006c80:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006c84:	b91b      	cbnz	r3, 8006c8e <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8006c86:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8006c8a:	f7fc fe13 	bl	80038b4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c8e:	2324      	movs	r3, #36	@ 0x24
 8006c90:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006c94:	6823      	ldr	r3, [r4, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	f022 0201 	bic.w	r2, r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c9e:	6862      	ldr	r2, [r4, #4]
 8006ca0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ca4:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ca6:	689a      	ldr	r2, [r3, #8]
 8006ca8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006cac:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006cae:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cb2:	2901      	cmp	r1, #1
 8006cb4:	d106      	bne.n	8006cc4 <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006cb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006cba:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cc2:	e007      	b.n	8006cd4 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006cc4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006cc8:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006cca:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ccc:	d1f6      	bne.n	8006cbc <HAL_I2C_Init+0x48>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006cd4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006cd6:	685a      	ldr	r2, [r3, #4]
 8006cd8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8006cdc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ce0:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ce2:	68da      	ldr	r2, [r3, #12]
 8006ce4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ce8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cea:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8006cee:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006cf0:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cf2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006cf6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006cf8:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	f042 0201 	orr.w	r2, r2, #1
 8006d06:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d08:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8006d0a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d0c:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006d0e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d12:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d14:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8006d18:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006d1a:	2001      	movs	r0, #1
 8006d1c:	e7fc      	b.n	8006d18 <HAL_I2C_Init+0xa4>
	...

08006d20 <HAL_I2C_Master_Transmit>:
{
 8006d20:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d24:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d26:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8006d2a:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d2c:	2b20      	cmp	r3, #32
{
 8006d2e:	4604      	mov	r4, r0
 8006d30:	460e      	mov	r6, r1
 8006d32:	4690      	mov	r8, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d34:	f040 809e 	bne.w	8006e74 <HAL_I2C_Master_Transmit+0x154>
    __HAL_LOCK(hi2c);
 8006d38:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	f000 8099 	beq.w	8006e74 <HAL_I2C_Master_Transmit+0x154>
 8006d42:	f04f 0a01 	mov.w	sl, #1
 8006d46:	f880 a040 	strb.w	sl, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8006d4a:	f7fe fc8d 	bl	8005668 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d4e:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8006d50:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d52:	9000      	str	r0, [sp, #0]
 8006d54:	4652      	mov	r2, sl
 8006d56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f7ff fed3 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 8006d60:	b118      	cbz	r0, 8006d6a <HAL_I2C_Master_Transmit+0x4a>
      return HAL_ERROR;
 8006d62:	2001      	movs	r0, #1
}
 8006d64:	b002      	add	sp, #8
 8006d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d6a:	2321      	movs	r3, #33	@ 0x21
 8006d6c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006d70:	2310      	movs	r3, #16
 8006d72:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d76:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8006d78:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d7c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr  = pData;
 8006d7e:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	2bff      	cmp	r3, #255	@ 0xff
    hi2c->XferISR   = NULL;
 8006d86:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d88:	d916      	bls.n	8006db8 <HAL_I2C_Master_Transmit+0x98>
 8006d8a:	22ff      	movs	r2, #255	@ 0xff
 8006d8c:	8522      	strh	r2, [r4, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006d8e:	f04f 7c80 	mov.w	ip, #16777216	@ 0x1000000
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006d92:	4641      	mov	r1, r8
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006d9a:	6298      	str	r0, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8006d9c:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006d9e:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8006da0:	3901      	subs	r1, #1
 8006da2:	b289      	uxth	r1, r1
      hi2c->XferSize--;
 8006da4:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8006da6:	8561      	strh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006da8:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006daa:	4933      	ldr	r1, [pc, #204]	@ (8006e78 <HAL_I2C_Master_Transmit+0x158>)
      hi2c->XferSize--;
 8006dac:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006dae:	4663      	mov	r3, ip
 8006db0:	3201      	adds	r2, #1
 8006db2:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006db4:	b2d2      	uxtb	r2, r2
 8006db6:	e00a      	b.n	8006dce <HAL_I2C_Master_Transmit+0xae>
      hi2c->XferSize = hi2c->XferCount;
 8006db8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006dba:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8006dbc:	8522      	strh	r2, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8006dbe:	b112      	cbz	r2, 8006dc6 <HAL_I2C_Master_Transmit+0xa6>
 8006dc0:	f04f 7c00 	mov.w	ip, #33554432	@ 0x2000000
 8006dc4:	e7e5      	b.n	8006d92 <HAL_I2C_Master_Transmit+0x72>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8006e78 <HAL_I2C_Master_Transmit+0x158>)
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f7ff fdd7 	bl	8006984 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006dd6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006dd8:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dda:	462a      	mov	r2, r5
 8006ddc:	4639      	mov	r1, r7
 8006dde:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8006de0:	b9bb      	cbnz	r3, 8006e12 <HAL_I2C_Master_Transmit+0xf2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006de2:	f7ff fecb 	bl	8006b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	d1bb      	bne.n	8006d62 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	2120      	movs	r1, #32
 8006dee:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006df0:	685a      	ldr	r2, [r3, #4]
 8006df2:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8006df6:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8006dfa:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 8006dfe:	f022 0201 	bic.w	r2, r2, #1
 8006e02:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006e04:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006e08:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006e0c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8006e10:	e7a8      	b.n	8006d64 <HAL_I2C_Master_Transmit+0x44>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e12:	f7ff fe4d 	bl	8006ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d1a3      	bne.n	8006d62 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e1a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006e1c:	6822      	ldr	r2, [r4, #0]
 8006e1e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8006e22:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8006e24:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006e26:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006e28:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e30:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006e32:	3a01      	subs	r2, #1
 8006e34:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e36:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8006e38:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0cb      	beq.n	8006dd6 <HAL_I2C_Master_Transmit+0xb6>
 8006e3e:	2a00      	cmp	r2, #0
 8006e40:	d1c9      	bne.n	8006dd6 <HAL_I2C_Master_Transmit+0xb6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e42:	9500      	str	r5, [sp, #0]
 8006e44:	463b      	mov	r3, r7
 8006e46:	2180      	movs	r1, #128	@ 0x80
 8006e48:	4620      	mov	r0, r4
 8006e4a:	f7ff fe5c 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	d187      	bne.n	8006d62 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e52:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2bff      	cmp	r3, #255	@ 0xff
 8006e58:	d905      	bls.n	8006e66 <HAL_I2C_Master_Transmit+0x146>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e5a:	22ff      	movs	r2, #255	@ 0xff
 8006e5c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e62:	9000      	str	r0, [sp, #0]
 8006e64:	e7b3      	b.n	8006dce <HAL_I2C_Master_Transmit+0xae>
          hi2c->XferSize = hi2c->XferCount;
 8006e66:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e70:	9000      	str	r0, [sp, #0]
 8006e72:	e79f      	b.n	8006db4 <HAL_I2C_Master_Transmit+0x94>
    __HAL_LOCK(hi2c);
 8006e74:	2002      	movs	r0, #2
 8006e76:	e775      	b.n	8006d64 <HAL_I2C_Master_Transmit+0x44>
 8006e78:	80002000 	.word	0x80002000

08006e7c <HAL_I2C_Master_Receive>:
{
 8006e7c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e80:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e82:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8006e86:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e88:	2b20      	cmp	r3, #32
{
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	460e      	mov	r6, r1
 8006e8e:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e90:	f040 8087 	bne.w	8006fa2 <HAL_I2C_Master_Receive+0x126>
    __HAL_LOCK(hi2c);
 8006e94:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	f000 8082 	beq.w	8006fa2 <HAL_I2C_Master_Receive+0x126>
 8006e9e:	f04f 0a01 	mov.w	sl, #1
 8006ea2:	f880 a040 	strb.w	sl, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8006ea6:	f7fe fbdf 	bl	8005668 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006eaa:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8006eac:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006eae:	9000      	str	r0, [sp, #0]
 8006eb0:	4652      	mov	r2, sl
 8006eb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f7ff fe25 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 8006ebc:	b118      	cbz	r0, 8006ec6 <HAL_I2C_Master_Receive+0x4a>
      return HAL_ERROR;
 8006ebe:	2001      	movs	r0, #1
}
 8006ec0:	b002      	add	sp, #8
 8006ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006ec6:	2322      	movs	r3, #34	@ 0x22
 8006ec8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006ecc:	2310      	movs	r3, #16
 8006ece:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ed2:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8006ed4:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ed8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr  = pData;
 8006eda:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	2bff      	cmp	r3, #255	@ 0xff
    hi2c->XferISR   = NULL;
 8006ee2:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ee4:	4b30      	ldr	r3, [pc, #192]	@ (8006fa8 <HAL_I2C_Master_Receive+0x12c>)
 8006ee6:	d926      	bls.n	8006f36 <HAL_I2C_Master_Receive+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ee8:	22ff      	movs	r2, #255	@ 0xff
 8006eea:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006eec:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006eee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f7ff fd45 	bl	8006984 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006efa:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006efc:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006efe:	462a      	mov	r2, r5
 8006f00:	4639      	mov	r1, r7
 8006f02:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8006f04:	b9fb      	cbnz	r3, 8006f46 <HAL_I2C_Master_Receive+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f06:	f7ff fe39 	bl	8006b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	d1d7      	bne.n	8006ebe <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f0e:	6823      	ldr	r3, [r4, #0]
 8006f10:	2120      	movs	r1, #32
 8006f12:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8006f1a:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8006f1e:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 8006f22:	f022 0201 	bic.w	r2, r2, #1
 8006f26:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006f28:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006f2c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f30:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8006f34:	e7c4      	b.n	8006ec0 <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8006f36:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006f38:	b292      	uxth	r2, r2
 8006f3a:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f3c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f42:	b2d2      	uxtb	r2, r2
 8006f44:	e7d5      	b.n	8006ef2 <HAL_I2C_Master_Receive+0x76>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f46:	f7ff fe43 	bl	8006bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f4a:	2800      	cmp	r0, #0
 8006f4c:	d1b7      	bne.n	8006ebe <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f52:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006f54:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006f56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006f58:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006f5e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006f60:	3b01      	subs	r3, #1
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f66:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006f68:	3a01      	subs	r2, #1
 8006f6a:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f6c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8006f6e:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d0c2      	beq.n	8006efa <HAL_I2C_Master_Receive+0x7e>
 8006f74:	2a00      	cmp	r2, #0
 8006f76:	d1c0      	bne.n	8006efa <HAL_I2C_Master_Receive+0x7e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f78:	9500      	str	r5, [sp, #0]
 8006f7a:	463b      	mov	r3, r7
 8006f7c:	2180      	movs	r1, #128	@ 0x80
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f7ff fdc1 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	d19a      	bne.n	8006ebe <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f88:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	2bff      	cmp	r3, #255	@ 0xff
 8006f8e:	d903      	bls.n	8006f98 <HAL_I2C_Master_Receive+0x11c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f90:	22ff      	movs	r2, #255	@ 0xff
 8006f92:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f94:	9000      	str	r0, [sp, #0]
 8006f96:	e7aa      	b.n	8006eee <HAL_I2C_Master_Receive+0x72>
          hi2c->XferSize = hi2c->XferCount;
 8006f98:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006f9a:	b292      	uxth	r2, r2
 8006f9c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f9e:	9000      	str	r0, [sp, #0]
 8006fa0:	e7cd      	b.n	8006f3e <HAL_I2C_Master_Receive+0xc2>
    __HAL_LOCK(hi2c);
 8006fa2:	2002      	movs	r0, #2
 8006fa4:	e78c      	b.n	8006ec0 <HAL_I2C_Master_Receive+0x44>
 8006fa6:	bf00      	nop
 8006fa8:	80002400 	.word	0x80002400

08006fac <HAL_I2C_Mem_Write>:
{
 8006fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fb2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8006fb6:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8006fba:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fbe:	2b20      	cmp	r3, #32
{
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	460f      	mov	r7, r1
 8006fc4:	4616      	mov	r6, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fc6:	f040 80c6 	bne.w	8007156 <HAL_I2C_Mem_Write+0x1aa>
    if ((pData == NULL) || (Size == 0U))
 8006fca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fcc:	b113      	cbz	r3, 8006fd4 <HAL_I2C_Mem_Write+0x28>
 8006fce:	f1ba 0f00 	cmp.w	sl, #0
 8006fd2:	d106      	bne.n	8006fe2 <HAL_I2C_Mem_Write+0x36>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006fd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fd8:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8006fda:	2001      	movs	r0, #1
}
 8006fdc:	b003      	add	sp, #12
 8006fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8006fe2:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	f000 80b5 	beq.w	8007156 <HAL_I2C_Mem_Write+0x1aa>
 8006fec:	f04f 0b01 	mov.w	fp, #1
 8006ff0:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8006ff4:	f7fe fb38 	bl	8005668 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ff8:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8006ffa:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ffc:	9000      	str	r0, [sp, #0]
 8006ffe:	465a      	mov	r2, fp
 8007000:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007004:	4620      	mov	r0, r4
 8007006:	f7ff fd7e 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 800700a:	2800      	cmp	r0, #0
 800700c:	d1e5      	bne.n	8006fda <HAL_I2C_Mem_Write+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800700e:	2321      	movs	r3, #33	@ 0x21
 8007010:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007014:	2340      	movs	r3, #64	@ 0x40
 8007016:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->pBuffPtr  = pData;
 800701a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800701c:	6263      	str	r3, [r4, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800701e:	4b4f      	ldr	r3, [pc, #316]	@ (800715c <HAL_I2C_Mem_Write+0x1b0>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007020:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferISR   = NULL;
 8007022:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8007024:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007028:	fa5f f289 	uxtb.w	r2, r9
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	4639      	mov	r1, r7
 8007030:	4620      	mov	r0, r4
 8007032:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007036:	f7ff fca5 	bl	8006984 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800703a:	462a      	mov	r2, r5
 800703c:	4641      	mov	r1, r8
 800703e:	4620      	mov	r0, r4
 8007040:	f7ff fd36 	bl	8006ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007044:	bb18      	cbnz	r0, 800708e <HAL_I2C_Mem_Write+0xe2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007046:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800704a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800704c:	d115      	bne.n	800707a <HAL_I2C_Mem_Write+0xce>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800704e:	b2f6      	uxtb	r6, r6
 8007050:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007052:	2200      	movs	r2, #0
 8007054:	9500      	str	r5, [sp, #0]
 8007056:	4643      	mov	r3, r8
 8007058:	2180      	movs	r1, #128	@ 0x80
 800705a:	4620      	mov	r0, r4
 800705c:	f7ff fd53 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 8007060:	b9a8      	cbnz	r0, 800708e <HAL_I2C_Mem_Write+0xe2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007062:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007064:	b29b      	uxth	r3, r3
 8007066:	2bff      	cmp	r3, #255	@ 0xff
 8007068:	d815      	bhi.n	8007096 <HAL_I2C_Mem_Write+0xea>
      hi2c->XferSize = hi2c->XferCount;
 800706a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800706c:	b292      	uxth	r2, r2
 800706e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007070:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007074:	9000      	str	r0, [sp, #0]
 8007076:	b2d2      	uxtb	r2, r2
 8007078:	e012      	b.n	80070a0 <HAL_I2C_Mem_Write+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800707a:	0a32      	lsrs	r2, r6, #8
 800707c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800707e:	4641      	mov	r1, r8
 8007080:	462a      	mov	r2, r5
 8007082:	4620      	mov	r0, r4
 8007084:	f7ff fd14 	bl	8006ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007088:	b908      	cbnz	r0, 800708e <HAL_I2C_Mem_Write+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	e7df      	b.n	800704e <HAL_I2C_Mem_Write+0xa2>
      __HAL_UNLOCK(hi2c);
 800708e:	2300      	movs	r3, #0
 8007090:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8007094:	e7a1      	b.n	8006fda <HAL_I2C_Mem_Write+0x2e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007096:	22ff      	movs	r2, #255	@ 0xff
 8007098:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800709a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800709e:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80070a0:	4639      	mov	r1, r7
 80070a2:	4620      	mov	r0, r4
 80070a4:	f7ff fc6e 	bl	8006984 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070a8:	462a      	mov	r2, r5
 80070aa:	4641      	mov	r1, r8
 80070ac:	4620      	mov	r0, r4
 80070ae:	f7ff fcff 	bl	8006ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d191      	bne.n	8006fda <HAL_I2C_Mem_Write+0x2e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80070b6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80070b8:	6822      	ldr	r2, [r4, #0]
 80070ba:	f813 1b01 	ldrb.w	r1, [r3], #1
 80070be:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80070c0:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80070c2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80070c4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80070c6:	3b01      	subs	r3, #1
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80070cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80070ce:	3a01      	subs	r2, #1
 80070d0:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80070d2:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80070d4:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80070d6:	b1b3      	cbz	r3, 8007106 <HAL_I2C_Mem_Write+0x15a>
 80070d8:	b9aa      	cbnz	r2, 8007106 <HAL_I2C_Mem_Write+0x15a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80070da:	9500      	str	r5, [sp, #0]
 80070dc:	4643      	mov	r3, r8
 80070de:	2180      	movs	r1, #128	@ 0x80
 80070e0:	4620      	mov	r0, r4
 80070e2:	f7ff fd10 	bl	8006b06 <I2C_WaitOnFlagUntilTimeout>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f47f af77 	bne.w	8006fda <HAL_I2C_Mem_Write+0x2e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070ec:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	2bff      	cmp	r3, #255	@ 0xff
 80070f2:	d928      	bls.n	8007146 <HAL_I2C_Mem_Write+0x19a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80070f4:	22ff      	movs	r2, #255	@ 0xff
 80070f6:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80070f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070fc:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070fe:	4639      	mov	r1, r7
 8007100:	4620      	mov	r0, r4
 8007102:	f7ff fc3f 	bl	8006984 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8007106:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007108:	b29b      	uxth	r3, r3
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1cc      	bne.n	80070a8 <HAL_I2C_Mem_Write+0xfc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800710e:	462a      	mov	r2, r5
 8007110:	4641      	mov	r1, r8
 8007112:	4620      	mov	r0, r4
 8007114:	f7ff fd32 	bl	8006b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007118:	2800      	cmp	r0, #0
 800711a:	f47f af5e 	bne.w	8006fda <HAL_I2C_Mem_Write+0x2e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	2120      	movs	r1, #32
 8007122:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 800712a:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 800712e:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 8007132:	f022 0201 	bic.w	r2, r2, #1
 8007136:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007138:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800713c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007140:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8007144:	e74a      	b.n	8006fdc <HAL_I2C_Mem_Write+0x30>
          hi2c->XferSize = hi2c->XferCount;
 8007146:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007148:	b292      	uxth	r2, r2
 800714a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800714c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007150:	9000      	str	r0, [sp, #0]
 8007152:	b2d2      	uxtb	r2, r2
 8007154:	e7d3      	b.n	80070fe <HAL_I2C_Mem_Write+0x152>
    __HAL_LOCK(hi2c);
 8007156:	2002      	movs	r0, #2
 8007158:	e740      	b.n	8006fdc <HAL_I2C_Mem_Write+0x30>
 800715a:	bf00      	nop
 800715c:	80002000 	.word	0x80002000

08007160 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007160:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007162:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8007166:	2a20      	cmp	r2, #32
{
 8007168:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800716a:	b2d4      	uxtb	r4, r2
 800716c:	d11c      	bne.n	80071a8 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800716e:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8007172:	2a01      	cmp	r2, #1
 8007174:	d018      	beq.n	80071a8 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007176:	2224      	movs	r2, #36	@ 0x24
 8007178:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800717c:	6802      	ldr	r2, [r0, #0]
 800717e:	6810      	ldr	r0, [r2, #0]
 8007180:	f020 0001 	bic.w	r0, r0, #1
 8007184:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007186:	6810      	ldr	r0, [r2, #0]
 8007188:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 800718c:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800718e:	6810      	ldr	r0, [r2, #0]
 8007190:	4301      	orrs	r1, r0
 8007192:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007194:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007196:	2000      	movs	r0, #0
    __HAL_I2C_ENABLE(hi2c);
 8007198:	f041 0101 	orr.w	r1, r1, #1
 800719c:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800719e:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80071a2:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80071a6:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 80071a8:	2002      	movs	r0, #2
 80071aa:	e7fc      	b.n	80071a6 <HAL_I2CEx_ConfigAnalogFilter+0x46>

080071ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80071ac:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071ae:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80071b2:	2a20      	cmp	r2, #32
{
 80071b4:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80071b6:	b2d4      	uxtb	r4, r2
 80071b8:	d11b      	bne.n	80071f2 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071ba:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80071be:	2a01      	cmp	r2, #1
 80071c0:	d017      	beq.n	80071f2 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071c2:	2224      	movs	r2, #36	@ 0x24
 80071c4:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80071c8:	6802      	ldr	r2, [r0, #0]
 80071ca:	6810      	ldr	r0, [r2, #0]
 80071cc:	f020 0001 	bic.w	r0, r0, #1
 80071d0:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80071d2:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80071d4:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80071d8:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80071dc:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80071de:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071e0:	2000      	movs	r0, #0
    __HAL_I2C_ENABLE(hi2c);
 80071e2:	f041 0101 	orr.w	r1, r1, #1
 80071e6:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80071e8:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80071ec:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80071f0:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 80071f2:	2002      	movs	r0, #2
 80071f4:	e7fc      	b.n	80071f0 <HAL_I2CEx_ConfigDigitalFilter+0x44>

080071f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80071f6:	b570      	push	{r4, r5, r6, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80071f8:	4604      	mov	r4, r0
 80071fa:	2800      	cmp	r0, #0
 80071fc:	d04d      	beq.n	800729a <HAL_PCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80071fe:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 8007202:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8007206:	b91b      	cbnz	r3, 8007210 <HAL_PCD_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007208:	f880 2290 	strb.w	r2, [r0, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800720c:	f005 fd0e 	bl	800cc2c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007210:	2303      	movs	r3, #3
 8007212:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007216:	6820      	ldr	r0, [r4, #0]
 8007218:	f002 fcb2 	bl	8009b80 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800721c:	2200      	movs	r2, #0
 800721e:	7925      	ldrb	r5, [r4, #4]
 8007220:	f104 0310 	add.w	r3, r4, #16
 8007224:	4611      	mov	r1, r2
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007226:	2601      	movs	r6, #1
 8007228:	b2d0      	uxtb	r0, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800722a:	4285      	cmp	r5, r0
 800722c:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8007230:	d817      	bhi.n	8007262 <HAL_PCD_Init+0x6c>
 8007232:	2100      	movs	r1, #0
 8007234:	f504 73a8 	add.w	r3, r4, #336	@ 0x150
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007238:	460a      	mov	r2, r1
 800723a:	b2c8      	uxtb	r0, r1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800723c:	4285      	cmp	r5, r0
 800723e:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8007242:	d81a      	bhi.n	800727a <HAL_PCD_Init+0x84>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007244:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8007248:	6820      	ldr	r0, [r4, #0]
 800724a:	f002 fca3 	bl	8009b94 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800724e:	2300      	movs	r3, #0
 8007250:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007252:	2301      	movs	r3, #1
 8007254:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007258:	7aa3      	ldrb	r3, [r4, #10]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d019      	beq.n	8007292 <HAL_PCD_Init+0x9c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 800725e:	2000      	movs	r0, #0
}
 8007260:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007262:	e943 1106 	strd	r1, r1, [r3, #-24]
    hpcd->IN_ep[i].is_in = 1U;
 8007266:	f803 6c27 	strb.w	r6, [r3, #-39]
    hpcd->IN_ep[i].num = i;
 800726a:	f803 0c28 	strb.w	r0, [r3, #-40]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800726e:	f803 1c25 	strb.w	r1, [r3, #-37]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007272:	f843 1c10 	str.w	r1, [r3, #-16]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007276:	3201      	adds	r2, #1
 8007278:	e7d6      	b.n	8007228 <HAL_PCD_Init+0x32>
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800727a:	e943 2206 	strd	r2, r2, [r3, #-24]
    hpcd->OUT_ep[i].is_in = 0U;
 800727e:	f803 2c27 	strb.w	r2, [r3, #-39]
    hpcd->OUT_ep[i].num = i;
 8007282:	f803 0c28 	strb.w	r0, [r3, #-40]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007286:	f803 2c25 	strb.w	r2, [r3, #-37]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800728a:	f843 2c10 	str.w	r2, [r3, #-16]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800728e:	3101      	adds	r1, #1
 8007290:	e7d3      	b.n	800723a <HAL_PCD_Init+0x44>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007292:	4620      	mov	r0, r4
 8007294:	f000 fe2a 	bl	8007eec <HAL_PCDEx_ActivateLPM>
 8007298:	e7e1      	b.n	800725e <HAL_PCD_Init+0x68>
    return HAL_ERROR;
 800729a:	2001      	movs	r0, #1
 800729c:	e7e0      	b.n	8007260 <HAL_PCD_Init+0x6a>

0800729e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800729e:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80072a0:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 80072a4:	2b01      	cmp	r3, #1
{
 80072a6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80072a8:	d00c      	beq.n	80072c4 <HAL_PCD_Start+0x26>
 80072aa:	2301      	movs	r3, #1
 80072ac:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80072b0:	6800      	ldr	r0, [r0, #0]
 80072b2:	f002 fc5c 	bl	8009b6e <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80072b6:	6820      	ldr	r0, [r4, #0]
 80072b8:	f002 ff7c 	bl	800a1b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80072bc:	2000      	movs	r0, #0
 80072be:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290

  return HAL_OK;
}
 80072c2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80072c4:	2002      	movs	r0, #2
 80072c6:	e7fc      	b.n	80072c2 <HAL_PCD_Start+0x24>

080072c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80072c8:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80072ca:	f890 2290 	ldrb.w	r2, [r0, #656]	@ 0x290
 80072ce:	2a01      	cmp	r2, #1
{
 80072d0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80072d2:	d00a      	beq.n	80072ea <HAL_PCD_SetAddress+0x22>
 80072d4:	2201      	movs	r2, #1
 80072d6:	f880 2290 	strb.w	r2, [r0, #656]	@ 0x290
  hpcd->USB_Address = address;
 80072da:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80072dc:	6800      	ldr	r0, [r0, #0]
 80072de:	f002 ff63 	bl	800a1a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80072e2:	2000      	movs	r0, #0
 80072e4:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290

  return HAL_OK;
}
 80072e8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80072ea:	2002      	movs	r0, #2
 80072ec:	e7fc      	b.n	80072e8 <HAL_PCD_SetAddress+0x20>
	...

080072f0 <HAL_PCD_IRQHandler>:
{
 80072f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80072f6:	6800      	ldr	r0, [r0, #0]
 80072f8:	f002 ff67 	bl	800a1ca <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80072fc:	f410 4500 	ands.w	r5, r0, #32768	@ 0x8000
 8007300:	f000 8421 	beq.w	8007b46 <HAL_PCD_IRQHandler+0x856>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007304:	f8df 99a4 	ldr.w	r9, [pc, #2468]	@ 8007cac <HAL_PCD_IRQHandler+0x9bc>

        if (ep->type == EP_TYPE_ISOC)
 8007308:	f04f 0828 	mov.w	r8, #40	@ 0x28
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800730c:	6820      	ldr	r0, [r4, #0]
 800730e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8007312:	041a      	lsls	r2, r3, #16
 8007314:	d401      	bmi.n	800731a <HAL_PCD_IRQHandler+0x2a>
}
 8007316:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wIstr = hpcd->Instance->ISTR;
 800731a:	f8b0 5044 	ldrh.w	r5, [r0, #68]	@ 0x44
 800731e:	b2a9      	uxth	r1, r5
    if (epindex == 0U)
 8007320:	f015 050f 	ands.w	r5, r5, #15
 8007324:	f040 8096 	bne.w	8007454 <HAL_PCD_IRQHandler+0x164>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007328:	f011 0110 	ands.w	r1, r1, #16
 800732c:	d126      	bne.n	800737c <HAL_PCD_IRQHandler+0x8c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800732e:	8803      	ldrh	r3, [r0, #0]
 8007330:	b29b      	uxth	r3, r3
 8007332:	ea03 0309 	and.w	r3, r3, r9
 8007336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800733a:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800733c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8007340:	7c22      	ldrb	r2, [r4, #16]
 8007342:	f200 4002 	addw	r0, r0, #1026	@ 0x402
 8007346:	fa10 f383 	uxtah	r3, r0, r3
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800734a:	4620      	mov	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800734c:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
        ep->xfer_buff += ep->xfer_count;
 8007350:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007352:	f3c3 0309 	ubfx	r3, r3, #0, #10
        ep->xfer_buff += ep->xfer_count;
 8007356:	441a      	add	r2, r3
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007358:	62e3      	str	r3, [r4, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 800735a:	6262      	str	r2, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800735c:	f005 fca5 	bl	800ccaa <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007360:	7b23      	ldrb	r3, [r4, #12]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d0d2      	beq.n	800730c <HAL_PCD_IRQHandler+0x1c>
 8007366:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007368:	6821      	ldr	r1, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800736a:	2a00      	cmp	r2, #0
 800736c:	d1ce      	bne.n	800730c <HAL_PCD_IRQHandler+0x1c>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800736e:	7b23      	ldrb	r3, [r4, #12]
 8007370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007374:	f8a1 304c 	strh.w	r3, [r1, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007378:	7322      	strb	r2, [r4, #12]
 800737a:	e7c7      	b.n	800730c <HAL_PCD_IRQHandler+0x1c>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800737c:	8805      	ldrh	r5, [r0, #0]
 800737e:	b2ab      	uxth	r3, r5
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007380:	f415 6500 	ands.w	r5, r5, #2048	@ 0x800
 8007384:	d020      	beq.n	80073c8 <HAL_PCD_IRQHandler+0xd8>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007386:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 800738a:	f894 2150 	ldrb.w	r2, [r4, #336]	@ 0x150
 800738e:	f200 4106 	addw	r1, r0, #1030	@ 0x406
 8007392:	fa11 f383 	uxtah	r3, r1, r3
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007396:	f504 7126 	add.w	r1, r4, #664	@ 0x298
 800739a:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 800739e:	f8b4 2156 	ldrh.w	r2, [r4, #342]	@ 0x156
 80073a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80073a6:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80073aa:	f003 f8a1 	bl	800a4f0 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80073ae:	6822      	ldr	r2, [r4, #0]
 80073b0:	8813      	ldrh	r3, [r2, #0]
 80073b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073b6:	051b      	lsls	r3, r3, #20
 80073b8:	0d1b      	lsrs	r3, r3, #20
 80073ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073be:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80073c0:	4620      	mov	r0, r4
 80073c2:	f005 fc63 	bl	800cc8c <HAL_PCD_SetupStageCallback>
 80073c6:	e7a1      	b.n	800730c <HAL_PCD_IRQHandler+0x1c>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80073c8:	041e      	lsls	r6, r3, #16
 80073ca:	d59f      	bpl.n	800730c <HAL_PCD_IRQHandler+0x1c>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80073cc:	8803      	ldrh	r3, [r0, #0]
 80073ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073d2:	051b      	lsls	r3, r3, #20
 80073d4:	0d1b      	lsrs	r3, r3, #20
 80073d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073da:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80073dc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80073e0:	f894 2150 	ldrb.w	r2, [r4, #336]	@ 0x150
 80073e4:	f200 4106 	addw	r1, r0, #1030	@ 0x406
 80073e8:	fa11 f383 	uxtah	r3, r1, r3
 80073ec:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 80073f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073f4:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80073f8:	b18b      	cbz	r3, 800741e <HAL_PCD_IRQHandler+0x12e>
 80073fa:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 80073fe:	b171      	cbz	r1, 800741e <HAL_PCD_IRQHandler+0x12e>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007400:	f8b4 2156 	ldrh.w	r2, [r4, #342]	@ 0x156
 8007404:	f003 f874 	bl	800a4f0 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8007408:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 800740c:	f8d4 216c 	ldr.w	r2, [r4, #364]	@ 0x16c
 8007410:	4413      	add	r3, r2
 8007412:	f8c4 3164 	str.w	r3, [r4, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007416:	4629      	mov	r1, r5
 8007418:	4620      	mov	r0, r4
 800741a:	f005 fc3d 	bl	800cc98 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800741e:	6822      	ldr	r2, [r4, #0]
 8007420:	8811      	ldrh	r1, [r2, #0]
 8007422:	b28b      	uxth	r3, r1
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007424:	0509      	lsls	r1, r1, #20
 8007426:	f53f af71 	bmi.w	800730c <HAL_PCD_IRQHandler+0x1c>
 800742a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800742e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007432:	f43f af6b 	beq.w	800730c <HAL_PCD_IRQHandler+0x1c>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007436:	8813      	ldrh	r3, [r2, #0]
 8007438:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800743c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007440:	041b      	lsls	r3, r3, #16
 8007442:	0c1b      	lsrs	r3, r3, #16
 8007444:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8007448:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800744c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007450:	8013      	strh	r3, [r2, #0]
 8007452:	e75b      	b.n	800730c <HAL_PCD_IRQHandler+0x1c>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007454:	b22e      	sxth	r6, r5
 8007456:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800745a:	041a      	lsls	r2, r3, #16
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800745c:	b29f      	uxth	r7, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800745e:	f140 80ed 	bpl.w	800763c <HAL_PCD_IRQHandler+0x34c>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007462:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
 8007466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800746a:	051b      	lsls	r3, r3, #20
 800746c:	0d1b      	lsrs	r3, r3, #20
 800746e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007472:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 8007476:	fb08 4105 	mla	r1, r8, r5, r4
 800747a:	f891 315c 	ldrb.w	r3, [r1, #348]	@ 0x15c
 800747e:	b9bb      	cbnz	r3, 80074b0 <HAL_PCD_IRQHandler+0x1c0>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007480:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8007484:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
 8007488:	f200 4c06 	addw	ip, r0, #1030	@ 0x406
 800748c:	fa1c f383 	uxtah	r3, ip, r3
 8007490:	f833 a032 	ldrh.w	sl, [r3, r2, lsl #3]
 8007494:	f3ca 0a09 	ubfx	sl, sl, #0, #10
          if (count != 0U)
 8007498:	f1ba 0f00 	cmp.w	sl, #0
 800749c:	f000 80b4 	beq.w	8007608 <HAL_PCD_IRQHandler+0x318>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80074a0:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
 80074a4:	4653      	mov	r3, sl
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80074a6:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 80074aa:	f003 f821 	bl	800a4f0 <USB_ReadPMA>
 80074ae:	e0ab      	b.n	8007608 <HAL_PCD_IRQHandler+0x318>
          if (ep->type == EP_TYPE_BULK)
 80074b0:	f891 3153 	ldrb.w	r3, [r1, #339]	@ 0x153
 80074b4:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	f040 8083 	bne.w	80075c4 <HAL_PCD_IRQHandler+0x2d4>

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074be:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50

    if (ep->xfer_len >= count)
 80074c2:	f8d1 3168 	ldr.w	r3, [r1, #360]	@ 0x168
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074c6:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 80074ca:	fa1a fe8e 	uxtah	lr, sl, lr
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80074ce:	f417 4b80 	ands.w	fp, r7, #16384	@ 0x4000
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074d2:	4486      	add	lr, r0
 80074d4:	f007 0c40 	and.w	ip, r7, #64	@ 0x40
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80074d8:	d03a      	beq.n	8007550 <HAL_PCD_IRQHandler+0x260>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074da:	f8be a402 	ldrh.w	sl, [lr, #1026]	@ 0x402
 80074de:	f3ca 0a09 	ubfx	sl, sl, #0, #10
    if (ep->xfer_len >= count)
 80074e2:	459a      	cmp	sl, r3
 80074e4:	d913      	bls.n	800750e <HAL_PCD_IRQHandler+0x21e>
 80074e6:	2300      	movs	r3, #0
 80074e8:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    }

    if (ep->xfer_len == 0U)
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80074ec:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80074f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074f8:	041b      	lsls	r3, r3, #16
 80074fa:	0c1b      	lsrs	r3, r3, #16
 80074fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007508:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800750c:	e005      	b.n	800751a <HAL_PCD_IRQHandler+0x22a>
      ep->xfer_len -= count;
 800750e:	eba3 030a 	sub.w	r3, r3, sl
 8007512:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    if (ep->xfer_len == 0U)
 8007516:	2b00      	cmp	r3, #0
 8007518:	d0e8      	beq.n	80074ec <HAL_PCD_IRQHandler+0x1fc>
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800751a:	f1bc 0f00 	cmp.w	ip, #0
 800751e:	d00d      	beq.n	800753c <HAL_PCD_IRQHandler+0x24c>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007520:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007524:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800752c:	041b      	lsls	r3, r3, #16
 800752e:	0c1b      	lsrs	r3, r3, #16
 8007530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007534:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007538:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }

    if (count != 0U)
 800753c:	f1ba 0f00 	cmp.w	sl, #0
 8007540:	d062      	beq.n	8007608 <HAL_PCD_IRQHandler+0x318>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007542:	2128      	movs	r1, #40	@ 0x28
 8007544:	fb01 4105 	mla	r1, r1, r5, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007548:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 800754c:	4653      	mov	r3, sl
 800754e:	e7aa      	b.n	80074a6 <HAL_PCD_IRQHandler+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007550:	f8be a406 	ldrh.w	sl, [lr, #1030]	@ 0x406
 8007554:	f3ca 0a09 	ubfx	sl, sl, #0, #10

    if (ep->xfer_len >= count)
 8007558:	459a      	cmp	sl, r3
 800755a:	d912      	bls.n	8007582 <HAL_PCD_IRQHandler+0x292>
 800755c:	f8c1 b168 	str.w	fp, [r1, #360]	@ 0x168
    }

    if (ep->xfer_len == 0U)
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007560:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007564:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800756c:	041b      	lsls	r3, r3, #16
 800756e:	0c1b      	lsrs	r3, r3, #16
 8007570:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007574:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800757c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8007580:	e005      	b.n	800758e <HAL_PCD_IRQHandler+0x29e>
      ep->xfer_len -= count;
 8007582:	eba3 030a 	sub.w	r3, r3, sl
 8007586:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    if (ep->xfer_len == 0U)
 800758a:	2b00      	cmp	r3, #0
 800758c:	d0e8      	beq.n	8007560 <HAL_PCD_IRQHandler+0x270>
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800758e:	f1bc 0f00 	cmp.w	ip, #0
 8007592:	d10d      	bne.n	80075b0 <HAL_PCD_IRQHandler+0x2c0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007594:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007598:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800759c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075a0:	041b      	lsls	r3, r3, #16
 80075a2:	0c1b      	lsrs	r3, r3, #16
 80075a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80075ac:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }

    if (count != 0U)
 80075b0:	f1ba 0f00 	cmp.w	sl, #0
 80075b4:	d028      	beq.n	8007608 <HAL_PCD_IRQHandler+0x318>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80075b6:	2128      	movs	r1, #40	@ 0x28
 80075b8:	fb01 4105 	mla	r1, r1, r5, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80075bc:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 80075c0:	4653      	mov	r3, sl
 80075c2:	e770      	b.n	80074a6 <HAL_PCD_IRQHandler+0x1b6>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80075c4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80075c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075d0:	041b      	lsls	r3, r3, #16
 80075d2:	0c1b      	lsrs	r3, r3, #16
 80075d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80075dc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80075e0:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
 80075e4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80075e8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80075ec:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80075f0:	d058      	beq.n	80076a4 <HAL_PCD_IRQHandler+0x3b4>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80075f2:	f200 4c02 	addw	ip, r0, #1026	@ 0x402
 80075f6:	fa1c f383 	uxtah	r3, ip, r3
 80075fa:	f833 a032 	ldrh.w	sl, [r3, r2, lsl #3]
 80075fe:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8007602:	f1ba 0f00 	cmp.w	sl, #0
 8007606:	d19f      	bne.n	8007548 <HAL_PCD_IRQHandler+0x258>
        ep->xfer_count += count;
 8007608:	fb08 4305 	mla	r3, r8, r5, r4
 800760c:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8007610:	4452      	add	r2, sl
 8007612:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 8007616:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800761a:	4452      	add	r2, sl
 800761c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007620:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 8007624:	b11a      	cbz	r2, 800762e <HAL_PCD_IRQHandler+0x33e>
 8007626:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800762a:	459a      	cmp	sl, r3
 800762c:	d246      	bcs.n	80076bc <HAL_PCD_IRQHandler+0x3cc>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800762e:	fb08 4305 	mla	r3, r8, r5, r4
 8007632:	4620      	mov	r0, r4
 8007634:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 8007638:	f005 fb2e 	bl	800cc98 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800763c:	063b      	lsls	r3, r7, #24
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800763e:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007640:	f57f ae64 	bpl.w	800730c <HAL_PCD_IRQHandler+0x1c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007644:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
 8007648:	b29b      	uxth	r3, r3
 800764a:	ea03 0309 	and.w	r3, r3, r9
 800764e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007652:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8007656:	fb08 4c05 	mla	ip, r8, r5, r4
 800765a:	f89c 3013 	ldrb.w	r3, [ip, #19]
 800765e:	2b01      	cmp	r3, #1
 8007660:	d15f      	bne.n	8007722 <HAL_PCD_IRQHandler+0x432>
          ep->xfer_len = 0U;
 8007662:	fb05 8308 	mla	r3, r5, r8, r8
 8007666:	2200      	movs	r2, #0
 8007668:	50e2      	str	r2, [r4, r3]
          if (ep->doublebuffer != 0U)
 800766a:	f89c 301c 	ldrb.w	r3, [ip, #28]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d039      	beq.n	80076e6 <HAL_PCD_IRQHandler+0x3f6>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007672:	f017 0740 	ands.w	r7, r7, #64	@ 0x40
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007676:	f89c 3011 	ldrb.w	r3, [ip, #17]
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800767a:	d03c      	beq.n	80076f6 <HAL_PCD_IRQHandler+0x406>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800767c:	bb33      	cbnz	r3, 80076cc <HAL_PCD_IRQHandler+0x3dc>
 800767e:	f89c 2010 	ldrb.w	r2, [ip, #16]
 8007682:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8007686:	f200 4002 	addw	r0, r0, #1026	@ 0x402
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800768a:	fa10 f383 	uxtah	r3, r0, r3
 800768e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007692:	881a      	ldrh	r2, [r3, #0]
 8007694:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007698:	801a      	strh	r2, [r3, #0]
 800769a:	881a      	ldrh	r2, [r3, #0]
 800769c:	b292      	uxth	r2, r2
 800769e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076a2:	e01f      	b.n	80076e4 <HAL_PCD_IRQHandler+0x3f4>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80076a4:	f200 4c06 	addw	ip, r0, #1030	@ 0x406
 80076a8:	fa1c f383 	uxtah	r3, ip, r3
 80076ac:	f833 a032 	ldrh.w	sl, [r3, r2, lsl #3]
 80076b0:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 80076b4:	f1ba 0f00 	cmp.w	sl, #0
 80076b8:	d0a6      	beq.n	8007608 <HAL_PCD_IRQHandler+0x318>
 80076ba:	e77f      	b.n	80075bc <HAL_PCD_IRQHandler+0x2cc>
        ep = &hpcd->OUT_ep[epindex];
 80076bc:	fb08 4105 	mla	r1, r8, r5, r4
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80076c6:	f002 fd93 	bl	800a1f0 <USB_EPStartXfer>
 80076ca:	e7b7      	b.n	800763c <HAL_PCD_IRQHandler+0x34c>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d10a      	bne.n	80076e6 <HAL_PCD_IRQHandler+0x3f6>
 80076d0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80076d4:	f89c 1010 	ldrb.w	r1, [ip, #16]
 80076d8:	f200 4002 	addw	r0, r0, #1026	@ 0x402
 80076dc:	fa10 f383 	uxtah	r3, r0, r3
 80076e0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80076e4:	801a      	strh	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80076e6:	2328      	movs	r3, #40	@ 0x28
 80076e8:	fb03 4305 	mla	r3, r3, r5, r4
 80076ec:	7c19      	ldrb	r1, [r3, #16]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80076ee:	4620      	mov	r0, r4
 80076f0:	f005 fadb 	bl	800ccaa <HAL_PCD_DataInStageCallback>
 80076f4:	e60a      	b.n	800730c <HAL_PCD_IRQHandler+0x1c>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076f6:	b933      	cbnz	r3, 8007706 <HAL_PCD_IRQHandler+0x416>
 80076f8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80076fc:	f89c 2010 	ldrb.w	r2, [ip, #16]
 8007700:	f200 4006 	addw	r0, r0, #1030	@ 0x406
 8007704:	e7c1      	b.n	800768a <HAL_PCD_IRQHandler+0x39a>
 8007706:	2b01      	cmp	r3, #1
 8007708:	d1ed      	bne.n	80076e6 <HAL_PCD_IRQHandler+0x3f6>
 800770a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 800770e:	f89c 2010 	ldrb.w	r2, [ip, #16]
 8007712:	f200 4006 	addw	r0, r0, #1030	@ 0x406
 8007716:	fa10 f383 	uxtah	r3, r0, r3
 800771a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800771e:	801f      	strh	r7, [r3, #0]
 8007720:	e7e1      	b.n	80076e6 <HAL_PCD_IRQHandler+0x3f6>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007722:	eb06 0686 	add.w	r6, r6, r6, lsl #2
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007726:	f89c 1010 	ldrb.w	r1, [ip, #16]
 800772a:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
 800772e:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007732:	f417 7b80 	ands.w	fp, r7, #256	@ 0x100
            if (ep->xfer_len > TxPctSize)
 8007736:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007738:	460a      	mov	r2, r1
 800773a:	ea4f 0ec1 	mov.w	lr, r1, lsl #3
          if ((wEPVal & USB_EP_KIND) == 0U)
 800773e:	d11d      	bne.n	800777c <HAL_PCD_IRQHandler+0x48c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007740:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8007744:	fa1e f282 	uxtah	r2, lr, r2
 8007748:	4402      	add	r2, r0
 800774a:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
            if (ep->xfer_len > TxPctSize)
 800774e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007752:	429a      	cmp	r2, r3
 8007754:	d302      	bcc.n	800775c <HAL_PCD_IRQHandler+0x46c>
 8007756:	f8c6 b028 	str.w	fp, [r6, #40]	@ 0x28
 800775a:	e7c8      	b.n	80076ee <HAL_PCD_IRQHandler+0x3fe>
              ep->xfer_len -= TxPctSize;
 800775c:	1a9b      	subs	r3, r3, r2
 800775e:	62b3      	str	r3, [r6, #40]	@ 0x28
              ep->xfer_buff += TxPctSize;
 8007760:	f8dc 3024 	ldr.w	r3, [ip, #36]	@ 0x24
 8007764:	4413      	add	r3, r2
 8007766:	f8cc 3024 	str.w	r3, [ip, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 800776a:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 800776c:	f10a 0110 	add.w	r1, sl, #16
              ep->xfer_count += TxPctSize;
 8007770:	4413      	add	r3, r2
 8007772:	62f3      	str	r3, [r6, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007774:	4421      	add	r1, r4
 8007776:	f002 fd3b 	bl	800a1f0 <USB_EPStartXfer>
 800777a:	e5c7      	b.n	800730c <HAL_PCD_IRQHandler+0x1c>
{
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800777c:	f017 0a40 	ands.w	sl, r7, #64	@ 0x40
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007780:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 8007784:	f407 4780 	and.w	r7, r7, #16384	@ 0x4000
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007788:	f000 8101 	beq.w	800798e <HAL_PCD_IRQHandler+0x69e>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800778c:	f200 4e02 	addw	lr, r0, #1026	@ 0x402
 8007790:	fa1e fc8c 	uxtah	ip, lr, ip
 8007794:	b2bf      	uxth	r7, r7
 8007796:	f83c c031 	ldrh.w	ip, [ip, r1, lsl #3]

    if (ep->xfer_len > TxPctSize)
 800779a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800779e:	459c      	cmp	ip, r3
    {
      ep->xfer_len -= TxPctSize;
 80077a0:	bf34      	ite	cc
 80077a2:	eba3 030c 	subcc.w	r3, r3, ip
    }
    else
    {
      ep->xfer_len = 0U;
 80077a6:	2300      	movcs	r3, #0
 80077a8:	62b3      	str	r3, [r6, #40]	@ 0x28
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d16c      	bne.n	8007888 <HAL_PCD_IRQHandler+0x598>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80077ae:	2628      	movs	r6, #40	@ 0x28
 80077b0:	fb06 4605 	mla	r6, r6, r5, r4
 80077b4:	7c76      	ldrb	r6, [r6, #17]
 80077b6:	2e00      	cmp	r6, #0
 80077b8:	d157      	bne.n	800786a <HAL_PCD_IRQHandler+0x57a>
 80077ba:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 80077be:	fa1e f686 	uxtah	r6, lr, r6
 80077c2:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80077c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077ca:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
 80077ce:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80077d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077da:	b29b      	uxth	r3, r3
 80077dc:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80077e0:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 80077e4:	f200 4306 	addw	r3, r0, #1030	@ 0x406
 80077e8:	fa13 f686 	uxtah	r6, r3, r6
 80077ec:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80077f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077f4:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
 80077f8:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80077fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007800:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007804:	b29b      	uxth	r3, r3
 8007806:	f826 3032 	strh.w	r3, [r6, r2, lsl #3]

      if (ep->type == EP_TYPE_BULK)
 800780a:	2328      	movs	r3, #40	@ 0x28
 800780c:	fb03 4305 	mla	r3, r3, r5, r4
 8007810:	7cdb      	ldrb	r3, [r3, #19]
 8007812:	2b02      	cmp	r3, #2
 8007814:	d10f      	bne.n	8007836 <HAL_PCD_IRQHandler+0x546>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007816:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800781a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800781e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007822:	041b      	lsls	r3, r3, #16
 8007824:	0c1b      	lsrs	r3, r3, #16
 8007826:	f083 0320 	eor.w	r3, r3, #32
 800782a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800782e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007832:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007836:	4620      	mov	r0, r4
 8007838:	f005 fa37 	bl	800ccaa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800783c:	2f00      	cmp	r7, #0
 800783e:	f43f ad65 	beq.w	800730c <HAL_PCD_IRQHandler+0x1c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007842:	2328      	movs	r3, #40	@ 0x28
 8007844:	fb03 4305 	mla	r3, r3, r5, r4
 8007848:	6822      	ldr	r2, [r4, #0]
 800784a:	7c19      	ldrb	r1, [r3, #16]
 800784c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8007850:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007858:	041b      	lsls	r3, r3, #16
 800785a:	0c1b      	lsrs	r3, r3, #16
 800785c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007860:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007864:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8007868:	e550      	b.n	800730c <HAL_PCD_IRQHandler+0x1c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800786a:	2e01      	cmp	r6, #1
 800786c:	d1cd      	bne.n	800780a <HAL_PCD_IRQHandler+0x51a>
 800786e:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 8007872:	fa1e f686 	uxtah	r6, lr, r6
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007876:	f200 4c06 	addw	ip, r0, #1030	@ 0x406
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800787a:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800787e:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 8007882:	fa1c f686 	uxtah	r6, ip, r6
 8007886:	e7be      	b.n	8007806 <HAL_PCD_IRQHandler+0x516>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007888:	b16f      	cbz	r7, 80078a6 <HAL_PCD_IRQHandler+0x5b6>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800788a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800788e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007896:	041b      	lsls	r3, r3, #16
 8007898:	0c1b      	lsrs	r3, r3, #16
 800789a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800789e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078a2:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 80078a6:	2728      	movs	r7, #40	@ 0x28
 80078a8:	fb07 4705 	mla	r7, r7, r5, r4
 80078ac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d145      	bne.n	8007940 <HAL_PCD_IRQHandler+0x650>
        ep->xfer_buff += TxPctSize;
 80078b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078b6:	4461      	add	r1, ip
 80078b8:	6279      	str	r1, [r7, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 80078ba:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
 80078bc:	4463      	add	r3, ip
 80078be:	62f3      	str	r3, [r6, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 80078c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c2:	6a3e      	ldr	r6, [r7, #32]
 80078c4:	42b3      	cmp	r3, r6
 80078c6:	d31a      	bcc.n	80078fe <HAL_PCD_IRQHandler+0x60e>
          ep->xfer_len_db -= len;
 80078c8:	1b9b      	subs	r3, r3, r6
 80078ca:	633b      	str	r3, [r7, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80078cc:	2328      	movs	r3, #40	@ 0x28
 80078ce:	fb03 4305 	mla	r3, r3, r5, r4
 80078d2:	7c5f      	ldrb	r7, [r3, #17]
 80078d4:	b2b3      	uxth	r3, r6
 80078d6:	2f00      	cmp	r7, #0
 80078d8:	d150      	bne.n	800797c <HAL_PCD_IRQHandler+0x68c>
 80078da:	f8b0 7050 	ldrh.w	r7, [r0, #80]	@ 0x50
 80078de:	fa1e f787 	uxtah	r7, lr, r7
 80078e2:	f837 c032 	ldrh.w	ip, [r7, r2, lsl #3]
 80078e6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80078ea:	f827 c032 	strh.w	ip, [r7, r2, lsl #3]
 80078ee:	b98e      	cbnz	r6, 8007914 <HAL_PCD_IRQHandler+0x624>
 80078f0:	f837 6032 	ldrh.w	r6, [r7, r2, lsl #3]
 80078f4:	ea6f 4646 	mvn.w	r6, r6, lsl #17
 80078f8:	ea6f 4656 	mvn.w	r6, r6, lsr #17
 80078fc:	e017      	b.n	800792e <HAL_PCD_IRQHandler+0x63e>
        else if (ep->xfer_len_db == 0U)
 80078fe:	b91b      	cbnz	r3, 8007908 <HAL_PCD_IRQHandler+0x618>
          ep->xfer_fill_db = 0U;
 8007900:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
          len = TxPctSize;
 8007904:	4666      	mov	r6, ip
 8007906:	e7e1      	b.n	80078cc <HAL_PCD_IRQHandler+0x5dc>
          ep->xfer_fill_db = 0U;
 8007908:	2600      	movs	r6, #0
 800790a:	f887 6034 	strb.w	r6, [r7, #52]	@ 0x34
          ep->xfer_len_db = 0U;
 800790e:	633e      	str	r6, [r7, #48]	@ 0x30
          len = ep->xfer_len_db;
 8007910:	461e      	mov	r6, r3
 8007912:	e7db      	b.n	80078cc <HAL_PCD_IRQHandler+0x5dc>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007914:	2e3e      	cmp	r6, #62	@ 0x3e
 8007916:	d825      	bhi.n	8007964 <HAL_PCD_IRQHandler+0x674>
 8007918:	ea4f 0c56 	mov.w	ip, r6, lsr #1
 800791c:	07f6      	lsls	r6, r6, #31
 800791e:	f837 6032 	ldrh.w	r6, [r7, r2, lsl #3]
 8007922:	bf48      	it	mi
 8007924:	f10c 0c01 	addmi.w	ip, ip, #1
 8007928:	b2b6      	uxth	r6, r6
 800792a:	ea46 268c 	orr.w	r6, r6, ip, lsl #10
 800792e:	b2b6      	uxth	r6, r6
 8007930:	f827 6032 	strh.w	r6, [r7, r2, lsl #3]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007934:	2228      	movs	r2, #40	@ 0x28
 8007936:	fb02 4205 	mla	r2, r2, r5, r4
 800793a:	8b12      	ldrh	r2, [r2, #24]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800793c:	f002 fc49 	bl	800a1d2 <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007940:	2328      	movs	r3, #40	@ 0x28
 8007942:	fb03 4505 	mla	r5, r3, r5, r4
 8007946:	6822      	ldr	r2, [r4, #0]
 8007948:	7c29      	ldrb	r1, [r5, #16]
 800794a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800794e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007952:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007956:	041b      	lsls	r3, r3, #16
 8007958:	0c1b      	lsrs	r3, r3, #16
 800795a:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 800795e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007962:	e77d      	b.n	8007860 <HAL_PCD_IRQHandler+0x570>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007964:	ea4f 1c56 	mov.w	ip, r6, lsr #5
 8007968:	06f6      	lsls	r6, r6, #27
 800796a:	f837 6032 	ldrh.w	r6, [r7, r2, lsl #3]
 800796e:	bf08      	it	eq
 8007970:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8007974:	b2b6      	uxth	r6, r6
 8007976:	ea46 268c 	orr.w	r6, r6, ip, lsl #10
 800797a:	e7bb      	b.n	80078f4 <HAL_PCD_IRQHandler+0x604>
 800797c:	2f01      	cmp	r7, #1
 800797e:	bf02      	ittt	eq
 8007980:	f8b0 6050 	ldrheq.w	r6, [r0, #80]	@ 0x50
 8007984:	fa1e f686 	uxtaheq	r6, lr, r6
 8007988:	f826 3032 	strheq.w	r3, [r6, r2, lsl #3]
 800798c:	e7d2      	b.n	8007934 <HAL_PCD_IRQHandler+0x644>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800798e:	f200 4e06 	addw	lr, r0, #1030	@ 0x406
 8007992:	fa1e fc8c 	uxtah	ip, lr, ip
 8007996:	b2bf      	uxth	r7, r7
 8007998:	f83c c031 	ldrh.w	ip, [ip, r1, lsl #3]
    if (ep->xfer_len >= TxPctSize)
 800799c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80079a0:	459c      	cmp	ip, r3
      ep->xfer_len -= TxPctSize;
 80079a2:	bf94      	ite	ls
 80079a4:	eba3 030c 	subls.w	r3, r3, ip
      ep->xfer_len = 0U;
 80079a8:	4653      	movhi	r3, sl
 80079aa:	62b3      	str	r3, [r6, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d159      	bne.n	8007a64 <HAL_PCD_IRQHandler+0x774>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80079b0:	2628      	movs	r6, #40	@ 0x28
 80079b2:	fb06 4605 	mla	r6, r6, r5, r4
 80079b6:	7c76      	ldrb	r6, [r6, #17]
 80079b8:	2e00      	cmp	r6, #0
 80079ba:	d144      	bne.n	8007a46 <HAL_PCD_IRQHandler+0x756>
 80079bc:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 80079c0:	f200 4302 	addw	r3, r0, #1026	@ 0x402
 80079c4:	fa13 f686 	uxtah	r6, r3, r6
 80079c8:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80079cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079d0:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
 80079d4:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80079d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80079e6:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 80079ea:	fa1e f686 	uxtah	r6, lr, r6
 80079ee:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80079f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079f6:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
 80079fa:	f836 3031 	ldrh.w	r3, [r6, r1, lsl #3]
 80079fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	f826 3032 	strh.w	r3, [r6, r2, lsl #3]
      if (ep->type == EP_TYPE_BULK)
 8007a0c:	2328      	movs	r3, #40	@ 0x28
 8007a0e:	fb03 4305 	mla	r3, r3, r5, r4
 8007a12:	7cdb      	ldrb	r3, [r3, #19]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d10f      	bne.n	8007a38 <HAL_PCD_IRQHandler+0x748>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007a18:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007a1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a24:	041b      	lsls	r3, r3, #16
 8007a26:	0c1b      	lsrs	r3, r3, #16
 8007a28:	f083 0320 	eor.w	r3, r3, #32
 8007a2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a34:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007a38:	4620      	mov	r0, r4
 8007a3a:	f005 f936 	bl	800ccaa <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007a3e:	2f00      	cmp	r7, #0
 8007a40:	f47f ac64 	bne.w	800730c <HAL_PCD_IRQHandler+0x1c>
 8007a44:	e6fd      	b.n	8007842 <HAL_PCD_IRQHandler+0x552>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a46:	2e01      	cmp	r6, #1
 8007a48:	d1e0      	bne.n	8007a0c <HAL_PCD_IRQHandler+0x71c>
 8007a4a:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 8007a4e:	f200 4c02 	addw	ip, r0, #1026	@ 0x402
 8007a52:	fa1c f686 	uxtah	r6, ip, r6
 8007a56:	f826 3031 	strh.w	r3, [r6, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a5a:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
 8007a5e:	fa1e f686 	uxtah	r6, lr, r6
 8007a62:	e7d1      	b.n	8007a08 <HAL_PCD_IRQHandler+0x718>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007a64:	b96f      	cbnz	r7, 8007a82 <HAL_PCD_IRQHandler+0x792>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007a66:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8007a6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a72:	041b      	lsls	r3, r3, #16
 8007a74:	0c1b      	lsrs	r3, r3, #16
 8007a76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a7e:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8007a82:	2728      	movs	r7, #40	@ 0x28
 8007a84:	fb07 4705 	mla	r7, r7, r5, r4
 8007a88:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	f47f af57 	bne.w	8007940 <HAL_PCD_IRQHandler+0x650>
        ep->xfer_buff += TxPctSize;
 8007a92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a94:	4461      	add	r1, ip
 8007a96:	6279      	str	r1, [r7, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8007a98:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
 8007a9a:	4463      	add	r3, ip
 8007a9c:	62f3      	str	r3, [r6, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8007a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa0:	6a3e      	ldr	r6, [r7, #32]
 8007aa2:	42b3      	cmp	r3, r6
 8007aa4:	d31a      	bcc.n	8007adc <HAL_PCD_IRQHandler+0x7ec>
          ep->xfer_len_db -= len;
 8007aa6:	1b9b      	subs	r3, r3, r6
 8007aa8:	633b      	str	r3, [r7, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007aaa:	2328      	movs	r3, #40	@ 0x28
 8007aac:	fb03 4305 	mla	r3, r3, r5, r4
 8007ab0:	7c5f      	ldrb	r7, [r3, #17]
 8007ab2:	b2b3      	uxth	r3, r6
 8007ab4:	2f00      	cmp	r7, #0
 8007ab6:	d13d      	bne.n	8007b34 <HAL_PCD_IRQHandler+0x844>
 8007ab8:	f8b0 7050 	ldrh.w	r7, [r0, #80]	@ 0x50
 8007abc:	fa1e f787 	uxtah	r7, lr, r7
 8007ac0:	f837 c032 	ldrh.w	ip, [r7, r2, lsl #3]
 8007ac4:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8007ac8:	f827 c032 	strh.w	ip, [r7, r2, lsl #3]
 8007acc:	b98e      	cbnz	r6, 8007af2 <HAL_PCD_IRQHandler+0x802>
 8007ace:	f837 6032 	ldrh.w	r6, [r7, r2, lsl #3]
 8007ad2:	ea6f 4646 	mvn.w	r6, r6, lsl #17
 8007ad6:	ea6f 4656 	mvn.w	r6, r6, lsr #17
 8007ada:	e017      	b.n	8007b0c <HAL_PCD_IRQHandler+0x81c>
        else if (ep->xfer_len_db == 0U)
 8007adc:	b91b      	cbnz	r3, 8007ae6 <HAL_PCD_IRQHandler+0x7f6>
          ep->xfer_fill_db = 0U;
 8007ade:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
          len = TxPctSize;
 8007ae2:	4666      	mov	r6, ip
 8007ae4:	e7e1      	b.n	8007aaa <HAL_PCD_IRQHandler+0x7ba>
          ep->xfer_len_db = 0U;
 8007ae6:	2600      	movs	r6, #0
 8007ae8:	633e      	str	r6, [r7, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 8007aea:	f887 6034 	strb.w	r6, [r7, #52]	@ 0x34
          len = ep->xfer_len_db;
 8007aee:	461e      	mov	r6, r3
 8007af0:	e7db      	b.n	8007aaa <HAL_PCD_IRQHandler+0x7ba>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007af2:	2e3e      	cmp	r6, #62	@ 0x3e
 8007af4:	d812      	bhi.n	8007b1c <HAL_PCD_IRQHandler+0x82c>
 8007af6:	ea4f 0c56 	mov.w	ip, r6, lsr #1
 8007afa:	07f6      	lsls	r6, r6, #31
 8007afc:	f837 6032 	ldrh.w	r6, [r7, r2, lsl #3]
 8007b00:	bf48      	it	mi
 8007b02:	f10c 0c01 	addmi.w	ip, ip, #1
 8007b06:	b2b6      	uxth	r6, r6
 8007b08:	ea46 268c 	orr.w	r6, r6, ip, lsl #10
 8007b0c:	b2b6      	uxth	r6, r6
 8007b0e:	f827 6032 	strh.w	r6, [r7, r2, lsl #3]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007b12:	2228      	movs	r2, #40	@ 0x28
 8007b14:	fb02 4205 	mla	r2, r2, r5, r4
 8007b18:	8b52      	ldrh	r2, [r2, #26]
 8007b1a:	e70f      	b.n	800793c <HAL_PCD_IRQHandler+0x64c>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007b1c:	ea4f 1c56 	mov.w	ip, r6, lsr #5
 8007b20:	06f6      	lsls	r6, r6, #27
 8007b22:	f837 6032 	ldrh.w	r6, [r7, r2, lsl #3]
 8007b26:	bf08      	it	eq
 8007b28:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8007b2c:	b2b6      	uxth	r6, r6
 8007b2e:	ea46 268c 	orr.w	r6, r6, ip, lsl #10
 8007b32:	e7ce      	b.n	8007ad2 <HAL_PCD_IRQHandler+0x7e2>
 8007b34:	2f01      	cmp	r7, #1
 8007b36:	bf02      	ittt	eq
 8007b38:	f8b0 6050 	ldrheq.w	r6, [r0, #80]	@ 0x50
 8007b3c:	fa1e f686 	uxtaheq	r6, lr, r6
 8007b40:	f826 3032 	strheq.w	r3, [r6, r2, lsl #3]
 8007b44:	e7e5      	b.n	8007b12 <HAL_PCD_IRQHandler+0x822>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007b46:	0543      	lsls	r3, r0, #21
 8007b48:	d511      	bpl.n	8007b6e <HAL_PCD_IRQHandler+0x87e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007b4a:	6822      	ldr	r2, [r4, #0]
 8007b4c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007b50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b54:	041b      	lsls	r3, r3, #16
 8007b56:	0c1b      	lsrs	r3, r3, #16
    HAL_PCD_ResetCallback(hpcd);
 8007b58:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007b5a:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 8007b5e:	f005 f8b0 	bl	800ccc2 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007b62:	4629      	mov	r1, r5
 8007b64:	4620      	mov	r0, r4
}
 8007b66:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007b6a:	f7ff bbad 	b.w	80072c8 <HAL_PCD_SetAddress>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007b6e:	0447      	lsls	r7, r0, #17
 8007b70:	d50a      	bpl.n	8007b88 <HAL_PCD_IRQHandler+0x898>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007b72:	6822      	ldr	r2, [r4, #0]
 8007b74:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007b78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007b7c:	041b      	lsls	r3, r3, #16
 8007b7e:	0c1b      	lsrs	r3, r3, #16
 8007b80:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8007b84:	f7ff bbc7 	b.w	8007316 <HAL_PCD_IRQHandler+0x26>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007b88:	f410 5100 	ands.w	r1, r0, #8192	@ 0x2000
 8007b8c:	d005      	beq.n	8007b9a <HAL_PCD_IRQHandler+0x8aa>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007b8e:	6822      	ldr	r2, [r4, #0]
 8007b90:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007b94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b98:	e7f0      	b.n	8007b7c <HAL_PCD_IRQHandler+0x88c>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007b9a:	04c6      	lsls	r6, r0, #19
 8007b9c:	d522      	bpl.n	8007be4 <HAL_PCD_IRQHandler+0x8f4>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007b9e:	6822      	ldr	r2, [r4, #0]
 8007ba0:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8007ba4:	f023 0304 	bic.w	r3, r3, #4
 8007ba8:	041b      	lsls	r3, r3, #16
 8007baa:	0c1b      	lsrs	r3, r3, #16
 8007bac:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007bb0:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8007bb4:	f023 0308 	bic.w	r3, r3, #8
 8007bb8:	041b      	lsls	r3, r3, #16
 8007bba:	0c1b      	lsrs	r3, r3, #16
 8007bbc:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    if (hpcd->LPM_State == LPM_L1)
 8007bc0:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d104      	bne.n	8007bd2 <HAL_PCD_IRQHandler+0x8e2>
      hpcd->LPM_State = LPM_L0;
 8007bc8:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007bcc:	4620      	mov	r0, r4
 8007bce:	f005 f951 	bl	800ce74 <HAL_PCDEx_LPM_Callback>
    HAL_PCD_ResumeCallback(hpcd);
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f005 f898 	bl	800cd08 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007bd8:	6822      	ldr	r2, [r4, #0]
 8007bda:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007bde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007be2:	e7cb      	b.n	8007b7c <HAL_PCD_IRQHandler+0x88c>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007be4:	0505      	lsls	r5, r0, #20
 8007be6:	d51b      	bpl.n	8007c20 <HAL_PCD_IRQHandler+0x930>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007be8:	6822      	ldr	r2, [r4, #0]
 8007bea:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	f043 0308 	orr.w	r3, r3, #8
 8007bf4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007bf8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007bfc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c00:	041b      	lsls	r3, r3, #16
 8007c02:	0c1b      	lsrs	r3, r3, #16
 8007c04:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007c08:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	f043 0304 	orr.w	r3, r3, #4
 8007c12:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      HAL_PCD_SuspendCallback(hpcd);
 8007c16:	4620      	mov	r0, r4
 8007c18:	f005 f866 	bl	800cce8 <HAL_PCD_SuspendCallback>
 8007c1c:	f7ff bb7b 	b.w	8007316 <HAL_PCD_IRQHandler+0x26>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007c20:	0601      	lsls	r1, r0, #24
 8007c22:	d52a      	bpl.n	8007c7a <HAL_PCD_IRQHandler+0x98a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8007c2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c2e:	0412      	lsls	r2, r2, #16
 8007c30:	0c12      	lsrs	r2, r2, #16
 8007c32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007c36:	f894 22c8 	ldrb.w	r2, [r4, #712]	@ 0x2c8
 8007c3a:	2a00      	cmp	r2, #0
 8007c3c:	d1eb      	bne.n	8007c16 <HAL_PCD_IRQHandler+0x926>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007c3e:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8007c42:	b292      	uxth	r2, r2
 8007c44:	f042 0204 	orr.w	r2, r2, #4
 8007c48:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007c4c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8007c50:	b292      	uxth	r2, r2
 8007c52:	f042 0208 	orr.w	r2, r2, #8
      hpcd->LPM_State = LPM_L1;
 8007c56:	2101      	movs	r1, #1
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007c58:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->LPM_State = LPM_L1;
 8007c5c:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007c60:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007c64:	f3c3 038d 	ubfx	r3, r3, #2, #14
 8007c68:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8007c6c:	f8c4 32cc 	str.w	r3, [r4, #716]	@ 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007c70:	4620      	mov	r0, r4
}
 8007c72:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007c76:	f005 b8fd 	b.w	800ce74 <HAL_PCDEx_LPM_Callback>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007c7a:	0582      	lsls	r2, r0, #22
 8007c7c:	d50d      	bpl.n	8007c9a <HAL_PCD_IRQHandler+0x9aa>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007c7e:	6822      	ldr	r2, [r4, #0]
 8007c80:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007c84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c88:	041b      	lsls	r3, r3, #16
 8007c8a:	0c1b      	lsrs	r3, r3, #16
 8007c8c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 8007c90:	4620      	mov	r0, r4
 8007c92:	f005 f812 	bl	800ccba <HAL_PCD_SOFCallback>
    return;
 8007c96:	f7ff bb3e 	b.w	8007316 <HAL_PCD_IRQHandler+0x26>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007c9a:	05c3      	lsls	r3, r0, #23
 8007c9c:	f57f ab3b 	bpl.w	8007316 <HAL_PCD_IRQHandler+0x26>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007ca0:	6822      	ldr	r2, [r4, #0]
 8007ca2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8007ca6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007caa:	e767      	b.n	8007b7c <HAL_PCD_IRQHandler+0x88c>
 8007cac:	ffff8f0f 	.word	0xffff8f0f

08007cb0 <HAL_PCD_EP_Open>:
{
 8007cb0:	b570      	push	{r4, r5, r6, lr}
 8007cb2:	f001 0607 	and.w	r6, r1, #7
 8007cb6:	eb06 0486 	add.w	r4, r6, r6, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8007cba:	f011 0f80 	tst.w	r1, #128	@ 0x80
{
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 8007cc4:	f04f 0028 	mov.w	r0, #40	@ 0x28
  if ((ep_addr & 0x80U) == 0x80U)
 8007cc8:	d01d      	beq.n	8007d06 <HAL_PCD_EP_Open+0x56>
    ep->is_in = 1U;
 8007cca:	fb00 5006 	mla	r0, r0, r6, r5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cce:	f104 0110 	add.w	r1, r4, #16
    ep->is_in = 1U;
 8007cd2:	2401      	movs	r4, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007cd4:	4429      	add	r1, r5
    ep->is_in = 1U;
 8007cd6:	7444      	strb	r4, [r0, #17]
  if (ep_type == EP_TYPE_BULK)
 8007cd8:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 8007cda:	70cb      	strb	r3, [r1, #3]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007cdc:	f3c2 020a 	ubfx	r2, r2, #0, #11
    ep->data_pid_start = 0U;
 8007ce0:	bf04      	itt	eq
 8007ce2:	2300      	moveq	r3, #0
 8007ce4:	710b      	strbeq	r3, [r1, #4]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ce6:	700e      	strb	r6, [r1, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007ce8:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8007cea:	f895 3290 	ldrb.w	r3, [r5, #656]	@ 0x290
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d012      	beq.n	8007d18 <HAL_PCD_EP_Open+0x68>
 8007cf2:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007cf4:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(hpcd);
 8007cf6:	f885 3290 	strb.w	r3, [r5, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007cfa:	f001 ff5d 	bl	8009bb8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007cfe:	2000      	movs	r0, #0
 8007d00:	f885 0290 	strb.w	r0, [r5, #656]	@ 0x290
}
 8007d04:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8007d06:	fb00 5006 	mla	r0, r0, r6, r5
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d0a:	f504 71a8 	add.w	r1, r4, #336	@ 0x150
    ep->is_in = 0U;
 8007d0e:	2400      	movs	r4, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d10:	4429      	add	r1, r5
    ep->is_in = 0U;
 8007d12:	f880 4151 	strb.w	r4, [r0, #337]	@ 0x151
 8007d16:	e7df      	b.n	8007cd8 <HAL_PCD_EP_Open+0x28>
  __HAL_LOCK(hpcd);
 8007d18:	2002      	movs	r0, #2
 8007d1a:	e7f3      	b.n	8007d04 <HAL_PCD_EP_Open+0x54>

08007d1c <HAL_PCD_EP_Close>:
{
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	4604      	mov	r4, r0
 8007d20:	f001 0007 	and.w	r0, r1, #7
 8007d24:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8007d28:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007d2c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007d30:	f04f 0228 	mov.w	r2, #40	@ 0x28
 8007d34:	d015      	beq.n	8007d62 <HAL_PCD_EP_Close+0x46>
    ep->is_in = 1U;
 8007d36:	fb02 4200 	mla	r2, r2, r0, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d3a:	f103 0110 	add.w	r1, r3, #16
    ep->is_in = 1U;
 8007d3e:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d40:	4421      	add	r1, r4
    ep->is_in = 1U;
 8007d42:	7453      	strb	r3, [r2, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d44:	7008      	strb	r0, [r1, #0]
  __HAL_LOCK(hpcd);
 8007d46:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d012      	beq.n	8007d74 <HAL_PCD_EP_Close+0x58>
 8007d4e:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007d50:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007d52:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007d56:	f002 f8ed 	bl	8009f34 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007d5a:	2000      	movs	r0, #0
 8007d5c:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8007d60:	bd10      	pop	{r4, pc}
    ep->is_in = 0U;
 8007d62:	fb02 4200 	mla	r2, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d66:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
    ep->is_in = 0U;
 8007d6a:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d6c:	4421      	add	r1, r4
    ep->is_in = 0U;
 8007d6e:	f882 3151 	strb.w	r3, [r2, #337]	@ 0x151
 8007d72:	e7e7      	b.n	8007d44 <HAL_PCD_EP_Close+0x28>
  __HAL_LOCK(hpcd);
 8007d74:	2002      	movs	r0, #2
 8007d76:	e7f3      	b.n	8007d60 <HAL_PCD_EP_Close+0x44>

08007d78 <HAL_PCD_EP_Receive>:
{
 8007d78:	b570      	push	{r4, r5, r6, lr}
 8007d7a:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 8007d7e:	2628      	movs	r6, #40	@ 0x28
 8007d80:	fb06 0401 	mla	r4, r6, r1, r0
  ep->xfer_count = 0U;
 8007d84:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d86:	f884 1150 	strb.w	r1, [r4, #336]	@ 0x150
  ep->xfer_len = len;
 8007d8a:	e9c4 2359 	strd	r2, r3, [r4, #356]	@ 0x164
  ep->xfer_count = 0U;
 8007d8e:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  ep->is_in = 0U;
 8007d92:	f884 5151 	strb.w	r5, [r4, #337]	@ 0x151
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007d96:	f504 71a8 	add.w	r1, r4, #336	@ 0x150
 8007d9a:	6800      	ldr	r0, [r0, #0]
 8007d9c:	f002 fa28 	bl	800a1f0 <USB_EPStartXfer>
}
 8007da0:	4628      	mov	r0, r5
 8007da2:	bd70      	pop	{r4, r5, r6, pc}

08007da4 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007da4:	f001 0107 	and.w	r1, r1, #7
 8007da8:	2328      	movs	r3, #40	@ 0x28
 8007daa:	fb03 0001 	mla	r0, r3, r1, r0
}
 8007dae:	f8d0 016c 	ldr.w	r0, [r0, #364]	@ 0x16c
 8007db2:	4770      	bx	lr

08007db4 <HAL_PCD_EP_Transmit>:
{
 8007db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db6:	f001 0607 	and.w	r6, r1, #7
  ep->xfer_buff = pBuf;
 8007dba:	2428      	movs	r4, #40	@ 0x28
 8007dbc:	fb04 0406 	mla	r4, r4, r6, r0
 8007dc0:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8007dc4:	eb00 07c1 	add.w	r7, r0, r1, lsl #3
 8007dc8:	6262      	str	r2, [r4, #36]	@ 0x24
  ep->xfer_count = 0U;
 8007dca:	2500      	movs	r5, #0
  ep->xfer_fill_db = 1U;
 8007dcc:	2201      	movs	r2, #1
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dce:	4639      	mov	r1, r7
  ep->xfer_len = len;
 8007dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007dd2:	3110      	adds	r1, #16
  ep->xfer_fill_db = 1U;
 8007dd4:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  ep->xfer_len_db = len;
 8007dd8:	6323      	str	r3, [r4, #48]	@ 0x30
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007dda:	6800      	ldr	r0, [r0, #0]
  ep->xfer_count = 0U;
 8007ddc:	62fd      	str	r5, [r7, #44]	@ 0x2c
  ep->is_in = 1U;
 8007dde:	7462      	strb	r2, [r4, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007de0:	7426      	strb	r6, [r4, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007de2:	f002 fa05 	bl	800a1f0 <USB_EPStartXfer>
}
 8007de6:	4628      	mov	r0, r5
 8007de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007dea <HAL_PCD_EP_SetStall>:
{
 8007dea:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007dec:	7903      	ldrb	r3, [r0, #4]
 8007dee:	f001 0507 	and.w	r5, r1, #7
 8007df2:	42ab      	cmp	r3, r5
{
 8007df4:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007df6:	d324      	bcc.n	8007e42 <HAL_PCD_EP_SetStall+0x58>
  if ((0x80U & ep_addr) == 0x80U)
 8007df8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007dfc:	f04f 0028 	mov.w	r0, #40	@ 0x28
 8007e00:	d016      	beq.n	8007e30 <HAL_PCD_EP_SetStall+0x46>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e02:	fb00 4105 	mla	r1, r0, r5, r4
    ep->is_in = 1U;
 8007e06:	fb00 4005 	mla	r0, r0, r5, r4
 8007e0a:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e0c:	3110      	adds	r1, #16
    ep->is_in = 1U;
 8007e0e:	7443      	strb	r3, [r0, #17]
  ep->is_stall = 1U;
 8007e10:	2301      	movs	r3, #1
 8007e12:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e14:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8007e16:	f894 2290 	ldrb.w	r2, [r4, #656]	@ 0x290
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d013      	beq.n	8007e46 <HAL_PCD_EP_SetStall+0x5c>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007e1e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007e20:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007e24:	f002 f959 	bl	800a0da <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8007e28:	2000      	movs	r0, #0
 8007e2a:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8007e2e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8007e30:	fb00 4301 	mla	r3, r0, r1, r4
    ep->is_in = 0U;
 8007e34:	461a      	mov	r2, r3
    ep = &hpcd->OUT_ep[ep_addr];
 8007e36:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
    ep->is_in = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f882 3151 	strb.w	r3, [r2, #337]	@ 0x151
 8007e40:	e7e6      	b.n	8007e10 <HAL_PCD_EP_SetStall+0x26>
    return HAL_ERROR;
 8007e42:	2001      	movs	r0, #1
 8007e44:	e7f3      	b.n	8007e2e <HAL_PCD_EP_SetStall+0x44>
  __HAL_LOCK(hpcd);
 8007e46:	2002      	movs	r0, #2
 8007e48:	e7f1      	b.n	8007e2e <HAL_PCD_EP_SetStall+0x44>

08007e4a <HAL_PCD_EP_ClrStall>:
{
 8007e4a:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007e4c:	7902      	ldrb	r2, [r0, #4]
 8007e4e:	f001 030f 	and.w	r3, r1, #15
 8007e52:	429a      	cmp	r2, r3
{
 8007e54:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007e56:	d32b      	bcc.n	8007eb0 <HAL_PCD_EP_ClrStall+0x66>
  if ((0x80U & ep_addr) == 0x80U)
 8007e58:	f001 0007 	and.w	r0, r1, #7
 8007e5c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8007e60:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007e64:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007e68:	f04f 0228 	mov.w	r2, #40	@ 0x28
 8007e6c:	d017      	beq.n	8007e9e <HAL_PCD_EP_ClrStall+0x54>
    ep->is_in = 1U;
 8007e6e:	fb02 4200 	mla	r2, r2, r0, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e72:	f103 0110 	add.w	r1, r3, #16
    ep->is_in = 1U;
 8007e76:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e78:	4421      	add	r1, r4
    ep->is_in = 1U;
 8007e7a:	7453      	strb	r3, [r2, #17]
  ep->is_stall = 0U;
 8007e7c:	2500      	movs	r5, #0
 8007e7e:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e80:	7008      	strb	r0, [r1, #0]
  __HAL_LOCK(hpcd);
 8007e82:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d014      	beq.n	8007eb4 <HAL_PCD_EP_ClrStall+0x6a>
 8007e8a:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007e8c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007e8e:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007e92:	f002 f942 	bl	800a11a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007e96:	f884 5290 	strb.w	r5, [r4, #656]	@ 0x290
  return HAL_OK;
 8007e9a:	4628      	mov	r0, r5
}
 8007e9c:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 8007e9e:	fb02 4200 	mla	r2, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ea2:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
    ep->is_in = 0U;
 8007ea6:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ea8:	4421      	add	r1, r4
    ep->is_in = 0U;
 8007eaa:	f882 3151 	strb.w	r3, [r2, #337]	@ 0x151
 8007eae:	e7e5      	b.n	8007e7c <HAL_PCD_EP_ClrStall+0x32>
    return HAL_ERROR;
 8007eb0:	2001      	movs	r0, #1
 8007eb2:	e7f3      	b.n	8007e9c <HAL_PCD_EP_ClrStall+0x52>
  __HAL_LOCK(hpcd);
 8007eb4:	2002      	movs	r0, #2
 8007eb6:	e7f1      	b.n	8007e9c <HAL_PCD_EP_ClrStall+0x52>

08007eb8 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007eb8:	f011 0f80 	tst.w	r1, #128	@ 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ebc:	bf18      	it	ne
 8007ebe:	f001 0107 	andne.w	r1, r1, #7
{
 8007ec2:	b510      	push	{r4, lr}
 8007ec4:	f04f 0428 	mov.w	r4, #40	@ 0x28
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ec8:	bf15      	itete	ne
 8007eca:	fb04 0001 	mlane	r0, r4, r1, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007ece:	fb04 0001 	mlaeq	r0, r4, r1, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ed2:	3010      	addne	r0, #16
    ep = &hpcd->OUT_ep[ep_addr];
 8007ed4:	f500 70a8 	addeq.w	r0, r0, #336	@ 0x150
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007ed8:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 8007eda:	b91a      	cbnz	r2, 8007ee4 <HAL_PCDEx_PMAConfig+0x2c>
    ep->doublebuffer = 0U;
 8007edc:	7302      	strb	r2, [r0, #12]
    ep->pmaadress = (uint16_t)pmaadress;
 8007ede:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	bd10      	pop	{r4, pc}
    ep->doublebuffer = 1U;
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007ee8:	6083      	str	r3, [r0, #8]
 8007eea:	e7f9      	b.n	8007ee0 <HAL_PCDEx_PMAConfig+0x28>

08007eec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007eec:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
  hpcd->lpm_active = 1U;
 8007eee:	2101      	movs	r1, #1
  USB_TypeDef *USBx = hpcd->Instance;
 8007ef0:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8007ef2:	f8c0 12d0 	str.w	r1, [r0, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	f883 02c8 	strb.w	r0, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007efc:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	430b      	orrs	r3, r1
 8007f04:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007f08:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	f043 0302 	orr.w	r3, r3, #2
 8007f12:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 8007f16:	4770      	bx	lr

08007f18 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007f18:	4b28      	ldr	r3, [pc, #160]	@ (8007fbc <HAL_PWREx_ControlVoltageScaling+0xa4>)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f1a:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007f1c:	bb18      	cbnz	r0, 8007f66 <HAL_PWREx_ControlVoltageScaling+0x4e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f1e:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 8007f22:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007f26:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007f2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f32:	d140      	bne.n	8007fb6 <HAL_PWREx_ControlVoltageScaling+0x9e>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8007f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f3e:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007f40:	4a1f      	ldr	r2, [pc, #124]	@ (8007fc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007f42:	6812      	ldr	r2, [r2, #0]
 8007f44:	2132      	movs	r1, #50	@ 0x32
 8007f46:	434a      	muls	r2, r1
 8007f48:	491e      	ldr	r1, [pc, #120]	@ (8007fc4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8007f4a:	fbb2 f2f1 	udiv	r2, r2, r1
 8007f4e:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007f50:	6959      	ldr	r1, [r3, #20]
 8007f52:	0549      	lsls	r1, r1, #21
 8007f54:	d500      	bpl.n	8007f58 <HAL_PWREx_ControlVoltageScaling+0x40>
 8007f56:	b922      	cbnz	r2, 8007f62 <HAL_PWREx_ControlVoltageScaling+0x4a>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007f58:	695b      	ldr	r3, [r3, #20]
 8007f5a:	0558      	lsls	r0, r3, #21
 8007f5c:	d52b      	bpl.n	8007fb6 <HAL_PWREx_ControlVoltageScaling+0x9e>
      {
        return HAL_TIMEOUT;
 8007f5e:	2003      	movs	r0, #3
 8007f60:	4770      	bx	lr
        wait_loop_index--;
 8007f62:	3a01      	subs	r2, #1
 8007f64:	e7f4      	b.n	8007f50 <HAL_PWREx_ControlVoltageScaling+0x38>
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007f66:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8007f6a:	d11f      	bne.n	8007fac <HAL_PWREx_ControlVoltageScaling+0x94>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f6c:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 8007f70:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007f74:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007f78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f80:	d119      	bne.n	8007fb6 <HAL_PWREx_ControlVoltageScaling+0x9e>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8007f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f8c:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8007fc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	2132      	movs	r1, #50	@ 0x32
 8007f94:	434a      	muls	r2, r1
 8007f96:	490b      	ldr	r1, [pc, #44]	@ (8007fc4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8007f98:	fbb2 f2f1 	udiv	r2, r2, r1
 8007f9c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007f9e:	6959      	ldr	r1, [r3, #20]
 8007fa0:	0549      	lsls	r1, r1, #21
 8007fa2:	d5d9      	bpl.n	8007f58 <HAL_PWREx_ControlVoltageScaling+0x40>
 8007fa4:	2a00      	cmp	r2, #0
 8007fa6:	d0d7      	beq.n	8007f58 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
 8007fa8:	3a01      	subs	r2, #1
 8007faa:	e7f8      	b.n	8007f9e <HAL_PWREx_ControlVoltageScaling+0x86>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007fac:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8007fb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007fb4:	601a      	str	r2, [r3, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007fb6:	2000      	movs	r0, #0
}
 8007fb8:	4770      	bx	lr
 8007fba:	bf00      	nop
 8007fbc:	40007000 	.word	0x40007000
 8007fc0:	20000000 	.word	0x20000000
 8007fc4:	000f4240 	.word	0x000f4240

08007fc8 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007fc8:	4a02      	ldr	r2, [pc, #8]	@ (8007fd4 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8007fca:	6893      	ldr	r3, [r2, #8]
 8007fcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007fd0:	6093      	str	r3, [r2, #8]
}
 8007fd2:	4770      	bx	lr
 8007fd4:	40007000 	.word	0x40007000

08007fd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fd8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007fdc:	4604      	mov	r4, r0
 8007fde:	b918      	cbnz	r0, 8007fe8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8007fe0:	2001      	movs	r0, #1
    }
  }
  }

  return HAL_OK;
}
 8007fe2:	b002      	add	sp, #8
 8007fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fe8:	6803      	ldr	r3, [r0, #0]
 8007fea:	07d9      	lsls	r1, r3, #31
 8007fec:	d414      	bmi.n	8008018 <HAL_RCC_OscConfig+0x40>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007fee:	6823      	ldr	r3, [r4, #0]
 8007ff0:	079a      	lsls	r2, r3, #30
 8007ff2:	d458      	bmi.n	80080a6 <HAL_RCC_OscConfig+0xce>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ff4:	6823      	ldr	r3, [r4, #0]
 8007ff6:	0719      	lsls	r1, r3, #28
 8007ff8:	f100 80a1 	bmi.w	800813e <HAL_RCC_OscConfig+0x166>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	075a      	lsls	r2, r3, #29
 8008000:	f100 80c8 	bmi.w	8008194 <HAL_RCC_OscConfig+0x1bc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	069a      	lsls	r2, r3, #26
 8008008:	f100 812f 	bmi.w	800826a <HAL_RCC_OscConfig+0x292>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800800c:	69e3      	ldr	r3, [r4, #28]
 800800e:	2b00      	cmp	r3, #0
 8008010:	f040 815c 	bne.w	80082cc <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 8008014:	2000      	movs	r0, #0
 8008016:	e7e4      	b.n	8007fe2 <HAL_RCC_OscConfig+0xa>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008018:	4d9f      	ldr	r5, [pc, #636]	@ (8008298 <HAL_RCC_OscConfig+0x2c0>)
 800801a:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800801c:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800801e:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008022:	2b0c      	cmp	r3, #12
 8008024:	d10a      	bne.n	800803c <HAL_RCC_OscConfig+0x64>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008026:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800802a:	2b03      	cmp	r3, #3
 800802c:	d108      	bne.n	8008040 <HAL_RCC_OscConfig+0x68>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800802e:	682b      	ldr	r3, [r5, #0]
 8008030:	039b      	lsls	r3, r3, #14
 8008032:	d5dc      	bpl.n	8007fee <HAL_RCC_OscConfig+0x16>
 8008034:	6863      	ldr	r3, [r4, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1d9      	bne.n	8007fee <HAL_RCC_OscConfig+0x16>
 800803a:	e7d1      	b.n	8007fe0 <HAL_RCC_OscConfig+0x8>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800803c:	2b08      	cmp	r3, #8
 800803e:	e7f5      	b.n	800802c <HAL_RCC_OscConfig+0x54>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008040:	6863      	ldr	r3, [r4, #4]
 8008042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008046:	d110      	bne.n	800806a <HAL_RCC_OscConfig+0x92>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800804e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008050:	f7fd fb0a 	bl	8005668 <HAL_GetTick>
 8008054:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008056:	682b      	ldr	r3, [r5, #0]
 8008058:	039f      	lsls	r7, r3, #14
 800805a:	d4c8      	bmi.n	8007fee <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800805c:	f7fd fb04 	bl	8005668 <HAL_GetTick>
 8008060:	1b80      	subs	r0, r0, r6
 8008062:	2864      	cmp	r0, #100	@ 0x64
 8008064:	d9f7      	bls.n	8008056 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8008066:	2003      	movs	r0, #3
 8008068:	e7bb      	b.n	8007fe2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800806a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800806e:	d104      	bne.n	800807a <HAL_RCC_OscConfig+0xa2>
 8008070:	682b      	ldr	r3, [r5, #0]
 8008072:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008076:	602b      	str	r3, [r5, #0]
 8008078:	e7e6      	b.n	8008048 <HAL_RCC_OscConfig+0x70>
 800807a:	682a      	ldr	r2, [r5, #0]
 800807c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008080:	602a      	str	r2, [r5, #0]
 8008082:	682a      	ldr	r2, [r5, #0]
 8008084:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008088:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1e0      	bne.n	8008050 <HAL_RCC_OscConfig+0x78>
        tickstart = HAL_GetTick();
 800808e:	f7fd faeb 	bl	8005668 <HAL_GetTick>
 8008092:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008094:	682b      	ldr	r3, [r5, #0]
 8008096:	0399      	lsls	r1, r3, #14
 8008098:	d5a9      	bpl.n	8007fee <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800809a:	f7fd fae5 	bl	8005668 <HAL_GetTick>
 800809e:	1b80      	subs	r0, r0, r6
 80080a0:	2864      	cmp	r0, #100	@ 0x64
 80080a2:	d9f7      	bls.n	8008094 <HAL_RCC_OscConfig+0xbc>
 80080a4:	e7df      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080a6:	4d7c      	ldr	r5, [pc, #496]	@ (8008298 <HAL_RCC_OscConfig+0x2c0>)
 80080a8:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080aa:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080ac:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80080b0:	2b0c      	cmp	r3, #12
 80080b2:	d117      	bne.n	80080e4 <HAL_RCC_OscConfig+0x10c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080b4:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d115      	bne.n	80080e8 <HAL_RCC_OscConfig+0x110>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	055a      	lsls	r2, r3, #21
 80080c0:	d502      	bpl.n	80080c8 <HAL_RCC_OscConfig+0xf0>
 80080c2:	68e3      	ldr	r3, [r4, #12]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d08b      	beq.n	8007fe0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080c8:	686b      	ldr	r3, [r5, #4]
 80080ca:	6922      	ldr	r2, [r4, #16]
 80080cc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80080d0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80080d4:	606b      	str	r3, [r5, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80080d6:	4b71      	ldr	r3, [pc, #452]	@ (800829c <HAL_RCC_OscConfig+0x2c4>)
 80080d8:	6818      	ldr	r0, [r3, #0]
 80080da:	f7fd fa83 	bl	80055e4 <HAL_InitTick>
 80080de:	2800      	cmp	r0, #0
 80080e0:	d088      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x1c>
 80080e2:	e77d      	b.n	8007fe0 <HAL_RCC_OscConfig+0x8>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80080e4:	2b04      	cmp	r3, #4
 80080e6:	e7e8      	b.n	80080ba <HAL_RCC_OscConfig+0xe2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80080e8:	68e3      	ldr	r3, [r4, #12]
 80080ea:	b1bb      	cbz	r3, 800811c <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_ENABLE();
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080f2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80080f4:	f7fd fab8 	bl	8005668 <HAL_GetTick>
 80080f8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80080fa:	682b      	ldr	r3, [r5, #0]
 80080fc:	055b      	lsls	r3, r3, #21
 80080fe:	d507      	bpl.n	8008110 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008100:	686b      	ldr	r3, [r5, #4]
 8008102:	6922      	ldr	r2, [r4, #16]
 8008104:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008108:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800810c:	606b      	str	r3, [r5, #4]
 800810e:	e771      	b.n	8007ff4 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008110:	f7fd faaa 	bl	8005668 <HAL_GetTick>
 8008114:	1b80      	subs	r0, r0, r6
 8008116:	2802      	cmp	r0, #2
 8008118:	d9ef      	bls.n	80080fa <HAL_RCC_OscConfig+0x122>
 800811a:	e7a4      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 800811c:	682b      	ldr	r3, [r5, #0]
 800811e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008122:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008124:	f7fd faa0 	bl	8005668 <HAL_GetTick>
 8008128:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800812a:	682b      	ldr	r3, [r5, #0]
 800812c:	055f      	lsls	r7, r3, #21
 800812e:	f57f af61 	bpl.w	8007ff4 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008132:	f7fd fa99 	bl	8005668 <HAL_GetTick>
 8008136:	1b80      	subs	r0, r0, r6
 8008138:	2802      	cmp	r0, #2
 800813a:	d9f6      	bls.n	800812a <HAL_RCC_OscConfig+0x152>
 800813c:	e793      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800813e:	6963      	ldr	r3, [r4, #20]
 8008140:	4d55      	ldr	r5, [pc, #340]	@ (8008298 <HAL_RCC_OscConfig+0x2c0>)
 8008142:	b19b      	cbz	r3, 800816c <HAL_RCC_OscConfig+0x194>
      __HAL_RCC_LSI_ENABLE();
 8008144:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8008148:	f043 0301 	orr.w	r3, r3, #1
 800814c:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8008150:	f7fd fa8a 	bl	8005668 <HAL_GetTick>
 8008154:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008156:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800815a:	079b      	lsls	r3, r3, #30
 800815c:	f53f af4e 	bmi.w	8007ffc <HAL_RCC_OscConfig+0x24>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008160:	f7fd fa82 	bl	8005668 <HAL_GetTick>
 8008164:	1b80      	subs	r0, r0, r6
 8008166:	2802      	cmp	r0, #2
 8008168:	d9f5      	bls.n	8008156 <HAL_RCC_OscConfig+0x17e>
 800816a:	e77c      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800816c:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8008170:	f023 0301 	bic.w	r3, r3, #1
 8008174:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8008178:	f7fd fa76 	bl	8005668 <HAL_GetTick>
 800817c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800817e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8008182:	079f      	lsls	r7, r3, #30
 8008184:	f57f af3a 	bpl.w	8007ffc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008188:	f7fd fa6e 	bl	8005668 <HAL_GetTick>
 800818c:	1b80      	subs	r0, r0, r6
 800818e:	2802      	cmp	r0, #2
 8008190:	d9f5      	bls.n	800817e <HAL_RCC_OscConfig+0x1a6>
 8008192:	e768      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008194:	4d40      	ldr	r5, [pc, #256]	@ (8008298 <HAL_RCC_OscConfig+0x2c0>)
 8008196:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8008198:	00d8      	lsls	r0, r3, #3
 800819a:	d427      	bmi.n	80081ec <HAL_RCC_OscConfig+0x214>
      __HAL_RCC_PWR_CLK_ENABLE();
 800819c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800819e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081a2:	65ab      	str	r3, [r5, #88]	@ 0x58
 80081a4:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80081a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081aa:	9301      	str	r3, [sp, #4]
 80081ac:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80081ae:	2701      	movs	r7, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80081b0:	4e3b      	ldr	r6, [pc, #236]	@ (80082a0 <HAL_RCC_OscConfig+0x2c8>)
 80081b2:	6833      	ldr	r3, [r6, #0]
 80081b4:	05d9      	lsls	r1, r3, #23
 80081b6:	d51b      	bpl.n	80081f0 <HAL_RCC_OscConfig+0x218>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081b8:	68a3      	ldr	r3, [r4, #8]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d129      	bne.n	8008212 <HAL_RCC_OscConfig+0x23a>
 80081be:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80081c2:	f043 0301 	orr.w	r3, r3, #1
 80081c6:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      tickstart = HAL_GetTick();
 80081ca:	f7fd fa4d 	bl	8005668 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081ce:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80081d2:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081d4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80081d8:	079b      	lsls	r3, r3, #30
 80081da:	d540      	bpl.n	800825e <HAL_RCC_OscConfig+0x286>
    if (pwrclkchanged == SET)
 80081dc:	2f00      	cmp	r7, #0
 80081de:	f43f af11 	beq.w	8008004 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80081e2:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80081e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081e8:	65ab      	str	r3, [r5, #88]	@ 0x58
 80081ea:	e70b      	b.n	8008004 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80081ec:	2700      	movs	r7, #0
 80081ee:	e7df      	b.n	80081b0 <HAL_RCC_OscConfig+0x1d8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081f0:	6833      	ldr	r3, [r6, #0]
 80081f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081f6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80081f8:	f7fd fa36 	bl	8005668 <HAL_GetTick>
 80081fc:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80081fe:	6833      	ldr	r3, [r6, #0]
 8008200:	05da      	lsls	r2, r3, #23
 8008202:	d4d9      	bmi.n	80081b8 <HAL_RCC_OscConfig+0x1e0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008204:	f7fd fa30 	bl	8005668 <HAL_GetTick>
 8008208:	eba0 0008 	sub.w	r0, r0, r8
 800820c:	2802      	cmp	r0, #2
 800820e:	d9f6      	bls.n	80081fe <HAL_RCC_OscConfig+0x226>
 8008210:	e729      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008212:	2b05      	cmp	r3, #5
 8008214:	d106      	bne.n	8008224 <HAL_RCC_OscConfig+0x24c>
 8008216:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800821a:	f043 0304 	orr.w	r3, r3, #4
 800821e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
 8008222:	e7cc      	b.n	80081be <HAL_RCC_OscConfig+0x1e6>
 8008224:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8008228:	f022 0201 	bic.w	r2, r2, #1
 800822c:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
 8008230:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8008234:	f022 0204 	bic.w	r2, r2, #4
 8008238:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1c4      	bne.n	80081ca <HAL_RCC_OscConfig+0x1f2>
      tickstart = HAL_GetTick();
 8008240:	f7fd fa12 	bl	8005668 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008244:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8008248:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800824a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800824e:	0799      	lsls	r1, r3, #30
 8008250:	d5c4      	bpl.n	80081dc <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008252:	f7fd fa09 	bl	8005668 <HAL_GetTick>
 8008256:	1b80      	subs	r0, r0, r6
 8008258:	4540      	cmp	r0, r8
 800825a:	d9f6      	bls.n	800824a <HAL_RCC_OscConfig+0x272>
 800825c:	e703      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800825e:	f7fd fa03 	bl	8005668 <HAL_GetTick>
 8008262:	1b80      	subs	r0, r0, r6
 8008264:	4540      	cmp	r0, r8
 8008266:	d9b5      	bls.n	80081d4 <HAL_RCC_OscConfig+0x1fc>
 8008268:	e6fd      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800826a:	69a3      	ldr	r3, [r4, #24]
 800826c:	4d0a      	ldr	r5, [pc, #40]	@ (8008298 <HAL_RCC_OscConfig+0x2c0>)
 800826e:	b1cb      	cbz	r3, 80082a4 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_HSI48_ENABLE();
 8008270:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8008274:	f043 0301 	orr.w	r3, r3, #1
 8008278:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800827c:	f7fd f9f4 	bl	8005668 <HAL_GetTick>
 8008280:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008282:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8008286:	079b      	lsls	r3, r3, #30
 8008288:	f53f aec0 	bmi.w	800800c <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800828c:	f7fd f9ec 	bl	8005668 <HAL_GetTick>
 8008290:	1b80      	subs	r0, r0, r6
 8008292:	2802      	cmp	r0, #2
 8008294:	d9f5      	bls.n	8008282 <HAL_RCC_OscConfig+0x2aa>
 8008296:	e6e6      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
 8008298:	40021000 	.word	0x40021000
 800829c:	2000000c 	.word	0x2000000c
 80082a0:	40007000 	.word	0x40007000
      __HAL_RCC_HSI48_DISABLE();
 80082a4:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80082a8:	f023 0301 	bic.w	r3, r3, #1
 80082ac:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80082b0:	f7fd f9da 	bl	8005668 <HAL_GetTick>
 80082b4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80082b6:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80082ba:	079f      	lsls	r7, r3, #30
 80082bc:	f57f aea6 	bpl.w	800800c <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80082c0:	f7fd f9d2 	bl	8005668 <HAL_GetTick>
 80082c4:	1b80      	subs	r0, r0, r6
 80082c6:	2802      	cmp	r0, #2
 80082c8:	d9f5      	bls.n	80082b6 <HAL_RCC_OscConfig+0x2de>
 80082ca:	e6cc      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80082cc:	4d45      	ldr	r5, [pc, #276]	@ (80083e4 <HAL_RCC_OscConfig+0x40c>)
 80082ce:	68aa      	ldr	r2, [r5, #8]
 80082d0:	f002 020c 	and.w	r2, r2, #12
 80082d4:	2a0c      	cmp	r2, #12
 80082d6:	d051      	beq.n	800837c <HAL_RCC_OscConfig+0x3a4>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80082d8:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80082da:	682b      	ldr	r3, [r5, #0]
 80082dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082e0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80082e2:	d13a      	bne.n	800835a <HAL_RCC_OscConfig+0x382>
        tickstart = HAL_GetTick();
 80082e4:	f7fd f9c0 	bl	8005668 <HAL_GetTick>
 80082e8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082ea:	682b      	ldr	r3, [r5, #0]
 80082ec:	0199      	lsls	r1, r3, #6
 80082ee:	d42e      	bmi.n	800834e <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082f0:	68ea      	ldr	r2, [r5, #12]
 80082f2:	4b3d      	ldr	r3, [pc, #244]	@ (80083e8 <HAL_RCC_OscConfig+0x410>)
 80082f4:	4013      	ands	r3, r2
 80082f6:	6a22      	ldr	r2, [r4, #32]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80082fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008300:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008302:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8008306:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008308:	3a01      	subs	r2, #1
 800830a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800830e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8008310:	0852      	lsrs	r2, r2, #1
 8008312:	3a01      	subs	r2, #1
 8008314:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8008318:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800831a:	0852      	lsrs	r2, r2, #1
 800831c:	3a01      	subs	r2, #1
 800831e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008322:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800832a:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800832c:	68eb      	ldr	r3, [r5, #12]
 800832e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008332:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8008334:	f7fd f998 	bl	8005668 <HAL_GetTick>
 8008338:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800833a:	682b      	ldr	r3, [r5, #0]
 800833c:	019a      	lsls	r2, r3, #6
 800833e:	f53f ae69 	bmi.w	8008014 <HAL_RCC_OscConfig+0x3c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008342:	f7fd f991 	bl	8005668 <HAL_GetTick>
 8008346:	1b00      	subs	r0, r0, r4
 8008348:	2802      	cmp	r0, #2
 800834a:	d9f6      	bls.n	800833a <HAL_RCC_OscConfig+0x362>
 800834c:	e68b      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800834e:	f7fd f98b 	bl	8005668 <HAL_GetTick>
 8008352:	1b80      	subs	r0, r0, r6
 8008354:	2802      	cmp	r0, #2
 8008356:	d9c8      	bls.n	80082ea <HAL_RCC_OscConfig+0x312>
 8008358:	e685      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 800835a:	f7fd f985 	bl	8005668 <HAL_GetTick>
 800835e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	019b      	lsls	r3, r3, #6
 8008364:	d404      	bmi.n	8008370 <HAL_RCC_OscConfig+0x398>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008366:	68ea      	ldr	r2, [r5, #12]
 8008368:	4b20      	ldr	r3, [pc, #128]	@ (80083ec <HAL_RCC_OscConfig+0x414>)
 800836a:	4013      	ands	r3, r2
 800836c:	60eb      	str	r3, [r5, #12]
 800836e:	e651      	b.n	8008014 <HAL_RCC_OscConfig+0x3c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008370:	f7fd f97a 	bl	8005668 <HAL_GetTick>
 8008374:	1b00      	subs	r0, r0, r4
 8008376:	2802      	cmp	r0, #2
 8008378:	d9f2      	bls.n	8008360 <HAL_RCC_OscConfig+0x388>
 800837a:	e674      	b.n	8008066 <HAL_RCC_OscConfig+0x8e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800837c:	2b01      	cmp	r3, #1
 800837e:	f43f ae2f 	beq.w	8007fe0 <HAL_RCC_OscConfig+0x8>
      temp_pllckcfg = RCC->PLLCFGR;
 8008382:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008384:	6a22      	ldr	r2, [r4, #32]
 8008386:	f003 0103 	and.w	r1, r3, #3
 800838a:	4291      	cmp	r1, r2
 800838c:	f47f ae28 	bne.w	8007fe0 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008390:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008392:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008396:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008398:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800839c:	f47f ae20 	bne.w	8007fe0 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80083a0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80083a2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80083a6:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80083aa:	f47f ae19 	bne.w	8007fe0 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80083ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80083b0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80083b4:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80083b8:	f47f ae12 	bne.w	8007fe0 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80083bc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80083be:	0852      	lsrs	r2, r2, #1
 80083c0:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80083c4:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80083c6:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80083ca:	f47f ae09 	bne.w	8007fe0 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80083ce:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80083d0:	0852      	lsrs	r2, r2, #1
 80083d2:	3a01      	subs	r2, #1
 80083d4:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80083d8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80083dc:	bf14      	ite	ne
 80083de:	2001      	movne	r0, #1
 80083e0:	2000      	moveq	r0, #0
 80083e2:	e5fe      	b.n	8007fe2 <HAL_RCC_OscConfig+0xa>
 80083e4:	40021000 	.word	0x40021000
 80083e8:	019f800c 	.word	0x019f800c
 80083ec:	feeefffc 	.word	0xfeeefffc

080083f0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80083f0:	4b17      	ldr	r3, [pc, #92]	@ (8008450 <HAL_RCC_GetSysClockFreq+0x60>)
 80083f2:	689a      	ldr	r2, [r3, #8]
 80083f4:	f002 020c 	and.w	r2, r2, #12
 80083f8:	2a04      	cmp	r2, #4
 80083fa:	d023      	beq.n	8008444 <HAL_RCC_GetSysClockFreq+0x54>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80083fc:	689a      	ldr	r2, [r3, #8]
 80083fe:	f002 020c 	and.w	r2, r2, #12
 8008402:	2a08      	cmp	r2, #8
 8008404:	d020      	beq.n	8008448 <HAL_RCC_GetSysClockFreq+0x58>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008406:	689a      	ldr	r2, [r3, #8]
 8008408:	f002 020c 	and.w	r2, r2, #12
 800840c:	2a0c      	cmp	r2, #12
 800840e:	d11d      	bne.n	800844c <HAL_RCC_GetSysClockFreq+0x5c>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008410:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008412:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      break;

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008414:	68d8      	ldr	r0, [r3, #12]
      break;
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008416:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008418:	f001 0103 	and.w	r1, r1, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800841c:	f3c3 6341 	ubfx	r3, r3, #25, #2
    switch (pllsource)
 8008420:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008422:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008426:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800842a:	f103 0301 	add.w	r3, r3, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800842e:	bf0c      	ite	eq
 8008430:	4908      	ldreq	r1, [pc, #32]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x64>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008432:	4909      	ldrne	r1, [pc, #36]	@ (8008458 <HAL_RCC_GetSysClockFreq+0x68>)
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008434:	005b      	lsls	r3, r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008436:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008438:	fbb1 f2f2 	udiv	r2, r1, r2
 800843c:	4350      	muls	r0, r2
    sysclockfreq = pllvco/pllr;
 800843e:	fbb0 f0f3 	udiv	r0, r0, r3
  else
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
 8008442:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8008444:	4804      	ldr	r0, [pc, #16]	@ (8008458 <HAL_RCC_GetSysClockFreq+0x68>)
 8008446:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8008448:	4802      	ldr	r0, [pc, #8]	@ (8008454 <HAL_RCC_GetSysClockFreq+0x64>)
 800844a:	4770      	bx	lr
    sysclockfreq = 0U;
 800844c:	2000      	movs	r0, #0
}
 800844e:	4770      	bx	lr
 8008450:	40021000 	.word	0x40021000
 8008454:	007a1200 	.word	0x007a1200
 8008458:	00f42400 	.word	0x00f42400

0800845c <HAL_RCC_ClockConfig>:
{
 800845c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008460:	460e      	mov	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8008462:	4605      	mov	r5, r0
 8008464:	b910      	cbnz	r0, 800846c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8008466:	2001      	movs	r0, #1
}
 8008468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800846c:	4a6d      	ldr	r2, [pc, #436]	@ (8008624 <HAL_RCC_ClockConfig+0x1c8>)
 800846e:	6813      	ldr	r3, [r2, #0]
 8008470:	f003 030f 	and.w	r3, r3, #15
 8008474:	428b      	cmp	r3, r1
 8008476:	d345      	bcc.n	8008504 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008478:	6829      	ldr	r1, [r5, #0]
 800847a:	f011 0801 	ands.w	r8, r1, #1
 800847e:	d14c      	bne.n	800851a <HAL_RCC_ClockConfig+0xbe>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008480:	682a      	ldr	r2, [r5, #0]
 8008482:	0791      	lsls	r1, r2, #30
 8008484:	f140 80a7 	bpl.w	80085d6 <HAL_RCC_ClockConfig+0x17a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008488:	4b67      	ldr	r3, [pc, #412]	@ (8008628 <HAL_RCC_ClockConfig+0x1cc>)
 800848a:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800848e:	bf1e      	ittt	ne
 8008490:	6899      	ldrne	r1, [r3, #8]
 8008492:	f441 61e0 	orrne.w	r1, r1, #1792	@ 0x700
 8008496:	6099      	strne	r1, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008498:	0712      	lsls	r2, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800849a:	bf41      	itttt	mi
 800849c:	689a      	ldrmi	r2, [r3, #8]
 800849e:	f422 527c 	bicmi.w	r2, r2, #16128	@ 0x3f00
 80084a2:	f442 62e0 	orrmi.w	r2, r2, #1792	@ 0x700
 80084a6:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084a8:	689a      	ldr	r2, [r3, #8]
 80084aa:	68a9      	ldr	r1, [r5, #8]
 80084ac:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80084b0:	430a      	orrs	r2, r1
 80084b2:	609a      	str	r2, [r3, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80084b4:	4c5b      	ldr	r4, [pc, #364]	@ (8008624 <HAL_RCC_ClockConfig+0x1c8>)
 80084b6:	6823      	ldr	r3, [r4, #0]
 80084b8:	f003 030f 	and.w	r3, r3, #15
 80084bc:	42b3      	cmp	r3, r6
 80084be:	f200 8093 	bhi.w	80085e8 <HAL_RCC_ClockConfig+0x18c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084c2:	682a      	ldr	r2, [r5, #0]
 80084c4:	4c58      	ldr	r4, [pc, #352]	@ (8008628 <HAL_RCC_ClockConfig+0x1cc>)
 80084c6:	f012 0f04 	tst.w	r2, #4
 80084ca:	f040 80a3 	bne.w	8008614 <HAL_RCC_ClockConfig+0x1b8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084ce:	0713      	lsls	r3, r2, #28
 80084d0:	d506      	bpl.n	80084e0 <HAL_RCC_ClockConfig+0x84>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80084d2:	68a3      	ldr	r3, [r4, #8]
 80084d4:	692a      	ldr	r2, [r5, #16]
 80084d6:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80084da:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80084de:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80084e0:	f7ff ff86 	bl	80083f0 <HAL_RCC_GetSysClockFreq>
 80084e4:	68a3      	ldr	r3, [r4, #8]
 80084e6:	4a51      	ldr	r2, [pc, #324]	@ (800862c <HAL_RCC_ClockConfig+0x1d0>)
 80084e8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80084ec:	5cd3      	ldrb	r3, [r2, r3]
 80084ee:	f003 031f 	and.w	r3, r3, #31
 80084f2:	40d8      	lsrs	r0, r3
 80084f4:	4b4e      	ldr	r3, [pc, #312]	@ (8008630 <HAL_RCC_ClockConfig+0x1d4>)
 80084f6:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80084f8:	4b4e      	ldr	r3, [pc, #312]	@ (8008634 <HAL_RCC_ClockConfig+0x1d8>)
 80084fa:	6818      	ldr	r0, [r3, #0]
}
 80084fc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8008500:	f7fd b870 	b.w	80055e4 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008504:	6813      	ldr	r3, [r2, #0]
 8008506:	f023 030f 	bic.w	r3, r3, #15
 800850a:	430b      	orrs	r3, r1
 800850c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800850e:	6813      	ldr	r3, [r2, #0]
 8008510:	f003 030f 	and.w	r3, r3, #15
 8008514:	428b      	cmp	r3, r1
 8008516:	d1a6      	bne.n	8008466 <HAL_RCC_ClockConfig+0xa>
 8008518:	e7ae      	b.n	8008478 <HAL_RCC_ClockConfig+0x1c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800851a:	686f      	ldr	r7, [r5, #4]
 800851c:	4c42      	ldr	r4, [pc, #264]	@ (8008628 <HAL_RCC_ClockConfig+0x1cc>)
 800851e:	2f03      	cmp	r7, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008520:	6823      	ldr	r3, [r4, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008522:	d149      	bne.n	80085b8 <HAL_RCC_ClockConfig+0x15c>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008524:	019b      	lsls	r3, r3, #6
 8008526:	d59e      	bpl.n	8008466 <HAL_RCC_ClockConfig+0xa>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008528:	68e3      	ldr	r3, [r4, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800852a:	68e2      	ldr	r2, [r4, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800852c:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 8008530:	2b03      	cmp	r3, #3
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008532:	68e3      	ldr	r3, [r4, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008534:	bf0c      	ite	eq
 8008536:	4840      	ldreq	r0, [pc, #256]	@ (8008638 <HAL_RCC_ClockConfig+0x1dc>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008538:	4840      	ldrne	r0, [pc, #256]	@ (800863c <HAL_RCC_ClockConfig+0x1e0>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800853a:	f3c2 1203 	ubfx	r2, r2, #4, #4
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800853e:	f3c3 2306 	ubfx	r3, r3, #8, #7
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008542:	3201      	adds	r2, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008544:	fbb0 f2f2 	udiv	r2, r0, r2
 8008548:	4353      	muls	r3, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800854a:	68e2      	ldr	r2, [r4, #12]
 800854c:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8008550:	3201      	adds	r2, #1
 8008552:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco/pllr;
 8008554:	fbb3 f3f2 	udiv	r3, r3, r2
      if(pllfreq > 80000000U)
 8008558:	4a39      	ldr	r2, [pc, #228]	@ (8008640 <HAL_RCC_ClockConfig+0x1e4>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d81a      	bhi.n	8008594 <HAL_RCC_ClockConfig+0x138>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800855e:	f04f 0800 	mov.w	r8, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008562:	68a3      	ldr	r3, [r4, #8]
 8008564:	f023 0303 	bic.w	r3, r3, #3
 8008568:	433b      	orrs	r3, r7
 800856a:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800856c:	f7fd f87c 	bl	8005668 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008570:	f241 3988 	movw	r9, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8008574:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008576:	68a3      	ldr	r3, [r4, #8]
 8008578:	686a      	ldr	r2, [r5, #4]
 800857a:	f003 030c 	and.w	r3, r3, #12
 800857e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008582:	f43f af7d 	beq.w	8008480 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008586:	f7fd f86f 	bl	8005668 <HAL_GetTick>
 800858a:	1bc0      	subs	r0, r0, r7
 800858c:	4548      	cmp	r0, r9
 800858e:	d9f2      	bls.n	8008576 <HAL_RCC_ClockConfig+0x11a>
        return HAL_TIMEOUT;
 8008590:	2003      	movs	r0, #3
 8008592:	e769      	b.n	8008468 <HAL_RCC_ClockConfig+0xc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008594:	68a3      	ldr	r3, [r4, #8]
 8008596:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 800859a:	d004      	beq.n	80085a6 <HAL_RCC_ClockConfig+0x14a>
 800859c:	0788      	lsls	r0, r1, #30
 800859e:	d5de      	bpl.n	800855e <HAL_RCC_ClockConfig+0x102>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80085a0:	68ab      	ldr	r3, [r5, #8]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1db      	bne.n	800855e <HAL_RCC_ClockConfig+0x102>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80085a6:	68a3      	ldr	r3, [r4, #8]
 80085a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80085ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085b0:	60a3      	str	r3, [r4, #8]
        hpre = RCC_SYSCLK_DIV2;
 80085b2:	f04f 0880 	mov.w	r8, #128	@ 0x80
 80085b6:	e7d4      	b.n	8008562 <HAL_RCC_ClockConfig+0x106>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085b8:	2f02      	cmp	r7, #2
 80085ba:	d109      	bne.n	80085d0 <HAL_RCC_ClockConfig+0x174>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085bc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80085c0:	f43f af51 	beq.w	8008466 <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80085c4:	f7ff ff14 	bl	80083f0 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80085c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008640 <HAL_RCC_ClockConfig+0x1e4>)
 80085ca:	4298      	cmp	r0, r3
 80085cc:	d9c7      	bls.n	800855e <HAL_RCC_ClockConfig+0x102>
 80085ce:	e7ea      	b.n	80085a6 <HAL_RCC_ClockConfig+0x14a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80085d0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80085d4:	e7f4      	b.n	80085c0 <HAL_RCC_ClockConfig+0x164>
    if(hpre == RCC_SYSCLK_DIV2)
 80085d6:	f1b8 0f80 	cmp.w	r8, #128	@ 0x80
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80085da:	bf01      	itttt	eq
 80085dc:	4a12      	ldreq	r2, [pc, #72]	@ (8008628 <HAL_RCC_ClockConfig+0x1cc>)
 80085de:	6893      	ldreq	r3, [r2, #8]
 80085e0:	f023 03f0 	biceq.w	r3, r3, #240	@ 0xf0
 80085e4:	6093      	streq	r3, [r2, #8]
 80085e6:	e765      	b.n	80084b4 <HAL_RCC_ClockConfig+0x58>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	f023 030f 	bic.w	r3, r3, #15
 80085ee:	4333      	orrs	r3, r6
 80085f0:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80085f2:	f7fd f839 	bl	8005668 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085f6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80085fa:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085fc:	6823      	ldr	r3, [r4, #0]
 80085fe:	f003 030f 	and.w	r3, r3, #15
 8008602:	42b3      	cmp	r3, r6
 8008604:	f43f af5d 	beq.w	80084c2 <HAL_RCC_ClockConfig+0x66>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008608:	f7fd f82e 	bl	8005668 <HAL_GetTick>
 800860c:	1bc0      	subs	r0, r0, r7
 800860e:	4540      	cmp	r0, r8
 8008610:	d9f4      	bls.n	80085fc <HAL_RCC_ClockConfig+0x1a0>
 8008612:	e7bd      	b.n	8008590 <HAL_RCC_ClockConfig+0x134>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008614:	68a3      	ldr	r3, [r4, #8]
 8008616:	68e9      	ldr	r1, [r5, #12]
 8008618:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800861c:	430b      	orrs	r3, r1
 800861e:	60a3      	str	r3, [r4, #8]
 8008620:	e755      	b.n	80084ce <HAL_RCC_ClockConfig+0x72>
 8008622:	bf00      	nop
 8008624:	40022000 	.word	0x40022000
 8008628:	40021000 	.word	0x40021000
 800862c:	08011f88 	.word	0x08011f88
 8008630:	20000000 	.word	0x20000000
 8008634:	2000000c 	.word	0x2000000c
 8008638:	007a1200 	.word	0x007a1200
 800863c:	00f42400 	.word	0x00f42400
 8008640:	04c4b400 	.word	0x04c4b400

08008644 <HAL_RCC_GetHCLKFreq>:
}
 8008644:	4b01      	ldr	r3, [pc, #4]	@ (800864c <HAL_RCC_GetHCLKFreq+0x8>)
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	20000000 	.word	0x20000000

08008650 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008650:	4b05      	ldr	r3, [pc, #20]	@ (8008668 <HAL_RCC_GetPCLK1Freq+0x18>)
 8008652:	4a06      	ldr	r2, [pc, #24]	@ (800866c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800865a:	5cd3      	ldrb	r3, [r2, r3]
 800865c:	4a04      	ldr	r2, [pc, #16]	@ (8008670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800865e:	6810      	ldr	r0, [r2, #0]
 8008660:	f003 031f 	and.w	r3, r3, #31
}
 8008664:	40d8      	lsrs	r0, r3
 8008666:	4770      	bx	lr
 8008668:	40021000 	.word	0x40021000
 800866c:	08011f80 	.word	0x08011f80
 8008670:	20000000 	.word	0x20000000

08008674 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008674:	4b05      	ldr	r3, [pc, #20]	@ (800868c <HAL_RCC_GetPCLK2Freq+0x18>)
 8008676:	4a06      	ldr	r2, [pc, #24]	@ (8008690 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800867e:	5cd3      	ldrb	r3, [r2, r3]
 8008680:	4a04      	ldr	r2, [pc, #16]	@ (8008694 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008682:	6810      	ldr	r0, [r2, #0]
 8008684:	f003 031f 	and.w	r3, r3, #31
}
 8008688:	40d8      	lsrs	r0, r3
 800868a:	4770      	bx	lr
 800868c:	40021000 	.word	0x40021000
 8008690:	08011f80 	.word	0x08011f80
 8008694:	20000000 	.word	0x20000000

08008698 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008698:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800869c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800869e:	6800      	ldr	r0, [r0, #0]
 80086a0:	f410 2000 	ands.w	r0, r0, #524288	@ 0x80000
 80086a4:	d056      	beq.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086a6:	4d98      	ldr	r5, [pc, #608]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80086a8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80086aa:	00d8      	lsls	r0, r3, #3
 80086ac:	d444      	bmi.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086ae:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80086b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086b4:	65ab      	str	r3, [r5, #88]	@ 0x58
 80086b6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80086b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086bc:	9301      	str	r3, [sp, #4]
 80086be:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80086c0:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086c2:	4f92      	ldr	r7, [pc, #584]	@ (800890c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086ca:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086cc:	f7fc ffcc 	bl	8005668 <HAL_GetTick>
 80086d0:	4680      	mov	r8, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	05d9      	lsls	r1, r3, #23
 80086d6:	d531      	bpl.n	800873c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80086d8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80086dc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80086de:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80086e2:	d01f      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d01d      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086e8:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086ec:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80086f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086f4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80086f8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086fc:	f422 7140 	bic.w	r1, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008700:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008704:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008706:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 800870a:	f8c5 1090 	str.w	r1, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800870e:	d509      	bpl.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008710:	f7fc ffaa 	bl	8005668 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008714:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8008718:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800871a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800871e:	079b      	lsls	r3, r3, #30
 8008720:	f140 80eb 	bpl.w	80088fa <HAL_RCCEx_PeriphCLKConfig+0x262>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008724:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8008728:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800872a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800872e:	4313      	orrs	r3, r2
 8008730:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008734:	2000      	movs	r0, #0
 8008736:	e008      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    FlagStatus       pwrclkchanged = RESET;
 8008738:	2600      	movs	r6, #0
 800873a:	e7c2      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800873c:	f7fc ff94 	bl	8005668 <HAL_GetTick>
 8008740:	eba0 0008 	sub.w	r0, r0, r8
 8008744:	2802      	cmp	r0, #2
 8008746:	d9c4      	bls.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008748:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800874a:	b11e      	cbz	r6, 8008754 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800874c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800874e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008752:	65ab      	str	r3, [r5, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	07de      	lsls	r6, r3, #31
 8008758:	d508      	bpl.n	800876c <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800875a:	496b      	ldr	r1, [pc, #428]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800875c:	6865      	ldr	r5, [r4, #4]
 800875e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008762:	f022 0203 	bic.w	r2, r2, #3
 8008766:	432a      	orrs	r2, r5
 8008768:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800876c:	079d      	lsls	r5, r3, #30
 800876e:	d508      	bpl.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008770:	4965      	ldr	r1, [pc, #404]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8008772:	68a5      	ldr	r5, [r4, #8]
 8008774:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008778:	f022 020c 	bic.w	r2, r2, #12
 800877c:	432a      	orrs	r2, r5
 800877e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008782:	0759      	lsls	r1, r3, #29
 8008784:	d508      	bpl.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008786:	4960      	ldr	r1, [pc, #384]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8008788:	68e5      	ldr	r5, [r4, #12]
 800878a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800878e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8008792:	432a      	orrs	r2, r5
 8008794:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008798:	071a      	lsls	r2, r3, #28
 800879a:	d508      	bpl.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800879c:	495a      	ldr	r1, [pc, #360]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800879e:	6925      	ldr	r5, [r4, #16]
 80087a0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80087a4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80087a8:	432a      	orrs	r2, r5
 80087aa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80087ae:	069f      	lsls	r7, r3, #26
 80087b0:	d508      	bpl.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80087b2:	4955      	ldr	r1, [pc, #340]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80087b4:	6965      	ldr	r5, [r4, #20]
 80087b6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80087ba:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80087be:	432a      	orrs	r2, r5
 80087c0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80087c4:	065e      	lsls	r6, r3, #25
 80087c6:	d508      	bpl.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80087c8:	494f      	ldr	r1, [pc, #316]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80087ca:	69a5      	ldr	r5, [r4, #24]
 80087cc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80087d0:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80087d4:	432a      	orrs	r2, r5
 80087d6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80087da:	061d      	lsls	r5, r3, #24
 80087dc:	d508      	bpl.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80087de:	494a      	ldr	r1, [pc, #296]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80087e0:	69e5      	ldr	r5, [r4, #28]
 80087e2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80087e6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80087ea:	432a      	orrs	r2, r5
 80087ec:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80087f0:	05d9      	lsls	r1, r3, #23
 80087f2:	d508      	bpl.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80087f4:	4944      	ldr	r1, [pc, #272]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80087f6:	6a25      	ldr	r5, [r4, #32]
 80087f8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80087fc:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8008800:	432a      	orrs	r2, r5
 8008802:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008806:	059a      	lsls	r2, r3, #22
 8008808:	d508      	bpl.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800880a:	493f      	ldr	r1, [pc, #252]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800880c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800880e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008812:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8008816:	432a      	orrs	r2, r5
 8008818:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800881c:	055f      	lsls	r7, r3, #21
 800881e:	d50f      	bpl.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008820:	4939      	ldr	r1, [pc, #228]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8008822:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8008824:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008828:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800882c:	432a      	orrs	r2, r5
 800882e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008832:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008836:	bf02      	ittt	eq
 8008838:	68ca      	ldreq	r2, [r1, #12]
 800883a:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 800883e:	60ca      	streq	r2, [r1, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008840:	051e      	lsls	r6, r3, #20
 8008842:	d50f      	bpl.n	8008864 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008844:	4930      	ldr	r1, [pc, #192]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8008846:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8008848:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800884c:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8008850:	432a      	orrs	r2, r5
 8008852:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008856:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800885a:	bf02      	ittt	eq
 800885c:	68ca      	ldreq	r2, [r1, #12]
 800885e:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 8008862:	60ca      	streq	r2, [r1, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008864:	04dd      	lsls	r5, r3, #19
 8008866:	d50f      	bpl.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008868:	4927      	ldr	r1, [pc, #156]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800886a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800886c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008870:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008874:	432a      	orrs	r2, r5
 8008876:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800887a:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800887e:	bf02      	ittt	eq
 8008880:	68ca      	ldreq	r2, [r1, #12]
 8008882:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 8008886:	60ca      	streq	r2, [r1, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008888:	0499      	lsls	r1, r3, #18
 800888a:	d50f      	bpl.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800888c:	491e      	ldr	r1, [pc, #120]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800888e:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8008890:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008894:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8008898:	432a      	orrs	r2, r5
 800889a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800889e:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80088a2:	bf02      	ittt	eq
 80088a4:	68ca      	ldreq	r2, [r1, #12]
 80088a6:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80088aa:	60ca      	streq	r2, [r1, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80088ac:	045a      	lsls	r2, r3, #17
 80088ae:	d50f      	bpl.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80088b0:	4915      	ldr	r1, [pc, #84]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80088b2:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80088b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80088b8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80088bc:	432a      	orrs	r2, r5
 80088be:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80088c2:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80088c6:	bf02      	ittt	eq
 80088c8:	68ca      	ldreq	r2, [r1, #12]
 80088ca:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80088ce:	60ca      	streq	r2, [r1, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80088d0:	041b      	lsls	r3, r3, #16
 80088d2:	d50f      	bpl.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80088d4:	4a0c      	ldr	r2, [pc, #48]	@ (8008908 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80088d6:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80088d8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80088dc:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80088e0:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80088e2:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80088e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80088ea:	d103      	bne.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80088ec:	68d3      	ldr	r3, [r2, #12]
 80088ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* QUADSPI */

  return status;
}
 80088f4:	b002      	add	sp, #8
 80088f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088fa:	f7fc feb5 	bl	8005668 <HAL_GetTick>
 80088fe:	1bc0      	subs	r0, r0, r7
 8008900:	4540      	cmp	r0, r8
 8008902:	f67f af0a 	bls.w	800871a <HAL_RCCEx_PeriphCLKConfig+0x82>
 8008906:	e71f      	b.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8008908:	40021000 	.word	0x40021000
 800890c:	40007000 	.word	0x40007000

08008910 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8008910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008912:	460e      	mov	r6, r1
 8008914:	4614      	mov	r4, r2
 8008916:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008918:	f7fc fea6 	bl	8005668 <HAL_GetTick>
 800891c:	4434      	add	r4, r6
 800891e:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8008920:	f7fc fea2 	bl	8005668 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008924:	4b22      	ldr	r3, [pc, #136]	@ (80089b0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800892c:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 800892e:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008930:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008932:	682a      	ldr	r2, [r5, #0]
 8008934:	6890      	ldr	r0, [r2, #8]
 8008936:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 800893a:	d02d      	beq.n	8008998 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 800893c:	1c73      	adds	r3, r6, #1
 800893e:	d0f9      	beq.n	8008934 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008940:	f7fc fe92 	bl	8005668 <HAL_GetTick>
 8008944:	1bc0      	subs	r0, r0, r7
 8008946:	42a0      	cmp	r0, r4
 8008948:	d328      	bcc.n	800899c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800894a:	682b      	ldr	r3, [r5, #0]
 800894c:	685a      	ldr	r2, [r3, #4]
 800894e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008952:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008954:	686a      	ldr	r2, [r5, #4]
 8008956:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 800895a:	d10a      	bne.n	8008972 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 800895c:	68aa      	ldr	r2, [r5, #8]
 800895e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8008962:	d002      	beq.n	800896a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008964:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8008968:	d103      	bne.n	8008972 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008970:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008972:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8008974:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8008978:	d107      	bne.n	800898a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008980:	601a      	str	r2, [r3, #0]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008988:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800898a:	2301      	movs	r3, #1
 800898c:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008990:	2300      	movs	r3, #0
 8008992:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008996:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8008998:	b003      	add	sp, #12
 800899a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 800899c:	9a01      	ldr	r2, [sp, #4]
      count--;
 800899e:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 80089a0:	2a00      	cmp	r2, #0
      count--;
 80089a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80089a6:	9301      	str	r3, [sp, #4]
 80089a8:	bf08      	it	eq
 80089aa:	4614      	moveq	r4, r2
 80089ac:	e7c1      	b.n	8008932 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 80089ae:	bf00      	nop
 80089b0:	20000000 	.word	0x20000000

080089b4 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80089b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80089b8:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80089ba:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80089bc:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 80089be:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80089c2:	4605      	mov	r5, r0
 80089c4:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80089c6:	f7fc fe4f 	bl	8005668 <HAL_GetTick>
 80089ca:	443c      	add	r4, r7
 80089cc:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80089ce:	f7fc fe4b 	bl	8005668 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089d2:	4b29      	ldr	r3, [pc, #164]	@ (8008a78 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80089d4:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2223      	movs	r2, #35	@ 0x23
 80089dc:	4353      	muls	r3, r2
 80089de:	0d1b      	lsrs	r3, r3, #20
 80089e0:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 80089e2:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089e4:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80089e6:	682a      	ldr	r2, [r5, #0]
 80089e8:	6890      	ldr	r0, [r2, #8]
 80089ea:	4030      	ands	r0, r6
 80089ec:	d038      	beq.n	8008a60 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80089ee:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80089f2:	bf01      	itttt	eq
 80089f4:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 80089f8:	b2db      	uxtbeq	r3, r3
 80089fa:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80089fe:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008a02:	1c7b      	adds	r3, r7, #1
 8008a04:	d0f0      	beq.n	80089e8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a06:	f7fc fe2f 	bl	8005668 <HAL_GetTick>
 8008a0a:	eba0 0008 	sub.w	r0, r0, r8
 8008a0e:	42a0      	cmp	r0, r4
 8008a10:	d329      	bcc.n	8008a66 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a12:	682b      	ldr	r3, [r5, #0]
 8008a14:	685a      	ldr	r2, [r3, #4]
 8008a16:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008a1a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a1c:	686a      	ldr	r2, [r5, #4]
 8008a1e:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8008a22:	d10a      	bne.n	8008a3a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 8008a24:	68aa      	ldr	r2, [r5, #8]
 8008a26:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8008a2a:	d002      	beq.n	8008a32 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a2c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8008a30:	d103      	bne.n	8008a3a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a38:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a3a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8008a3c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8008a40:	d107      	bne.n	8008a52 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a48:	601a      	str	r2, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008a50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008a52:	2301      	movs	r3, #1
 8008a54:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008a58:	2300      	movs	r3, #0
 8008a5a:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008a5e:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8008a60:	b003      	add	sp, #12
 8008a62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 8008a66:	9a01      	ldr	r2, [sp, #4]
      count--;
 8008a68:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8008a6a:	2a00      	cmp	r2, #0
      count--;
 8008a6c:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	bf08      	it	eq
 8008a74:	4614      	moveq	r4, r2
 8008a76:	e7b6      	b.n	80089e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8008a78:	20000000 	.word	0x20000000

08008a7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008a7c:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a7e:	4613      	mov	r3, r2
{
 8008a80:	460d      	mov	r5, r1
 8008a82:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a84:	460a      	mov	r2, r1
 8008a86:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 8008a8a:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a8c:	f7ff ff92 	bl	80089b4 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8008a90:	b128      	cbz	r0, 8008a9e <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a92:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8008a94:	f043 0320 	orr.w	r3, r3, #32
 8008a98:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008a9a:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a9e:	4632      	mov	r2, r6
 8008aa0:	4629      	mov	r1, r5
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f7ff ff34 	bl	8008910 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	d1f2      	bne.n	8008a92 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008aac:	4633      	mov	r3, r6
 8008aae:	462a      	mov	r2, r5
 8008ab0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	f7ff ff7d 	bl	80089b4 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	d0ee      	beq.n	8008a9c <SPI_EndRxTxTransaction+0x20>
 8008abe:	e7e8      	b.n	8008a92 <SPI_EndRxTxTransaction+0x16>

08008ac0 <HAL_SPI_Init>:
{
 8008ac0:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d067      	beq.n	8008b98 <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ac8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d15d      	bne.n	8008b8a <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ace:	6842      	ldr	r2, [r0, #4]
 8008ad0:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8008ad4:	d000      	beq.n	8008ad8 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ad6:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008adc:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8008ae0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8008ae4:	b923      	cbnz	r3, 8008af0 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8008ae6:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8008aea:	4620      	mov	r0, r4
 8008aec:	f7fa ff38 	bl	8003960 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8008af0:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008af2:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8008af4:	2302      	movs	r3, #2
 8008af6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8008afa:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008afc:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8008b00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b04:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b06:	f04f 0300 	mov.w	r3, #0
 8008b0a:	d942      	bls.n	8008b92 <HAL_SPI_Init+0xd2>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008b0c:	461d      	mov	r5, r3
 8008b0e:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b12:	bf18      	it	ne
 8008b14:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b16:	68a6      	ldr	r6, [r4, #8]
 8008b18:	6863      	ldr	r3, [r4, #4]
 8008b1a:	69a1      	ldr	r1, [r4, #24]
 8008b1c:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8008b20:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8008b24:	4333      	orrs	r3, r6
 8008b26:	6926      	ldr	r6, [r4, #16]
 8008b28:	f006 0602 	and.w	r6, r6, #2
 8008b2c:	4333      	orrs	r3, r6
 8008b2e:	6966      	ldr	r6, [r4, #20]
 8008b30:	f006 0601 	and.w	r6, r6, #1
 8008b34:	4333      	orrs	r3, r6
 8008b36:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 8008b3a:	4333      	orrs	r3, r6
 8008b3c:	69e6      	ldr	r6, [r4, #28]
 8008b3e:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 8008b42:	4333      	orrs	r3, r6
 8008b44:	6a26      	ldr	r6, [r4, #32]
 8008b46:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 8008b4a:	4333      	orrs	r3, r6
 8008b4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b4e:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 8008b52:	4333      	orrs	r3, r6
 8008b54:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008b56:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 8008b58:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008b5a:	f006 0608 	and.w	r6, r6, #8
 8008b5e:	f003 0310 	and.w	r3, r3, #16
 8008b62:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 8008b66:	4333      	orrs	r3, r6
 8008b68:	0c09      	lsrs	r1, r1, #16
 8008b6a:	4303      	orrs	r3, r0
 8008b6c:	f001 0104 	and.w	r1, r1, #4
 8008b70:	430b      	orrs	r3, r1
 8008b72:	432b      	orrs	r3, r5
 8008b74:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b76:	69d3      	ldr	r3, [r2, #28]
 8008b78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008b7c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b7e:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8008b80:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b82:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b84:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8008b88:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008b8a:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008b8c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b90:	e7a2      	b.n	8008ad8 <HAL_SPI_Init+0x18>
 8008b92:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8008b96:	e7bc      	b.n	8008b12 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 8008b98:	2001      	movs	r0, #1
 8008b9a:	e7f5      	b.n	8008b88 <HAL_SPI_Init+0xc8>

08008b9c <HAL_SPI_Transmit>:
{
 8008b9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ba0:	4604      	mov	r4, r0
 8008ba2:	461f      	mov	r7, r3
 8008ba4:	460d      	mov	r5, r1
 8008ba6:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8008ba8:	f7fc fd5e 	bl	8005668 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8008bac:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8008bb0:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8008bb2:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8008bb4:	b2d8      	uxtb	r0, r3
 8008bb6:	f040 80b5 	bne.w	8008d24 <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 8008bba:	2d00      	cmp	r5, #0
 8008bbc:	d076      	beq.n	8008cac <HAL_SPI_Transmit+0x110>
 8008bbe:	f1b8 0f00 	cmp.w	r8, #0
 8008bc2:	d073      	beq.n	8008cac <HAL_SPI_Transmit+0x110>
  __HAL_LOCK(hspi);
 8008bc4:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	f000 80ab 	beq.w	8008d24 <HAL_SPI_Transmit+0x188>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8008bd8:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 8008bdc:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008be0:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008be2:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008be6:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bea:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8008bec:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hspi);
 8008bee:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008bf6:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008bf8:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bfc:	d107      	bne.n	8008c0e <HAL_SPI_Transmit+0x72>
    __HAL_SPI_DISABLE(hspi);
 8008bfe:	6833      	ldr	r3, [r6, #0]
 8008c00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c04:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8008c06:	6833      	ldr	r3, [r6, #0]
 8008c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008c0c:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c0e:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c10:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c12:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8008c14:	bf5e      	ittt	pl
 8008c16:	6833      	ldrpl	r3, [r6, #0]
 8008c18:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8008c1c:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c1e:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c22:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c24:	d945      	bls.n	8008cb2 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c26:	b113      	cbz	r3, 8008c2e <HAL_SPI_Transmit+0x92>
 8008c28:	f1b8 0f01 	cmp.w	r8, #1
 8008c2c:	d107      	bne.n	8008c3e <HAL_SPI_Transmit+0xa2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c2e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8008c32:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c34:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c36:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8008c3e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	b9d3      	cbnz	r3, 8008c7a <HAL_SPI_Transmit+0xde>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c44:	464a      	mov	r2, r9
 8008c46:	4639      	mov	r1, r7
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f7ff ff17 	bl	8008a7c <SPI_EndRxTxTransaction>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	d165      	bne.n	8008d1e <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008c52:	68a3      	ldr	r3, [r4, #8]
 8008c54:	b933      	cbnz	r3, 8008c64 <HAL_SPI_Transmit+0xc8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c56:	9301      	str	r3, [sp, #4]
 8008c58:	6823      	ldr	r3, [r4, #0]
 8008c5a:	68da      	ldr	r2, [r3, #12]
 8008c5c:	9201      	str	r2, [sp, #4]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	9301      	str	r3, [sp, #4]
 8008c62:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8008c64:	2301      	movs	r3, #1
 8008c66:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c6a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8008c6c:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c6e:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 8008c70:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c74:	bf18      	it	ne
 8008c76:	2001      	movne	r0, #1
 8008c78:	e018      	b.n	8008cac <HAL_SPI_Transmit+0x110>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c7a:	6822      	ldr	r2, [r4, #0]
 8008c7c:	6893      	ldr	r3, [r2, #8]
 8008c7e:	079d      	lsls	r5, r3, #30
 8008c80:	d505      	bpl.n	8008c8e <HAL_SPI_Transmit+0xf2>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c82:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008c84:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008c88:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c8a:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008c8c:	e7d3      	b.n	8008c36 <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c8e:	f7fc fceb 	bl	8005668 <HAL_GetTick>
 8008c92:	eba0 0009 	sub.w	r0, r0, r9
 8008c96:	42b8      	cmp	r0, r7
 8008c98:	d3d1      	bcc.n	8008c3e <HAL_SPI_Transmit+0xa2>
 8008c9a:	1c78      	adds	r0, r7, #1
 8008c9c:	d0cf      	beq.n	8008c3e <HAL_SPI_Transmit+0xa2>
          hspi->State = HAL_SPI_STATE_READY;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008caa:	2003      	movs	r0, #3
}
 8008cac:	b003      	add	sp, #12
 8008cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cb2:	b113      	cbz	r3, 8008cba <HAL_SPI_Transmit+0x11e>
 8008cb4:	f1b8 0f01 	cmp.w	r8, #1
 8008cb8:	d113      	bne.n	8008ce2 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 8008cba:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d906      	bls.n	8008cd0 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cc2:	f835 3b02 	ldrh.w	r3, [r5], #2
 8008cc6:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cc8:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008cca:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008ccc:	3b02      	subs	r3, #2
 8008cce:	e006      	b.n	8008cde <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008cd0:	782b      	ldrb	r3, [r5, #0]
 8008cd2:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 8008cd4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8008cda:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8008ce2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d0ac      	beq.n	8008c44 <HAL_SPI_Transmit+0xa8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008cea:	6822      	ldr	r2, [r4, #0]
 8008cec:	6893      	ldr	r3, [r2, #8]
 8008cee:	0799      	lsls	r1, r3, #30
 8008cf0:	d50c      	bpl.n	8008d0c <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8008cf2:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cf4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8008cf6:	b289      	uxth	r1, r1
 8008cf8:	2901      	cmp	r1, #1
 8008cfa:	d904      	bls.n	8008d06 <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cfc:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008d00:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d02:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008d04:	e7e1      	b.n	8008cca <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8008d0a:	e7e3      	b.n	8008cd4 <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d0c:	f7fc fcac 	bl	8005668 <HAL_GetTick>
 8008d10:	eba0 0009 	sub.w	r0, r0, r9
 8008d14:	42b8      	cmp	r0, r7
 8008d16:	d3e4      	bcc.n	8008ce2 <HAL_SPI_Transmit+0x146>
 8008d18:	1c7b      	adds	r3, r7, #1
 8008d1a:	d0e2      	beq.n	8008ce2 <HAL_SPI_Transmit+0x146>
 8008d1c:	e7bf      	b.n	8008c9e <HAL_SPI_Transmit+0x102>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d1e:	2320      	movs	r3, #32
 8008d20:	6623      	str	r3, [r4, #96]	@ 0x60
 8008d22:	e796      	b.n	8008c52 <HAL_SPI_Transmit+0xb6>
    return HAL_BUSY;
 8008d24:	2002      	movs	r0, #2
 8008d26:	e7c1      	b.n	8008cac <HAL_SPI_Transmit+0x110>

08008d28 <HAL_SPI_TransmitReceive>:
{
 8008d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	460d      	mov	r5, r1
 8008d30:	4691      	mov	r9, r2
 8008d32:	461e      	mov	r6, r3
 8008d34:	9f08      	ldr	r7, [sp, #32]
  tickstart = HAL_GetTick();
 8008d36:	f7fc fc97 	bl	8005668 <HAL_GetTick>
  tmp_state           = hspi->State;
 8008d3a:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8008d3e:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d40:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 8008d42:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8008d44:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d46:	d00a      	beq.n	8008d5e <HAL_SPI_TransmitReceive+0x36>
 8008d48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d4c:	f040 811d 	bne.w	8008f8a <HAL_SPI_TransmitReceive+0x262>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008d50:	68a2      	ldr	r2, [r4, #8]
 8008d52:	2a00      	cmp	r2, #0
 8008d54:	f040 8119 	bne.w	8008f8a <HAL_SPI_TransmitReceive+0x262>
 8008d58:	2904      	cmp	r1, #4
 8008d5a:	f040 8116 	bne.w	8008f8a <HAL_SPI_TransmitReceive+0x262>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d5e:	2d00      	cmp	r5, #0
 8008d60:	d055      	beq.n	8008e0e <HAL_SPI_TransmitReceive+0xe6>
 8008d62:	f1b9 0f00 	cmp.w	r9, #0
 8008d66:	d052      	beq.n	8008e0e <HAL_SPI_TransmitReceive+0xe6>
 8008d68:	2e00      	cmp	r6, #0
 8008d6a:	d050      	beq.n	8008e0e <HAL_SPI_TransmitReceive+0xe6>
  __HAL_LOCK(hspi);
 8008d6c:	f894 205c 	ldrb.w	r2, [r4, #92]	@ 0x5c
 8008d70:	2a01      	cmp	r2, #1
 8008d72:	f000 810a 	beq.w	8008f8a <HAL_SPI_TransmitReceive+0x262>
 8008d76:	2201      	movs	r2, #1
 8008d78:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d7c:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d80:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d82:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d84:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d88:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d8a:	bf1c      	itt	ne
 8008d8c:	2205      	movne	r2, #5
 8008d8e:	f884 205d 	strbne.w	r2, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d92:	2200      	movs	r2, #0
 8008d94:	6622      	str	r2, [r4, #96]	@ 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d96:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  hspi->RxXferCount = Size;
 8008d9a:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->TxXferCount = Size;
 8008d9e:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008da0:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->RxXferSize  = Size;
 8008da4:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008da8:	684a      	ldr	r2, [r1, #4]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008daa:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008dac:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008dae:	d801      	bhi.n	8008db4 <HAL_SPI_TransmitReceive+0x8c>
 8008db0:	2e01      	cmp	r6, #1
 8008db2:	d02e      	beq.n	8008e12 <HAL_SPI_TransmitReceive+0xea>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008db4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008db8:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dba:	680a      	ldr	r2, [r1, #0]
 8008dbc:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8008dbe:	bf5e      	ittt	pl
 8008dc0:	680a      	ldrpl	r2, [r1, #0]
 8008dc2:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 8008dc6:	600a      	strpl	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008dc8:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 8008dcc:	d95b      	bls.n	8008e86 <HAL_SPI_TransmitReceive+0x15e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dce:	b10b      	cbz	r3, 8008dd4 <HAL_SPI_TransmitReceive+0xac>
 8008dd0:	2e01      	cmp	r6, #1
 8008dd2:	d107      	bne.n	8008de4 <HAL_SPI_TransmitReceive+0xbc>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008dd4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8008dd8:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 8008dda:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ddc:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8008dde:	3b01      	subs	r3, #1
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8008de4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008de6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	b9ab      	cbnz	r3, 8008e18 <HAL_SPI_TransmitReceive+0xf0>
 8008dec:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	b98b      	cbnz	r3, 8008e18 <HAL_SPI_TransmitReceive+0xf0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008df4:	4642      	mov	r2, r8
 8008df6:	4639      	mov	r1, r7
 8008df8:	4620      	mov	r0, r4
 8008dfa:	f7ff fe3f 	bl	8008a7c <SPI_EndRxTxTransaction>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	f000 80b9 	beq.w	8008f76 <HAL_SPI_TransmitReceive+0x24e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e04:	2320      	movs	r3, #32
 8008e06:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008e08:	2300      	movs	r3, #0
 8008e0a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8008e0e:	2001      	movs	r0, #1
 8008e10:	e037      	b.n	8008e82 <HAL_SPI_TransmitReceive+0x15a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e16:	e7cf      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x90>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e18:	6821      	ldr	r1, [r4, #0]
 8008e1a:	688b      	ldr	r3, [r1, #8]
 8008e1c:	079e      	lsls	r6, r3, #30
 8008e1e:	d50d      	bpl.n	8008e3c <HAL_SPI_TransmitReceive+0x114>
 8008e20:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	b153      	cbz	r3, 8008e3c <HAL_SPI_TransmitReceive+0x114>
 8008e26:	b145      	cbz	r5, 8008e3a <HAL_SPI_TransmitReceive+0x112>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008e2a:	f833 2b02 	ldrh.w	r2, [r3], #2
 8008e2e:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e30:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e32:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008e34:	3b01      	subs	r3, #1
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	87e3      	strh	r3, [r4, #62]	@ 0x3e
{
 8008e3a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e3c:	688a      	ldr	r2, [r1, #8]
 8008e3e:	f012 0201 	ands.w	r2, r2, #1
 8008e42:	d00f      	beq.n	8008e64 <HAL_SPI_TransmitReceive+0x13c>
 8008e44:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	b15b      	cbz	r3, 8008e64 <HAL_SPI_TransmitReceive+0x13c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e4e:	68c9      	ldr	r1, [r1, #12]
 8008e50:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e54:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8008e56:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8008e62:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e64:	f7fc fc00 	bl	8005668 <HAL_GetTick>
 8008e68:	eba0 0008 	sub.w	r0, r0, r8
 8008e6c:	42b8      	cmp	r0, r7
 8008e6e:	d3ba      	bcc.n	8008de6 <HAL_SPI_TransmitReceive+0xbe>
 8008e70:	1c78      	adds	r0, r7, #1
 8008e72:	d0b8      	beq.n	8008de6 <HAL_SPI_TransmitReceive+0xbe>
        hspi->State = HAL_SPI_STATE_READY;
 8008e74:	2301      	movs	r3, #1
 8008e76:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008e80:	2003      	movs	r0, #3
}
 8008e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e86:	b10b      	cbz	r3, 8008e8c <HAL_SPI_TransmitReceive+0x164>
 8008e88:	2e01      	cmp	r6, #1
 8008e8a:	d10b      	bne.n	8008ea4 <HAL_SPI_TransmitReceive+0x17c>
      if (hspi->TxXferCount > 1U)
 8008e8c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d909      	bls.n	8008ea8 <HAL_SPI_TransmitReceive+0x180>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e94:	f835 3b02 	ldrh.w	r3, [r5], #2
 8008e98:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount -= 2U;
 8008e9a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e9c:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008e9e:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8008ea4:	2501      	movs	r5, #1
 8008ea6:	e048      	b.n	8008f3a <HAL_SPI_TransmitReceive+0x212>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008ea8:	782b      	ldrb	r3, [r5, #0]
 8008eaa:	730b      	strb	r3, [r1, #12]
        hspi->pTxBuffPtr++;
 8008eac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008eae:	3301      	adds	r3, #1
 8008eb0:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8008eb2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008eb4:	3b01      	subs	r3, #1
 8008eb6:	e7f3      	b.n	8008ea0 <HAL_SPI_TransmitReceive+0x178>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008eb8:	6822      	ldr	r2, [r4, #0]
 8008eba:	6893      	ldr	r3, [r2, #8]
 8008ebc:	0799      	lsls	r1, r3, #30
 8008ebe:	d511      	bpl.n	8008ee4 <HAL_SPI_TransmitReceive+0x1bc>
 8008ec0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	b173      	cbz	r3, 8008ee4 <HAL_SPI_TransmitReceive+0x1bc>
 8008ec6:	b165      	cbz	r5, 8008ee2 <HAL_SPI_TransmitReceive+0x1ba>
        if (hspi->TxXferCount > 1U)
 8008ec8:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008eca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8008ecc:	b289      	uxth	r1, r1
 8008ece:	2901      	cmp	r1, #1
 8008ed0:	d93d      	bls.n	8008f4e <HAL_SPI_TransmitReceive+0x226>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ed2:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008ed6:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ed8:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008eda:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008edc:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8008ee2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ee4:	6822      	ldr	r2, [r4, #0]
 8008ee6:	6891      	ldr	r1, [r2, #8]
 8008ee8:	f011 0101 	ands.w	r1, r1, #1
 8008eec:	d01d      	beq.n	8008f2a <HAL_SPI_TransmitReceive+0x202>
 8008eee:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	b1cb      	cbz	r3, 8008f2a <HAL_SPI_TransmitReceive+0x202>
        if (hspi->RxXferCount > 1U)
 8008ef6:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008efa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8008efc:	b280      	uxth	r0, r0
 8008efe:	2801      	cmp	r0, #1
 8008f00:	d92d      	bls.n	8008f5e <HAL_SPI_TransmitReceive+0x236>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f02:	68d0      	ldr	r0, [r2, #12]
 8008f04:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f08:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008f0a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008f0e:	3b02      	subs	r3, #2
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008f16:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f1e:	bf9e      	ittt	ls
 8008f20:	6853      	ldrls	r3, [r2, #4]
 8008f22:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 8008f26:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 8008f28:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f2a:	f7fc fb9d 	bl	8005668 <HAL_GetTick>
 8008f2e:	eba0 0008 	sub.w	r0, r0, r8
 8008f32:	42b8      	cmp	r0, r7
 8008f34:	d301      	bcc.n	8008f3a <HAL_SPI_TransmitReceive+0x212>
 8008f36:	1c7b      	adds	r3, r7, #1
 8008f38:	d19c      	bne.n	8008e74 <HAL_SPI_TransmitReceive+0x14c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f3a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1ba      	bne.n	8008eb8 <HAL_SPI_TransmitReceive+0x190>
 8008f42:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1b5      	bne.n	8008eb8 <HAL_SPI_TransmitReceive+0x190>
 8008f4c:	e752      	b.n	8008df4 <HAL_SPI_TransmitReceive+0xcc>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8008f52:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008f54:	3301      	adds	r3, #1
 8008f56:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8008f58:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	e7bf      	b.n	8008ede <HAL_SPI_TransmitReceive+0x1b6>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f5e:	7b12      	ldrb	r2, [r2, #12]
 8008f60:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008f62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f64:	3301      	adds	r3, #1
 8008f66:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8008f68:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8008f74:	e7d8      	b.n	8008f28 <HAL_SPI_TransmitReceive+0x200>
  hspi->State = HAL_SPI_STATE_READY;
 8008f76:	2301      	movs	r3, #1
 8008f78:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8008f7c:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f80:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8008f82:	3800      	subs	r0, #0
 8008f84:	bf18      	it	ne
 8008f86:	2001      	movne	r0, #1
 8008f88:	e77b      	b.n	8008e82 <HAL_SPI_TransmitReceive+0x15a>
    return HAL_BUSY;
 8008f8a:	2002      	movs	r0, #2
 8008f8c:	e779      	b.n	8008e82 <HAL_SPI_TransmitReceive+0x15a>

08008f8e <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008f8e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f90:	e852 3f00 	ldrex	r3, [r2]
 8008f94:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f98:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8008f9c:	6802      	ldr	r2, [r0, #0]
 8008f9e:	2900      	cmp	r1, #0
 8008fa0:	d1f5      	bne.n	8008f8e <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa2:	f102 0308 	add.w	r3, r2, #8
 8008fa6:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008faa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fae:	f102 0c08 	add.w	ip, r2, #8
 8008fb2:	e84c 3100 	strex	r1, r3, [ip]
 8008fb6:	2900      	cmp	r1, #0
 8008fb8:	d1f3      	bne.n	8008fa2 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fba:	2320      	movs	r3, #32
 8008fbc:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8008fc0:	4770      	bx	lr
	...

08008fc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fc4:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fc6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc8:	e852 3f00 	ldrex	r3, [r2]
 8008fcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8008fd4:	6802      	ldr	r2, [r0, #0]
 8008fd6:	2900      	cmp	r1, #0
 8008fd8:	d1f5      	bne.n	8008fc6 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008fda:	4c0f      	ldr	r4, [pc, #60]	@ (8009018 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fdc:	f102 0308 	add.w	r3, r2, #8
 8008fe0:	e853 3f00 	ldrex	r3, [r3]
 8008fe4:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe6:	f102 0c08 	add.w	ip, r2, #8
 8008fea:	e84c 3100 	strex	r1, r3, [ip]
 8008fee:	2900      	cmp	r1, #0
 8008ff0:	d1f4      	bne.n	8008fdc <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ff2:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d107      	bne.n	8009008 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff8:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ffc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009000:	e842 3100 	strex	r1, r3, [r2]
 8009004:	2900      	cmp	r1, #0
 8009006:	d1f7      	bne.n	8008ff8 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009008:	2320      	movs	r3, #32
 800900a:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800900e:	2300      	movs	r3, #0
 8009010:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009012:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8009014:	bd10      	pop	{r4, pc}
 8009016:	bf00      	nop
 8009018:	effffffe 	.word	0xeffffffe

0800901c <HAL_UART_Transmit_DMA>:
{
 800901c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901e:	4604      	mov	r4, r0
 8009020:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8009022:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
 8009026:	2d20      	cmp	r5, #32
 8009028:	d132      	bne.n	8009090 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 800902a:	b1f1      	cbz	r1, 800906a <HAL_UART_Transmit_DMA+0x4e>
 800902c:	b1ea      	cbz	r2, 800906a <HAL_UART_Transmit_DMA+0x4e>
    if (huart->hdmatx != NULL)
 800902e:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->TxXferCount = Size;
 8009030:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxXferSize  = Size;
 8009034:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009038:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800903a:	2221      	movs	r2, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800903c:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 8009040:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009042:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009046:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 8009048:	b188      	cbz	r0, 800906e <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800904a:	4f12      	ldr	r7, [pc, #72]	@ (8009094 <HAL_UART_Transmit_DMA+0x78>)
 800904c:	62c7      	str	r7, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800904e:	4f12      	ldr	r7, [pc, #72]	@ (8009098 <HAL_UART_Transmit_DMA+0x7c>)
 8009050:	6307      	str	r7, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009052:	4f12      	ldr	r7, [pc, #72]	@ (800909c <HAL_UART_Transmit_DMA+0x80>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009054:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 8009056:	e9c0 760d 	strd	r7, r6, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800905a:	f7fd fab7 	bl	80065cc <HAL_DMA_Start_IT>
 800905e:	b130      	cbz	r0, 800906e <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009060:	2310      	movs	r3, #16
 8009062:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 8009066:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 800906a:	2001      	movs	r0, #1
}
 800906c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	2240      	movs	r2, #64	@ 0x40
 8009072:	621a      	str	r2, [r3, #32]
 8009074:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009076:	f102 0308 	add.w	r3, r2, #8
 800907a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800907e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009082:	f102 0108 	add.w	r1, r2, #8
 8009086:	e841 3000 	strex	r0, r3, [r1]
 800908a:	2800      	cmp	r0, #0
 800908c:	d1f3      	bne.n	8009076 <HAL_UART_Transmit_DMA+0x5a>
 800908e:	e7ed      	b.n	800906c <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 8009090:	2002      	movs	r0, #2
 8009092:	e7eb      	b.n	800906c <HAL_UART_Transmit_DMA+0x50>
 8009094:	080090a3 	.word	0x080090a3
 8009098:	080090eb 	.word	0x080090eb
 800909c:	080090f9 	.word	0x080090f9

080090a0 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80090a0:	4770      	bx	lr

080090a2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80090a2:	b508      	push	{r3, lr}
 80090a4:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090a6:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f013 0320 	ands.w	r3, r3, #32
 80090b0:	d117      	bne.n	80090e2 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 80090b2:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80090b6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b8:	f102 0308 	add.w	r3, r2, #8
 80090bc:	e853 3f00 	ldrex	r3, [r3]
 80090c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c4:	3208      	adds	r2, #8
 80090c6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80090ca:	6802      	ldr	r2, [r0, #0]
 80090cc:	2900      	cmp	r1, #0
 80090ce:	d1f2      	bne.n	80090b6 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d0:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80090d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d8:	e842 3100 	strex	r1, r3, [r2]
 80090dc:	2900      	cmp	r1, #0
 80090de:	d1f7      	bne.n	80090d0 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80090e0:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80090e2:	f7ff ffdd 	bl	80090a0 <HAL_UART_TxCpltCallback>
}
 80090e6:	e7fb      	b.n	80090e0 <UART_DMATransmitCplt+0x3e>

080090e8 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 80090e8:	4770      	bx	lr

080090ea <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80090ea:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80090ec:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80090ee:	f7ff fffb 	bl	80090e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090f2:	bd08      	pop	{r3, pc}

080090f4 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80090f4:	4770      	bx	lr

080090f6 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 80090f6:	4770      	bx	lr

080090f8 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090f8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 80090fa:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80090fc:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80090fe:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009102:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009106:	68a2      	ldr	r2, [r4, #8]
 8009108:	0612      	lsls	r2, r2, #24
 800910a:	d506      	bpl.n	800911a <UART_DMAError+0x22>
 800910c:	2b21      	cmp	r3, #33	@ 0x21
 800910e:	d104      	bne.n	800911a <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009110:	2300      	movs	r3, #0
 8009112:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009116:	f7ff ff3a 	bl	8008f8e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800911a:	68a3      	ldr	r3, [r4, #8]
 800911c:	065b      	lsls	r3, r3, #25
 800911e:	d506      	bpl.n	800912e <UART_DMAError+0x36>
 8009120:	2d22      	cmp	r5, #34	@ 0x22
 8009122:	d104      	bne.n	800912e <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009124:	2300      	movs	r3, #0
 8009126:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800912a:	f7ff ff4b 	bl	8008fc4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800912e:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8009132:	f043 0310 	orr.w	r3, r3, #16
 8009136:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800913a:	f7fb fbe1 	bl	8004900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800913e:	bd38      	pop	{r3, r4, r5, pc}

08009140 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009140:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009142:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8009144:	2300      	movs	r3, #0
 8009146:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800914a:	f7fb fbd9 	bl	8004900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800914e:	bd08      	pop	{r3, pc}

08009150 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009150:	6803      	ldr	r3, [r0, #0]
 8009152:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009154:	681a      	ldr	r2, [r3, #0]
{
 8009156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 800915a:	f640 060f 	movw	r6, #2063	@ 0x80f
 800915e:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009160:	689d      	ldr	r5, [r3, #8]
{
 8009162:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8009164:	d110      	bne.n	8009188 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009166:	068e      	lsls	r6, r1, #26
 8009168:	f140 8097 	bpl.w	800929a <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800916c:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009170:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 8009174:	433e      	orrs	r6, r7
 8009176:	f000 8090 	beq.w	800929a <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 800917a:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 8085 	beq.w	800928c <HAL_UART_IRQHandler+0x13c>
}
 8009182:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009186:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009188:	4ea8      	ldr	r6, [pc, #672]	@ (800942c <HAL_UART_IRQHandler+0x2dc>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800918a:	48a9      	ldr	r0, [pc, #676]	@ (8009430 <HAL_UART_IRQHandler+0x2e0>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800918c:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800918e:	4010      	ands	r0, r2
 8009190:	4330      	orrs	r0, r6
 8009192:	f000 8082 	beq.w	800929a <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009196:	07cf      	lsls	r7, r1, #31
 8009198:	d509      	bpl.n	80091ae <HAL_UART_IRQHandler+0x5e>
 800919a:	05d0      	lsls	r0, r2, #23
 800919c:	d507      	bpl.n	80091ae <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800919e:	2001      	movs	r0, #1
 80091a0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091a2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80091a6:	f040 0001 	orr.w	r0, r0, #1
 80091aa:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091ae:	078f      	lsls	r7, r1, #30
 80091b0:	d509      	bpl.n	80091c6 <HAL_UART_IRQHandler+0x76>
 80091b2:	07e8      	lsls	r0, r5, #31
 80091b4:	d507      	bpl.n	80091c6 <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091b6:	2002      	movs	r0, #2
 80091b8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091ba:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80091be:	f040 0004 	orr.w	r0, r0, #4
 80091c2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091c6:	074f      	lsls	r7, r1, #29
 80091c8:	d509      	bpl.n	80091de <HAL_UART_IRQHandler+0x8e>
 80091ca:	07e8      	lsls	r0, r5, #31
 80091cc:	d507      	bpl.n	80091de <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80091ce:	2004      	movs	r0, #4
 80091d0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091d2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80091d6:	f040 0002 	orr.w	r0, r0, #2
 80091da:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80091de:	070f      	lsls	r7, r1, #28
 80091e0:	d50b      	bpl.n	80091fa <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80091e2:	f002 0020 	and.w	r0, r2, #32
 80091e6:	4330      	orrs	r0, r6
 80091e8:	d007      	beq.n	80091fa <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80091ea:	2008      	movs	r0, #8
 80091ec:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091ee:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80091f2:	f040 0008 	orr.w	r0, r0, #8
 80091f6:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80091fa:	050e      	lsls	r6, r1, #20
 80091fc:	d50a      	bpl.n	8009214 <HAL_UART_IRQHandler+0xc4>
 80091fe:	0150      	lsls	r0, r2, #5
 8009200:	d508      	bpl.n	8009214 <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009202:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009206:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009208:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800920c:	f043 0320 	orr.w	r3, r3, #32
 8009210:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009214:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009218:	2b00      	cmp	r3, #0
 800921a:	d037      	beq.n	800928c <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800921c:	068b      	lsls	r3, r1, #26
 800921e:	d509      	bpl.n	8009234 <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009220:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009224:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 8009228:	432a      	orrs	r2, r5
 800922a:	d003      	beq.n	8009234 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 800922c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800922e:	b10b      	cbz	r3, 8009234 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8009230:	4620      	mov	r0, r4
 8009232:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009234:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 8009236:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800923a:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800923c:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009244:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8009248:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800924a:	d021      	beq.n	8009290 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 800924c:	f7ff feba 	bl	8008fc4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009250:	68b3      	ldr	r3, [r6, #8]
 8009252:	065f      	lsls	r7, r3, #25
 8009254:	d517      	bpl.n	8009286 <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009256:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009258:	f102 0308 	add.w	r3, r2, #8
 800925c:	e853 3f00 	ldrex	r3, [r3]
 8009260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009264:	3208      	adds	r2, #8
 8009266:	e842 3100 	strex	r1, r3, [r2]
 800926a:	2900      	cmp	r1, #0
 800926c:	d1f3      	bne.n	8009256 <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 800926e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8009272:	b140      	cbz	r0, 8009286 <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009274:	4b6f      	ldr	r3, [pc, #444]	@ (8009434 <HAL_UART_IRQHandler+0x2e4>)
 8009276:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009278:	f7fd fa1a 	bl	80066b0 <HAL_DMA_Abort_IT>
 800927c:	b130      	cbz	r0, 800928c <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800927e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8009282:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8009284:	e77d      	b.n	8009182 <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 8009286:	4620      	mov	r0, r4
 8009288:	f7fb fb3a 	bl	8004900 <HAL_UART_ErrorCallback>
}
 800928c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 8009290:	f7fb fb36 	bl	8004900 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009294:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 8009298:	e7f8      	b.n	800928c <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800929a:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800929c:	2801      	cmp	r0, #1
 800929e:	f040 808d 	bne.w	80093bc <HAL_UART_IRQHandler+0x26c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80092a2:	06ce      	lsls	r6, r1, #27
 80092a4:	f140 808a 	bpl.w	80093bc <HAL_UART_IRQHandler+0x26c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80092a8:	06d0      	lsls	r0, r2, #27
 80092aa:	f140 8087 	bpl.w	80093bc <HAL_UART_IRQHandler+0x26c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092ae:	2210      	movs	r2, #16
 80092b0:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b2:	6899      	ldr	r1, [r3, #8]
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092b4:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b8:	0649      	lsls	r1, r1, #25
 80092ba:	d551      	bpl.n	8009360 <HAL_UART_IRQHandler+0x210>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092bc:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80092c0:	6808      	ldr	r0, [r1, #0]
 80092c2:	6841      	ldr	r1, [r0, #4]
 80092c4:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 80092c6:	2900      	cmp	r1, #0
 80092c8:	d042      	beq.n	8009350 <HAL_UART_IRQHandler+0x200>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092ca:	4291      	cmp	r1, r2
 80092cc:	d240      	bcs.n	8009350 <HAL_UART_IRQHandler+0x200>
        huart->RxXferCount = nb_remaining_rx_data;
 80092ce:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80092d2:	6802      	ldr	r2, [r0, #0]
 80092d4:	0692      	lsls	r2, r2, #26
 80092d6:	d42f      	bmi.n	8009338 <HAL_UART_IRQHandler+0x1e8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e0:	e843 2100 	strex	r1, r2, [r3]
 80092e4:	2900      	cmp	r1, #0
 80092e6:	d1f7      	bne.n	80092d8 <HAL_UART_IRQHandler+0x188>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e8:	f103 0208 	add.w	r2, r3, #8
 80092ec:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092f0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f4:	f103 0008 	add.w	r0, r3, #8
 80092f8:	e840 2100 	strex	r1, r2, [r0]
 80092fc:	2900      	cmp	r1, #0
 80092fe:	d1f3      	bne.n	80092e8 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009300:	f103 0208 	add.w	r2, r3, #8
 8009304:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009308:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930c:	f103 0008 	add.w	r0, r3, #8
 8009310:	e840 2100 	strex	r1, r2, [r0]
 8009314:	2900      	cmp	r1, #0
 8009316:	d1f3      	bne.n	8009300 <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 8009318:	2220      	movs	r2, #32
 800931a:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800931e:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009320:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009324:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009328:	e843 2100 	strex	r1, r2, [r3]
 800932c:	2900      	cmp	r1, #0
 800932e:	d1f7      	bne.n	8009320 <HAL_UART_IRQHandler+0x1d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009330:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8009334:	f7fd f98a 	bl	800664c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009338:	2302      	movs	r3, #2
 800933a:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800933c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8009340:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8009344:	1ac9      	subs	r1, r1, r3
 8009346:	b289      	uxth	r1, r1
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009348:	4620      	mov	r0, r4
 800934a:	f7fb f9f9 	bl	8004740 <HAL_UARTEx_RxEventCallback>
 800934e:	e79d      	b.n	800928c <HAL_UART_IRQHandler+0x13c>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009350:	4291      	cmp	r1, r2
 8009352:	d19b      	bne.n	800928c <HAL_UART_IRQHandler+0x13c>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009354:	6803      	ldr	r3, [r0, #0]
 8009356:	069b      	lsls	r3, r3, #26
 8009358:	d598      	bpl.n	800928c <HAL_UART_IRQHandler+0x13c>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800935a:	2302      	movs	r3, #2
 800935c:	6723      	str	r3, [r4, #112]	@ 0x70
 800935e:	e7f3      	b.n	8009348 <HAL_UART_IRQHandler+0x1f8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009360:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 8009364:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 8009368:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800936a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800936c:	2800      	cmp	r0, #0
 800936e:	d08d      	beq.n	800928c <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009370:	1a52      	subs	r2, r2, r1
 8009372:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 8009374:	2900      	cmp	r1, #0
 8009376:	d089      	beq.n	800928c <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009378:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800937c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009380:	e843 2000 	strex	r0, r2, [r3]
 8009384:	2800      	cmp	r0, #0
 8009386:	d1f7      	bne.n	8009378 <HAL_UART_IRQHandler+0x228>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009388:	4d2b      	ldr	r5, [pc, #172]	@ (8009438 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938a:	f103 0208 	add.w	r2, r3, #8
 800938e:	e852 2f00 	ldrex	r2, [r2]
 8009392:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009394:	f103 0608 	add.w	r6, r3, #8
 8009398:	e846 2000 	strex	r0, r2, [r6]
 800939c:	2800      	cmp	r0, #0
 800939e:	d1f4      	bne.n	800938a <HAL_UART_IRQHandler+0x23a>
        huart->RxState = HAL_UART_STATE_READY;
 80093a0:	2220      	movs	r2, #32
 80093a2:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 80093a6:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093a8:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093aa:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ae:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b2:	e843 2000 	strex	r0, r2, [r3]
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d1f7      	bne.n	80093aa <HAL_UART_IRQHandler+0x25a>
 80093ba:	e7ce      	b.n	800935a <HAL_UART_IRQHandler+0x20a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80093bc:	02cf      	lsls	r7, r1, #11
 80093be:	d509      	bpl.n	80093d4 <HAL_UART_IRQHandler+0x284>
 80093c0:	026e      	lsls	r6, r5, #9
 80093c2:	d507      	bpl.n	80093d4 <HAL_UART_IRQHandler+0x284>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80093c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80093c8:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80093ca:	621a      	str	r2, [r3, #32]
}
 80093cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80093d0:	f000 bb4a 	b.w	8009a68 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80093d4:	0608      	lsls	r0, r1, #24
 80093d6:	d50b      	bpl.n	80093f0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80093d8:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80093dc:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 80093e0:	4328      	orrs	r0, r5
 80093e2:	d005      	beq.n	80093f0 <HAL_UART_IRQHandler+0x2a0>
    if (huart->TxISR != NULL)
 80093e4:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f43f af50 	beq.w	800928c <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 80093ec:	4620      	mov	r0, r4
 80093ee:	e6c8      	b.n	8009182 <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80093f0:	064f      	lsls	r7, r1, #25
 80093f2:	d511      	bpl.n	8009418 <HAL_UART_IRQHandler+0x2c8>
 80093f4:	0656      	lsls	r6, r2, #25
 80093f6:	d50f      	bpl.n	8009418 <HAL_UART_IRQHandler+0x2c8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f8:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009400:	e843 2100 	strex	r1, r2, [r3]
 8009404:	2900      	cmp	r1, #0
 8009406:	d1f7      	bne.n	80093f8 <HAL_UART_IRQHandler+0x2a8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009408:	2320      	movs	r3, #32
 800940a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800940e:	67a1      	str	r1, [r4, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009410:	4620      	mov	r0, r4
 8009412:	f7ff fe45 	bl	80090a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009416:	e739      	b.n	800928c <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009418:	020d      	lsls	r5, r1, #8
 800941a:	d50f      	bpl.n	800943c <HAL_UART_IRQHandler+0x2ec>
 800941c:	0050      	lsls	r0, r2, #1
 800941e:	d50d      	bpl.n	800943c <HAL_UART_IRQHandler+0x2ec>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009420:	4620      	mov	r0, r4
}
 8009422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009426:	f000 bb21 	b.w	8009a6c <HAL_UARTEx_TxFifoEmptyCallback>
 800942a:	bf00      	nop
 800942c:	10000001 	.word	0x10000001
 8009430:	04000120 	.word	0x04000120
 8009434:	08009141 	.word	0x08009141
 8009438:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800943c:	01cb      	lsls	r3, r1, #7
 800943e:	f57f af25 	bpl.w	800928c <HAL_UART_IRQHandler+0x13c>
 8009442:	2a00      	cmp	r2, #0
 8009444:	f6bf af22 	bge.w	800928c <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009448:	4620      	mov	r0, r4
}
 800944a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800944e:	f000 bb0c 	b.w	8009a6a <HAL_UARTEx_RxFifoFullCallback>
 8009452:	bf00      	nop

08009454 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009454:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8009456:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009458:	2301      	movs	r3, #1
 800945a:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800945c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800945e:	2b01      	cmp	r3, #1
 8009460:	d105      	bne.n	800946e <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009462:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8009466:	0849      	lsrs	r1, r1, #1
 8009468:	f7fb f96a 	bl	8004740 <HAL_UARTEx_RxEventCallback>
}
 800946c:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 800946e:	f7ff fe42 	bl	80090f6 <HAL_UART_RxHalfCpltCallback>
}
 8009472:	e7fb      	b.n	800946c <UART_DMARxHalfCplt+0x18>

08009474 <UART_DMAReceiveCplt>:
{
 8009474:	b508      	push	{r3, lr}
 8009476:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009478:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f013 0320 	ands.w	r3, r3, #32
 8009482:	d131      	bne.n	80094e8 <UART_DMAReceiveCplt+0x74>
    huart->RxXferCount = 0U;
 8009484:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009488:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948a:	e852 3f00 	ldrex	r3, [r2]
 800948e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009492:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8009496:	6803      	ldr	r3, [r0, #0]
 8009498:	2900      	cmp	r1, #0
 800949a:	d1f5      	bne.n	8009488 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949c:	f103 0208 	add.w	r2, r3, #8
 80094a0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094a4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a8:	f103 0c08 	add.w	ip, r3, #8
 80094ac:	e84c 2100 	strex	r1, r2, [ip]
 80094b0:	2900      	cmp	r1, #0
 80094b2:	d1f3      	bne.n	800949c <UART_DMAReceiveCplt+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b4:	f103 0208 	add.w	r2, r3, #8
 80094b8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	f103 0c08 	add.w	ip, r3, #8
 80094c4:	e84c 2100 	strex	r1, r2, [ip]
 80094c8:	2900      	cmp	r1, #0
 80094ca:	d1f3      	bne.n	80094b4 <UART_DMAReceiveCplt+0x40>
    huart->RxState = HAL_UART_STATE_READY;
 80094cc:	2220      	movs	r2, #32
 80094ce:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094d2:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80094d4:	2a01      	cmp	r2, #1
 80094d6:	d107      	bne.n	80094e8 <UART_DMAReceiveCplt+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094dc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e0:	e843 2100 	strex	r1, r2, [r3]
 80094e4:	2900      	cmp	r1, #0
 80094e6:	d1f7      	bne.n	80094d8 <UART_DMAReceiveCplt+0x64>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094e8:	2300      	movs	r3, #0
 80094ea:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094ec:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d104      	bne.n	80094fc <UART_DMAReceiveCplt+0x88>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094f2:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80094f6:	f7fb f923 	bl	8004740 <HAL_UARTEx_RxEventCallback>
}
 80094fa:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 80094fc:	f7ff fdfa 	bl	80090f4 <HAL_UART_RxCpltCallback>
}
 8009500:	e7fb      	b.n	80094fa <UART_DMAReceiveCplt+0x86>
	...

08009504 <UART_SetConfig>:
{
 8009504:	b538      	push	{r3, r4, r5, lr}
 8009506:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009508:	69c0      	ldr	r0, [r0, #28]
 800950a:	6921      	ldr	r1, [r4, #16]
 800950c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800950e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009510:	430a      	orrs	r2, r1
 8009512:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009514:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009516:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009518:	497c      	ldr	r1, [pc, #496]	@ (800970c <UART_SetConfig+0x208>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800951a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800951c:	4029      	ands	r1, r5
 800951e:	430a      	orrs	r2, r1
 8009520:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009522:	685a      	ldr	r2, [r3, #4]
 8009524:	68e1      	ldr	r1, [r4, #12]
 8009526:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800952a:	430a      	orrs	r2, r1
 800952c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800952e:	4a78      	ldr	r2, [pc, #480]	@ (8009710 <UART_SetConfig+0x20c>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009530:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009532:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8009534:	bf1c      	itt	ne
 8009536:	6a22      	ldrne	r2, [r4, #32]
 8009538:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800953a:	689a      	ldr	r2, [r3, #8]
 800953c:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8009540:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8009544:	430a      	orrs	r2, r1
 8009546:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800954a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800954c:	f022 020f 	bic.w	r2, r2, #15
 8009550:	430a      	orrs	r2, r1
 8009552:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009554:	4a6f      	ldr	r2, [pc, #444]	@ (8009714 <UART_SetConfig+0x210>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d130      	bne.n	80095bc <UART_SetConfig+0xb8>
 800955a:	4b6f      	ldr	r3, [pc, #444]	@ (8009718 <UART_SetConfig+0x214>)
 800955c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009560:	f003 0303 	and.w	r3, r3, #3
 8009564:	2b02      	cmp	r3, #2
 8009566:	f000 80cc 	beq.w	8009702 <UART_SetConfig+0x1fe>
 800956a:	2b03      	cmp	r3, #3
 800956c:	f000 80b9 	beq.w	80096e2 <UART_SetConfig+0x1de>
 8009570:	2b01      	cmp	r3, #1
 8009572:	f000 80bd 	beq.w	80096f0 <UART_SetConfig+0x1ec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009576:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800957a:	f040 80bf 	bne.w	80096fc <UART_SetConfig+0x1f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800957e:	f7ff f879 	bl	8008674 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8009582:	2800      	cmp	r0, #0
 8009584:	d066      	beq.n	8009654 <UART_SetConfig+0x150>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009586:	6861      	ldr	r1, [r4, #4]
 8009588:	4b64      	ldr	r3, [pc, #400]	@ (800971c <UART_SetConfig+0x218>)
 800958a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800958c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8009590:	fbb0 f2f2 	udiv	r2, r0, r2
 8009594:	084b      	lsrs	r3, r1, #1
 8009596:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800959a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800959e:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095a2:	f1a3 0110 	sub.w	r1, r3, #16
 80095a6:	4291      	cmp	r1, r2
 80095a8:	d81f      	bhi.n	80095ea <UART_SetConfig+0xe6>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095aa:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 80095ae:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095b0:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095b2:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80095b6:	4313      	orrs	r3, r2
 80095b8:	60cb      	str	r3, [r1, #12]
 80095ba:	e04b      	b.n	8009654 <UART_SetConfig+0x150>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095bc:	4a58      	ldr	r2, [pc, #352]	@ (8009720 <UART_SetConfig+0x21c>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d115      	bne.n	80095ee <UART_SetConfig+0xea>
 80095c2:	4b55      	ldr	r3, [pc, #340]	@ (8009718 <UART_SetConfig+0x214>)
 80095c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095c8:	f003 030c 	and.w	r3, r3, #12
 80095cc:	2b08      	cmp	r3, #8
 80095ce:	f000 8098 	beq.w	8009702 <UART_SetConfig+0x1fe>
 80095d2:	d808      	bhi.n	80095e6 <UART_SetConfig+0xe2>
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f040 808b 	bne.w	80096f0 <UART_SetConfig+0x1ec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095da:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80095de:	d169      	bne.n	80096b4 <UART_SetConfig+0x1b0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80095e0:	f7ff f836 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
        break;
 80095e4:	e7cd      	b.n	8009582 <UART_SetConfig+0x7e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095e6:	2b0c      	cmp	r3, #12
 80095e8:	d07b      	beq.n	80096e2 <UART_SetConfig+0x1de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095ea:	2001      	movs	r0, #1
 80095ec:	e033      	b.n	8009656 <UART_SetConfig+0x152>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095ee:	4a4d      	ldr	r2, [pc, #308]	@ (8009724 <UART_SetConfig+0x220>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d109      	bne.n	8009608 <UART_SetConfig+0x104>
 80095f4:	4b48      	ldr	r3, [pc, #288]	@ (8009718 <UART_SetConfig+0x214>)
 80095f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80095fe:	2b20      	cmp	r3, #32
 8009600:	d07f      	beq.n	8009702 <UART_SetConfig+0x1fe>
 8009602:	d9e7      	bls.n	80095d4 <UART_SetConfig+0xd0>
 8009604:	2b30      	cmp	r3, #48	@ 0x30
 8009606:	e7ef      	b.n	80095e8 <UART_SetConfig+0xe4>
 8009608:	4a47      	ldr	r2, [pc, #284]	@ (8009728 <UART_SetConfig+0x224>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d109      	bne.n	8009622 <UART_SetConfig+0x11e>
 800960e:	4b42      	ldr	r3, [pc, #264]	@ (8009718 <UART_SetConfig+0x214>)
 8009610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009614:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009618:	2b80      	cmp	r3, #128	@ 0x80
 800961a:	d072      	beq.n	8009702 <UART_SetConfig+0x1fe>
 800961c:	d9da      	bls.n	80095d4 <UART_SetConfig+0xd0>
 800961e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009620:	e7e2      	b.n	80095e8 <UART_SetConfig+0xe4>
 8009622:	4a3b      	ldr	r2, [pc, #236]	@ (8009710 <UART_SetConfig+0x20c>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d1e0      	bne.n	80095ea <UART_SetConfig+0xe6>
 8009628:	4b3b      	ldr	r3, [pc, #236]	@ (8009718 <UART_SetConfig+0x214>)
 800962a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800962e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009632:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009636:	d015      	beq.n	8009664 <UART_SetConfig+0x160>
 8009638:	d803      	bhi.n	8009642 <UART_SetConfig+0x13e>
 800963a:	b943      	cbnz	r3, 800964e <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 800963c:	f7ff f808 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
        break;
 8009640:	e007      	b.n	8009652 <UART_SetConfig+0x14e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009642:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009646:	d1d0      	bne.n	80095ea <UART_SetConfig+0xe6>
 8009648:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800964c:	e00b      	b.n	8009666 <UART_SetConfig+0x162>
        pclk = HAL_RCC_GetSysClockFreq();
 800964e:	f7fe fecf 	bl	80083f0 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8009652:	b940      	cbnz	r0, 8009666 <UART_SetConfig+0x162>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009654:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8009656:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800965a:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800965c:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800965e:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8009662:	bd38      	pop	{r3, r4, r5, pc}
        pclk = (uint32_t) HSI_VALUE;
 8009664:	4831      	ldr	r0, [pc, #196]	@ (800972c <UART_SetConfig+0x228>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009666:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009668:	4b2c      	ldr	r3, [pc, #176]	@ (800971c <UART_SetConfig+0x218>)
 800966a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800966c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009670:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8009674:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009678:	4299      	cmp	r1, r3
 800967a:	d8b6      	bhi.n	80095ea <UART_SetConfig+0xe6>
 800967c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8009680:	d8b3      	bhi.n	80095ea <UART_SetConfig+0xe6>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009682:	2300      	movs	r3, #0
 8009684:	4619      	mov	r1, r3
 8009686:	f7f7 fab7 	bl	8000bf8 <__aeabi_uldivmod>
 800968a:	0209      	lsls	r1, r1, #8
 800968c:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8009690:	086b      	lsrs	r3, r5, #1
 8009692:	0200      	lsls	r0, r0, #8
 8009694:	18c0      	adds	r0, r0, r3
 8009696:	462a      	mov	r2, r5
 8009698:	f04f 0300 	mov.w	r3, #0
 800969c:	f141 0100 	adc.w	r1, r1, #0
 80096a0:	f7f7 faaa 	bl	8000bf8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80096a4:	4b22      	ldr	r3, [pc, #136]	@ (8009730 <UART_SetConfig+0x22c>)
 80096a6:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d89d      	bhi.n	80095ea <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80096ae:	6823      	ldr	r3, [r4, #0]
 80096b0:	60d8      	str	r0, [r3, #12]
 80096b2:	e7cf      	b.n	8009654 <UART_SetConfig+0x150>
        pclk = HAL_RCC_GetPCLK1Freq();
 80096b4:	f7fe ffcc 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d0cb      	beq.n	8009654 <UART_SetConfig+0x150>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096bc:	6863      	ldr	r3, [r4, #4]
 80096be:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80096c0:	4a16      	ldr	r2, [pc, #88]	@ (800971c <UART_SetConfig+0x218>)
 80096c2:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80096c6:	fbb0 f0f2 	udiv	r0, r0, r2
 80096ca:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80096ce:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096d2:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80096d6:	f1a0 0210 	sub.w	r2, r0, #16
 80096da:	e7e6      	b.n	80096aa <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetSysClockFreq();
 80096dc:	f7fe fe88 	bl	80083f0 <HAL_RCC_GetSysClockFreq>
        break;
 80096e0:	e7ea      	b.n	80096b8 <UART_SetConfig+0x1b4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096e2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80096e6:	f43f af4e 	beq.w	8009586 <UART_SetConfig+0x82>
        pclk = (uint32_t) LSE_VALUE;
 80096ea:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80096ee:	e7e5      	b.n	80096bc <UART_SetConfig+0x1b8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096f0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80096f4:	d1f2      	bne.n	80096dc <UART_SetConfig+0x1d8>
        pclk = HAL_RCC_GetSysClockFreq();
 80096f6:	f7fe fe7b 	bl	80083f0 <HAL_RCC_GetSysClockFreq>
        break;
 80096fa:	e742      	b.n	8009582 <UART_SetConfig+0x7e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80096fc:	f7fe ffba 	bl	8008674 <HAL_RCC_GetPCLK2Freq>
        break;
 8009700:	e7da      	b.n	80096b8 <UART_SetConfig+0x1b4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009702:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009706:	4809      	ldr	r0, [pc, #36]	@ (800972c <UART_SetConfig+0x228>)
 8009708:	d1d8      	bne.n	80096bc <UART_SetConfig+0x1b8>
 800970a:	e73c      	b.n	8009586 <UART_SetConfig+0x82>
 800970c:	cfff69f3 	.word	0xcfff69f3
 8009710:	40008000 	.word	0x40008000
 8009714:	40013800 	.word	0x40013800
 8009718:	40021000 	.word	0x40021000
 800971c:	08012020 	.word	0x08012020
 8009720:	40004400 	.word	0x40004400
 8009724:	40004800 	.word	0x40004800
 8009728:	40004c00 	.word	0x40004c00
 800972c:	00f42400 	.word	0x00f42400
 8009730:	000ffcff 	.word	0x000ffcff

08009734 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009734:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009736:	071a      	lsls	r2, r3, #28
{
 8009738:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800973a:	d506      	bpl.n	800974a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800973c:	6801      	ldr	r1, [r0, #0]
 800973e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8009740:	684a      	ldr	r2, [r1, #4]
 8009742:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009746:	4322      	orrs	r2, r4
 8009748:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800974a:	07dc      	lsls	r4, r3, #31
 800974c:	d506      	bpl.n	800975c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800974e:	6801      	ldr	r1, [r0, #0]
 8009750:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8009752:	684a      	ldr	r2, [r1, #4]
 8009754:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009758:	4322      	orrs	r2, r4
 800975a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800975c:	0799      	lsls	r1, r3, #30
 800975e:	d506      	bpl.n	800976e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009760:	6801      	ldr	r1, [r0, #0]
 8009762:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8009764:	684a      	ldr	r2, [r1, #4]
 8009766:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800976a:	4322      	orrs	r2, r4
 800976c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800976e:	075a      	lsls	r2, r3, #29
 8009770:	d506      	bpl.n	8009780 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009772:	6801      	ldr	r1, [r0, #0]
 8009774:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8009776:	684a      	ldr	r2, [r1, #4]
 8009778:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800977c:	4322      	orrs	r2, r4
 800977e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009780:	06dc      	lsls	r4, r3, #27
 8009782:	d506      	bpl.n	8009792 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009784:	6801      	ldr	r1, [r0, #0]
 8009786:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8009788:	688a      	ldr	r2, [r1, #8]
 800978a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800978e:	4322      	orrs	r2, r4
 8009790:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009792:	0699      	lsls	r1, r3, #26
 8009794:	d506      	bpl.n	80097a4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009796:	6801      	ldr	r1, [r0, #0]
 8009798:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800979a:	688a      	ldr	r2, [r1, #8]
 800979c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097a0:	4322      	orrs	r2, r4
 80097a2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80097a4:	065a      	lsls	r2, r3, #25
 80097a6:	d50f      	bpl.n	80097c8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097a8:	6801      	ldr	r1, [r0, #0]
 80097aa:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80097ac:	684a      	ldr	r2, [r1, #4]
 80097ae:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80097b2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097b4:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097b8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097ba:	d105      	bne.n	80097c8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097bc:	684a      	ldr	r2, [r1, #4]
 80097be:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80097c0:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80097c4:	4322      	orrs	r2, r4
 80097c6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097c8:	061b      	lsls	r3, r3, #24
 80097ca:	d506      	bpl.n	80097da <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097cc:	6802      	ldr	r2, [r0, #0]
 80097ce:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80097d0:	6853      	ldr	r3, [r2, #4]
 80097d2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80097d6:	430b      	orrs	r3, r1
 80097d8:	6053      	str	r3, [r2, #4]
}
 80097da:	bd10      	pop	{r4, pc}

080097dc <UART_WaitOnFlagUntilTimeout>:
{
 80097dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097e4:	4604      	mov	r4, r0
 80097e6:	460d      	mov	r5, r1
 80097e8:	4617      	mov	r7, r2
 80097ea:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097ec:	6822      	ldr	r2, [r4, #0]
 80097ee:	69d3      	ldr	r3, [r2, #28]
 80097f0:	ea35 0303 	bics.w	r3, r5, r3
 80097f4:	bf0c      	ite	eq
 80097f6:	2301      	moveq	r3, #1
 80097f8:	2300      	movne	r3, #0
 80097fa:	42bb      	cmp	r3, r7
 80097fc:	d001      	beq.n	8009802 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80097fe:	2000      	movs	r0, #0
 8009800:	e022      	b.n	8009848 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8009802:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009806:	d0f2      	beq.n	80097ee <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009808:	f7fb ff2e 	bl	8005668 <HAL_GetTick>
 800980c:	eba0 0008 	sub.w	r0, r0, r8
 8009810:	4548      	cmp	r0, r9
 8009812:	d829      	bhi.n	8009868 <UART_WaitOnFlagUntilTimeout+0x8c>
 8009814:	f1b9 0f00 	cmp.w	r9, #0
 8009818:	d026      	beq.n	8009868 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800981a:	6821      	ldr	r1, [r4, #0]
 800981c:	680b      	ldr	r3, [r1, #0]
 800981e:	075a      	lsls	r2, r3, #29
 8009820:	d5e4      	bpl.n	80097ec <UART_WaitOnFlagUntilTimeout+0x10>
 8009822:	2d80      	cmp	r5, #128	@ 0x80
 8009824:	d0e2      	beq.n	80097ec <UART_WaitOnFlagUntilTimeout+0x10>
 8009826:	2d40      	cmp	r5, #64	@ 0x40
 8009828:	d0e0      	beq.n	80097ec <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800982a:	69ce      	ldr	r6, [r1, #28]
 800982c:	f016 0608 	ands.w	r6, r6, #8
 8009830:	d00c      	beq.n	800984c <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009832:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8009834:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009836:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8009838:	f7ff fbc4 	bl	8008fc4 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800983c:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800983e:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8009842:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8009846:	2001      	movs	r0, #1
}
 8009848:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800984c:	69cb      	ldr	r3, [r1, #28]
 800984e:	051b      	lsls	r3, r3, #20
 8009850:	d5cc      	bpl.n	80097ec <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009852:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009856:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8009858:	4620      	mov	r0, r4
 800985a:	f7ff fbb3 	bl	8008fc4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800985e:	2320      	movs	r3, #32
 8009860:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8009864:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 8009868:	2003      	movs	r0, #3
 800986a:	e7ed      	b.n	8009848 <UART_WaitOnFlagUntilTimeout+0x6c>

0800986c <UART_CheckIdleState>:
{
 800986c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800986e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009870:	2600      	movs	r6, #0
 8009872:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8009876:	f7fb fef7 	bl	8005668 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800987a:	6823      	ldr	r3, [r4, #0]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8009880:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009882:	d51c      	bpl.n	80098be <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009884:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	4632      	mov	r2, r6
 800988c:	4603      	mov	r3, r0
 800988e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009892:	4620      	mov	r0, r4
 8009894:	f7ff ffa2 	bl	80097dc <UART_WaitOnFlagUntilTimeout>
 8009898:	b188      	cbz	r0, 80098be <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800989a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989c:	e852 3f00 	ldrex	r3, [r2]
 80098a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a4:	e842 3100 	strex	r1, r3, [r2]
 80098a8:	2900      	cmp	r1, #0
 80098aa:	d1f6      	bne.n	800989a <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 80098ac:	2320      	movs	r3, #32
 80098ae:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80098b2:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80098b4:	2300      	movs	r3, #0
 80098b6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80098ba:	b002      	add	sp, #8
 80098bc:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098be:	6823      	ldr	r3, [r4, #0]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	075b      	lsls	r3, r3, #29
 80098c4:	d524      	bpl.n	8009910 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	2200      	movs	r2, #0
 80098ce:	462b      	mov	r3, r5
 80098d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80098d4:	4620      	mov	r0, r4
 80098d6:	f7ff ff81 	bl	80097dc <UART_WaitOnFlagUntilTimeout>
 80098da:	b1c8      	cbz	r0, 8009910 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098dc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098de:	e852 3f00 	ldrex	r3, [r2]
 80098e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80098ea:	6822      	ldr	r2, [r4, #0]
 80098ec:	2900      	cmp	r1, #0
 80098ee:	d1f5      	bne.n	80098dc <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f0:	f102 0308 	add.w	r3, r2, #8
 80098f4:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098f8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fc:	f102 0008 	add.w	r0, r2, #8
 8009900:	e840 3100 	strex	r1, r3, [r0]
 8009904:	2900      	cmp	r1, #0
 8009906:	d1f3      	bne.n	80098f0 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8009908:	2320      	movs	r3, #32
 800990a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 800990e:	e7d0      	b.n	80098b2 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8009910:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009912:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8009914:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009918:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800991c:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800991e:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8009920:	e7c8      	b.n	80098b4 <UART_CheckIdleState+0x48>

08009922 <HAL_UART_Init>:
{
 8009922:	b510      	push	{r4, lr}
  if (huart == NULL)
 8009924:	4604      	mov	r4, r0
 8009926:	b350      	cbz	r0, 800997e <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8009928:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800992c:	b91b      	cbnz	r3, 8009936 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800992e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8009932:	f7fa f85b 	bl	80039ec <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8009936:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009938:	2324      	movs	r3, #36	@ 0x24
 800993a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800993e:	6813      	ldr	r3, [r2, #0]
 8009940:	f023 0301 	bic.w	r3, r3, #1
 8009944:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009946:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009948:	b113      	cbz	r3, 8009950 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 800994a:	4620      	mov	r0, r4
 800994c:	f7ff fef2 	bl	8009734 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009950:	4620      	mov	r0, r4
 8009952:	f7ff fdd7 	bl	8009504 <UART_SetConfig>
 8009956:	2801      	cmp	r0, #1
 8009958:	d011      	beq.n	800997e <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800995a:	6823      	ldr	r3, [r4, #0]
 800995c:	685a      	ldr	r2, [r3, #4]
 800995e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009962:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009964:	689a      	ldr	r2, [r3, #8]
 8009966:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800996a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8009972:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8009974:	601a      	str	r2, [r3, #0]
}
 8009976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800997a:	f7ff bf77 	b.w	800986c <UART_CheckIdleState>
}
 800997e:	2001      	movs	r0, #1
 8009980:	bd10      	pop	{r4, pc}
	...

08009984 <UART_Start_Receive_DMA>:
{
 8009984:	b570      	push	{r4, r5, r6, lr}
 8009986:	4613      	mov	r3, r2
 8009988:	4604      	mov	r4, r0
  huart->RxXferSize = Size;
 800998a:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800998e:	2200      	movs	r2, #0
  huart->pRxBuffPtr = pData;
 8009990:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009992:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009996:	2022      	movs	r0, #34	@ 0x22
 8009998:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 800999c:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80099a0:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 80099a2:	b1a0      	cbz	r0, 80099ce <UART_Start_Receive_DMA+0x4a>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80099a4:	4e1c      	ldr	r6, [pc, #112]	@ (8009a18 <UART_Start_Receive_DMA+0x94>)
 80099a6:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80099a8:	4e1c      	ldr	r6, [pc, #112]	@ (8009a1c <UART_Start_Receive_DMA+0x98>)
 80099aa:	6306      	str	r6, [r0, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80099ac:	4e1c      	ldr	r6, [pc, #112]	@ (8009a20 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 80099ae:	e9c0 620d 	strd	r6, r2, [r0, #52]	@ 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80099b2:	460a      	mov	r2, r1
 80099b4:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 80099b8:	f7fc fe08 	bl	80065cc <HAL_DMA_Start_IT>
 80099bc:	b138      	cbz	r0, 80099ce <UART_Start_Receive_DMA+0x4a>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80099be:	2310      	movs	r3, #16
 80099c0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      huart->RxState = HAL_UART_STATE_READY;
 80099c4:	2320      	movs	r3, #32
 80099c6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_ERROR;
 80099ca:	2001      	movs	r0, #1
}
 80099cc:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 80099ce:	6922      	ldr	r2, [r4, #16]
 80099d0:	6823      	ldr	r3, [r4, #0]
 80099d2:	b13a      	cbz	r2, 80099e4 <UART_Start_Receive_DMA+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099dc:	e843 2100 	strex	r1, r2, [r3]
 80099e0:	2900      	cmp	r1, #0
 80099e2:	d1f7      	bne.n	80099d4 <UART_Start_Receive_DMA+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e4:	f103 0208 	add.w	r2, r3, #8
 80099e8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ec:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f0:	f103 0008 	add.w	r0, r3, #8
 80099f4:	e840 2100 	strex	r1, r2, [r0]
 80099f8:	2900      	cmp	r1, #0
 80099fa:	d1f3      	bne.n	80099e4 <UART_Start_Receive_DMA+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fc:	f103 0208 	add.w	r2, r3, #8
 8009a00:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a08:	f103 0108 	add.w	r1, r3, #8
 8009a0c:	e841 2000 	strex	r0, r2, [r1]
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d1f3      	bne.n	80099fc <UART_Start_Receive_DMA+0x78>
 8009a14:	e7da      	b.n	80099cc <UART_Start_Receive_DMA+0x48>
 8009a16:	bf00      	nop
 8009a18:	08009475 	.word	0x08009475
 8009a1c:	08009455 	.word	0x08009455
 8009a20:	080090f9 	.word	0x080090f9

08009a24 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a24:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 8009a26:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a28:	b92b      	cbnz	r3, 8009a36 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a30:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a34:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a36:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a38:	4d09      	ldr	r5, [pc, #36]	@ (8009a60 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a3a:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a3c:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a3e:	4c09      	ldr	r4, [pc, #36]	@ (8009a64 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a40:	0f49      	lsrs	r1, r1, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a42:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a46:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a48:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a4a:	00db      	lsls	r3, r3, #3
 8009a4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8009a50:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a54:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a56:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a58:	00db      	lsls	r3, r3, #3
 8009a5a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8009a5e:	e7e7      	b.n	8009a30 <UARTEx_SetNbDataToProcess+0xc>
 8009a60:	08012040 	.word	0x08012040
 8009a64:	08012038 	.word	0x08012038

08009a68 <HAL_UARTEx_WakeupCallback>:
}
 8009a68:	4770      	bx	lr

08009a6a <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8009a6a:	4770      	bx	lr

08009a6c <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8009a6c:	4770      	bx	lr

08009a6e <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8009a6e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d014      	beq.n	8009aa0 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a76:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009a78:	2324      	movs	r3, #36	@ 0x24
 8009a7a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a7e:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009a80:	6813      	ldr	r3, [r2, #0]
 8009a82:	f023 0301 	bic.w	r3, r3, #1
 8009a86:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a88:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a90:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009a92:	2220      	movs	r2, #32
 8009a94:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009a98:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009aa0:	2002      	movs	r0, #2
}
 8009aa2:	4770      	bx	lr

08009aa4 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8009aa4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8009aa6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009aaa:	2b01      	cmp	r3, #1
{
 8009aac:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8009aae:	d017      	beq.n	8009ae0 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ab0:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009ab2:	2324      	movs	r3, #36	@ 0x24
 8009ab4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ab8:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8009aba:	682b      	ldr	r3, [r5, #0]
 8009abc:	f023 0301 	bic.w	r3, r3, #1
 8009ac0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ac2:	68ab      	ldr	r3, [r5, #8]
 8009ac4:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8009ac8:	4319      	orrs	r1, r3
 8009aca:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8009acc:	f7ff ffaa 	bl	8009a24 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8009ad0:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ad2:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009ad4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009ad8:	2000      	movs	r0, #0
 8009ada:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009ade:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8009ae0:	2002      	movs	r0, #2
 8009ae2:	e7fc      	b.n	8009ade <HAL_UARTEx_SetTxFifoThreshold+0x3a>

08009ae4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8009ae4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8009ae6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009aea:	2b01      	cmp	r3, #1
{
 8009aec:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8009aee:	d017      	beq.n	8009b20 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009af0:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009af2:	2324      	movs	r3, #36	@ 0x24
 8009af4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009af8:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8009afa:	682b      	ldr	r3, [r5, #0]
 8009afc:	f023 0301 	bic.w	r3, r3, #1
 8009b00:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b02:	68ab      	ldr	r3, [r5, #8]
 8009b04:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8009b08:	4319      	orrs	r1, r3
 8009b0a:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8009b0c:	f7ff ff8a 	bl	8009a24 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8009b10:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b12:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009b14:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8009b18:	2000      	movs	r0, #0
 8009b1a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8009b1e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8009b20:	2002      	movs	r0, #2
 8009b22:	e7fc      	b.n	8009b1e <HAL_UARTEx_SetRxFifoThreshold+0x3a>

08009b24 <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 8009b24:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b26:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
 8009b2a:	2e20      	cmp	r6, #32
{
 8009b2c:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b2e:	d11c      	bne.n	8009b6a <HAL_UARTEx_ReceiveToIdle_DMA+0x46>
    if ((pData == NULL) || (Size == 0U))
 8009b30:	b909      	cbnz	r1, 8009b36 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      return HAL_ERROR;
 8009b32:	2001      	movs	r0, #1
}
 8009b34:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 8009b36:	2a00      	cmp	r2, #0
 8009b38:	d0fb      	beq.n	8009b32 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009b42:	f7ff ff1f 	bl	8009984 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 8009b46:	2800      	cmp	r0, #0
 8009b48:	d1f4      	bne.n	8009b34 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b4a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8009b4c:	2b01      	cmp	r3, #1
 8009b4e:	d1f0      	bne.n	8009b32 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b50:	6823      	ldr	r3, [r4, #0]
 8009b52:	2210      	movs	r2, #16
 8009b54:	621a      	str	r2, [r3, #32]
 8009b56:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b58:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b5c:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b60:	e842 3100 	strex	r1, r3, [r2]
 8009b64:	2900      	cmp	r1, #0
 8009b66:	d1f7      	bne.n	8009b58 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
 8009b68:	e7e4      	b.n	8009b34 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 8009b6a:	2002      	movs	r0, #2
 8009b6c:	e7e2      	b.n	8009b34 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

08009b6e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009b6e:	4603      	mov	r3, r0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009b70:	f64b 7280 	movw	r2, #49024	@ 0xbf80
  USBx->ISTR = 0U;
 8009b74:	2000      	movs	r0, #0
 8009b76:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
  USBx->CNTR = (uint16_t)winterruptmask;
 8009b7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8009b7e:	4770      	bx	lr

08009b80 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009b80:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 8009b84:	f423 537e 	bic.w	r3, r3, #16256	@ 0x3f80
 8009b88:	045b      	lsls	r3, r3, #17
 8009b8a:	0c5b      	lsrs	r3, r3, #17
 8009b8c:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 8009b90:	2000      	movs	r0, #0
 8009b92:	4770      	bx	lr

08009b94 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009b94:	b082      	sub	sp, #8
 8009b96:	4603      	mov	r3, r0
 8009b98:	a802      	add	r0, sp, #8
 8009b9a:	e900 0006 	stmdb	r0, {r1, r2}
  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009b9e:	2000      	movs	r0, #0
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  USBx->CNTR = 0U;
 8009ba6:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009baa:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009bae:	f8a3 0050 	strh.w	r0, [r3, #80]	@ 0x50

  return HAL_OK;
}
 8009bb2:	b002      	add	sp, #8
 8009bb4:	4770      	bx	lr
	...

08009bb8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009bba:	780f      	ldrb	r7, [r1, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8009bbc:	78ce      	ldrb	r6, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009bbe:	f830 4027 	ldrh.w	r4, [r0, r7, lsl #2]
 8009bc2:	f424 44ec 	bic.w	r4, r4, #30208	@ 0x7600
 8009bc6:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8009bca:	0424      	lsls	r4, r4, #16
{
 8009bcc:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009bce:	463a      	mov	r2, r7
 8009bd0:	0c24      	lsrs	r4, r4, #16
  switch (ep->type)
 8009bd2:	2e03      	cmp	r6, #3
 8009bd4:	d803      	bhi.n	8009bde <USB_ActivateEndpoint+0x26>
 8009bd6:	e8df f006 	tbb	[pc, r6]
 8009bda:	5149      	.short	0x5149
 8009bdc:	4d4f      	.short	0x4d4f
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 8009bde:	2001      	movs	r0, #1
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009be0:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8009be4:	ea44 040c 	orr.w	r4, r4, ip
 8009be8:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009bec:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8009bf0:	f8df e33c 	ldr.w	lr, [pc, #828]	@ 8009f30 <USB_ActivateEndpoint+0x378>
 8009bf4:	b2a4      	uxth	r4, r4
 8009bf6:	ea04 040e 	and.w	r4, r4, lr
 8009bfa:	433c      	orrs	r4, r7
 8009bfc:	ea4c 0404 	orr.w	r4, ip, r4
 8009c00:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

  if (ep->doublebuffer == 0U)
 8009c04:	7b0c      	ldrb	r4, [r1, #12]
 8009c06:	eb03 05c7 	add.w	r5, r3, r7, lsl #3
 8009c0a:	2c00      	cmp	r4, #0
 8009c0c:	f040 8089 	bne.w	8009d22 <USB_ActivateEndpoint+0x16a>
  {
    if (ep->is_in != 0U)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009c10:	88cc      	ldrh	r4, [r1, #6]
    if (ep->is_in != 0U)
 8009c12:	f891 c001 	ldrb.w	ip, [r1, #1]
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009c16:	0864      	lsrs	r4, r4, #1
 8009c18:	0064      	lsls	r4, r4, #1
    if (ep->is_in != 0U)
 8009c1a:	f1bc 0f00 	cmp.w	ip, #0
 8009c1e:	d030      	beq.n	8009c82 <USB_ActivateEndpoint+0xca>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009c20:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8009c24:	fa15 f181 	uxtah	r1, r5, r1
 8009c28:	f8a1 4400 	strh.w	r4, [r1, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009c2c:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009c30:	064c      	lsls	r4, r1, #25
 8009c32:	d50a      	bpl.n	8009c4a <USB_ActivateEndpoint+0x92>
 8009c34:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009c38:	b289      	uxth	r1, r1
 8009c3a:	ea01 010e 	and.w	r1, r1, lr
 8009c3e:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8009c42:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 8009c46:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009c4a:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009c4e:	4cb6      	ldr	r4, [pc, #728]	@ (8009f28 <USB_ActivateEndpoint+0x370>)
 8009c50:	b289      	uxth	r1, r1
      if (ep->type != EP_TYPE_ISOC)
 8009c52:	2e01      	cmp	r6, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009c54:	ea01 0104 	and.w	r1, r1, r4
      if (ep->type != EP_TYPE_ISOC)
 8009c58:	d001      	beq.n	8009c5e <USB_ActivateEndpoint+0xa6>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009c5a:	f081 0120 	eor.w	r1, r1, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009c5e:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8009c62:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009c66:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
 8009c6a:	e114      	b.n	8009e96 <USB_ActivateEndpoint+0x2de>
      wEpRegVal |= USB_EP_CONTROL;
 8009c6c:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 8009c70:	4630      	mov	r0, r6
      break;
 8009c72:	e7b5      	b.n	8009be0 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 8009c74:	f444 64c0 	orr.w	r4, r4, #1536	@ 0x600
  switch (ep->type)
 8009c78:	2000      	movs	r0, #0
 8009c7a:	e7b1      	b.n	8009be0 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009c7c:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
      break;
 8009c80:	e7fa      	b.n	8009c78 <USB_ActivateEndpoint+0xc0>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009c82:	f8b3 6050 	ldrh.w	r6, [r3, #80]	@ 0x50
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009c86:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009c88:	fa15 f686 	uxtah	r6, r5, r6
 8009c8c:	f8a6 4404 	strh.w	r4, [r6, #1028]	@ 0x404
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009c90:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 8009c94:	fa15 f484 	uxtah	r4, r5, r4
 8009c98:	f8b4 5406 	ldrh.w	r5, [r4, #1030]	@ 0x406
 8009c9c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009ca0:	f8a4 5406 	strh.w	r5, [r4, #1030]	@ 0x406
 8009ca4:	b931      	cbnz	r1, 8009cb4 <USB_ActivateEndpoint+0xfc>
 8009ca6:	f8b4 1406 	ldrh.w	r1, [r4, #1030]	@ 0x406
 8009caa:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8009cae:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8009cb2:	e00a      	b.n	8009cca <USB_ActivateEndpoint+0x112>
 8009cb4:	293e      	cmp	r1, #62	@ 0x3e
 8009cb6:	d826      	bhi.n	8009d06 <USB_ActivateEndpoint+0x14e>
 8009cb8:	084d      	lsrs	r5, r1, #1
 8009cba:	07c9      	lsls	r1, r1, #31
 8009cbc:	f8b4 1406 	ldrh.w	r1, [r4, #1030]	@ 0x406
 8009cc0:	bf48      	it	mi
 8009cc2:	3501      	addmi	r5, #1
 8009cc4:	b289      	uxth	r1, r1
 8009cc6:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 8009cca:	b289      	uxth	r1, r1
 8009ccc:	f8a4 1406 	strh.w	r1, [r4, #1030]	@ 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009cd0:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009cd4:	0449      	lsls	r1, r1, #17
 8009cd6:	d50d      	bpl.n	8009cf4 <USB_ActivateEndpoint+0x13c>
 8009cd8:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009cdc:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8009ce0:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8009ce4:	0409      	lsls	r1, r1, #16
 8009ce6:	0c09      	lsrs	r1, r1, #16
 8009ce8:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8009cec:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009cf0:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009cf4:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009cf8:	4c8c      	ldr	r4, [pc, #560]	@ (8009f2c <USB_ActivateEndpoint+0x374>)
 8009cfa:	b289      	uxth	r1, r1
 8009cfc:	4021      	ands	r1, r4
      if (ep->num == 0U)
 8009cfe:	b96f      	cbnz	r7, 8009d1c <USB_ActivateEndpoint+0x164>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009d00:	f481 5140 	eor.w	r1, r1, #12288	@ 0x3000
 8009d04:	e7ab      	b.n	8009c5e <USB_ActivateEndpoint+0xa6>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009d06:	094d      	lsrs	r5, r1, #5
 8009d08:	06ce      	lsls	r6, r1, #27
 8009d0a:	f8b4 1406 	ldrh.w	r1, [r4, #1030]	@ 0x406
 8009d0e:	bf08      	it	eq
 8009d10:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8009d14:	b289      	uxth	r1, r1
 8009d16:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 8009d1a:	e7c6      	b.n	8009caa <USB_ActivateEndpoint+0xf2>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009d1c:	f481 5100 	eor.w	r1, r1, #8192	@ 0x2000
 8009d20:	e79d      	b.n	8009c5e <USB_ActivateEndpoint+0xa6>
    if (ep->type == EP_TYPE_BULK)
 8009d22:	2e02      	cmp	r6, #2
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009d24:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
    if (ep->type == EP_TYPE_BULK)
 8009d28:	d155      	bne.n	8009dd6 <USB_ActivateEndpoint+0x21e>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009d2a:	b2a4      	uxth	r4, r4
 8009d2c:	ea04 040e 	and.w	r4, r4, lr
 8009d30:	f444 4401 	orr.w	r4, r4, #33024	@ 0x8100
 8009d34:	f044 0480 	orr.w	r4, r4, #128	@ 0x80
 8009d38:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009d3c:	f8b3 7050 	ldrh.w	r7, [r3, #80]	@ 0x50
 8009d40:	890c      	ldrh	r4, [r1, #8]
 8009d42:	fa15 f787 	uxtah	r7, r5, r7
 8009d46:	0864      	lsrs	r4, r4, #1
 8009d48:	0064      	lsls	r4, r4, #1
 8009d4a:	f8a7 4400 	strh.w	r4, [r7, #1024]	@ 0x400
 8009d4e:	f8b3 7050 	ldrh.w	r7, [r3, #80]	@ 0x50
 8009d52:	894c      	ldrh	r4, [r1, #10]
 8009d54:	fa15 f787 	uxtah	r7, r5, r7
 8009d58:	0864      	lsrs	r4, r4, #1
 8009d5a:	0064      	lsls	r4, r4, #1
 8009d5c:	f8a7 4404 	strh.w	r4, [r7, #1028]	@ 0x404
    if (ep->is_in == 0U)
 8009d60:	784c      	ldrb	r4, [r1, #1]
 8009d62:	2c00      	cmp	r4, #0
 8009d64:	f040 80a3 	bne.w	8009eae <USB_ActivateEndpoint+0x2f6>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009d68:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8009d6c:	0467      	lsls	r7, r4, #17
 8009d6e:	d50d      	bpl.n	8009d8c <USB_ActivateEndpoint+0x1d4>
 8009d70:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8009d74:	f424 44e0 	bic.w	r4, r4, #28672	@ 0x7000
 8009d78:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8009d7c:	0424      	lsls	r4, r4, #16
 8009d7e:	0c24      	lsrs	r4, r4, #16
 8009d80:	f444 4440 	orr.w	r4, r4, #49152	@ 0xc000
 8009d84:	f044 0480 	orr.w	r4, r4, #128	@ 0x80
 8009d88:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009d8c:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8009d90:	0666      	lsls	r6, r4, #25
 8009d92:	d50d      	bpl.n	8009db0 <USB_ActivateEndpoint+0x1f8>
 8009d94:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8009d98:	f424 44e0 	bic.w	r4, r4, #28672	@ 0x7000
 8009d9c:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8009da0:	0424      	lsls	r4, r4, #16
 8009da2:	0c24      	lsrs	r4, r4, #16
 8009da4:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8009da8:	f044 04c0 	orr.w	r4, r4, #192	@ 0xc0
 8009dac:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009db0:	f8b3 6050 	ldrh.w	r6, [r3, #80]	@ 0x50
 8009db4:	6909      	ldr	r1, [r1, #16]
 8009db6:	fa15 f686 	uxtah	r6, r5, r6
 8009dba:	f8b6 4402 	ldrh.w	r4, [r6, #1026]	@ 0x402
 8009dbe:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009dc2:	f8a6 4402 	strh.w	r4, [r6, #1026]	@ 0x402
 8009dc6:	b989      	cbnz	r1, 8009dec <USB_ActivateEndpoint+0x234>
 8009dc8:	f8b6 4402 	ldrh.w	r4, [r6, #1026]	@ 0x402
 8009dcc:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8009dd0:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8009dd4:	e016      	b.n	8009e04 <USB_ActivateEndpoint+0x24c>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009dd6:	f424 44e2 	bic.w	r4, r4, #28928	@ 0x7100
 8009dda:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8009dde:	0424      	lsls	r4, r4, #16
 8009de0:	0c24      	lsrs	r4, r4, #16
 8009de2:	ea4c 0c04 	orr.w	ip, ip, r4
 8009de6:	f823 c022 	strh.w	ip, [r3, r2, lsl #2]
 8009dea:	e7a7      	b.n	8009d3c <USB_ActivateEndpoint+0x184>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009dec:	293e      	cmp	r1, #62	@ 0x3e
 8009dee:	d81e      	bhi.n	8009e2e <USB_ActivateEndpoint+0x276>
 8009df0:	07cc      	lsls	r4, r1, #31
 8009df2:	f8b6 4402 	ldrh.w	r4, [r6, #1026]	@ 0x402
 8009df6:	ea4f 0751 	mov.w	r7, r1, lsr #1
 8009dfa:	bf48      	it	mi
 8009dfc:	3701      	addmi	r7, #1
 8009dfe:	b2a4      	uxth	r4, r4
 8009e00:	ea44 2487 	orr.w	r4, r4, r7, lsl #10
 8009e04:	b2a4      	uxth	r4, r4
 8009e06:	f8a6 4402 	strh.w	r4, [r6, #1026]	@ 0x402
 8009e0a:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 8009e0e:	fa15 f484 	uxtah	r4, r5, r4
 8009e12:	f8b4 5406 	ldrh.w	r5, [r4, #1030]	@ 0x406
 8009e16:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009e1a:	f8a4 5406 	strh.w	r5, [r4, #1030]	@ 0x406
 8009e1e:	b991      	cbnz	r1, 8009e46 <USB_ActivateEndpoint+0x28e>
 8009e20:	f8b4 1406 	ldrh.w	r1, [r4, #1030]	@ 0x406
 8009e24:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8009e28:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8009e2c:	e016      	b.n	8009e5c <USB_ActivateEndpoint+0x2a4>
 8009e2e:	06cc      	lsls	r4, r1, #27
 8009e30:	f8b6 4402 	ldrh.w	r4, [r6, #1026]	@ 0x402
 8009e34:	ea4f 1751 	mov.w	r7, r1, lsr #5
 8009e38:	bf08      	it	eq
 8009e3a:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8009e3e:	b2a4      	uxth	r4, r4
 8009e40:	ea44 2487 	orr.w	r4, r4, r7, lsl #10
 8009e44:	e7c2      	b.n	8009dcc <USB_ActivateEndpoint+0x214>
 8009e46:	293e      	cmp	r1, #62	@ 0x3e
 8009e48:	d826      	bhi.n	8009e98 <USB_ActivateEndpoint+0x2e0>
 8009e4a:	084d      	lsrs	r5, r1, #1
 8009e4c:	07cf      	lsls	r7, r1, #31
 8009e4e:	f8b4 1406 	ldrh.w	r1, [r4, #1030]	@ 0x406
 8009e52:	bf48      	it	mi
 8009e54:	3501      	addmi	r5, #1
 8009e56:	b289      	uxth	r1, r1
 8009e58:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 8009e5c:	b289      	uxth	r1, r1
 8009e5e:	f8a4 1406 	strh.w	r1, [r4, #1030]	@ 0x406
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009e62:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009e66:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8009e6a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8009e6e:	0409      	lsls	r1, r1, #16
 8009e70:	0c09      	lsrs	r1, r1, #16
 8009e72:	f248 0480 	movw	r4, #32896	@ 0x8080
 8009e76:	f481 5140 	eor.w	r1, r1, #12288	@ 0x3000
 8009e7a:	4321      	orrs	r1, r4
 8009e7c:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009e80:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009e84:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8009e88:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8009e8c:	0409      	lsls	r1, r1, #16
 8009e8e:	0c09      	lsrs	r1, r1, #16
 8009e90:	430c      	orrs	r4, r1
 8009e92:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8009e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009e98:	094d      	lsrs	r5, r1, #5
 8009e9a:	06ce      	lsls	r6, r1, #27
 8009e9c:	f8b4 1406 	ldrh.w	r1, [r4, #1030]	@ 0x406
 8009ea0:	bf08      	it	eq
 8009ea2:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8009ea6:	b289      	uxth	r1, r1
 8009ea8:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 8009eac:	e7ba      	b.n	8009e24 <USB_ActivateEndpoint+0x26c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009eae:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009eb2:	044c      	lsls	r4, r1, #17
 8009eb4:	d50d      	bpl.n	8009ed2 <USB_ActivateEndpoint+0x31a>
 8009eb6:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009eba:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8009ebe:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8009ec2:	0409      	lsls	r1, r1, #16
 8009ec4:	0c09      	lsrs	r1, r1, #16
 8009ec6:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8009eca:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009ece:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009ed2:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009ed6:	0649      	lsls	r1, r1, #25
 8009ed8:	d50d      	bpl.n	8009ef6 <USB_ActivateEndpoint+0x33e>
 8009eda:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009ede:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8009ee2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8009ee6:	0409      	lsls	r1, r1, #16
 8009ee8:	0c09      	lsrs	r1, r1, #16
 8009eea:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8009eee:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 8009ef2:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009ef6:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009efa:	4c0b      	ldr	r4, [pc, #44]	@ (8009f28 <USB_ActivateEndpoint+0x370>)
 8009efc:	b289      	uxth	r1, r1
 8009efe:	4021      	ands	r1, r4
      if (ep->type != EP_TYPE_ISOC)
 8009f00:	2e01      	cmp	r6, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009f02:	bf18      	it	ne
 8009f04:	f081 0120 	eorne.w	r1, r1, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009f08:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8009f0c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009f10:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009f14:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8009f18:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8009f1c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8009f20:	0409      	lsls	r1, r1, #16
 8009f22:	0c09      	lsrs	r1, r1, #16
 8009f24:	e69b      	b.n	8009c5e <USB_ActivateEndpoint+0xa6>
 8009f26:	bf00      	nop
 8009f28:	ffff8fbf 	.word	0xffff8fbf
 8009f2c:	ffffbf8f 	.word	0xffffbf8f
 8009f30:	ffff8f8f 	.word	0xffff8f8f

08009f34 <USB_DeactivateEndpoint>:
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
 8009f34:	784a      	ldrb	r2, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f36:	780b      	ldrb	r3, [r1, #0]
  if (ep->doublebuffer == 0U)
 8009f38:	7b09      	ldrb	r1, [r1, #12]
 8009f3a:	bbd9      	cbnz	r1, 8009fb4 <USB_DeactivateEndpoint+0x80>
    if (ep->is_in != 0U)
 8009f3c:	b30a      	cbz	r2, 8009f82 <USB_DeactivateEndpoint+0x4e>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f3e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009f42:	0651      	lsls	r1, r2, #25
 8009f44:	d50d      	bpl.n	8009f62 <USB_DeactivateEndpoint+0x2e>
 8009f46:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009f4a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009f4e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009f52:	0412      	lsls	r2, r2, #16
 8009f54:	0c12      	lsrs	r2, r2, #16
 8009f56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f5a:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8009f5e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009f62:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009f66:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009f6e:	0412      	lsls	r2, r2, #16
 8009f70:	0c12      	lsrs	r2, r2, #16
 8009f72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009f7a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8009f7e:	2000      	movs	r0, #0
 8009f80:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f82:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009f86:	0452      	lsls	r2, r2, #17
 8009f88:	d50d      	bpl.n	8009fa6 <USB_DeactivateEndpoint+0x72>
 8009f8a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009f8e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009f92:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009f96:	0412      	lsls	r2, r2, #16
 8009f98:	0c12      	lsrs	r2, r2, #16
 8009f9a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8009f9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009fa2:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009fa6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009faa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009fae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009fb2:	e7dc      	b.n	8009f6e <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in == 0U)
 8009fb4:	2a00      	cmp	r2, #0
 8009fb6:	d14a      	bne.n	800a04e <USB_DeactivateEndpoint+0x11a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009fb8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009fbc:	0451      	lsls	r1, r2, #17
 8009fbe:	d50d      	bpl.n	8009fdc <USB_DeactivateEndpoint+0xa8>
 8009fc0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009fc4:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009fc8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009fcc:	0412      	lsls	r2, r2, #16
 8009fce:	0c12      	lsrs	r2, r2, #16
 8009fd0:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8009fd4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009fd8:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009fdc:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009fe0:	0652      	lsls	r2, r2, #25
 8009fe2:	d50d      	bpl.n	800a000 <USB_DeactivateEndpoint+0xcc>
 8009fe4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009fe8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8009fec:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009ff0:	0412      	lsls	r2, r2, #16
 8009ff2:	0c12      	lsrs	r2, r2, #16
 8009ff4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ff8:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8009ffc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800a000:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a004:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a008:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a00c:	0412      	lsls	r2, r2, #16
 800a00e:	0c12      	lsrs	r2, r2, #16
 800a010:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a014:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 800a018:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a01c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a020:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a024:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a028:	0412      	lsls	r2, r2, #16
 800a02a:	0c12      	lsrs	r2, r2, #16
 800a02c:	f248 0180 	movw	r1, #32896	@ 0x8080
 800a030:	430a      	orrs	r2, r1
 800a032:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a036:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a03a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a03e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a042:	0412      	lsls	r2, r2, #16
 800a044:	0c12      	lsrs	r2, r2, #16
 800a046:	4311      	orrs	r1, r2
 800a048:	f820 1023 	strh.w	r1, [r0, r3, lsl #2]
 800a04c:	e797      	b.n	8009f7e <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a04e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a052:	0451      	lsls	r1, r2, #17
 800a054:	d50d      	bpl.n	800a072 <USB_DeactivateEndpoint+0x13e>
 800a056:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a05a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a05e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a062:	0412      	lsls	r2, r2, #16
 800a064:	0c12      	lsrs	r2, r2, #16
 800a066:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800a06a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a06e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a072:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a076:	0652      	lsls	r2, r2, #25
 800a078:	d50d      	bpl.n	800a096 <USB_DeactivateEndpoint+0x162>
 800a07a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a07e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a082:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a086:	0412      	lsls	r2, r2, #16
 800a088:	0c12      	lsrs	r2, r2, #16
 800a08a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a08e:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 800a092:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800a096:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a09a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a09e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a0a2:	0412      	lsls	r2, r2, #16
 800a0a4:	0c12      	lsrs	r2, r2, #16
 800a0a6:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800a0aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a0ae:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a0b2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a0b6:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a0ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a0be:	0412      	lsls	r2, r2, #16
 800a0c0:	0c12      	lsrs	r2, r2, #16
 800a0c2:	f248 0180 	movw	r1, #32896	@ 0x8080
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a0cc:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800a0d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a0d4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a0d8:	e7b3      	b.n	800a042 <USB_DeactivateEndpoint+0x10e>

0800a0da <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800a0da:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a0dc:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 800a0de:	b18b      	cbz	r3, 800a104 <USB_EPSetStall+0x2a>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a0e0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a0e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0ec:	041b      	lsls	r3, r3, #16
 800a0ee:	0c1b      	lsrs	r3, r3, #16
 800a0f0:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a0f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0fc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800a100:	2000      	movs	r0, #0
 800a102:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a104:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a108:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a10c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a110:	041b      	lsls	r3, r3, #16
 800a112:	0c1b      	lsrs	r3, r3, #16
 800a114:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a118:	e7ec      	b.n	800a0f4 <USB_EPSetStall+0x1a>

0800a11a <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800a11a:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a11c:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 800a11e:	b333      	cbz	r3, 800a16e <USB_EPClearStall+0x54>
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a120:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a124:	065b      	lsls	r3, r3, #25
 800a126:	d50d      	bpl.n	800a144 <USB_EPClearStall+0x2a>
 800a128:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a12c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a130:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a134:	041b      	lsls	r3, r3, #16
 800a136:	0c1b      	lsrs	r3, r3, #16
 800a138:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a13c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a140:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 800a144:	78cb      	ldrb	r3, [r1, #3]
 800a146:	2b01      	cmp	r3, #1
 800a148:	d00f      	beq.n	800a16a <USB_EPClearStall+0x50>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a14a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a14e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a152:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a156:	041b      	lsls	r3, r3, #16
 800a158:	0c1b      	lsrs	r3, r3, #16
 800a15a:	f083 0320 	eor.w	r3, r3, #32
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a15e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a166:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800a16a:	2000      	movs	r0, #0
 800a16c:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a16e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a172:	045b      	lsls	r3, r3, #17
 800a174:	d50d      	bpl.n	800a192 <USB_EPClearStall+0x78>
 800a176:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a17a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a17e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a182:	041b      	lsls	r3, r3, #16
 800a184:	0c1b      	lsrs	r3, r3, #16
 800a186:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a18a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a18e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a192:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800a196:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a19a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a19e:	041b      	lsls	r3, r3, #16
 800a1a0:	0c1b      	lsrs	r3, r3, #16
 800a1a2:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 800a1a6:	e7da      	b.n	800a15e <USB_EPClearStall+0x44>

0800a1a8 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800a1a8:	b911      	cbnz	r1, 800a1b0 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a1aa:	2380      	movs	r3, #128	@ 0x80
 800a1ac:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	4770      	bx	lr

0800a1b4 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a1b4:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 800a1b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58

  return HAL_OK;
}
 800a1c6:	2000      	movs	r0, #0
 800a1c8:	4770      	bx	lr

0800a1ca <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a1ca:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 800a1ce:	b280      	uxth	r0, r0
 800a1d0:	4770      	bx	lr

0800a1d2 <USB_WritePMA>:
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a1d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a1d6:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a1d8:	4410      	add	r0, r2
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a1da:	085b      	lsrs	r3, r3, #1
 800a1dc:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a1e0:	1a40      	subs	r0, r0, r1

  for (count = n; count != 0U; count--)
 800a1e2:	428b      	cmp	r3, r1
 800a1e4:	d100      	bne.n	800a1e8 <USB_WritePMA+0x16>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 800a1e6:	4770      	bx	lr
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a1e8:	880a      	ldrh	r2, [r1, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 800a1ea:	520a      	strh	r2, [r1, r0]
    pBuf++;
 800a1ec:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 800a1ee:	e7f8      	b.n	800a1e2 <USB_WritePMA+0x10>

0800a1f0 <USB_EPStartXfer>:
{
 800a1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800a1f4:	784b      	ldrb	r3, [r1, #1]
    if (ep->doublebuffer == 0U)
 800a1f6:	7b0a      	ldrb	r2, [r1, #12]
  if (ep->is_in == 1U)
 800a1f8:	2b01      	cmp	r3, #1
{
 800a1fa:	4605      	mov	r5, r0
 800a1fc:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 800a1fe:	f040 811d 	bne.w	800a43c <USB_EPStartXfer+0x24c>
    if (ep->xfer_len > ep->maxpacket)
 800a202:	f8d1 a010 	ldr.w	sl, [r1, #16]
 800a206:	698f      	ldr	r7, [r1, #24]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a208:	6949      	ldr	r1, [r1, #20]
    if (ep->xfer_len > ep->maxpacket)
 800a20a:	4557      	cmp	r7, sl
 800a20c:	bf28      	it	cs
 800a20e:	4657      	movcs	r7, sl
    if (ep->doublebuffer == 0U)
 800a210:	bb12      	cbnz	r2, 800a258 <USB_EPStartXfer+0x68>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a212:	b2bf      	uxth	r7, r7
 800a214:	88e2      	ldrh	r2, [r4, #6]
 800a216:	463b      	mov	r3, r7
 800a218:	f7ff ffdb 	bl	800a1d2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a21c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a220:	7823      	ldrb	r3, [r4, #0]
 800a222:	f205 4102 	addw	r1, r5, #1026	@ 0x402
 800a226:	fa11 f282 	uxtah	r2, r1, r2
 800a22a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a22e:	8017      	strh	r7, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a230:	7822      	ldrb	r2, [r4, #0]
 800a232:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800a236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a23a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a23e:	041b      	lsls	r3, r3, #16
 800a240:	0c1b      	lsrs	r3, r3, #16
 800a242:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 800a246:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a24a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a24e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 800a252:	2000      	movs	r0, #0
}
 800a254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (ep->type == EP_TYPE_BULK)
 800a258:	78e3      	ldrb	r3, [r4, #3]
        if (ep->xfer_len_db > ep->maxpacket)
 800a25a:	6a26      	ldr	r6, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a25c:	f894 c000 	ldrb.w	ip, [r4]
      if (ep->type == EP_TYPE_BULK)
 800a260:	2b02      	cmp	r3, #2
 800a262:	f040 80d4 	bne.w	800a40e <USB_EPStartXfer+0x21e>
        if (ep->xfer_len_db > ep->maxpacket)
 800a266:	45b2      	cmp	sl, r6
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a268:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
        if (ep->xfer_len_db > ep->maxpacket)
 800a26c:	f080 80b8 	bcs.w	800a3e0 <USB_EPStartXfer+0x1f0>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a270:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800a274:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a278:	0412      	lsls	r2, r2, #16
 800a27a:	0c12      	lsrs	r2, r2, #16
 800a27c:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 800a280:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a284:	f820 202c 	strh.w	r2, [r0, ip, lsl #2]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a288:	f830 802c 	ldrh.w	r8, [r0, ip, lsl #2]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a28c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
          ep->xfer_len_db -= len;
 800a290:	1bf6      	subs	r6, r6, r7
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a292:	f018 0840 	ands.w	r8, r8, #64	@ 0x40
          ep->xfer_len_db -= len;
 800a296:	6226      	str	r6, [r4, #32]
            ep->xfer_buff += len;
 800a298:	eb01 0907 	add.w	r9, r1, r7
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a29c:	b2bb      	uxth	r3, r7
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a29e:	d051      	beq.n	800a344 <USB_EPStartXfer+0x154>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a2a0:	f200 4e06 	addw	lr, r0, #1030	@ 0x406
 800a2a4:	fa1e f282 	uxtah	r2, lr, r2
 800a2a8:	f822 303c 	strh.w	r3, [r2, ip, lsl #3]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a2ac:	8962      	ldrh	r2, [r4, #10]
 800a2ae:	f7ff ff90 	bl	800a1d2 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 800a2b2:	45b2      	cmp	sl, r6
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a2b4:	7862      	ldrb	r2, [r4, #1]
            ep->xfer_buff += len;
 800a2b6:	f8c4 9014 	str.w	r9, [r4, #20]
              ep->xfer_len_db -= len;
 800a2ba:	bf36      	itet	cc
 800a2bc:	1bf3      	subcc	r3, r6, r7
              ep->xfer_len_db = 0U;
 800a2be:	2300      	movcs	r3, #0
 800a2c0:	463e      	movcc	r6, r7
 800a2c2:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a2c4:	b2b3      	uxth	r3, r6
 800a2c6:	bb82      	cbnz	r2, 800a32a <USB_EPStartXfer+0x13a>
 800a2c8:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a2cc:	7821      	ldrb	r1, [r4, #0]
 800a2ce:	f205 4002 	addw	r0, r5, #1026	@ 0x402
 800a2d2:	fa10 f282 	uxtah	r2, r0, r2
 800a2d6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a2da:	8811      	ldrh	r1, [r2, #0]
 800a2dc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a2e0:	8011      	strh	r1, [r2, #0]
 800a2e2:	b92e      	cbnz	r6, 800a2f0 <USB_EPStartXfer+0x100>
 800a2e4:	8811      	ldrh	r1, [r2, #0]
 800a2e6:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800a2ea:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800a2ee:	e00a      	b.n	800a306 <USB_EPStartXfer+0x116>
 800a2f0:	2e3e      	cmp	r6, #62	@ 0x3e
 800a2f2:	d810      	bhi.n	800a316 <USB_EPStartXfer+0x126>
 800a2f4:	07f1      	lsls	r1, r6, #31
 800a2f6:	8811      	ldrh	r1, [r2, #0]
 800a2f8:	ea4f 0056 	mov.w	r0, r6, lsr #1
 800a2fc:	bf48      	it	mi
 800a2fe:	3001      	addmi	r0, #1
 800a300:	b289      	uxth	r1, r1
 800a302:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800a306:	b289      	uxth	r1, r1
 800a308:	8011      	strh	r1, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a30a:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a30c:	4649      	mov	r1, r9
 800a30e:	4628      	mov	r0, r5
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a310:	f7ff ff5f 	bl	800a1d2 <USB_WritePMA>
 800a314:	e78c      	b.n	800a230 <USB_EPStartXfer+0x40>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a316:	8811      	ldrh	r1, [r2, #0]
 800a318:	0970      	lsrs	r0, r6, #5
 800a31a:	06f7      	lsls	r7, r6, #27
 800a31c:	bf08      	it	eq
 800a31e:	f100 30ff 	addeq.w	r0, r0, #4294967295
 800a322:	b289      	uxth	r1, r1
 800a324:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800a328:	e7dd      	b.n	800a2e6 <USB_EPStartXfer+0xf6>
 800a32a:	2a01      	cmp	r2, #1
 800a32c:	d1ed      	bne.n	800a30a <USB_EPStartXfer+0x11a>
 800a32e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a332:	7821      	ldrb	r1, [r4, #0]
 800a334:	f205 4002 	addw	r0, r5, #1026	@ 0x402
 800a338:	fa10 f282 	uxtah	r2, r0, r2
 800a33c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a340:	8013      	strh	r3, [r2, #0]
 800a342:	e7e2      	b.n	800a30a <USB_EPStartXfer+0x11a>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a344:	f200 4e02 	addw	lr, r0, #1026	@ 0x402
 800a348:	fa1e f282 	uxtah	r2, lr, r2
 800a34c:	f822 303c 	strh.w	r3, [r2, ip, lsl #3]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a350:	8922      	ldrh	r2, [r4, #8]
 800a352:	f7ff ff3e 	bl	800a1d2 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 800a356:	45b2      	cmp	sl, r6
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a358:	7862      	ldrb	r2, [r4, #1]
            ep->xfer_buff += len;
 800a35a:	f8c4 9014 	str.w	r9, [r4, #20]
              ep->xfer_len_db -= len;
 800a35e:	bf36      	itet	cc
 800a360:	1bf3      	subcc	r3, r6, r7
              ep->xfer_len_db = 0U;
 800a362:	4643      	movcs	r3, r8
 800a364:	463e      	movcc	r6, r7
 800a366:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a368:	b2b3      	uxth	r3, r6
 800a36a:	bb62      	cbnz	r2, 800a3c6 <USB_EPStartXfer+0x1d6>
 800a36c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a370:	7821      	ldrb	r1, [r4, #0]
 800a372:	f205 4006 	addw	r0, r5, #1030	@ 0x406
 800a376:	fa10 f282 	uxtah	r2, r0, r2
 800a37a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a37e:	8811      	ldrh	r1, [r2, #0]
 800a380:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a384:	8011      	strh	r1, [r2, #0]
 800a386:	b92e      	cbnz	r6, 800a394 <USB_EPStartXfer+0x1a4>
 800a388:	8811      	ldrh	r1, [r2, #0]
 800a38a:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800a38e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800a392:	e009      	b.n	800a3a8 <USB_EPStartXfer+0x1b8>
 800a394:	2e3e      	cmp	r6, #62	@ 0x3e
 800a396:	d80b      	bhi.n	800a3b0 <USB_EPStartXfer+0x1c0>
 800a398:	8811      	ldrh	r1, [r2, #0]
 800a39a:	0870      	lsrs	r0, r6, #1
 800a39c:	07f6      	lsls	r6, r6, #31
 800a39e:	bf48      	it	mi
 800a3a0:	3001      	addmi	r0, #1
 800a3a2:	b289      	uxth	r1, r1
 800a3a4:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800a3a8:	b289      	uxth	r1, r1
 800a3aa:	8011      	strh	r1, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a3ac:	8962      	ldrh	r2, [r4, #10]
 800a3ae:	e7ad      	b.n	800a30c <USB_EPStartXfer+0x11c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a3b0:	06f1      	lsls	r1, r6, #27
 800a3b2:	8811      	ldrh	r1, [r2, #0]
 800a3b4:	ea4f 1056 	mov.w	r0, r6, lsr #5
 800a3b8:	bf08      	it	eq
 800a3ba:	f100 30ff 	addeq.w	r0, r0, #4294967295
 800a3be:	b289      	uxth	r1, r1
 800a3c0:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800a3c4:	e7e1      	b.n	800a38a <USB_EPStartXfer+0x19a>
 800a3c6:	2a01      	cmp	r2, #1
 800a3c8:	d1f0      	bne.n	800a3ac <USB_EPStartXfer+0x1bc>
 800a3ca:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800a3ce:	7821      	ldrb	r1, [r4, #0]
 800a3d0:	f205 4006 	addw	r0, r5, #1030	@ 0x406
 800a3d4:	fa10 f282 	uxtah	r2, r0, r2
 800a3d8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a3dc:	8013      	strh	r3, [r2, #0]
 800a3de:	e7e5      	b.n	800a3ac <USB_EPStartXfer+0x1bc>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a3e0:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 800a3e4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800a3e8:	0412      	lsls	r2, r2, #16
 800a3ea:	0c12      	lsrs	r2, r2, #16
 800a3ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a3f0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a3f4:	f820 202c 	strh.w	r2, [r0, ip, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a3f8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 800a3fc:	f200 4302 	addw	r3, r0, #1026	@ 0x402
 800a400:	fa13 f282 	uxtah	r2, r3, r2
 800a404:	b2b3      	uxth	r3, r6
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a406:	f822 303c 	strh.w	r3, [r2, ip, lsl #3]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a40a:	8922      	ldrh	r2, [r4, #8]
 800a40c:	e780      	b.n	800a310 <USB_EPStartXfer+0x120>
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a40e:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
        ep->xfer_len_db -= len;
 800a412:	1bf6      	subs	r6, r6, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a414:	f012 0f40 	tst.w	r2, #64	@ 0x40
        ep->xfer_len_db -= len;
 800a418:	6226      	str	r6, [r4, #32]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a41a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a41e:	b2bb      	uxth	r3, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a420:	d007      	beq.n	800a432 <USB_EPStartXfer+0x242>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a422:	f200 4606 	addw	r6, r0, #1030	@ 0x406
 800a426:	fa16 f282 	uxtah	r2, r6, r2
 800a42a:	f822 303c 	strh.w	r3, [r2, ip, lsl #3]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a42e:	8962      	ldrh	r2, [r4, #10]
 800a430:	e76e      	b.n	800a310 <USB_EPStartXfer+0x120>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a432:	f200 4602 	addw	r6, r0, #1026	@ 0x402
 800a436:	fa16 f282 	uxtah	r2, r6, r2
 800a43a:	e7e4      	b.n	800a406 <USB_EPStartXfer+0x216>
    if (ep->doublebuffer == 0U)
 800a43c:	bba2      	cbnz	r2, 800a4a8 <USB_EPStartXfer+0x2b8>
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a43e:	698a      	ldr	r2, [r1, #24]
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a440:	7809      	ldrb	r1, [r1, #0]
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a442:	b992      	cbnz	r2, 800a46a <USB_EPStartXfer+0x27a>
 800a444:	78e3      	ldrb	r3, [r4, #3]
 800a446:	b983      	cbnz	r3, 800a46a <USB_EPStartXfer+0x27a>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a448:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800a44c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a450:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a454:	041b      	lsls	r3, r3, #16
 800a456:	0c1b      	lsrs	r3, r3, #16
 800a458:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a45c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a460:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
        ep->xfer_len = 0U;
 800a464:	2300      	movs	r3, #0
 800a466:	61a3      	str	r3, [r4, #24]
 800a468:	e012      	b.n	800a490 <USB_EPStartXfer+0x2a0>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a46a:	f835 3021 	ldrh.w	r3, [r5, r1, lsl #2]
 800a46e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a476:	041b      	lsls	r3, r3, #16
 800a478:	0c1b      	lsrs	r3, r3, #16
 800a47a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a482:	f825 3021 	strh.w	r3, [r5, r1, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 800a486:	6923      	ldr	r3, [r4, #16]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d9eb      	bls.n	800a464 <USB_EPStartXfer+0x274>
        ep->xfer_len -= ep->maxpacket;
 800a48c:	1ad2      	subs	r2, r2, r3
 800a48e:	61a2      	str	r2, [r4, #24]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a490:	7822      	ldrb	r2, [r4, #0]
 800a492:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800a496:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a49a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a49e:	041b      	lsls	r3, r3, #16
 800a4a0:	0c1b      	lsrs	r3, r3, #16
 800a4a2:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 800a4a6:	e6ce      	b.n	800a246 <USB_EPStartXfer+0x56>
      if (ep->type == EP_TYPE_BULK)
 800a4a8:	78cb      	ldrb	r3, [r1, #3]
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	d11c      	bne.n	800a4e8 <USB_EPStartXfer+0x2f8>
        if (ep->xfer_count != 0U)
 800a4ae:	69cb      	ldr	r3, [r1, #28]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d0ed      	beq.n	800a490 <USB_EPStartXfer+0x2a0>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a4b4:	780a      	ldrb	r2, [r1, #0]
 800a4b6:	f830 1022 	ldrh.w	r1, [r0, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a4ba:	f244 0340 	movw	r3, #16448	@ 0x4040
 800a4be:	ea03 0001 	and.w	r0, r3, r1
 800a4c2:	438b      	bics	r3, r1
 800a4c4:	d001      	beq.n	800a4ca <USB_EPStartXfer+0x2da>
 800a4c6:	2800      	cmp	r0, #0
 800a4c8:	d1e2      	bne.n	800a490 <USB_EPStartXfer+0x2a0>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a4ca:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800a4ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4d6:	041b      	lsls	r3, r3, #16
 800a4d8:	0c1b      	lsrs	r3, r3, #16
 800a4da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4de:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4e2:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 800a4e6:	e7d3      	b.n	800a490 <USB_EPStartXfer+0x2a0>
      else if (ep->type == EP_TYPE_ISOC)
 800a4e8:	2b01      	cmp	r3, #1
 800a4ea:	d0bb      	beq.n	800a464 <USB_EPStartXfer+0x274>
        return HAL_ERROR;
 800a4ec:	2001      	movs	r0, #1
 800a4ee:	e6b1      	b.n	800a254 <USB_EPStartXfer+0x64>

0800a4f0 <USB_ReadPMA>:
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a4f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
{
 800a4f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a4f6:	4410      	add	r0, r2
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a4f8:	085d      	lsrs	r5, r3, #1

  for (count = n; count != 0U; count--)
 800a4fa:	460c      	mov	r4, r1
 800a4fc:	462e      	mov	r6, r5
 800a4fe:	1a47      	subs	r7, r0, r1
 800a500:	193a      	adds	r2, r7, r4
 800a502:	3402      	adds	r4, #2
 800a504:	b936      	cbnz	r6, 800a514 <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a506:	07db      	lsls	r3, r3, #31
  {
    RdVal = *pdwVal;
 800a508:	bf44      	itt	mi
 800a50a:	f830 3015 	ldrhmi.w	r3, [r0, r5, lsl #1]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a50e:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
  }
}
 800a512:	bdf0      	pop	{r4, r5, r6, r7, pc}
    RdVal = *(__IO uint16_t *)pdwVal;
 800a514:	8812      	ldrh	r2, [r2, #0]
 800a516:	b292      	uxth	r2, r2
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a518:	f804 2c02 	strb.w	r2, [r4, #-2]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a51c:	0a12      	lsrs	r2, r2, #8
 800a51e:	f804 2c01 	strb.w	r2, [r4, #-1]
  for (count = n; count != 0U; count--)
 800a522:	3e01      	subs	r6, #1
 800a524:	e7ec      	b.n	800a500 <USB_ReadPMA+0x10>
	...

0800a528 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800a528:	b508      	push	{r3, lr}
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800a52a:	4906      	ldr	r1, [pc, #24]	@ (800a544 <MX_FATFS_Init+0x1c>)
 800a52c:	4806      	ldr	r0, [pc, #24]	@ (800a548 <MX_FATFS_Init+0x20>)
 800a52e:	f002 fa1b 	bl	800c968 <FATFS_LinkDriver>
 800a532:	b918      	cbnz	r0, 800a53c <MX_FATFS_Init+0x14>
  {
    return APP_ERROR;
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800a534:	4b05      	ldr	r3, [pc, #20]	@ (800a54c <MX_FATFS_Init+0x24>)
 800a536:	2201      	movs	r2, #1
 800a538:	701a      	strb	r2, [r3, #0]
    return APP_OK;
  }
  /* USER CODE END FATFS_Init */
}
 800a53a:	bd08      	pop	{r3, pc}
    return APP_ERROR;
 800a53c:	f04f 30ff 	mov.w	r0, #4294967295
 800a540:	e7fb      	b.n	800a53a <MX_FATFS_Init+0x12>
 800a542:	bf00      	nop
 800a544:	20002991 	.word	0x20002991
 800a548:	20000010 	.word	0x20000010
 800a54c:	20002990 	.word	0x20002990

0800a550 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800a550:	2000      	movs	r0, #0
 800a552:	4770      	bx	lr

0800a554 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 800a554:	f7fa bc9a 	b.w	8004e8c <USER_SPI_initialize>

0800a558 <USER_status>:
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 800a558:	f7fa bd3c 	b.w	8004fd4 <USER_SPI_status>

0800a55c <USER_read>:
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 800a55c:	f7fa bd44 	b.w	8004fe8 <USER_SPI_read>

0800a560 <USER_write>:
	UINT count          /* Number of sectors to write */
)
{
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 800a560:	f7fa bd82 	b.w	8005068 <USER_SPI_write>

0800a564 <USER_ioctl>:
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 800a564:	f7fa bdd0 	b.w	8005108 <USER_SPI_ioctl>

0800a568 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a568:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a56a:	f8d0 42bc 	ldr.w	r4, [r0, #700]	@ 0x2bc

  if (hcdc == NULL)
 800a56e:	b18c      	cbz	r4, 800a594 <USBD_CDC_EP0_RxReady+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a570:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
 800a574:	b11b      	cbz	r3, 800a57e <USBD_CDC_EP0_RxReady+0x16>
 800a576:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 800a57a:	28ff      	cmp	r0, #255	@ 0xff
 800a57c:	d101      	bne.n	800a582 <USBD_CDC_EP0_RxReady+0x1a>
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
  }

  return (uint8_t)USBD_OK;
 800a57e:	2000      	movs	r0, #0
}
 800a580:	bd10      	pop	{r4, pc}
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 800a588:	4621      	mov	r1, r4
 800a58a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a58c:	23ff      	movs	r3, #255	@ 0xff
 800a58e:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
 800a592:	e7f4      	b.n	800a57e <USBD_CDC_EP0_RxReady+0x16>
    return (uint8_t)USBD_FAIL;
 800a594:	2003      	movs	r0, #3
 800a596:	e7f3      	b.n	800a580 <USBD_CDC_EP0_RxReady+0x18>

0800a598 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a598:	2343      	movs	r3, #67	@ 0x43
 800a59a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 800a59c:	4800      	ldr	r0, [pc, #0]	@ (800a5a0 <USBD_CDC_GetFSCfgDesc+0x8>)
 800a59e:	4770      	bx	lr
 800a5a0:	20000068 	.word	0x20000068

0800a5a4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a5a4:	2343      	movs	r3, #67	@ 0x43
 800a5a6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 800a5a8:	4800      	ldr	r0, [pc, #0]	@ (800a5ac <USBD_CDC_GetHSCfgDesc+0x8>)
 800a5aa:	4770      	bx	lr
 800a5ac:	200000ac 	.word	0x200000ac

0800a5b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a5b0:	2343      	movs	r3, #67	@ 0x43
 800a5b2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800a5b4:	4800      	ldr	r0, [pc, #0]	@ (800a5b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800a5b6:	4770      	bx	lr
 800a5b8:	20000024 	.word	0x20000024

0800a5bc <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a5bc:	230a      	movs	r3, #10
 800a5be:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800a5c0:	4800      	ldr	r0, [pc, #0]	@ (800a5c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800a5c2:	4770      	bx	lr
 800a5c4:	20000128 	.word	0x20000128

0800a5c8 <USBD_CDC_DataOut>:
{
 800a5c8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a5ca:	f8d0 42bc 	ldr.w	r4, [r0, #700]	@ 0x2bc
{
 800a5ce:	4605      	mov	r5, r0
  if (pdev->pClassData == NULL)
 800a5d0:	b16c      	cbz	r4, 800a5ee <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5d2:	f002 fc4a 	bl	800ce6a <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a5d6:	f8d5 32c0 	ldr.w	r3, [r5, #704]	@ 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5da:	f8c4 020c 	str.w	r0, [r4, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	f8d4 0204 	ldr.w	r0, [r4, #516]	@ 0x204
 800a5e4:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 800a5e8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800a5ea:	2000      	movs	r0, #0
}
 800a5ec:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800a5ee:	2003      	movs	r0, #3
 800a5f0:	e7fc      	b.n	800a5ec <USBD_CDC_DataOut+0x24>

0800a5f2 <USBD_CDC_DataIn>:
{
 800a5f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800a5f4:	f8d0 52bc 	ldr.w	r5, [r0, #700]	@ 0x2bc
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a5f8:	f8d0 72c4 	ldr.w	r7, [r0, #708]	@ 0x2c4
{
 800a5fc:	4604      	mov	r4, r0
 800a5fe:	460a      	mov	r2, r1
  if (pdev->pClassData == NULL)
 800a600:	b315      	cbz	r5, 800a648 <USBD_CDC_DataIn+0x56>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a602:	2614      	movs	r6, #20
 800a604:	fb06 0601 	mla	r6, r6, r1, r0
 800a608:	69b3      	ldr	r3, [r6, #24]
 800a60a:	b17b      	cbz	r3, 800a62c <USBD_CDC_DataIn+0x3a>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a60c:	f04f 0c28 	mov.w	ip, #40	@ 0x28
 800a610:	fb0c 7701 	mla	r7, ip, r1, r7
 800a614:	6a3f      	ldr	r7, [r7, #32]
 800a616:	fbb3 fcf7 	udiv	ip, r3, r7
 800a61a:	fb07 331c 	mls	r3, r7, ip, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a61e:	b92b      	cbnz	r3, 800a62c <USBD_CDC_DataIn+0x3a>
    pdev->ep_in[epnum].total_length = 0U;
 800a620:	61b3      	str	r3, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a622:	461a      	mov	r2, r3
 800a624:	f002 fc0f 	bl	800ce46 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800a628:	2000      	movs	r0, #0
}
 800a62a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hcdc->TxState = 0U;
 800a62c:	2300      	movs	r3, #0
 800a62e:	f8c5 3214 	str.w	r3, [r5, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a632:	f8d4 32c0 	ldr.w	r3, [r4, #704]	@ 0x2c0
 800a636:	691b      	ldr	r3, [r3, #16]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d0f5      	beq.n	800a628 <USBD_CDC_DataIn+0x36>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a63c:	f8d5 0208 	ldr.w	r0, [r5, #520]	@ 0x208
 800a640:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 800a644:	4798      	blx	r3
 800a646:	e7ef      	b.n	800a628 <USBD_CDC_DataIn+0x36>
    return (uint8_t)USBD_FAIL;
 800a648:	2003      	movs	r0, #3
 800a64a:	e7ee      	b.n	800a62a <USBD_CDC_DataIn+0x38>

0800a64c <USBD_CDC_Setup>:
{
 800a64c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a64e:	f8d0 62bc 	ldr.w	r6, [r0, #700]	@ 0x2bc
  uint8_t ifalt = 0U;
 800a652:	2300      	movs	r3, #0
{
 800a654:	4604      	mov	r4, r0
 800a656:	460d      	mov	r5, r1
  uint8_t ifalt = 0U;
 800a658:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800a65c:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800a660:	2e00      	cmp	r6, #0
 800a662:	d05f      	beq.n	800a724 <USBD_CDC_Setup+0xd8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a664:	780f      	ldrb	r7, [r1, #0]
 800a666:	f017 0360 	ands.w	r3, r7, #96	@ 0x60
 800a66a:	d025      	beq.n	800a6b8 <USBD_CDC_Setup+0x6c>
 800a66c:	2b20      	cmp	r3, #32
 800a66e:	d155      	bne.n	800a71c <USBD_CDC_Setup+0xd0>
      if (req->wLength != 0U)
 800a670:	88ca      	ldrh	r2, [r1, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a672:	784b      	ldrb	r3, [r1, #1]
      if (req->wLength != 0U)
 800a674:	b1d2      	cbz	r2, 800a6ac <USBD_CDC_Setup+0x60>
        if ((req->bmRequest & 0x80U) != 0U)
 800a676:	0639      	lsls	r1, r7, #24
 800a678:	d50e      	bpl.n	800a698 <USBD_CDC_Setup+0x4c>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a67a:	f8d0 12c0 	ldr.w	r1, [r0, #704]	@ 0x2c0
 800a67e:	4618      	mov	r0, r3
 800a680:	688f      	ldr	r7, [r1, #8]
 800a682:	4631      	mov	r1, r6
 800a684:	47b8      	blx	r7
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a686:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a688:	2a07      	cmp	r2, #7
 800a68a:	bf28      	it	cs
 800a68c:	2207      	movcs	r2, #7
 800a68e:	4631      	mov	r1, r6
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a690:	4620      	mov	r0, r4
 800a692:	f000 fc95 	bl	800afc0 <USBD_CtlSendData>
 800a696:	e006      	b.n	800a6a6 <USBD_CDC_Setup+0x5a>
          hcdc->CmdOpCode = req->bRequest;
 800a698:	f886 3200 	strb.w	r3, [r6, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a69c:	f886 2201 	strb.w	r2, [r6, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a6a0:	4631      	mov	r1, r6
 800a6a2:	f000 fca2 	bl	800afea <USBD_CtlPrepareRx>
    return (uint8_t)USBD_FAIL;
 800a6a6:	2000      	movs	r0, #0
}
 800a6a8:	b003      	add	sp, #12
 800a6aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a6ac:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800a6b0:	6884      	ldr	r4, [r0, #8]
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	47a0      	blx	r4
 800a6b6:	e7f6      	b.n	800a6a6 <USBD_CDC_Setup+0x5a>
      switch (req->bRequest)
 800a6b8:	784b      	ldrb	r3, [r1, #1]
 800a6ba:	2b0b      	cmp	r3, #11
 800a6bc:	d82e      	bhi.n	800a71c <USBD_CDC_Setup+0xd0>
 800a6be:	a201      	add	r2, pc, #4	@ (adr r2, 800a6c4 <USBD_CDC_Setup+0x78>)
 800a6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6c4:	0800a6f5 	.word	0x0800a6f5
 800a6c8:	0800a6a7 	.word	0x0800a6a7
 800a6cc:	0800a71d 	.word	0x0800a71d
 800a6d0:	0800a71d 	.word	0x0800a71d
 800a6d4:	0800a71d 	.word	0x0800a71d
 800a6d8:	0800a71d 	.word	0x0800a71d
 800a6dc:	0800a71d 	.word	0x0800a71d
 800a6e0:	0800a71d 	.word	0x0800a71d
 800a6e4:	0800a71d 	.word	0x0800a71d
 800a6e8:	0800a71d 	.word	0x0800a71d
 800a6ec:	0800a705 	.word	0x0800a705
 800a6f0:	0800a715 	.word	0x0800a715
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6f4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a6f8:	2b03      	cmp	r3, #3
 800a6fa:	d10f      	bne.n	800a71c <USBD_CDC_Setup+0xd0>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a6fc:	2202      	movs	r2, #2
 800a6fe:	f10d 0106 	add.w	r1, sp, #6
 800a702:	e7c5      	b.n	800a690 <USBD_CDC_Setup+0x44>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a704:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a708:	2b03      	cmp	r3, #3
 800a70a:	d107      	bne.n	800a71c <USBD_CDC_Setup+0xd0>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a70c:	2201      	movs	r2, #1
 800a70e:	f10d 0105 	add.w	r1, sp, #5
 800a712:	e7bd      	b.n	800a690 <USBD_CDC_Setup+0x44>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a714:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a718:	2b03      	cmp	r3, #3
 800a71a:	d0c4      	beq.n	800a6a6 <USBD_CDC_Setup+0x5a>
          USBD_CtlError(pdev, req);
 800a71c:	4629      	mov	r1, r5
 800a71e:	4620      	mov	r0, r4
 800a720:	f000 fc27 	bl	800af72 <USBD_CtlError>
    return (uint8_t)USBD_FAIL;
 800a724:	2003      	movs	r0, #3
 800a726:	e7bf      	b.n	800a6a8 <USBD_CDC_Setup+0x5c>

0800a728 <USBD_CDC_DeInit>:
{
 800a728:	b538      	push	{r3, r4, r5, lr}
 800a72a:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a72c:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a72e:	2181      	movs	r1, #129	@ 0x81
 800a730:	f002 fb53 	bl	800cdda <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a734:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a736:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a738:	4620      	mov	r0, r4
 800a73a:	f002 fb4e 	bl	800cdda <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a73e:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a742:	2182      	movs	r1, #130	@ 0x82
 800a744:	4620      	mov	r0, r4
 800a746:	f002 fb48 	bl	800cdda <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800a74a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a74e:	64e5      	str	r5, [r4, #76]	@ 0x4c
  if (pdev->pClassData != NULL)
 800a750:	b14b      	cbz	r3, 800a766 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a752:	f8d4 32c0 	ldr.w	r3, [r4, #704]	@ 0x2c0
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a75a:	f8d4 02bc 	ldr.w	r0, [r4, #700]	@ 0x2bc
 800a75e:	f002 fbb1 	bl	800cec4 <USBD_static_free>
    pdev->pClassData = NULL;
 800a762:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 800a766:	2000      	movs	r0, #0
 800a768:	bd38      	pop	{r3, r4, r5, pc}

0800a76a <USBD_CDC_Init>:
{
 800a76a:	b570      	push	{r4, r5, r6, lr}
 800a76c:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a76e:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a772:	f002 fba3 	bl	800cebc <USBD_static_malloc>
  if (hcdc == NULL)
 800a776:	4605      	mov	r5, r0
    pdev->pClassData = NULL;
 800a778:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (hcdc == NULL)
 800a77c:	b908      	cbnz	r0, 800a782 <USBD_CDC_Init+0x18>
    return (uint8_t)USBD_EMEM;
 800a77e:	2002      	movs	r0, #2
}
 800a780:	bd70      	pop	{r4, r5, r6, pc}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a782:	7c23      	ldrb	r3, [r4, #16]
 800a784:	bb8b      	cbnz	r3, 800a7ea <USBD_CDC_Init+0x80>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a786:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a78a:	2181      	movs	r1, #129	@ 0x81
 800a78c:	2202      	movs	r2, #2
 800a78e:	4620      	mov	r0, r4
 800a790:	f002 fb17 	bl	800cdc2 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a794:	2101      	movs	r1, #1
 800a796:	8721      	strh	r1, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a798:	f44f 7300 	mov.w	r3, #512	@ 0x200
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a79c:	2202      	movs	r2, #2
 800a79e:	4620      	mov	r0, r4
 800a7a0:	f002 fb0f 	bl	800cdc2 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a7a4:	2601      	movs	r6, #1
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a7a6:	2310      	movs	r3, #16
 800a7a8:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a7ac:	2203      	movs	r2, #3
 800a7ae:	2308      	movs	r3, #8
 800a7b0:	2182      	movs	r1, #130	@ 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a7b2:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f002 fb03 	bl	800cdc2 <USBD_LL_OpenEP>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a7bc:	f8d4 32c0 	ldr.w	r3, [r4, #704]	@ 0x2c0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a7c0:	f8a4 604c 	strh.w	r6, [r4, #76]	@ 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4798      	blx	r3
  hcdc->TxState = 0U;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	f8c5 3214 	str.w	r3, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a7ce:	f8c5 3218 	str.w	r3, [r5, #536]	@ 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7d2:	7c23      	ldrb	r3, [r4, #16]
 800a7d4:	b99b      	cbnz	r3, 800a7fe <USBD_CDC_Init+0x94>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a7d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a7da:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	f002 fb39 	bl	800ce58 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800a7e6:	2000      	movs	r0, #0
 800a7e8:	e7ca      	b.n	800a780 <USBD_CDC_Init+0x16>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a7ea:	2340      	movs	r3, #64	@ 0x40
 800a7ec:	2181      	movs	r1, #129	@ 0x81
 800a7ee:	2202      	movs	r2, #2
 800a7f0:	4620      	mov	r0, r4
 800a7f2:	f002 fae6 	bl	800cdc2 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a7f6:	2101      	movs	r1, #1
 800a7f8:	8721      	strh	r1, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a7fa:	2340      	movs	r3, #64	@ 0x40
 800a7fc:	e7ce      	b.n	800a79c <USBD_CDC_Init+0x32>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a7fe:	2340      	movs	r3, #64	@ 0x40
 800a800:	e7eb      	b.n	800a7da <USBD_CDC_Init+0x70>

0800a802 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800a802:	b119      	cbz	r1, 800a80c <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800a804:	f8c0 12c0 	str.w	r1, [r0, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a808:	2000      	movs	r0, #0
 800a80a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a80c:	2003      	movs	r0, #3
}
 800a80e:	4770      	bx	lr

0800a810 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a810:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc

  if (hcdc == NULL)
 800a814:	b12b      	cbz	r3, 800a822 <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 800a816:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a81a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a81e:	2000      	movs	r0, #0
 800a820:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a822:	2003      	movs	r0, #3
}
 800a824:	4770      	bx	lr

0800a826 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a826:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc

  if (hcdc == NULL)
 800a82a:	b11b      	cbz	r3, 800a834 <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 800a82c:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a830:	2000      	movs	r0, #0
 800a832:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a834:	2003      	movs	r0, #3
}
 800a836:	4770      	bx	lr

0800a838 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a838:	f8d0 22bc 	ldr.w	r2, [r0, #700]	@ 0x2bc
{
 800a83c:	b510      	push	{r4, lr}
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800a83e:	b17a      	cbz	r2, 800a860 <USBD_CDC_TransmitPacket+0x28>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800a840:	f8d2 4214 	ldr.w	r4, [r2, #532]	@ 0x214
 800a844:	2301      	movs	r3, #1
 800a846:	b96c      	cbnz	r4, 800a864 <USBD_CDC_TransmitPacket+0x2c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a848:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a84c:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 800a850:	62c3      	str	r3, [r0, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a852:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 800a856:	2181      	movs	r1, #129	@ 0x81
 800a858:	f002 faf5 	bl	800ce46 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a85c:	4620      	mov	r0, r4
  }

  return (uint8_t)ret;
}
 800a85e:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800a860:	2003      	movs	r0, #3
 800a862:	e7fc      	b.n	800a85e <USBD_CDC_TransmitPacket+0x26>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a864:	4618      	mov	r0, r3
 800a866:	e7fa      	b.n	800a85e <USBD_CDC_TransmitPacket+0x26>

0800a868 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a868:	f8d0 22bc 	ldr.w	r2, [r0, #700]	@ 0x2bc
{
 800a86c:	b508      	push	{r3, lr}

  if (pdev->pClassData == NULL)
 800a86e:	b162      	cbz	r2, 800a88a <USBD_CDC_ReceivePacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a870:	7c03      	ldrb	r3, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a872:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a876:	b933      	cbnz	r3, 800a886 <USBD_CDC_ReceivePacket+0x1e>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a878:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a87c:	2101      	movs	r1, #1
 800a87e:	f002 faeb 	bl	800ce58 <USBD_LL_PrepareReceive>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a882:	2000      	movs	r0, #0
}
 800a884:	bd08      	pop	{r3, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a886:	2340      	movs	r3, #64	@ 0x40
 800a888:	e7f8      	b.n	800a87c <USBD_CDC_ReceivePacket+0x14>
    return (uint8_t)USBD_FAIL;
 800a88a:	2003      	movs	r0, #3
 800a88c:	e7fa      	b.n	800a884 <USBD_CDC_ReceivePacket+0x1c>

0800a88e <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a88e:	b178      	cbz	r0, 800a8b0 <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a890:	2300      	movs	r3, #0
 800a892:	f8c0 32b8 	str.w	r3, [r0, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a896:	f8c0 32c0 	str.w	r3, [r0, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a89a:	f8c0 32cc 	str.w	r3, [r0, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a89e:	b109      	cbz	r1, 800a8a4 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800a8a0:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->id = id;
 800a8aa:	7002      	strb	r2, [r0, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a8ac:	f002 ba40 	b.w	800cd30 <USBD_LL_Init>

  return ret;
}
 800a8b0:	2003      	movs	r0, #3
 800a8b2:	4770      	bx	lr

0800a8b4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a8b4:	b513      	push	{r0, r1, r4, lr}
  uint16_t len = 0U;
 800a8b6:	2300      	movs	r3, #0
{
 800a8b8:	4604      	mov	r4, r0
  uint16_t len = 0U;
 800a8ba:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800a8be:	b161      	cbz	r1, 800a8da <USBD_RegisterClass+0x26>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a8c0:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
  pdev->pClass = pclass;
 800a8c2:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a8c6:	b913      	cbnz	r3, 800a8ce <USBD_RegisterClass+0x1a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a8c8:	2000      	movs	r0, #0
}
 800a8ca:	b002      	add	sp, #8
 800a8cc:	bd10      	pop	{r4, pc}
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a8ce:	f10d 0006 	add.w	r0, sp, #6
 800a8d2:	4798      	blx	r3
 800a8d4:	f8c4 02cc 	str.w	r0, [r4, #716]	@ 0x2cc
 800a8d8:	e7f6      	b.n	800a8c8 <USBD_RegisterClass+0x14>
    return USBD_FAIL;
 800a8da:	2003      	movs	r0, #3
 800a8dc:	e7f5      	b.n	800a8ca <USBD_RegisterClass+0x16>

0800a8de <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a8de:	f002 ba67 	b.w	800cdb0 <USBD_LL_Start>

0800a8e2 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800a8e2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a8e6:	b10b      	cbz	r3, 800a8ec <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4718      	bx	r3
  }

  return ret;
}
 800a8ec:	2003      	movs	r0, #3
 800a8ee:	4770      	bx	lr

0800a8f0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8f0:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a8f2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a8f6:	b10b      	cbz	r3, 800a8fc <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	4798      	blx	r3
  }

  return USBD_OK;
}
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	bd08      	pop	{r3, pc}

0800a900 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a904:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 800a908:	4628      	mov	r0, r5
 800a90a:	f000 fb27 	bl	800af5c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a90e:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800a910:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800a914:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800a918:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800a91c:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800a920:	f001 031f 	and.w	r3, r1, #31
 800a924:	2b01      	cmp	r3, #1
 800a926:	d008      	beq.n	800a93a <USBD_LL_SetupStage+0x3a>
 800a928:	2b02      	cmp	r3, #2
 800a92a:	d00c      	beq.n	800a946 <USBD_LL_SetupStage+0x46>
 800a92c:	b98b      	cbnz	r3, 800a952 <USBD_LL_SetupStage+0x52>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a92e:	4629      	mov	r1, r5
 800a930:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800a932:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a936:	f000 b8ef 	b.w	800ab18 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a93a:	4629      	mov	r1, r5
 800a93c:	4620      	mov	r0, r4
}
 800a93e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a942:	f000 ba53 	b.w	800adec <USBD_StdItfReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a946:	4629      	mov	r1, r5
 800a948:	4620      	mov	r0, r4
}
 800a94a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a94e:	f000 ba73 	b.w	800ae38 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a952:	4620      	mov	r0, r4
 800a954:	f001 0180 	and.w	r1, r1, #128	@ 0x80
}
 800a958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a95c:	f002 ba46 	b.w	800cdec <USBD_LL_StallEP>

0800a960 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a960:	b570      	push	{r4, r5, r6, lr}
 800a962:	4604      	mov	r4, r0
 800a964:	4615      	mov	r5, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a966:	b9f9      	cbnz	r1, 800a9a8 <USBD_LL_DataOutStage+0x48>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a968:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 800a96c:	2b03      	cmp	r3, #3
 800a96e:	d10c      	bne.n	800a98a <USBD_LL_DataOutStage+0x2a>
    {
      if (pep->rem_length > pep->maxpacket)
 800a970:	e9d0 3257 	ldrd	r3, r2, [r0, #348]	@ 0x15c
 800a974:	4293      	cmp	r3, r2
 800a976:	d90a      	bls.n	800a98e <USBD_LL_DataOutStage+0x2e>
      {
        pep->rem_length -= pep->maxpacket;
 800a978:	1a9b      	subs	r3, r3, r2

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a97a:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 800a97c:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a980:	bf28      	it	cs
 800a982:	461a      	movcs	r2, r3
 800a984:	4629      	mov	r1, r5
 800a986:	f000 fb3d 	bl	800b004 <USBD_CtlContinueRx>
      }
    }
  }

  return USBD_OK;
}
 800a98a:	2000      	movs	r0, #0
 800a98c:	bd70      	pop	{r4, r5, r6, pc}
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a98e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a992:	2b03      	cmp	r3, #3
 800a994:	d104      	bne.n	800a9a0 <USBD_LL_DataOutStage+0x40>
          if (pdev->pClass->EP0_RxReady != NULL)
 800a996:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a99a:	691b      	ldr	r3, [r3, #16]
 800a99c:	b103      	cbz	r3, 800a9a0 <USBD_LL_DataOutStage+0x40>
            pdev->pClass->EP0_RxReady(pdev);
 800a99e:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f000 fb37 	bl	800b014 <USBD_CtlSendStatus>
 800a9a6:	e7f0      	b.n	800a98a <USBD_LL_DataOutStage+0x2a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9a8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a9ac:	2b03      	cmp	r3, #3
 800a9ae:	d1ec      	bne.n	800a98a <USBD_LL_DataOutStage+0x2a>
      if (pdev->pClass->DataOut != NULL)
 800a9b0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a9b4:	699b      	ldr	r3, [r3, #24]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d0e7      	beq.n	800a98a <USBD_LL_DataOutStage+0x2a>
}
 800a9ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a9be:	4718      	bx	r3

0800a9c0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a9c0:	b570      	push	{r4, r5, r6, lr}
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a9c6:	460d      	mov	r5, r1
 800a9c8:	bbd9      	cbnz	r1, 800aa42 <USBD_LL_DataInStage+0x82>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a9ca:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	d10e      	bne.n	800a9f0 <USBD_LL_DataInStage+0x30>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9d2:	e9d0 3207 	ldrd	r3, r2, [r0, #28]
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d913      	bls.n	800aa02 <USBD_LL_DataInStage+0x42>
      {
        pep->rem_length -= pep->maxpacket;
 800a9da:	1a9a      	subs	r2, r3, r2
 800a9dc:	61c2      	str	r2, [r0, #28]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a9de:	4631      	mov	r1, r6
 800a9e0:	f000 fafb 	bl	800afda <USBD_CtlContinueSendData>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a9e4:	462b      	mov	r3, r5
 800a9e6:	462a      	mov	r2, r5
 800a9e8:	4629      	mov	r1, r5
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	f002 fa34 	bl	800ce58 <USBD_LL_PrepareReceive>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a9f0:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d102      	bne.n	800a9fe <USBD_LL_DataInStage+0x3e>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
      }
    }
  }

  return USBD_OK;
}
 800a9fe:	2000      	movs	r0, #0
 800aa00:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->maxpacket == pep->rem_length) &&
 800aa02:	d10c      	bne.n	800aa1e <USBD_LL_DataInStage+0x5e>
            (pep->total_length >= pep->maxpacket) &&
 800aa04:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d809      	bhi.n	800aa1e <USBD_LL_DataInStage+0x5e>
            (pep->total_length >= pep->maxpacket) &&
 800aa0a:	f8d0 3298 	ldr.w	r3, [r0, #664]	@ 0x298
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d205      	bcs.n	800aa1e <USBD_LL_DataInStage+0x5e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aa12:	460a      	mov	r2, r1
 800aa14:	f000 fae1 	bl	800afda <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aa18:	f8c4 5298 	str.w	r5, [r4, #664]	@ 0x298
 800aa1c:	e7e2      	b.n	800a9e4 <USBD_LL_DataInStage+0x24>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa1e:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800aa22:	2b03      	cmp	r3, #3
 800aa24:	d105      	bne.n	800aa32 <USBD_LL_DataInStage+0x72>
            if (pdev->pClass->EP0_TxSent != NULL)
 800aa26:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	b10b      	cbz	r3, 800aa32 <USBD_LL_DataInStage+0x72>
              pdev->pClass->EP0_TxSent(pdev);
 800aa2e:	4620      	mov	r0, r4
 800aa30:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa32:	2180      	movs	r1, #128	@ 0x80
 800aa34:	4620      	mov	r0, r4
 800aa36:	f002 f9d9 	bl	800cdec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	f000 faf5 	bl	800b02a <USBD_CtlReceiveStatus>
 800aa40:	e7d6      	b.n	800a9f0 <USBD_LL_DataInStage+0x30>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa42:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800aa46:	2b03      	cmp	r3, #3
 800aa48:	d1d9      	bne.n	800a9fe <USBD_LL_DataInStage+0x3e>
      if (pdev->pClass->DataIn != NULL)
 800aa4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800aa4e:	695b      	ldr	r3, [r3, #20]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d0d4      	beq.n	800a9fe <USBD_LL_DataInStage+0x3e>
}
 800aa54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800aa58:	4718      	bx	r3

0800aa5a <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa5a:	2301      	movs	r3, #1
{
 800aa5c:	b570      	push	{r4, r5, r6, lr}
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa5e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800aa62:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
  pdev->ep0_state = USBD_EP0_IDLE;
 800aa66:	2100      	movs	r1, #0
{
 800aa68:	4604      	mov	r4, r0
  pdev->ep0_state = USBD_EP0_IDLE;
 800aa6a:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aa6e:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800aa70:	f8c0 12a4 	str.w	r1, [r0, #676]	@ 0x2a4
  if (pdev->pClass == NULL)
 800aa74:	b1db      	cbz	r3, 800aaae <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800aa76:	f8d0 22bc 	ldr.w	r2, [r0, #700]	@ 0x2bc
 800aa7a:	b112      	cbz	r2, 800aa82 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	b103      	cbz	r3, 800aa82 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aa80:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa82:	2200      	movs	r2, #0
 800aa84:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa86:	2540      	movs	r5, #64	@ 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa88:	2340      	movs	r3, #64	@ 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aa8a:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	f002 f998 	bl	800cdc2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aa92:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa96:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa9a:	462b      	mov	r3, r5
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	2180      	movs	r1, #128	@ 0x80
 800aaa0:	4620      	mov	r0, r4
 800aaa2:	f002 f98e 	bl	800cdc2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aaa6:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aaa8:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 800aaaa:	2000      	movs	r0, #0
}
 800aaac:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800aaae:	2003      	movs	r0, #3
 800aab0:	e7fc      	b.n	800aaac <USBD_LL_Reset+0x52>

0800aab2 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800aab2:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800aab4:	2000      	movs	r0, #0
 800aab6:	4770      	bx	lr

0800aab8 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 800aab8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800aabc:	b2db      	uxtb	r3, r3
 800aabe:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800aac2:	2304      	movs	r3, #4
 800aac4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800aac8:	2000      	movs	r0, #0
 800aaca:	4770      	bx	lr

0800aacc <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aacc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800aad0:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 800aad2:	bf02      	ittt	eq
 800aad4:	f890 329d 	ldrbeq.w	r3, [r0, #669]	@ 0x29d
 800aad8:	b2db      	uxtbeq	r3, r3
 800aada:	f880 329c 	strbeq.w	r3, [r0, #668]	@ 0x29c
  }

  return USBD_OK;
}
 800aade:	2000      	movs	r0, #0
 800aae0:	4770      	bx	lr

0800aae2 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800aae2:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
{
 800aae6:	b508      	push	{r3, lr}
  if (pdev->pClass == NULL)
 800aae8:	b14a      	cbz	r2, 800aafe <USBD_LL_SOF+0x1c>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aaea:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800aaee:	2b03      	cmp	r3, #3
 800aaf0:	d101      	bne.n	800aaf6 <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 800aaf2:	69d3      	ldr	r3, [r2, #28]
 800aaf4:	b90b      	cbnz	r3, 800aafa <USBD_LL_SOF+0x18>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800aaf6:	2000      	movs	r0, #0
}
 800aaf8:	bd08      	pop	{r3, pc}
      (void)pdev->pClass->SOF(pdev);
 800aafa:	4798      	blx	r3
 800aafc:	e7fb      	b.n	800aaf6 <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 800aafe:	2003      	movs	r0, #3
 800ab00:	e7fa      	b.n	800aaf8 <USBD_LL_SOF+0x16>

0800ab02 <USBD_CtlError.constprop.0>:
  *         Handle USB low level Error
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 800ab02:	b510      	push	{r4, lr}
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab04:	2180      	movs	r1, #128	@ 0x80
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 800ab06:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab08:	f002 f970 	bl	800cdec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	2100      	movs	r1, #0
}
 800ab10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab14:	f002 b96a 	b.w	800cdec <USBD_LL_StallEP>

0800ab18 <USBD_StdDevReq>:
{
 800ab18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab1a:	780b      	ldrb	r3, [r1, #0]
 800ab1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab20:	2b20      	cmp	r3, #32
{
 800ab22:	4604      	mov	r4, r0
 800ab24:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab26:	d006      	beq.n	800ab36 <USBD_StdDevReq+0x1e>
 800ab28:	2b40      	cmp	r3, #64	@ 0x40
 800ab2a:	d004      	beq.n	800ab36 <USBD_StdDevReq+0x1e>
 800ab2c:	b163      	cbz	r3, 800ab48 <USBD_StdDevReq+0x30>
        USBD_CtlError(pdev, req);
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f7ff ffe7 	bl	800ab02 <USBD_CtlError.constprop.0>
        break;
 800ab34:	e0cc      	b.n	800acd0 <USBD_StdDevReq+0x1b8>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab36:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800ab3a:	689b      	ldr	r3, [r3, #8]
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	4620      	mov	r0, r4
}
 800ab40:	b003      	add	sp, #12
 800ab42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab46:	4718      	bx	r3
      switch (req->bRequest)
 800ab48:	784b      	ldrb	r3, [r1, #1]
 800ab4a:	2b09      	cmp	r3, #9
 800ab4c:	d8ef      	bhi.n	800ab2e <USBD_StdDevReq+0x16>
 800ab4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab54 <USBD_StdDevReq+0x3c>)
 800ab50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab54:	0800ad9d 	.word	0x0800ad9d
 800ab58:	0800add1 	.word	0x0800add1
 800ab5c:	0800ab2f 	.word	0x0800ab2f
 800ab60:	0800adc5 	.word	0x0800adc5
 800ab64:	0800ab2f 	.word	0x0800ab2f
 800ab68:	0800ac95 	.word	0x0800ac95
 800ab6c:	0800ab7d 	.word	0x0800ab7d
 800ab70:	0800ab2f 	.word	0x0800ab2f
 800ab74:	0800ad71 	.word	0x0800ad71
 800ab78:	0800acdd 	.word	0x0800acdd
  uint16_t len = 0U;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800ab82:	884b      	ldrh	r3, [r1, #2]
 800ab84:	0a1a      	lsrs	r2, r3, #8
 800ab86:	3a01      	subs	r2, #1
 800ab88:	2a0e      	cmp	r2, #14
 800ab8a:	d8d0      	bhi.n	800ab2e <USBD_StdDevReq+0x16>
 800ab8c:	a101      	add	r1, pc, #4	@ (adr r1, 800ab94 <USBD_StdDevReq+0x7c>)
 800ab8e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ab92:	bf00      	nop
 800ab94:	0800abdb 	.word	0x0800abdb
 800ab98:	0800ac0d 	.word	0x0800ac0d
 800ab9c:	0800ac27 	.word	0x0800ac27
 800aba0:	0800ab2f 	.word	0x0800ab2f
 800aba4:	0800ab2f 	.word	0x0800ab2f
 800aba8:	0800ac67 	.word	0x0800ac67
 800abac:	0800ac7d 	.word	0x0800ac7d
 800abb0:	0800ab2f 	.word	0x0800ab2f
 800abb4:	0800ab2f 	.word	0x0800ab2f
 800abb8:	0800ab2f 	.word	0x0800ab2f
 800abbc:	0800ab2f 	.word	0x0800ab2f
 800abc0:	0800ab2f 	.word	0x0800ab2f
 800abc4:	0800ab2f 	.word	0x0800ab2f
 800abc8:	0800ab2f 	.word	0x0800ab2f
 800abcc:	0800abd1 	.word	0x0800abd1
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800abd0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800abd4:	69db      	ldr	r3, [r3, #28]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800abd6:	b91b      	cbnz	r3, 800abe0 <USBD_StdDevReq+0xc8>
 800abd8:	e7a9      	b.n	800ab2e <USBD_StdDevReq+0x16>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800abda:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	7c20      	ldrb	r0, [r4, #16]
 800abe2:	f10d 0106 	add.w	r1, sp, #6
 800abe6:	4798      	blx	r3
  if (req->wLength != 0U)
 800abe8:	88ea      	ldrh	r2, [r5, #6]
 800abea:	2a00      	cmp	r2, #0
 800abec:	f000 80a3 	beq.w	800ad36 <USBD_StdDevReq+0x21e>
    if (len != 0U)
 800abf0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d09a      	beq.n	800ab2e <USBD_StdDevReq+0x16>
      len = MIN(len, req->wLength);
 800abf8:	429a      	cmp	r2, r3
 800abfa:	bf28      	it	cs
 800abfc:	461a      	movcs	r2, r3
 800abfe:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ac02:	4601      	mov	r1, r0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ac04:	4620      	mov	r0, r4
 800ac06:	f000 f9db 	bl	800afc0 <USBD_CtlSendData>
        break;
 800ac0a:	e061      	b.n	800acd0 <USBD_StdDevReq+0x1b8>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac0c:	7c02      	ldrb	r2, [r0, #16]
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ac0e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac12:	b932      	cbnz	r2, 800ac22 <USBD_StdDevReq+0x10a>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ac14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ac16:	f10d 0006 	add.w	r0, sp, #6
 800ac1a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac1c:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ac1e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800ac20:	e7e2      	b.n	800abe8 <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ac22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac24:	e7f7      	b.n	800ac16 <USBD_StdDevReq+0xfe>
      switch ((uint8_t)(req->wValue))
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	2b05      	cmp	r3, #5
 800ac2a:	d880      	bhi.n	800ab2e <USBD_StdDevReq+0x16>
 800ac2c:	e8df f003 	tbb	[pc, r3]
 800ac30:	0f0b0703 	.word	0x0f0b0703
 800ac34:	1713      	.short	0x1713
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ac36:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	e7cb      	b.n	800abd6 <USBD_StdDevReq+0xbe>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ac3e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	e7c7      	b.n	800abd6 <USBD_StdDevReq+0xbe>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ac46:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ac4a:	68db      	ldr	r3, [r3, #12]
 800ac4c:	e7c3      	b.n	800abd6 <USBD_StdDevReq+0xbe>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ac4e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ac52:	691b      	ldr	r3, [r3, #16]
 800ac54:	e7bf      	b.n	800abd6 <USBD_StdDevReq+0xbe>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ac56:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ac5a:	695b      	ldr	r3, [r3, #20]
 800ac5c:	e7bb      	b.n	800abd6 <USBD_StdDevReq+0xbe>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac5e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800ac62:	699b      	ldr	r3, [r3, #24]
 800ac64:	e7b7      	b.n	800abd6 <USBD_StdDevReq+0xbe>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac66:	7c03      	ldrb	r3, [r0, #16]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	f47f af60 	bne.w	800ab2e <USBD_StdDevReq+0x16>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ac6e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800ac72:	f10d 0006 	add.w	r0, sp, #6
 800ac76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac78:	4798      	blx	r3
  if (err != 0U)
 800ac7a:	e7b5      	b.n	800abe8 <USBD_StdDevReq+0xd0>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac7c:	7c03      	ldrb	r3, [r0, #16]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	f47f af55 	bne.w	800ab2e <USBD_StdDevReq+0x16>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ac84:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800ac88:	f10d 0006 	add.w	r0, sp, #6
 800ac8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac8e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ac90:	2307      	movs	r3, #7
 800ac92:	e7c4      	b.n	800ac1e <USBD_StdDevReq+0x106>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ac94:	888b      	ldrh	r3, [r1, #4]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	f47f af49 	bne.w	800ab2e <USBD_StdDevReq+0x16>
 800ac9c:	88cb      	ldrh	r3, [r1, #6]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	f47f af45 	bne.w	800ab2e <USBD_StdDevReq+0x16>
 800aca4:	884d      	ldrh	r5, [r1, #2]
 800aca6:	2d7f      	cmp	r5, #127	@ 0x7f
 800aca8:	f63f af41 	bhi.w	800ab2e <USBD_StdDevReq+0x16>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acac:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800acb0:	2b03      	cmp	r3, #3
 800acb2:	f43f af3c 	beq.w	800ab2e <USBD_StdDevReq+0x16>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800acb6:	b2ed      	uxtb	r5, r5
      pdev->dev_address = dev_addr;
 800acb8:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800acbc:	4629      	mov	r1, r5
 800acbe:	f002 f8b9 	bl	800ce34 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800acc2:	4620      	mov	r0, r4
 800acc4:	f000 f9a6 	bl	800b014 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800acc8:	b135      	cbz	r5, 800acd8 <USBD_StdDevReq+0x1c0>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800acca:	2302      	movs	r3, #2
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800accc:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
  USBD_StatusTypeDef ret = USBD_OK;
 800acd0:	2500      	movs	r5, #0
}
 800acd2:	4628      	mov	r0, r5
 800acd4:	b003      	add	sp, #12
 800acd6:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state = USBD_STATE_DEFAULT;
 800acd8:	2301      	movs	r3, #1
 800acda:	e7f7      	b.n	800accc <USBD_StdDevReq+0x1b4>
  cfgidx = (uint8_t)(req->wValue);
 800acdc:	7889      	ldrb	r1, [r1, #2]
 800acde:	4d42      	ldr	r5, [pc, #264]	@ (800ade8 <USBD_StdDevReq+0x2d0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ace0:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800ace2:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ace4:	d903      	bls.n	800acee <USBD_StdDevReq+0x1d6>
    USBD_CtlError(pdev, req);
 800ace6:	f7ff ff0c 	bl	800ab02 <USBD_CtlError.constprop.0>
    return USBD_FAIL;
 800acea:	2503      	movs	r5, #3
 800acec:	e7f1      	b.n	800acd2 <USBD_StdDevReq+0x1ba>
  switch (pdev->dev_state)
 800acee:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	b2da      	uxtb	r2, r3
 800acf6:	d008      	beq.n	800ad0a <USBD_StdDevReq+0x1f2>
 800acf8:	2a03      	cmp	r2, #3
 800acfa:	d015      	beq.n	800ad28 <USBD_StdDevReq+0x210>
      USBD_CtlError(pdev, req);
 800acfc:	f7ff ff01 	bl	800ab02 <USBD_CtlError.constprop.0>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ad00:	7829      	ldrb	r1, [r5, #0]
 800ad02:	4620      	mov	r0, r4
 800ad04:	f7ff fdf4 	bl	800a8f0 <USBD_ClrClassConfig>
      break;
 800ad08:	e7ef      	b.n	800acea <USBD_StdDevReq+0x1d2>
      if (cfgidx != 0U)
 800ad0a:	b1a1      	cbz	r1, 800ad36 <USBD_StdDevReq+0x21e>
        pdev->dev_config = cfgidx;
 800ad0c:	2101      	movs	r1, #1
 800ad0e:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ad10:	f7ff fde7 	bl	800a8e2 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800ad14:	4605      	mov	r5, r0
          USBD_CtlError(pdev, req);
 800ad16:	4620      	mov	r0, r4
        if (ret != USBD_OK)
 800ad18:	b115      	cbz	r5, 800ad20 <USBD_StdDevReq+0x208>
          USBD_CtlError(pdev, req);
 800ad1a:	f7ff fef2 	bl	800ab02 <USBD_CtlError.constprop.0>
 800ad1e:	e7d8      	b.n	800acd2 <USBD_StdDevReq+0x1ba>
          (void)USBD_CtlSendStatus(pdev);
 800ad20:	f000 f978 	bl	800b014 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ad24:	2303      	movs	r3, #3
 800ad26:	e7d1      	b.n	800accc <USBD_StdDevReq+0x1b4>
      if (cfgidx == 0U)
 800ad28:	b949      	cbnz	r1, 800ad3e <USBD_StdDevReq+0x226>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad2a:	2302      	movs	r3, #2
 800ad2c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ad30:	6041      	str	r1, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ad32:	f7ff fddd 	bl	800a8f0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ad36:	4620      	mov	r0, r4
 800ad38:	f000 f96c 	bl	800b014 <USBD_CtlSendStatus>
 800ad3c:	e7c8      	b.n	800acd0 <USBD_StdDevReq+0x1b8>
      else if (cfgidx != pdev->dev_config)
 800ad3e:	6841      	ldr	r1, [r0, #4]
 800ad40:	2901      	cmp	r1, #1
 800ad42:	d0f8      	beq.n	800ad36 <USBD_StdDevReq+0x21e>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ad44:	b2c9      	uxtb	r1, r1
 800ad46:	f7ff fdd3 	bl	800a8f0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ad4a:	7829      	ldrb	r1, [r5, #0]
 800ad4c:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ad4e:	4620      	mov	r0, r4
 800ad50:	f7ff fdc7 	bl	800a8e2 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800ad54:	4605      	mov	r5, r0
 800ad56:	2800      	cmp	r0, #0
 800ad58:	d0ed      	beq.n	800ad36 <USBD_StdDevReq+0x21e>
          USBD_CtlError(pdev, req);
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	f7ff fed1 	bl	800ab02 <USBD_CtlError.constprop.0>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ad60:	7921      	ldrb	r1, [r4, #4]
 800ad62:	4620      	mov	r0, r4
 800ad64:	f7ff fdc4 	bl	800a8f0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad68:	2302      	movs	r3, #2
 800ad6a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800ad6e:	e7b0      	b.n	800acd2 <USBD_StdDevReq+0x1ba>
  if (req->wLength != 1U)
 800ad70:	88ca      	ldrh	r2, [r1, #6]
 800ad72:	2a01      	cmp	r2, #1
 800ad74:	f47f aedb 	bne.w	800ab2e <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 800ad78:	f890 129c 	ldrb.w	r1, [r0, #668]	@ 0x29c
 800ad7c:	2902      	cmp	r1, #2
 800ad7e:	b2cb      	uxtb	r3, r1
 800ad80:	d807      	bhi.n	800ad92 <USBD_StdDevReq+0x27a>
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f43f aed3 	beq.w	800ab2e <USBD_StdDevReq+0x16>
        pdev->dev_default_config = 0U;
 800ad88:	4601      	mov	r1, r0
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	f841 3f08 	str.w	r3, [r1, #8]!
 800ad90:	e738      	b.n	800ac04 <USBD_StdDevReq+0xec>
    switch (pdev->dev_state)
 800ad92:	2b03      	cmp	r3, #3
 800ad94:	f47f aecb 	bne.w	800ab2e <USBD_StdDevReq+0x16>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ad98:	1d01      	adds	r1, r0, #4
 800ad9a:	e733      	b.n	800ac04 <USBD_StdDevReq+0xec>
  switch (pdev->dev_state)
 800ad9c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800ada0:	3b01      	subs	r3, #1
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	f63f aec3 	bhi.w	800ab2e <USBD_StdDevReq+0x16>
      if (req->wLength != 0x2U)
 800ada8:	88ca      	ldrh	r2, [r1, #6]
 800adaa:	2a02      	cmp	r2, #2
 800adac:	f47f aebf 	bne.w	800ab2e <USBD_StdDevReq+0x16>
      if (pdev->dev_remote_wakeup != 0U)
 800adb0:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800adb4:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	bf0c      	ite	eq
 800adba:	2301      	moveq	r3, #1
 800adbc:	2303      	movne	r3, #3
 800adbe:	f841 3f0c 	str.w	r3, [r1, #12]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800adc2:	e71f      	b.n	800ac04 <USBD_StdDevReq+0xec>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800adc4:	884b      	ldrh	r3, [r1, #2]
 800adc6:	2b01      	cmp	r3, #1
 800adc8:	d182      	bne.n	800acd0 <USBD_StdDevReq+0x1b8>
        pdev->dev_remote_wakeup = 0U;
 800adca:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4
 800adce:	e7b2      	b.n	800ad36 <USBD_StdDevReq+0x21e>
  switch (pdev->dev_state)
 800add0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800add4:	3b01      	subs	r3, #1
 800add6:	2b02      	cmp	r3, #2
 800add8:	f63f aea9 	bhi.w	800ab2e <USBD_StdDevReq+0x16>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800addc:	884b      	ldrh	r3, [r1, #2]
 800adde:	2b01      	cmp	r3, #1
 800ade0:	f47f af76 	bne.w	800acd0 <USBD_StdDevReq+0x1b8>
        pdev->dev_remote_wakeup = 0U;
 800ade4:	2300      	movs	r3, #0
 800ade6:	e7f0      	b.n	800adca <USBD_StdDevReq+0x2b2>
 800ade8:	20002995 	.word	0x20002995

0800adec <USBD_StdItfReq>:
{
 800adec:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adee:	780b      	ldrb	r3, [r1, #0]
 800adf0:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800adf4:	065b      	lsls	r3, r3, #25
{
 800adf6:	4604      	mov	r4, r0
 800adf8:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adfa:	d501      	bpl.n	800ae00 <USBD_StdItfReq+0x14>
 800adfc:	2a40      	cmp	r2, #64	@ 0x40
 800adfe:	d116      	bne.n	800ae2e <USBD_StdItfReq+0x42>
      switch (pdev->dev_state)
 800ae00:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800ae04:	3b01      	subs	r3, #1
 800ae06:	2b02      	cmp	r3, #2
 800ae08:	d811      	bhi.n	800ae2e <USBD_StdItfReq+0x42>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ae0a:	792b      	ldrb	r3, [r5, #4]
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d80e      	bhi.n	800ae2e <USBD_StdItfReq+0x42>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae10:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800ae14:	4629      	mov	r1, r5
 800ae16:	689b      	ldr	r3, [r3, #8]
 800ae18:	4620      	mov	r0, r4
 800ae1a:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ae1c:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae1e:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ae20:	b91b      	cbnz	r3, 800ae2a <USBD_StdItfReq+0x3e>
 800ae22:	b910      	cbnz	r0, 800ae2a <USBD_StdItfReq+0x3e>
              (void)USBD_CtlSendStatus(pdev);
 800ae24:	4620      	mov	r0, r4
 800ae26:	f000 f8f5 	bl	800b014 <USBD_CtlSendStatus>
}
 800ae2a:	4630      	mov	r0, r6
 800ae2c:	bd70      	pop	{r4, r5, r6, pc}
            USBD_CtlError(pdev, req);
 800ae2e:	4620      	mov	r0, r4
 800ae30:	f7ff fe67 	bl	800ab02 <USBD_CtlError.constprop.0>
  USBD_StatusTypeDef ret = USBD_OK;
 800ae34:	2600      	movs	r6, #0
 800ae36:	e7f8      	b.n	800ae2a <USBD_StdItfReq+0x3e>

0800ae38 <USBD_StdEPReq>:
{
 800ae38:	b570      	push	{r4, r5, r6, lr}
 800ae3a:	780b      	ldrb	r3, [r1, #0]
  ep_addr = LOBYTE(req->wIndex);
 800ae3c:	888a      	ldrh	r2, [r1, #4]
 800ae3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae42:	2b20      	cmp	r3, #32
{
 800ae44:	4604      	mov	r4, r0
 800ae46:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae48:	d056      	beq.n	800aef8 <USBD_StdEPReq+0xc0>
 800ae4a:	2b40      	cmp	r3, #64	@ 0x40
 800ae4c:	d054      	beq.n	800aef8 <USBD_StdEPReq+0xc0>
 800ae4e:	b11b      	cbz	r3, 800ae58 <USBD_StdEPReq+0x20>
              USBD_CtlError(pdev, req);
 800ae50:	4620      	mov	r0, r4
 800ae52:	f7ff fe56 	bl	800ab02 <USBD_CtlError.constprop.0>
              break;
 800ae56:	e03c      	b.n	800aed2 <USBD_StdEPReq+0x9a>
      switch (req->bRequest)
 800ae58:	786b      	ldrb	r3, [r5, #1]
 800ae5a:	2b01      	cmp	r3, #1
  ep_addr = LOBYTE(req->wIndex);
 800ae5c:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800ae5e:	d03a      	beq.n	800aed6 <USBD_StdEPReq+0x9e>
 800ae60:	2b03      	cmp	r3, #3
 800ae62:	d024      	beq.n	800aeae <USBD_StdEPReq+0x76>
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d1f3      	bne.n	800ae50 <USBD_StdEPReq+0x18>
          switch (pdev->dev_state)
 800ae68:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	b2d8      	uxtb	r0, r3
 800ae70:	d053      	beq.n	800af1a <USBD_StdEPReq+0xe2>
 800ae72:	2803      	cmp	r0, #3
 800ae74:	d1ec      	bne.n	800ae50 <USBD_StdEPReq+0x18>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ae76:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800ae7a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800ae7e:	f04f 0214 	mov.w	r2, #20
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ae82:	fb02 4303 	mla	r3, r2, r3, r4
              if ((ep_addr & 0x80U) == 0x80U)
 800ae86:	d057      	beq.n	800af38 <USBD_StdEPReq+0x100>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ae88:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d0e0      	beq.n	800ae50 <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae8e:	f001 057f 	and.w	r5, r1, #127	@ 0x7f
 800ae92:	3501      	adds	r5, #1
 800ae94:	eb05 0585 	add.w	r5, r5, r5, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ae98:	2980      	cmp	r1, #128	@ 0x80
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae9a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ae9e:	d056      	beq.n	800af4e <USBD_StdEPReq+0x116>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aea0:	4620      	mov	r0, r4
 800aea2:	f001 ffb5 	bl	800ce10 <USBD_LL_IsStallEP>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	d056      	beq.n	800af58 <USBD_StdEPReq+0x120>
                pep->status = 0x0001U;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e050      	b.n	800af50 <USBD_StdEPReq+0x118>
          switch (pdev->dev_state)
 800aeae:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800aeb2:	2b02      	cmp	r3, #2
 800aeb4:	b2da      	uxtb	r2, r3
 800aeb6:	d027      	beq.n	800af08 <USBD_StdEPReq+0xd0>
 800aeb8:	2a03      	cmp	r2, #3
 800aeba:	d1c9      	bne.n	800ae50 <USBD_StdEPReq+0x18>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aebc:	886b      	ldrh	r3, [r5, #2]
 800aebe:	b92b      	cbnz	r3, 800aecc <USBD_StdEPReq+0x94>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aec0:	064a      	lsls	r2, r1, #25
 800aec2:	d003      	beq.n	800aecc <USBD_StdEPReq+0x94>
 800aec4:	88eb      	ldrh	r3, [r5, #6]
 800aec6:	b90b      	cbnz	r3, 800aecc <USBD_StdEPReq+0x94>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aec8:	f001 ff90 	bl	800cdec <USBD_LL_StallEP>
              (void)USBD_CtlSendStatus(pdev);
 800aecc:	4620      	mov	r0, r4
 800aece:	f000 f8a1 	bl	800b014 <USBD_CtlSendStatus>
}
 800aed2:	2000      	movs	r0, #0
 800aed4:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800aed6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800aeda:	2b02      	cmp	r3, #2
 800aedc:	b2da      	uxtb	r2, r3
 800aede:	d013      	beq.n	800af08 <USBD_StdEPReq+0xd0>
 800aee0:	2a03      	cmp	r2, #3
 800aee2:	d1b5      	bne.n	800ae50 <USBD_StdEPReq+0x18>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aee4:	886b      	ldrh	r3, [r5, #2]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1f3      	bne.n	800aed2 <USBD_StdEPReq+0x9a>
                if ((ep_addr & 0x7FU) != 0x00U)
 800aeea:	064e      	lsls	r6, r1, #25
 800aeec:	d001      	beq.n	800aef2 <USBD_StdEPReq+0xba>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aeee:	f001 ff86 	bl	800cdfe <USBD_LL_ClearStallEP>
                (void)USBD_CtlSendStatus(pdev);
 800aef2:	4620      	mov	r0, r4
 800aef4:	f000 f88e 	bl	800b014 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aef8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800aefc:	4629      	mov	r1, r5
 800aefe:	4620      	mov	r0, r4
 800af00:	689b      	ldr	r3, [r3, #8]
}
 800af02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af06:	4718      	bx	r3
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af08:	064b      	lsls	r3, r1, #25
 800af0a:	d0a1      	beq.n	800ae50 <USBD_StdEPReq+0x18>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800af0c:	f001 ff6e 	bl	800cdec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800af10:	2180      	movs	r1, #128	@ 0x80
 800af12:	4620      	mov	r0, r4
 800af14:	f001 ff6a 	bl	800cdec <USBD_LL_StallEP>
 800af18:	e7db      	b.n	800aed2 <USBD_StdEPReq+0x9a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af1a:	0649      	lsls	r1, r1, #25
 800af1c:	d198      	bne.n	800ae50 <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af1e:	0613      	lsls	r3, r2, #24
 800af20:	bf4c      	ite	mi
 800af22:	f104 0114 	addmi.w	r1, r4, #20
 800af26:	f504 71aa 	addpl.w	r1, r4, #340	@ 0x154
              pep->status = 0x0000U;
 800af2a:	2300      	movs	r3, #0
 800af2c:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af2e:	2202      	movs	r2, #2
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af30:	4620      	mov	r0, r4
 800af32:	f000 f845 	bl	800afc0 <USBD_CtlSendData>
              break;
 800af36:	e7cc      	b.n	800aed2 <USBD_StdEPReq+0x9a>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800af38:	f8b3 3164 	ldrh.w	r3, [r3, #356]	@ 0x164
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d087      	beq.n	800ae50 <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af40:	2514      	movs	r5, #20
 800af42:	fb05 4501 	mla	r5, r5, r1, r4
 800af46:	f505 75aa 	add.w	r5, r5, #340	@ 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800af4a:	2900      	cmp	r1, #0
 800af4c:	d1a8      	bne.n	800aea0 <USBD_StdEPReq+0x68>
                pep->status = 0x0000U;
 800af4e:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 800af50:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af52:	2202      	movs	r2, #2
 800af54:	4629      	mov	r1, r5
 800af56:	e7eb      	b.n	800af30 <USBD_StdEPReq+0xf8>
                pep->status = 0x0000U;
 800af58:	6028      	str	r0, [r5, #0]
 800af5a:	e7fa      	b.n	800af52 <USBD_StdEPReq+0x11a>

0800af5c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800af5c:	780b      	ldrb	r3, [r1, #0]
 800af5e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800af60:	784b      	ldrb	r3, [r1, #1]
 800af62:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pbuff);
 800af64:	884b      	ldrh	r3, [r1, #2]
 800af66:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pbuff);
 800af68:	888b      	ldrh	r3, [r1, #4]
 800af6a:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pbuff);
 800af6c:	88cb      	ldrh	r3, [r1, #6]
 800af6e:	80c3      	strh	r3, [r0, #6]
}
 800af70:	4770      	bx	lr

0800af72 <USBD_CtlError>:
{
 800af72:	b510      	push	{r4, lr}
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800af74:	2180      	movs	r1, #128	@ 0x80
{
 800af76:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800af78:	f001 ff38 	bl	800cdec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800af7c:	4620      	mov	r0, r4
 800af7e:	2100      	movs	r1, #0
}
 800af80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800af84:	f001 bf32 	b.w	800cdec <USBD_LL_StallEP>

0800af88 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800af88:	b570      	push	{r4, r5, r6, lr}
 800af8a:	460d      	mov	r5, r1
 800af8c:	4616      	mov	r6, r2
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800af8e:	4604      	mov	r4, r0
 800af90:	b170      	cbz	r0, 800afb0 <USBD_GetString+0x28>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800af92:	f7f5 f995 	bl	80002c0 <strlen>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800af96:	b2c3      	uxtb	r3, r0
 800af98:	3301      	adds	r3, #1
 800af9a:	005b      	lsls	r3, r3, #1
 800af9c:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800af9e:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800afa0:	2303      	movs	r3, #3
 800afa2:	706b      	strb	r3, [r5, #1]
  while (*pdesc != (uint8_t)'\0')
 800afa4:	3c01      	subs	r4, #1
  idx++;
 800afa6:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800afa8:	2100      	movs	r1, #0
  while (*pdesc != (uint8_t)'\0')
 800afaa:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800afae:	b902      	cbnz	r2, 800afb2 <USBD_GetString+0x2a>
}
 800afb0:	bd70      	pop	{r4, r5, r6, pc}
    unicode[idx] = *pdesc;
 800afb2:	54ea      	strb	r2, [r5, r3]
    idx++;
 800afb4:	1c5a      	adds	r2, r3, #1
    unicode[idx] = 0U;
 800afb6:	b2d2      	uxtb	r2, r2
    idx++;
 800afb8:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800afba:	54a9      	strb	r1, [r5, r2]
    idx++;
 800afbc:	b2db      	uxtb	r3, r3
 800afbe:	e7f4      	b.n	800afaa <USBD_GetString+0x22>

0800afc0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800afc0:	b510      	push	{r4, lr}
 800afc2:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800afc4:	2202      	movs	r2, #2
  pdev->ep_in[0].total_length = len;

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800afc6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800afca:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800afce:	460a      	mov	r2, r1
 800afd0:	2100      	movs	r1, #0
 800afd2:	f001 ff38 	bl	800ce46 <USBD_LL_Transmit>

  return USBD_OK;
}
 800afd6:	2000      	movs	r0, #0
 800afd8:	bd10      	pop	{r4, pc}

0800afda <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800afda:	b508      	push	{r3, lr}
 800afdc:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800afde:	460a      	mov	r2, r1
 800afe0:	2100      	movs	r1, #0
 800afe2:	f001 ff30 	bl	800ce46 <USBD_LL_Transmit>

  return USBD_OK;
}
 800afe6:	2000      	movs	r0, #0
 800afe8:	bd08      	pop	{r3, pc}

0800afea <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800afea:	b510      	push	{r4, lr}
 800afec:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800afee:	2203      	movs	r2, #3
  pdev->ep_out[0].total_length = len;

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800aff0:	e9c0 3356 	strd	r3, r3, [r0, #344]	@ 0x158
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aff4:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aff8:	460a      	mov	r2, r1
 800affa:	2100      	movs	r1, #0
 800affc:	f001 ff2c 	bl	800ce58 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b000:	2000      	movs	r0, #0
 800b002:	bd10      	pop	{r4, pc}

0800b004 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b004:	b508      	push	{r3, lr}
 800b006:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b008:	460a      	mov	r2, r1
 800b00a:	2100      	movs	r1, #0
 800b00c:	f001 ff24 	bl	800ce58 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b010:	2000      	movs	r0, #0
 800b012:	bd08      	pop	{r3, pc}

0800b014 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b014:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b016:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b018:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b01a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b01e:	4619      	mov	r1, r3
 800b020:	461a      	mov	r2, r3
 800b022:	f001 ff10 	bl	800ce46 <USBD_LL_Transmit>

  return USBD_OK;
}
 800b026:	2000      	movs	r0, #0
 800b028:	bd08      	pop	{r3, pc}

0800b02a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b02a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b02c:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b02e:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b030:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b034:	4619      	mov	r1, r3
 800b036:	461a      	mov	r2, r3
 800b038:	f001 ff0e 	bl	800ce58 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b03c:	2000      	movs	r0, #0
 800b03e:	bd08      	pop	{r3, pc}

0800b040 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b040:	4b03      	ldr	r3, [pc, #12]	@ (800b050 <disk_status+0x10>)
 800b042:	181a      	adds	r2, r3, r0
 800b044:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b048:	7a10      	ldrb	r0, [r2, #8]
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	4718      	bx	r3
 800b050:	20002bc0 	.word	0x20002bc0

0800b054 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800b054:	4b06      	ldr	r3, [pc, #24]	@ (800b070 <disk_initialize+0x1c>)
 800b056:	5c1a      	ldrb	r2, [r3, r0]
 800b058:	b942      	cbnz	r2, 800b06c <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 800b05a:	2201      	movs	r2, #1
 800b05c:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b05e:	181a      	adds	r2, r3, r0
 800b060:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b064:	7a10      	ldrb	r0, [r2, #8]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	4718      	bx	r3
  }
  return stat;
}
 800b06c:	2000      	movs	r0, #0
 800b06e:	4770      	bx	lr
 800b070:	20002bc0 	.word	0x20002bc0

0800b074 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b074:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b076:	4c05      	ldr	r4, [pc, #20]	@ (800b08c <disk_read+0x18>)
 800b078:	1825      	adds	r5, r4, r0
 800b07a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800b07e:	6860      	ldr	r0, [r4, #4]
 800b080:	6884      	ldr	r4, [r0, #8]
 800b082:	7a28      	ldrb	r0, [r5, #8]
 800b084:	46a4      	mov	ip, r4
  return res;
}
 800b086:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b088:	4760      	bx	ip
 800b08a:	bf00      	nop
 800b08c:	20002bc0 	.word	0x20002bc0

0800b090 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b090:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b092:	4c05      	ldr	r4, [pc, #20]	@ (800b0a8 <disk_write+0x18>)
 800b094:	1825      	adds	r5, r4, r0
 800b096:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800b09a:	6860      	ldr	r0, [r4, #4]
 800b09c:	68c4      	ldr	r4, [r0, #12]
 800b09e:	7a28      	ldrb	r0, [r5, #8]
 800b0a0:	46a4      	mov	ip, r4
  return res;
}
 800b0a2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b0a4:	4760      	bx	ip
 800b0a6:	bf00      	nop
 800b0a8:	20002bc0 	.word	0x20002bc0

0800b0ac <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b0ac:	4b05      	ldr	r3, [pc, #20]	@ (800b0c4 <disk_ioctl+0x18>)
{
 800b0ae:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b0b0:	181c      	adds	r4, r3, r0
 800b0b2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b0b6:	7a20      	ldrb	r0, [r4, #8]
 800b0b8:	685b      	ldr	r3, [r3, #4]
  return res;
}
 800b0ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	4718      	bx	r3
 800b0c2:	bf00      	nop
 800b0c4:	20002bc0 	.word	0x20002bc0

0800b0c8 <ld_dword>:
	rv = ptr[3];
	rv = rv << 8 | ptr[2];
	rv = rv << 8 | ptr[1];
	rv = rv << 8 | ptr[0];
	return rv;
}
 800b0c8:	6800      	ldr	r0, [r0, #0]
 800b0ca:	4770      	bx	lr

0800b0cc <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 800b0cc:	0a0b      	lsrs	r3, r1, #8
 800b0ce:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b0d0:	7043      	strb	r3, [r0, #1]
 800b0d2:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800b0d4:	0e09      	lsrs	r1, r1, #24
 800b0d6:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 800b0d8:	70c1      	strb	r1, [r0, #3]
}
 800b0da:	4770      	bx	lr

0800b0dc <mem_set>:
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;
 800b0dc:	4402      	add	r2, r0

	do {
		*d++ = (BYTE)val;
 800b0de:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 800b0e2:	4290      	cmp	r0, r2
 800b0e4:	d1fb      	bne.n	800b0de <mem_set+0x2>
}
 800b0e6:	4770      	bx	lr

0800b0e8 <chk_lock>:
{
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs) {	/* Existing entry */
 800b0e8:	4b1b      	ldr	r3, [pc, #108]	@ (800b158 <chk_lock+0x70>)
{
 800b0ea:	4602      	mov	r2, r0
		if (Files[i].fs) {	/* Existing entry */
 800b0ec:	6818      	ldr	r0, [r3, #0]
{
 800b0ee:	b530      	push	{r4, r5, lr}
		if (Files[i].fs) {	/* Existing entry */
 800b0f0:	b160      	cbz	r0, 800b10c <chk_lock+0x24>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b0f2:	6814      	ldr	r4, [r2, #0]
 800b0f4:	42a0      	cmp	r0, r4
 800b0f6:	d107      	bne.n	800b108 <chk_lock+0x20>
 800b0f8:	685c      	ldr	r4, [r3, #4]
 800b0fa:	6890      	ldr	r0, [r2, #8]
 800b0fc:	4284      	cmp	r4, r0
 800b0fe:	d103      	bne.n	800b108 <chk_lock+0x20>
				Files[i].clu == dp->obj.sclust &&
 800b100:	689c      	ldr	r4, [r3, #8]
 800b102:	6950      	ldr	r0, [r2, #20]
 800b104:	4284      	cmp	r4, r0
 800b106:	d012      	beq.n	800b12e <chk_lock+0x46>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b108:	2400      	movs	r4, #0
 800b10a:	e000      	b.n	800b10e <chk_lock+0x26>
				Files[i].ofs == dp->dptr) break;
		} else {			/* Blank entry */
			be = 1;
 800b10c:	2401      	movs	r4, #1
		if (Files[i].fs) {	/* Existing entry */
 800b10e:	6918      	ldr	r0, [r3, #16]
 800b110:	b1b8      	cbz	r0, 800b142 <chk_lock+0x5a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b112:	6815      	ldr	r5, [r2, #0]
 800b114:	42a8      	cmp	r0, r5
 800b116:	d107      	bne.n	800b128 <chk_lock+0x40>
 800b118:	695d      	ldr	r5, [r3, #20]
 800b11a:	6890      	ldr	r0, [r2, #8]
 800b11c:	4285      	cmp	r5, r0
 800b11e:	d103      	bne.n	800b128 <chk_lock+0x40>
				Files[i].clu == dp->obj.sclust &&
 800b120:	6998      	ldr	r0, [r3, #24]
 800b122:	6952      	ldr	r2, [r2, #20]
 800b124:	4290      	cmp	r0, r2
 800b126:	d006      	beq.n	800b136 <chk_lock+0x4e>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b128:	b13c      	cbz	r4, 800b13a <chk_lock+0x52>
 800b12a:	2000      	movs	r0, #0
 800b12c:	e009      	b.n	800b142 <chk_lock+0x5a>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b12e:	2200      	movs	r2, #0
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b130:	b141      	cbz	r1, 800b144 <chk_lock+0x5c>
 800b132:	2010      	movs	r0, #16
 800b134:	e005      	b.n	800b142 <chk_lock+0x5a>
 800b136:	2201      	movs	r2, #1
 800b138:	e7fa      	b.n	800b130 <chk_lock+0x48>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b13a:	2902      	cmp	r1, #2
 800b13c:	bf0c      	ite	eq
 800b13e:	2000      	moveq	r0, #0
 800b140:	2012      	movne	r0, #18
}
 800b142:	bd30      	pop	{r4, r5, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b144:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800b148:	8998      	ldrh	r0, [r3, #12]
 800b14a:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 800b14e:	4258      	negs	r0, r3
 800b150:	4158      	adcs	r0, r3
 800b152:	0100      	lsls	r0, r0, #4
 800b154:	e7f5      	b.n	800b142 <chk_lock+0x5a>
 800b156:	bf00      	nop
 800b158:	20002b98 	.word	0x20002b98

0800b15c <inc_lock>:
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 800b15c:	4a1f      	ldr	r2, [pc, #124]	@ (800b1dc <inc_lock+0x80>)
{
 800b15e:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (Files[i].fs == dp->obj.fs &&
 800b160:	6813      	ldr	r3, [r2, #0]
 800b162:	6806      	ldr	r6, [r0, #0]
 800b164:	429e      	cmp	r6, r3
 800b166:	d107      	bne.n	800b178 <inc_lock+0x1c>
 800b168:	6855      	ldr	r5, [r2, #4]
 800b16a:	6884      	ldr	r4, [r0, #8]
 800b16c:	42a5      	cmp	r5, r4
 800b16e:	d103      	bne.n	800b178 <inc_lock+0x1c>
			Files[i].clu == dp->obj.sclust &&
 800b170:	6895      	ldr	r5, [r2, #8]
 800b172:	6944      	ldr	r4, [r0, #20]
 800b174:	42a5      	cmp	r5, r4
 800b176:	d019      	beq.n	800b1ac <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b178:	6914      	ldr	r4, [r2, #16]
 800b17a:	42b4      	cmp	r4, r6
 800b17c:	d118      	bne.n	800b1b0 <inc_lock+0x54>
 800b17e:	6957      	ldr	r7, [r2, #20]
 800b180:	6885      	ldr	r5, [r0, #8]
 800b182:	42af      	cmp	r7, r5
 800b184:	d114      	bne.n	800b1b0 <inc_lock+0x54>
			Files[i].clu == dp->obj.sclust &&
 800b186:	6997      	ldr	r7, [r2, #24]
 800b188:	6945      	ldr	r5, [r0, #20]
 800b18a:	42af      	cmp	r7, r5
 800b18c:	d110      	bne.n	800b1b0 <inc_lock+0x54>
 800b18e:	2301      	movs	r3, #1
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b190:	eb02 1003 	add.w	r0, r2, r3, lsl #4
 800b194:	8980      	ldrh	r0, [r0, #12]
 800b196:	b9e9      	cbnz	r1, 800b1d4 <inc_lock+0x78>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b198:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800b19c:	8989      	ldrh	r1, [r1, #12]
 800b19e:	3101      	adds	r1, #1
 800b1a0:	b289      	uxth	r1, r1
 800b1a2:	eb02 1203 	add.w	r2, r2, r3, lsl #4

	return i + 1;
 800b1a6:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b1a8:	8191      	strh	r1, [r2, #12]
}
 800b1aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	e7ef      	b.n	800b190 <inc_lock+0x34>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b1b0:	b10b      	cbz	r3, 800b1b6 <inc_lock+0x5a>
 800b1b2:	b98c      	cbnz	r4, 800b1d8 <inc_lock+0x7c>
 800b1b4:	2301      	movs	r3, #1
		Files[i].fs = dp->obj.fs;
 800b1b6:	011d      	lsls	r5, r3, #4
 800b1b8:	eb02 1403 	add.w	r4, r2, r3, lsl #4
 800b1bc:	5156      	str	r6, [r2, r5]
		Files[i].clu = dp->obj.sclust;
 800b1be:	6885      	ldr	r5, [r0, #8]
		Files[i].ofs = dp->dptr;
 800b1c0:	6940      	ldr	r0, [r0, #20]
 800b1c2:	60a0      	str	r0, [r4, #8]
		Files[i].ctr = 0;
 800b1c4:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 800b1c6:	6065      	str	r5, [r4, #4]
		Files[i].ctr = 0;
 800b1c8:	81a0      	strh	r0, [r4, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b1ca:	2900      	cmp	r1, #0
 800b1cc:	d0e4      	beq.n	800b198 <inc_lock+0x3c>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b1ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1d2:	e7e6      	b.n	800b1a2 <inc_lock+0x46>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	d0fa      	beq.n	800b1ce <inc_lock+0x72>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b1d8:	2000      	movs	r0, #0
 800b1da:	e7e6      	b.n	800b1aa <inc_lock+0x4e>
 800b1dc:	20002b98 	.word	0x20002b98

0800b1e0 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b1e0:	3801      	subs	r0, #1
 800b1e2:	2801      	cmp	r0, #1
 800b1e4:	d815      	bhi.n	800b212 <dec_lock+0x32>
		n = Files[i].ctr;
 800b1e6:	4a0c      	ldr	r2, [pc, #48]	@ (800b218 <dec_lock+0x38>)
 800b1e8:	0101      	lsls	r1, r0, #4
 800b1ea:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 800b1ee:	8983      	ldrh	r3, [r0, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b1f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1f4:	d104      	bne.n	800b200 <dec_lock+0x20>
		if (n > 0) n--;				/* Decrement read mode open count */
		Files[i].ctr = n;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	8183      	strh	r3, [r0, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	5053      	str	r3, [r2, r1]
 800b1fe:	e006      	b.n	800b20e <dec_lock+0x2e>
		if (n > 0) n--;				/* Decrement read mode open count */
 800b200:	2b00      	cmp	r3, #0
 800b202:	d0fa      	beq.n	800b1fa <dec_lock+0x1a>
 800b204:	3b01      	subs	r3, #1
 800b206:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 800b208:	8183      	strh	r3, [r0, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d0f5      	beq.n	800b1fa <dec_lock+0x1a>
		res = FR_OK;
 800b20e:	2000      	movs	r0, #0
 800b210:	4770      	bx	lr
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b212:	2002      	movs	r0, #2
	}
	return res;
}
 800b214:	4770      	bx	lr
 800b216:	bf00      	nop
 800b218:	20002b98 	.word	0x20002b98

0800b21c <clear_lock>:
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b21c:	4b05      	ldr	r3, [pc, #20]	@ (800b234 <clear_lock+0x18>)
 800b21e:	681a      	ldr	r2, [r3, #0]
 800b220:	4290      	cmp	r0, r2
 800b222:	bf04      	itt	eq
 800b224:	2200      	moveq	r2, #0
 800b226:	601a      	streq	r2, [r3, #0]
 800b228:	691a      	ldr	r2, [r3, #16]
 800b22a:	4290      	cmp	r0, r2
 800b22c:	bf04      	itt	eq
 800b22e:	2200      	moveq	r2, #0
 800b230:	611a      	streq	r2, [r3, #16]
	}
}
 800b232:	4770      	bx	lr
 800b234:	20002b98 	.word	0x20002b98

0800b238 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b238:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 800b23a:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b23c:	3b02      	subs	r3, #2
 800b23e:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 800b240:	bf83      	ittte	hi
 800b242:	8943      	ldrhhi	r3, [r0, #10]
 800b244:	6ac0      	ldrhi	r0, [r0, #44]	@ 0x2c
 800b246:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b24a:	2000      	movls	r0, #0
}
 800b24c:	4770      	bx	lr

0800b24e <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b24e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b250:	6802      	ldr	r2, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b252:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b254:	8952      	ldrh	r2, [r2, #10]
 800b256:	0a49      	lsrs	r1, r1, #9
 800b258:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b25c:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b25e:	b130      	cbz	r0, 800b26e <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 800b260:	4281      	cmp	r1, r0
 800b262:	d302      	bcc.n	800b26a <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 800b264:	1a09      	subs	r1, r1, r0
 800b266:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b268:	e7f8      	b.n	800b25c <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 800b26a:	6858      	ldr	r0, [r3, #4]
 800b26c:	4408      	add	r0, r1
}
 800b26e:	4770      	bx	lr

0800b270 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800b270:	4603      	mov	r3, r0
 800b272:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
 800b276:	2000      	movs	r0, #0
	UINT n = 11;

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800b278:	01c2      	lsls	r2, r0, #7
 800b27a:	ea42 0250 	orr.w	r2, r2, r0, lsr #1
 800b27e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b282:	fa50 f282 	uxtab	r2, r0, r2
	} while (--n);
 800b286:	428b      	cmp	r3, r1
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800b288:	b2d0      	uxtb	r0, r2
	} while (--n);
 800b28a:	d1f5      	bne.n	800b278 <sum_sfn+0x8>
	return sum;
}
 800b28c:	4770      	bx	lr

0800b28e <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b28e:	6803      	ldr	r3, [r0, #0]
{
 800b290:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 800b292:	b18b      	cbz	r3, 800b2b8 <get_ldnumber+0x2a>
 800b294:	4619      	mov	r1, r3
 800b296:	460a      	mov	r2, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b298:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b29c:	2c1f      	cmp	r4, #31
 800b29e:	d909      	bls.n	800b2b4 <get_ldnumber+0x26>
 800b2a0:	2c3a      	cmp	r4, #58	@ 0x3a
 800b2a2:	d1f8      	bne.n	800b296 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b2a4:	7819      	ldrb	r1, [r3, #0]
 800b2a6:	2930      	cmp	r1, #48	@ 0x30
 800b2a8:	d106      	bne.n	800b2b8 <get_ldnumber+0x2a>
			i = *tp++ - '0';
 800b2aa:	3301      	adds	r3, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d103      	bne.n	800b2b8 <get_ldnumber+0x2a>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
					vol = (int)i;
					*path = ++tt;
 800b2b0:	3201      	adds	r2, #1
 800b2b2:	6002      	str	r2, [r0, #0]
					vol = (int)i;
 800b2b4:	2000      	movs	r0, #0
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 800b2b6:	bd10      	pop	{r4, pc}
	int vol = -1;
 800b2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2bc:	e7fb      	b.n	800b2b6 <get_ldnumber+0x28>

0800b2be <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b2be:	b538      	push	{r3, r4, r5, lr}
 800b2c0:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b2c2:	4604      	mov	r4, r0
 800b2c4:	b918      	cbnz	r0, 800b2ce <validate+0x10>
	FRESULT res = FR_INVALID_OBJECT;
 800b2c6:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	602b      	str	r3, [r5, #0]
	return res;
}
 800b2cc:	bd38      	pop	{r3, r4, r5, pc}
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b2ce:	6803      	ldr	r3, [r0, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d0f8      	beq.n	800b2c6 <validate+0x8>
 800b2d4:	781a      	ldrb	r2, [r3, #0]
 800b2d6:	2a00      	cmp	r2, #0
 800b2d8:	d0f5      	beq.n	800b2c6 <validate+0x8>
 800b2da:	8881      	ldrh	r1, [r0, #4]
 800b2dc:	88da      	ldrh	r2, [r3, #6]
 800b2de:	4291      	cmp	r1, r2
 800b2e0:	d1f1      	bne.n	800b2c6 <validate+0x8>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b2e2:	7858      	ldrb	r0, [r3, #1]
 800b2e4:	f7ff feac 	bl	800b040 <disk_status>
 800b2e8:	f010 0001 	ands.w	r0, r0, #1
 800b2ec:	d1eb      	bne.n	800b2c6 <validate+0x8>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b2ee:	6823      	ldr	r3, [r4, #0]
 800b2f0:	e7eb      	b.n	800b2ca <validate+0xc>

0800b2f2 <sync_window>:
{
 800b2f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b2f4:	78c3      	ldrb	r3, [r0, #3]
{
 800b2f6:	4604      	mov	r4, r0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b2f8:	b90b      	cbnz	r3, 800b2fe <sync_window+0xc>
	FRESULT res = FR_OK;
 800b2fa:	2000      	movs	r0, #0
}
 800b2fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 800b2fe:	6b05      	ldr	r5, [r0, #48]	@ 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b300:	f100 0734 	add.w	r7, r0, #52	@ 0x34
 800b304:	2301      	movs	r3, #1
 800b306:	7840      	ldrb	r0, [r0, #1]
 800b308:	462a      	mov	r2, r5
 800b30a:	4639      	mov	r1, r7
 800b30c:	f7ff fec0 	bl	800b090 <disk_write>
 800b310:	b990      	cbnz	r0, 800b338 <sync_window+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b312:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b314:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 800b316:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b318:	1aeb      	subs	r3, r5, r3
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d2ed      	bcs.n	800b2fa <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b31e:	78a6      	ldrb	r6, [r4, #2]
 800b320:	2e01      	cmp	r6, #1
 800b322:	d9ea      	bls.n	800b2fa <sync_window+0x8>
					wsect += fs->fsize;
 800b324:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b326:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 800b328:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800b32a:	462a      	mov	r2, r5
 800b32c:	2301      	movs	r3, #1
 800b32e:	4639      	mov	r1, r7
 800b330:	f7ff feae 	bl	800b090 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b334:	3e01      	subs	r6, #1
 800b336:	e7f3      	b.n	800b320 <sync_window+0x2e>
			res = FR_DISK_ERR;
 800b338:	2001      	movs	r0, #1
 800b33a:	e7df      	b.n	800b2fc <sync_window+0xa>

0800b33c <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b33c:	3801      	subs	r0, #1
 800b33e:	440a      	add	r2, r1
			*d++ = *s++;
 800b340:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b344:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 800b348:	4291      	cmp	r1, r2
 800b34a:	d1f9      	bne.n	800b340 <mem_cpy.part.0+0x4>
}
 800b34c:	4770      	bx	lr

0800b34e <st_clust>:
	*ptr++ = (BYTE)val; val >>= 8;
 800b34e:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800b352:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 800b354:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 800b356:	7803      	ldrb	r3, [r0, #0]
 800b358:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b35a:	bf01      	itttt	eq
 800b35c:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800b35e:	750a      	strbeq	r2, [r1, #20]
 800b360:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 800b362:	754a      	strbeq	r2, [r1, #21]
}
 800b364:	4770      	bx	lr

0800b366 <move_window>:
{
 800b366:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 800b368:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b36a:	428b      	cmp	r3, r1
{
 800b36c:	4605      	mov	r5, r0
 800b36e:	460c      	mov	r4, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 800b370:	d010      	beq.n	800b394 <move_window+0x2e>
		res = sync_window(fs);		/* Write-back changes */
 800b372:	f7ff ffbe 	bl	800b2f2 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b376:	b960      	cbnz	r0, 800b392 <move_window+0x2c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b378:	4622      	mov	r2, r4
 800b37a:	7868      	ldrb	r0, [r5, #1]
 800b37c:	2301      	movs	r3, #1
 800b37e:	f105 0134 	add.w	r1, r5, #52	@ 0x34
 800b382:	f7ff fe77 	bl	800b074 <disk_read>
				res = FR_DISK_ERR;
 800b386:	2800      	cmp	r0, #0
 800b388:	bf1c      	itt	ne
 800b38a:	f04f 34ff 	movne.w	r4, #4294967295
 800b38e:	2001      	movne	r0, #1
			fs->winsect = sector;
 800b390:	632c      	str	r4, [r5, #48]	@ 0x30
}
 800b392:	bd38      	pop	{r3, r4, r5, pc}
	FRESULT res = FR_OK;
 800b394:	2000      	movs	r0, #0
 800b396:	e7fc      	b.n	800b392 <move_window+0x2c>

0800b398 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b398:	2300      	movs	r3, #0
{
 800b39a:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b39c:	70c3      	strb	r3, [r0, #3]
 800b39e:	f04f 33ff 	mov.w	r3, #4294967295
 800b3a2:	6303      	str	r3, [r0, #48]	@ 0x30
{
 800b3a4:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b3a6:	f7ff ffde 	bl	800b366 <move_window>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	bb18      	cbnz	r0, 800b3f6 <check_fs+0x5e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b3ae:	f8b4 1232 	ldrh.w	r1, [r4, #562]	@ 0x232
 800b3b2:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800b3b6:	4291      	cmp	r1, r2
 800b3b8:	d11f      	bne.n	800b3fa <check_fs+0x62>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b3ba:	f894 2034 	ldrb.w	r2, [r4, #52]	@ 0x34
 800b3be:	2ae9      	cmp	r2, #233	@ 0xe9
 800b3c0:	d005      	beq.n	800b3ce <check_fs+0x36>
 800b3c2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b3c4:	490f      	ldr	r1, [pc, #60]	@ (800b404 <check_fs+0x6c>)
 800b3c6:	f002 12ff 	and.w	r2, r2, #16711935	@ 0xff00ff
 800b3ca:	428a      	cmp	r2, r1
 800b3cc:	d117      	bne.n	800b3fe <check_fs+0x66>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b3ce:	f104 006a 	add.w	r0, r4, #106	@ 0x6a
 800b3d2:	f7ff fe79 	bl	800b0c8 <ld_dword>
 800b3d6:	4a0c      	ldr	r2, [pc, #48]	@ (800b408 <check_fs+0x70>)
 800b3d8:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800b3dc:	4290      	cmp	r0, r2
 800b3de:	d008      	beq.n	800b3f2 <check_fs+0x5a>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b3e0:	f104 0086 	add.w	r0, r4, #134	@ 0x86
 800b3e4:	f7ff fe70 	bl	800b0c8 <ld_dword>
 800b3e8:	4b08      	ldr	r3, [pc, #32]	@ (800b40c <check_fs+0x74>)
 800b3ea:	1ac3      	subs	r3, r0, r3
 800b3ec:	bf18      	it	ne
 800b3ee:	2301      	movne	r3, #1
 800b3f0:	005b      	lsls	r3, r3, #1
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b3f6:	2304      	movs	r3, #4
 800b3f8:	e7fb      	b.n	800b3f2 <check_fs+0x5a>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	e7f9      	b.n	800b3f2 <check_fs+0x5a>
	return 2;
 800b3fe:	2302      	movs	r3, #2
 800b400:	e7f7      	b.n	800b3f2 <check_fs+0x5a>
 800b402:	bf00      	nop
 800b404:	009000eb 	.word	0x009000eb
 800b408:	00544146 	.word	0x00544146
 800b40c:	33544146 	.word	0x33544146

0800b410 <find_volume>:
{
 800b410:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 800b412:	2300      	movs	r3, #0
{
 800b414:	b085      	sub	sp, #20
	*rfs = 0;
 800b416:	600b      	str	r3, [r1, #0]
{
 800b418:	460f      	mov	r7, r1
 800b41a:	4616      	mov	r6, r2
	vol = get_ldnumber(path);
 800b41c:	f7ff ff37 	bl	800b28e <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800b420:	1e05      	subs	r5, r0, #0
 800b422:	f2c0 8112 	blt.w	800b64a <find_volume+0x23a>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b426:	4b8c      	ldr	r3, [pc, #560]	@ (800b658 <find_volume+0x248>)
 800b428:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b42c:	2c00      	cmp	r4, #0
 800b42e:	f000 810e 	beq.w	800b64e <find_volume+0x23e>
	*rfs = fs;							/* Return pointer to the file system object */
 800b432:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b434:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b436:	f006 06fe 	and.w	r6, r6, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b43a:	b16b      	cbz	r3, 800b458 <find_volume+0x48>
		stat = disk_status(fs->drv);
 800b43c:	7860      	ldrb	r0, [r4, #1]
 800b43e:	f7ff fdff 	bl	800b040 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b442:	07c7      	lsls	r7, r0, #31
 800b444:	d408      	bmi.n	800b458 <find_volume+0x48>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b446:	2e00      	cmp	r6, #0
 800b448:	f000 80da 	beq.w	800b600 <find_volume+0x1f0>
 800b44c:	0740      	lsls	r0, r0, #29
 800b44e:	f140 80d7 	bpl.w	800b600 <find_volume+0x1f0>
				return FR_WRITE_PROTECTED;
 800b452:	200a      	movs	r0, #10
}
 800b454:	b005      	add	sp, #20
 800b456:	bdf0      	pop	{r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 800b458:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b45a:	b2e8      	uxtb	r0, r5
	fs->fs_type = 0;					/* Clear the file system object */
 800b45c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b45e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b460:	f7ff fdf8 	bl	800b054 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b464:	07c1      	lsls	r1, r0, #31
 800b466:	f100 80f4 	bmi.w	800b652 <find_volume+0x242>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b46a:	b10e      	cbz	r6, 800b470 <find_volume+0x60>
 800b46c:	0742      	lsls	r2, r0, #29
 800b46e:	d4f0      	bmi.n	800b452 <find_volume+0x42>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b470:	2100      	movs	r1, #0
 800b472:	4620      	mov	r0, r4
 800b474:	f7ff ff90 	bl	800b398 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b478:	2802      	cmp	r0, #2
 800b47a:	f040 80cb 	bne.w	800b614 <find_volume+0x204>
 800b47e:	466f      	mov	r7, sp
 800b480:	f504 73fd 	add.w	r3, r4, #506	@ 0x1fa
 800b484:	f204 213a 	addw	r1, r4, #570	@ 0x23a
 800b488:	463a      	mov	r2, r7
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b48a:	f813 0c04 	ldrb.w	r0, [r3, #-4]
 800b48e:	b110      	cbz	r0, 800b496 <find_volume+0x86>
 800b490:	4618      	mov	r0, r3
 800b492:	f7ff fe19 	bl	800b0c8 <ld_dword>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b496:	3310      	adds	r3, #16
 800b498:	428b      	cmp	r3, r1
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b49a:	f842 0b04 	str.w	r0, [r2], #4
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b49e:	d1f4      	bne.n	800b48a <find_volume+0x7a>
 800b4a0:	2500      	movs	r5, #0
			bsect = br[i];
 800b4a2:	f857 6b04 	ldr.w	r6, [r7], #4
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b4a6:	2e00      	cmp	r6, #0
 800b4a8:	f000 80ac 	beq.w	800b604 <find_volume+0x1f4>
 800b4ac:	4631      	mov	r1, r6
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f7ff ff72 	bl	800b398 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b4b4:	2801      	cmp	r0, #1
 800b4b6:	f200 80a6 	bhi.w	800b606 <find_volume+0x1f6>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b4ba:	f8b4 303f 	ldrh.w	r3, [r4, #63]	@ 0x3f
 800b4be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4c2:	f040 80ad 	bne.w	800b620 <find_volume+0x210>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b4c6:	f8b4 104a 	ldrh.w	r1, [r4, #74]	@ 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b4ca:	b921      	cbnz	r1, 800b4d6 <find_volume+0xc6>
 800b4cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b4d0:	f7ff fdfa 	bl	800b0c8 <ld_dword>
 800b4d4:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b4d6:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
		fs->fsize = fasize;
 800b4da:	61e1      	str	r1, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b4dc:	1e53      	subs	r3, r2, #1
 800b4de:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b4e0:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b4e2:	f200 809d 	bhi.w	800b620 <find_volume+0x210>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b4e6:	f894 5041 	ldrb.w	r5, [r4, #65]	@ 0x41
 800b4ea:	8165      	strh	r5, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b4ec:	2d00      	cmp	r5, #0
 800b4ee:	f000 8097 	beq.w	800b620 <find_volume+0x210>
 800b4f2:	1e6b      	subs	r3, r5, #1
 800b4f4:	422b      	tst	r3, r5
 800b4f6:	f040 8093 	bne.w	800b620 <find_volume+0x210>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b4fa:	f8b4 7045 	ldrh.w	r7, [r4, #69]	@ 0x45
 800b4fe:	8127      	strh	r7, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b500:	073b      	lsls	r3, r7, #28
 800b502:	f040 808d 	bne.w	800b620 <find_volume+0x210>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b506:	f8b4 0047 	ldrh.w	r0, [r4, #71]	@ 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b50a:	b918      	cbnz	r0, 800b514 <find_volume+0x104>
 800b50c:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 800b510:	f7ff fdda 	bl	800b0c8 <ld_dword>
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b514:	f8b4 3042 	ldrh.w	r3, [r4, #66]	@ 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b518:	2b00      	cmp	r3, #0
 800b51a:	f000 8081 	beq.w	800b620 <find_volume+0x210>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b51e:	fb01 fe02 	mul.w	lr, r1, r2
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b522:	eb03 1c17 	add.w	ip, r3, r7, lsr #4
 800b526:	44f4      	add	ip, lr
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b528:	4560      	cmp	r0, ip
 800b52a:	d379      	bcc.n	800b620 <find_volume+0x210>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b52c:	eba0 000c 	sub.w	r0, r0, ip
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b530:	42a8      	cmp	r0, r5
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b532:	fbb0 f2f5 	udiv	r2, r0, r5
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b536:	d373      	bcc.n	800b620 <find_volume+0x210>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b538:	f64f 70f5 	movw	r0, #65525	@ 0xfff5
 800b53c:	4282      	cmp	r2, r0
 800b53e:	d873      	bhi.n	800b628 <find_volume+0x218>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b540:	f640 75f5 	movw	r5, #4085	@ 0xff5
 800b544:	42aa      	cmp	r2, r5
 800b546:	bf94      	ite	ls
 800b548:	2501      	movls	r5, #1
 800b54a:	2502      	movhi	r5, #2
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b54c:	3202      	adds	r2, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b54e:	4433      	add	r3, r6
		fs->database = bsect + sysect;					/* Data start sector */
 800b550:	eb06 000c 	add.w	r0, r6, ip
		if (fmt == FS_FAT32) {
 800b554:	2d03      	cmp	r5, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b556:	61a2      	str	r2, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800b558:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b55a:	6263      	str	r3, [r4, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800b55c:	62e0      	str	r0, [r4, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800b55e:	d165      	bne.n	800b62c <find_volume+0x21c>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b560:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800b564:	433b      	orrs	r3, r7
 800b566:	d15b      	bne.n	800b620 <find_volume+0x210>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b568:	f104 0060 	add.w	r0, r4, #96	@ 0x60
 800b56c:	f7ff fdac 	bl	800b0c8 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b570:	0092      	lsls	r2, r2, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b572:	f202 12ff 	addw	r2, r2, #511	@ 0x1ff
 800b576:	ebb1 2f52 	cmp.w	r1, r2, lsr #9
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b57a:	62a0      	str	r0, [r4, #40]	@ 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b57c:	d350      	bcc.n	800b620 <find_volume+0x210>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b57e:	f04f 33ff 	mov.w	r3, #4294967295
 800b582:	e9c4 3304 	strd	r3, r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b586:	2d03      	cmp	r5, #3
		fs->fsi_flag = 0x80;
 800b588:	f04f 0380 	mov.w	r3, #128	@ 0x80
 800b58c:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b58e:	d12b      	bne.n	800b5e8 <find_volume+0x1d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b590:	f8b4 3064 	ldrh.w	r3, [r4, #100]	@ 0x64
 800b594:	2b01      	cmp	r3, #1
 800b596:	d127      	bne.n	800b5e8 <find_volume+0x1d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b598:	1c71      	adds	r1, r6, #1
 800b59a:	4620      	mov	r0, r4
 800b59c:	f7ff fee3 	bl	800b366 <move_window>
 800b5a0:	bb10      	cbnz	r0, 800b5e8 <find_volume+0x1d8>
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b5a2:	f8b4 2232 	ldrh.w	r2, [r4, #562]	@ 0x232
			fs->fsi_flag = 0;
 800b5a6:	7120      	strb	r0, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b5a8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d11b      	bne.n	800b5e8 <find_volume+0x1d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b5b0:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800b5b4:	f7ff fd88 	bl	800b0c8 <ld_dword>
 800b5b8:	4b28      	ldr	r3, [pc, #160]	@ (800b65c <find_volume+0x24c>)
 800b5ba:	4298      	cmp	r0, r3
 800b5bc:	d114      	bne.n	800b5e8 <find_volume+0x1d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b5be:	f504 7006 	add.w	r0, r4, #536	@ 0x218
 800b5c2:	f7ff fd81 	bl	800b0c8 <ld_dword>
 800b5c6:	f103 53ff 	add.w	r3, r3, #534773760	@ 0x1fe00000
 800b5ca:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b5ce:	3320      	adds	r3, #32
 800b5d0:	4298      	cmp	r0, r3
 800b5d2:	d109      	bne.n	800b5e8 <find_volume+0x1d8>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b5d4:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 800b5d8:	f7ff fd76 	bl	800b0c8 <ld_dword>
 800b5dc:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b5de:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 800b5e2:	f7ff fd71 	bl	800b0c8 <ld_dword>
 800b5e6:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 800b5e8:	4a1d      	ldr	r2, [pc, #116]	@ (800b660 <find_volume+0x250>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800b5ea:	7025      	strb	r5, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b5ec:	8813      	ldrh	r3, [r2, #0]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	b29b      	uxth	r3, r3
 800b5f2:	8013      	strh	r3, [r2, #0]
 800b5f4:	80e3      	strh	r3, [r4, #6]
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800b5f6:	4b1b      	ldr	r3, [pc, #108]	@ (800b664 <find_volume+0x254>)
 800b5f8:	60e3      	str	r3, [r4, #12]
	clear_lock(fs);
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	f7ff fe0e 	bl	800b21c <clear_lock>
			return FR_OK;				/* The file system object is valid */
 800b600:	2000      	movs	r0, #0
 800b602:	e727      	b.n	800b454 <find_volume+0x44>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b604:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b606:	3501      	adds	r5, #1
 800b608:	2d04      	cmp	r5, #4
 800b60a:	f47f af4a 	bne.w	800b4a2 <find_volume+0x92>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b60e:	2804      	cmp	r0, #4
 800b610:	d106      	bne.n	800b620 <find_volume+0x210>
 800b612:	e001      	b.n	800b618 <find_volume+0x208>
 800b614:	2804      	cmp	r0, #4
 800b616:	d101      	bne.n	800b61c <find_volume+0x20c>
 800b618:	2001      	movs	r0, #1
 800b61a:	e71b      	b.n	800b454 <find_volume+0x44>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b61c:	2801      	cmp	r0, #1
 800b61e:	d901      	bls.n	800b624 <find_volume+0x214>
 800b620:	200d      	movs	r0, #13
 800b622:	e717      	b.n	800b454 <find_volume+0x44>
 800b624:	2600      	movs	r6, #0
 800b626:	e748      	b.n	800b4ba <find_volume+0xaa>
		fmt = FS_FAT32;
 800b628:	2503      	movs	r5, #3
 800b62a:	e78f      	b.n	800b54c <find_volume+0x13c>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b62c:	2f00      	cmp	r7, #0
 800b62e:	d0f7      	beq.n	800b620 <find_volume+0x210>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b630:	2d02      	cmp	r5, #2
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b632:	eb03 000e 	add.w	r0, r3, lr
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b636:	ea4f 0342 	mov.w	r3, r2, lsl #1
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b63a:	bf1b      	ittet	ne
 800b63c:	189b      	addne	r3, r3, r2
 800b63e:	f002 0201 	andne.w	r2, r2, #1
 800b642:	461a      	moveq	r2, r3
 800b644:	eb02 0253 	addne.w	r2, r2, r3, lsr #1
 800b648:	e793      	b.n	800b572 <find_volume+0x162>
	if (vol < 0) return FR_INVALID_DRIVE;
 800b64a:	200b      	movs	r0, #11
 800b64c:	e702      	b.n	800b454 <find_volume+0x44>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b64e:	200c      	movs	r0, #12
 800b650:	e700      	b.n	800b454 <find_volume+0x44>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b652:	2003      	movs	r0, #3
 800b654:	e6fe      	b.n	800b454 <find_volume+0x44>
 800b656:	bf00      	nop
 800b658:	20002bbc 	.word	0x20002bbc
 800b65c:	41615252 	.word	0x41615252
 800b660:	20002bb8 	.word	0x20002bb8
 800b664:	20002996 	.word	0x20002996

0800b668 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b668:	2901      	cmp	r1, #1
{
 800b66a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b66e:	4606      	mov	r6, r0
 800b670:	460c      	mov	r4, r1
 800b672:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b674:	d96f      	bls.n	800b756 <put_fat+0xee>
 800b676:	6983      	ldr	r3, [r0, #24]
 800b678:	428b      	cmp	r3, r1
 800b67a:	d96c      	bls.n	800b756 <put_fat+0xee>
		switch (fs->fs_type) {
 800b67c:	7803      	ldrb	r3, [r0, #0]
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d03e      	beq.n	800b700 <put_fat+0x98>
 800b682:	2b03      	cmp	r3, #3
 800b684:	d04f      	beq.n	800b726 <put_fat+0xbe>
 800b686:	2b01      	cmp	r3, #1
 800b688:	d165      	bne.n	800b756 <put_fat+0xee>
			bc = (UINT)clst; bc += bc / 2;
 800b68a:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b68e:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800b690:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800b694:	f7ff fe67 	bl	800b366 <move_window>
			if (res != FR_OK) break;
 800b698:	4605      	mov	r5, r0
 800b69a:	bb30      	cbnz	r0, 800b6ea <put_fat+0x82>
			p = fs->win + bc++ % SS(fs);
 800b69c:	f106 0934 	add.w	r9, r6, #52	@ 0x34
 800b6a0:	f108 0a01 	add.w	sl, r8, #1
 800b6a4:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b6a8:	f014 0401 	ands.w	r4, r4, #1
 800b6ac:	bf18      	it	ne
 800b6ae:	f819 2008 	ldrbne.w	r2, [r9, r8]
 800b6b2:	b2fb      	uxtb	r3, r7
 800b6b4:	bf1e      	ittt	ne
 800b6b6:	f002 020f 	andne.w	r2, r2, #15
 800b6ba:	ea42 1303 	orrne.w	r3, r2, r3, lsl #4
 800b6be:	b2db      	uxtbne	r3, r3
 800b6c0:	f809 3008 	strb.w	r3, [r9, r8]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b6c4:	6a71      	ldr	r1, [r6, #36]	@ 0x24
			fs->wflag = 1;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	70f3      	strb	r3, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b6ca:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 800b6ce:	4630      	mov	r0, r6
 800b6d0:	f7ff fe49 	bl	800b366 <move_window>
			if (res != FR_OK) break;
 800b6d4:	4605      	mov	r5, r0
 800b6d6:	b940      	cbnz	r0, 800b6ea <put_fat+0x82>
			p = fs->win + bc % SS(fs);
 800b6d8:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b6dc:	b144      	cbz	r4, 800b6f0 <put_fat+0x88>
 800b6de:	f3c7 1707 	ubfx	r7, r7, #4, #8
 800b6e2:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	70f3      	strb	r3, [r6, #3]
}
 800b6ea:	4628      	mov	r0, r5
 800b6ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b6f0:	f819 300a 	ldrb.w	r3, [r9, sl]
 800b6f4:	f3c7 2703 	ubfx	r7, r7, #8, #4
 800b6f8:	f023 030f 	bic.w	r3, r3, #15
 800b6fc:	431f      	orrs	r7, r3
 800b6fe:	e7f0      	b.n	800b6e2 <put_fat+0x7a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b700:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800b702:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800b706:	f7ff fe2e 	bl	800b366 <move_window>
			if (res != FR_OK) break;
 800b70a:	4605      	mov	r5, r0
 800b70c:	2800      	cmp	r0, #0
 800b70e:	d1ec      	bne.n	800b6ea <put_fat+0x82>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b710:	0064      	lsls	r4, r4, #1
 800b712:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 800b716:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
 800b71a:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800b71c:	551f      	strb	r7, [r3, r4]
 800b71e:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 800b722:	7057      	strb	r7, [r2, #1]
			fs->wflag = 1;
 800b724:	e7df      	b.n	800b6e6 <put_fat+0x7e>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b726:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800b728:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800b72c:	f7ff fe1b 	bl	800b366 <move_window>
			if (res != FR_OK) break;
 800b730:	4605      	mov	r5, r0
 800b732:	2800      	cmp	r0, #0
 800b734:	d1d9      	bne.n	800b6ea <put_fat+0x82>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b736:	00a4      	lsls	r4, r4, #2
 800b738:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 800b73c:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
 800b740:	4423      	add	r3, r4
 800b742:	4618      	mov	r0, r3
 800b744:	f7ff fcc0 	bl	800b0c8 <ld_dword>
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b748:	4601      	mov	r1, r0
 800b74a:	f367 011b 	bfi	r1, r7, #0, #28
 800b74e:	4618      	mov	r0, r3
 800b750:	f7ff fcbc 	bl	800b0cc <st_dword>
 800b754:	e7c7      	b.n	800b6e6 <put_fat+0x7e>
	FRESULT res = FR_INT_ERR;
 800b756:	2502      	movs	r5, #2
 800b758:	e7c7      	b.n	800b6ea <put_fat+0x82>

0800b75a <sync_fs>:
{
 800b75a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75c:	4604      	mov	r4, r0
	res = sync_window(fs);
 800b75e:	f7ff fdc8 	bl	800b2f2 <sync_window>
 800b762:	4605      	mov	r5, r0
	if (res == FR_OK) {
 800b764:	2800      	cmp	r0, #0
 800b766:	d142      	bne.n	800b7ee <sync_fs+0x94>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b768:	7823      	ldrb	r3, [r4, #0]
 800b76a:	2b03      	cmp	r3, #3
 800b76c:	d137      	bne.n	800b7de <sync_fs+0x84>
 800b76e:	7927      	ldrb	r7, [r4, #4]
 800b770:	2f01      	cmp	r7, #1
 800b772:	d134      	bne.n	800b7de <sync_fs+0x84>
			mem_set(fs->win, 0, SS(fs));
 800b774:	f104 0634 	add.w	r6, r4, #52	@ 0x34
 800b778:	4601      	mov	r1, r0
 800b77a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b77e:	4630      	mov	r0, r6
	*ptr++ = (BYTE)val; val >>= 8;
 800b780:	2355      	movs	r3, #85	@ 0x55
			mem_set(fs->win, 0, SS(fs));
 800b782:	f7ff fcab 	bl	800b0dc <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 800b786:	f884 3232 	strb.w	r3, [r4, #562]	@ 0x232
	*ptr++ = (BYTE)val;
 800b78a:	23aa      	movs	r3, #170	@ 0xaa
 800b78c:	f884 3233 	strb.w	r3, [r4, #563]	@ 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 800b790:	2352      	movs	r3, #82	@ 0x52
	*ptr++ = (BYTE)val;
 800b792:	2241      	movs	r2, #65	@ 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 800b794:	2172      	movs	r1, #114	@ 0x72
 800b796:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 800b79a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 800b79e:	2361      	movs	r3, #97	@ 0x61
 800b7a0:	f884 3036 	strb.w	r3, [r4, #54]	@ 0x36
	*ptr++ = (BYTE)val;
 800b7a4:	f884 321b 	strb.w	r3, [r4, #539]	@ 0x21b
 800b7a8:	f884 2037 	strb.w	r2, [r4, #55]	@ 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 800b7ac:	f884 1218 	strb.w	r1, [r4, #536]	@ 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 800b7b0:	f884 1219 	strb.w	r1, [r4, #537]	@ 0x219
	*ptr++ = (BYTE)val; val >>= 8;
 800b7b4:	f884 221a 	strb.w	r2, [r4, #538]	@ 0x21a
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b7b8:	6961      	ldr	r1, [r4, #20]
 800b7ba:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 800b7be:	f7ff fc85 	bl	800b0cc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b7c2:	6921      	ldr	r1, [r4, #16]
 800b7c4:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 800b7c8:	f7ff fc80 	bl	800b0cc <st_dword>
			fs->winsect = fs->volbase + 1;
 800b7cc:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b7ce:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800b7d0:	3201      	adds	r2, #1
 800b7d2:	6322      	str	r2, [r4, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b7d4:	463b      	mov	r3, r7
 800b7d6:	4631      	mov	r1, r6
 800b7d8:	f7ff fc5a 	bl	800b090 <disk_write>
			fs->fsi_flag = 0;
 800b7dc:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b7de:	2200      	movs	r2, #0
 800b7e0:	7860      	ldrb	r0, [r4, #1]
 800b7e2:	4611      	mov	r1, r2
 800b7e4:	f7ff fc62 	bl	800b0ac <disk_ioctl>
 800b7e8:	3800      	subs	r0, #0
 800b7ea:	bf18      	it	ne
 800b7ec:	2001      	movne	r0, #1
}
 800b7ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b7f0 <ld_clust.isra.0>:
	if (fs->fs_type == FS_FAT32) {
 800b7f0:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 800b7f2:	8b4b      	ldrh	r3, [r1, #26]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b7f4:	bf04      	itt	eq
 800b7f6:	8a8a      	ldrheq	r2, [r1, #20]
 800b7f8:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	4770      	bx	lr

0800b800 <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b800:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800b802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b804:	4606      	mov	r6, r0
 800b806:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b808:	d94e      	bls.n	800b8a8 <get_fat.isra.0+0xa8>
 800b80a:	6983      	ldr	r3, [r0, #24]
 800b80c:	4299      	cmp	r1, r3
 800b80e:	d24b      	bcs.n	800b8a8 <get_fat.isra.0+0xa8>
		switch (fs->fs_type) {
 800b810:	7803      	ldrb	r3, [r0, #0]
 800b812:	2b02      	cmp	r3, #2
 800b814:	d029      	beq.n	800b86a <get_fat.isra.0+0x6a>
 800b816:	2b03      	cmp	r3, #3
 800b818:	d034      	beq.n	800b884 <get_fat.isra.0+0x84>
 800b81a:	2b01      	cmp	r3, #1
 800b81c:	d144      	bne.n	800b8a8 <get_fat.isra.0+0xa8>
			bc = (UINT)clst; bc += bc / 2;
 800b81e:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b822:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800b824:	eb01 2155 	add.w	r1, r1, r5, lsr #9
 800b828:	f7ff fd9d 	bl	800b366 <move_window>
 800b82c:	b110      	cbz	r0, 800b834 <get_fat.isra.0+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b82e:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800b834:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b836:	6a71      	ldr	r1, [r6, #36]	@ 0x24
			wc = fs->win[bc++ % SS(fs)];
 800b838:	f3c5 0508 	ubfx	r5, r5, #0, #9
 800b83c:	4435      	add	r5, r6
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b83e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800b842:	4630      	mov	r0, r6
			wc = fs->win[bc++ % SS(fs)];
 800b844:	f895 5034 	ldrb.w	r5, [r5, #52]	@ 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b848:	f7ff fd8d 	bl	800b366 <move_window>
 800b84c:	2800      	cmp	r0, #0
 800b84e:	d1ee      	bne.n	800b82e <get_fat.isra.0+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b850:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800b854:	4437      	add	r7, r6
 800b856:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b85a:	ea45 2003 	orr.w	r0, r5, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b85e:	07e3      	lsls	r3, r4, #31
 800b860:	bf4c      	ite	mi
 800b862:	0900      	lsrmi	r0, r0, #4
 800b864:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 800b868:	e7e3      	b.n	800b832 <get_fat.isra.0+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b86a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800b86c:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800b870:	f7ff fd79 	bl	800b366 <move_window>
 800b874:	2800      	cmp	r0, #0
 800b876:	d1da      	bne.n	800b82e <get_fat.isra.0+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b878:	0064      	lsls	r4, r4, #1
 800b87a:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
 800b87e:	4434      	add	r4, r6
 800b880:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
			break;
 800b882:	e7d6      	b.n	800b832 <get_fat.isra.0+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b884:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800b886:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800b88a:	f7ff fd6c 	bl	800b366 <move_window>
 800b88e:	2800      	cmp	r0, #0
 800b890:	d1cd      	bne.n	800b82e <get_fat.isra.0+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b892:	00a4      	lsls	r4, r4, #2
 800b894:	f106 0034 	add.w	r0, r6, #52	@ 0x34
 800b898:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
 800b89c:	4420      	add	r0, r4
 800b89e:	f7ff fc13 	bl	800b0c8 <ld_dword>
 800b8a2:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
			break;
 800b8a6:	e7c4      	b.n	800b832 <get_fat.isra.0+0x32>
		val = 1;	/* Internal error */
 800b8a8:	2001      	movs	r0, #1
	return val;
 800b8aa:	e7c2      	b.n	800b832 <get_fat.isra.0+0x32>

0800b8ac <remove_chain>:
{
 800b8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ae:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b8b0:	2c01      	cmp	r4, #1
	FATFS *fs = obj->fs;
 800b8b2:	6805      	ldr	r5, [r0, #0]
{
 800b8b4:	4606      	mov	r6, r0
 800b8b6:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b8b8:	d92b      	bls.n	800b912 <remove_chain+0x66>
 800b8ba:	69ab      	ldr	r3, [r5, #24]
 800b8bc:	42a3      	cmp	r3, r4
 800b8be:	d928      	bls.n	800b912 <remove_chain+0x66>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b8c0:	b12a      	cbz	r2, 800b8ce <remove_chain+0x22>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b8c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f7ff fece 	bl	800b668 <put_fat>
		if (res != FR_OK) return res;
 800b8cc:	b938      	cbnz	r0, 800b8de <remove_chain+0x32>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b8ce:	4621      	mov	r1, r4
 800b8d0:	6830      	ldr	r0, [r6, #0]
 800b8d2:	f7ff ff95 	bl	800b800 <get_fat.isra.0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b8d6:	4627      	mov	r7, r4
 800b8d8:	4604      	mov	r4, r0
 800b8da:	b908      	cbnz	r0, 800b8e0 <remove_chain+0x34>
	return FR_OK;
 800b8dc:	2000      	movs	r0, #0
}
 800b8de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b8e0:	2801      	cmp	r0, #1
 800b8e2:	d016      	beq.n	800b912 <remove_chain+0x66>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b8e4:	1c43      	adds	r3, r0, #1
 800b8e6:	d016      	beq.n	800b916 <remove_chain+0x6a>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	4639      	mov	r1, r7
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	f7ff febb 	bl	800b668 <put_fat>
			if (res != FR_OK) return res;
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d1f3      	bne.n	800b8de <remove_chain+0x32>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b8f6:	e9d5 3205 	ldrd	r3, r2, [r5, #20]
 800b8fa:	1e91      	subs	r1, r2, #2
 800b8fc:	428b      	cmp	r3, r1
 800b8fe:	d205      	bcs.n	800b90c <remove_chain+0x60>
			fs->free_clst++;
 800b900:	3301      	adds	r3, #1
 800b902:	616b      	str	r3, [r5, #20]
			fs->fsi_flag |= 1;
 800b904:	792b      	ldrb	r3, [r5, #4]
 800b906:	f043 0301 	orr.w	r3, r3, #1
 800b90a:	712b      	strb	r3, [r5, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b90c:	42a2      	cmp	r2, r4
 800b90e:	d8de      	bhi.n	800b8ce <remove_chain+0x22>
 800b910:	e7e4      	b.n	800b8dc <remove_chain+0x30>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b912:	2002      	movs	r0, #2
 800b914:	e7e3      	b.n	800b8de <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b916:	2001      	movs	r0, #1
 800b918:	e7e1      	b.n	800b8de <remove_chain+0x32>

0800b91a <create_chain>:
{
 800b91a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs = obj->fs;
 800b91e:	6805      	ldr	r5, [r0, #0]
{
 800b920:	4680      	mov	r8, r0
	if (clst == 0) {	/* Create a new chain */
 800b922:	460f      	mov	r7, r1
 800b924:	b971      	cbnz	r1, 800b944 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b926:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b928:	b1ee      	cbz	r6, 800b966 <create_chain+0x4c>
 800b92a:	69ab      	ldr	r3, [r5, #24]
 800b92c:	429e      	cmp	r6, r3
 800b92e:	bf28      	it	cs
 800b930:	2601      	movcs	r6, #1
		ncl = scl;	/* Start cluster */
 800b932:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b934:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 800b936:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b938:	42a3      	cmp	r3, r4
 800b93a:	d817      	bhi.n	800b96c <create_chain+0x52>
				if (ncl > scl) return 0;	/* No free cluster */
 800b93c:	2e01      	cmp	r6, #1
 800b93e:	d114      	bne.n	800b96a <create_chain+0x50>
 800b940:	2400      	movs	r4, #0
 800b942:	e006      	b.n	800b952 <create_chain+0x38>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b944:	4628      	mov	r0, r5
 800b946:	f7ff ff5b 	bl	800b800 <get_fat.isra.0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b94a:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b94c:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b94e:	d803      	bhi.n	800b958 <create_chain+0x3e>
 800b950:	2401      	movs	r4, #1
}
 800b952:	4620      	mov	r0, r4
 800b954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b958:	1c43      	adds	r3, r0, #1
 800b95a:	d030      	beq.n	800b9be <create_chain+0xa4>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b95c:	69ab      	ldr	r3, [r5, #24]
 800b95e:	4283      	cmp	r3, r0
 800b960:	d8f7      	bhi.n	800b952 <create_chain+0x38>
		scl = clst;
 800b962:	463e      	mov	r6, r7
 800b964:	e7e5      	b.n	800b932 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b966:	2601      	movs	r6, #1
 800b968:	e7e3      	b.n	800b932 <create_chain+0x18>
				ncl = 2;
 800b96a:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b96c:	f8d8 0000 	ldr.w	r0, [r8]
 800b970:	4621      	mov	r1, r4
 800b972:	f7ff ff45 	bl	800b800 <get_fat.isra.0>
			if (cs == 0) break;				/* Found a free cluster */
 800b976:	b130      	cbz	r0, 800b986 <create_chain+0x6c>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b978:	2801      	cmp	r0, #1
 800b97a:	d0e9      	beq.n	800b950 <create_chain+0x36>
 800b97c:	3001      	adds	r0, #1
 800b97e:	d01e      	beq.n	800b9be <create_chain+0xa4>
			if (ncl == scl) return 0;		/* No free cluster */
 800b980:	42b4      	cmp	r4, r6
 800b982:	d1d7      	bne.n	800b934 <create_chain+0x1a>
 800b984:	e7dc      	b.n	800b940 <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b986:	f04f 32ff 	mov.w	r2, #4294967295
 800b98a:	4621      	mov	r1, r4
 800b98c:	4628      	mov	r0, r5
 800b98e:	f7ff fe6b 	bl	800b668 <put_fat>
		if (res == FR_OK && clst != 0) {
 800b992:	b990      	cbnz	r0, 800b9ba <create_chain+0xa0>
 800b994:	b957      	cbnz	r7, 800b9ac <create_chain+0x92>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b996:	e9d5 3205 	ldrd	r3, r2, [r5, #20]
 800b99a:	3a02      	subs	r2, #2
 800b99c:	4293      	cmp	r3, r2
		fs->last_clst = ncl;
 800b99e:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b9a0:	d910      	bls.n	800b9c4 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 800b9a2:	792b      	ldrb	r3, [r5, #4]
 800b9a4:	f043 0301 	orr.w	r3, r3, #1
 800b9a8:	712b      	strb	r3, [r5, #4]
 800b9aa:	e7d2      	b.n	800b952 <create_chain+0x38>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b9ac:	4622      	mov	r2, r4
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	f7ff fe59 	bl	800b668 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b9b6:	2800      	cmp	r0, #0
 800b9b8:	d0ed      	beq.n	800b996 <create_chain+0x7c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b9ba:	2801      	cmp	r0, #1
 800b9bc:	d1c8      	bne.n	800b950 <create_chain+0x36>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b9be:	f04f 34ff 	mov.w	r4, #4294967295
 800b9c2:	e7c6      	b.n	800b952 <create_chain+0x38>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b9c4:	3b01      	subs	r3, #1
 800b9c6:	616b      	str	r3, [r5, #20]
 800b9c8:	e7eb      	b.n	800b9a2 <create_chain+0x88>

0800b9ca <dir_next>:
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b9ca:	6943      	ldr	r3, [r0, #20]
{
 800b9cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b9d0:	f103 0820 	add.w	r8, r3, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b9d4:	69c3      	ldr	r3, [r0, #28]
{
 800b9d6:	4605      	mov	r5, r0
 800b9d8:	468a      	mov	sl, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b9da:	b18b      	cbz	r3, 800ba00 <dir_next+0x36>
 800b9dc:	f5b8 1f00 	cmp.w	r8, #2097152	@ 0x200000
 800b9e0:	d20e      	bcs.n	800ba00 <dir_next+0x36>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b9e2:	f3c8 0708 	ubfx	r7, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 800b9e6:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b9e8:	2f00      	cmp	r7, #0
 800b9ea:	d14f      	bne.n	800ba8c <dir_next+0xc2>
		if (!dp->clust) {		/* Static table */
 800b9ec:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 800b9f2:	b941      	cbnz	r1, 800ba06 <dir_next+0x3c>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b9f4:	8923      	ldrh	r3, [r4, #8]
 800b9f6:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 800b9fa:	d847      	bhi.n	800ba8c <dir_next+0xc2>
				dp->sect = 0; return FR_NO_FILE;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ba00:	2004      	movs	r0, #4
}
 800ba02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ba06:	f8b4 900a 	ldrh.w	r9, [r4, #10]
 800ba0a:	f109 39ff 	add.w	r9, r9, #4294967295
 800ba0e:	ea19 2958 	ands.w	r9, r9, r8, lsr #9
 800ba12:	d13b      	bne.n	800ba8c <dir_next+0xc2>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ba14:	4620      	mov	r0, r4
 800ba16:	f7ff fef3 	bl	800b800 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ba1a:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ba1c:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ba1e:	d801      	bhi.n	800ba24 <dir_next+0x5a>
 800ba20:	2002      	movs	r0, #2
 800ba22:	e7ee      	b.n	800ba02 <dir_next+0x38>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ba24:	1c42      	adds	r2, r0, #1
 800ba26:	d101      	bne.n	800ba2c <dir_next+0x62>
 800ba28:	2001      	movs	r0, #1
 800ba2a:	e7ea      	b.n	800ba02 <dir_next+0x38>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ba2c:	69a3      	ldr	r3, [r4, #24]
 800ba2e:	4283      	cmp	r3, r0
 800ba30:	d826      	bhi.n	800ba80 <dir_next+0xb6>
					if (!stretch) {								/* If no stretch, report EOT */
 800ba32:	f1ba 0f00 	cmp.w	sl, #0
 800ba36:	d0e1      	beq.n	800b9fc <dir_next+0x32>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ba38:	69a9      	ldr	r1, [r5, #24]
 800ba3a:	4628      	mov	r0, r5
 800ba3c:	f7ff ff6d 	bl	800b91a <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ba40:	4606      	mov	r6, r0
 800ba42:	2800      	cmp	r0, #0
 800ba44:	d035      	beq.n	800bab2 <dir_next+0xe8>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ba46:	2801      	cmp	r0, #1
 800ba48:	d0ea      	beq.n	800ba20 <dir_next+0x56>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ba4a:	1c43      	adds	r3, r0, #1
 800ba4c:	d0ec      	beq.n	800ba28 <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ba4e:	4620      	mov	r0, r4
 800ba50:	f7ff fc4f 	bl	800b2f2 <sync_window>
 800ba54:	4601      	mov	r1, r0
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d1e6      	bne.n	800ba28 <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ba5a:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800ba5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba62:	f7ff fb3b 	bl	800b0dc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ba66:	4631      	mov	r1, r6
 800ba68:	4620      	mov	r0, r4
 800ba6a:	f7ff fbe5 	bl	800b238 <clust2sect>
						fs->wflag = 1;
 800ba6e:	f04f 0a01 	mov.w	sl, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ba72:	8963      	ldrh	r3, [r4, #10]
 800ba74:	6320      	str	r0, [r4, #48]	@ 0x30
 800ba76:	4599      	cmp	r9, r3
 800ba78:	d30f      	bcc.n	800ba9a <dir_next+0xd0>
					fs->winsect -= n;							/* Restore window offset */
 800ba7a:	eba0 0009 	sub.w	r0, r0, r9
 800ba7e:	6320      	str	r0, [r4, #48]	@ 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 800ba80:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 800ba82:	4631      	mov	r1, r6
 800ba84:	4620      	mov	r0, r4
 800ba86:	f7ff fbd7 	bl	800b238 <clust2sect>
 800ba8a:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ba8c:	3434      	adds	r4, #52	@ 0x34
 800ba8e:	443c      	add	r4, r7
	dp->dptr = ofs;						/* Current entry */
 800ba90:	f8c5 8014 	str.w	r8, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ba94:	622c      	str	r4, [r5, #32]
	return FR_OK;
 800ba96:	2000      	movs	r0, #0
 800ba98:	e7b3      	b.n	800ba02 <dir_next+0x38>
						fs->wflag = 1;
 800ba9a:	f884 a003 	strb.w	sl, [r4, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ba9e:	4620      	mov	r0, r4
 800baa0:	f7ff fc27 	bl	800b2f2 <sync_window>
 800baa4:	2800      	cmp	r0, #0
 800baa6:	d1bf      	bne.n	800ba28 <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800baa8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800baaa:	f109 0901 	add.w	r9, r9, #1
 800baae:	3001      	adds	r0, #1
 800bab0:	e7df      	b.n	800ba72 <dir_next+0xa8>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bab2:	2007      	movs	r0, #7
 800bab4:	e7a5      	b.n	800ba02 <dir_next+0x38>

0800bab6 <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bab6:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
{
 800baba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	FATFS *fs = dp->obj.fs;
 800babc:	6805      	ldr	r5, [r0, #0]
{
 800babe:	4606      	mov	r6, r0
 800bac0:	460c      	mov	r4, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bac2:	d301      	bcc.n	800bac8 <dir_sdi+0x12>
		return FR_INT_ERR;
 800bac4:	2002      	movs	r0, #2
}
 800bac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bac8:	06ca      	lsls	r2, r1, #27
 800baca:	d1fb      	bne.n	800bac4 <dir_sdi+0xe>
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800bacc:	6882      	ldr	r2, [r0, #8]
	dp->dptr = ofs;				/* Set current offset */
 800bace:	6141      	str	r1, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800bad0:	b9ba      	cbnz	r2, 800bb02 <dir_sdi+0x4c>
 800bad2:	782b      	ldrb	r3, [r5, #0]
 800bad4:	2b02      	cmp	r3, #2
 800bad6:	d901      	bls.n	800badc <dir_sdi+0x26>
		clst = fs->dirbase;
 800bad8:	6aab      	ldr	r3, [r5, #40]	@ 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800bada:	b99b      	cbnz	r3, 800bb04 <dir_sdi+0x4e>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800badc:	892b      	ldrh	r3, [r5, #8]
 800bade:	ebb3 1f54 	cmp.w	r3, r4, lsr #5
 800bae2:	d9ef      	bls.n	800bac4 <dir_sdi+0xe>
		dp->sect = fs->dirbase;
 800bae4:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
	dp->clust = clst;					/* Current cluster# */
 800bae6:	e9c6 2006 	strd	r2, r0, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800baea:	2800      	cmp	r0, #0
 800baec:	d0ea      	beq.n	800bac4 <dir_sdi+0xe>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800baee:	eb00 2054 	add.w	r0, r0, r4, lsr #9
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800baf2:	3534      	adds	r5, #52	@ 0x34
 800baf4:	f3c4 0408 	ubfx	r4, r4, #0, #9
 800baf8:	4425      	add	r5, r4
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bafa:	61f0      	str	r0, [r6, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bafc:	6235      	str	r5, [r6, #32]
	return FR_OK;
 800bafe:	2000      	movs	r0, #0
 800bb00:	e7e1      	b.n	800bac6 <dir_sdi+0x10>
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800bb02:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800bb04:	896f      	ldrh	r7, [r5, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bb06:	461a      	mov	r2, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800bb08:	027f      	lsls	r7, r7, #9
		while (ofs >= csz) {				/* Follow cluster chain */
 800bb0a:	42bc      	cmp	r4, r7
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bb0c:	4611      	mov	r1, r2
		while (ofs >= csz) {				/* Follow cluster chain */
 800bb0e:	d203      	bcs.n	800bb18 <dir_sdi+0x62>
		dp->sect = clust2sect(fs, clst);
 800bb10:	4628      	mov	r0, r5
 800bb12:	f7ff fb91 	bl	800b238 <clust2sect>
 800bb16:	e7e6      	b.n	800bae6 <dir_sdi+0x30>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bb18:	6830      	ldr	r0, [r6, #0]
 800bb1a:	f7ff fe71 	bl	800b800 <get_fat.isra.0>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bb1e:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bb20:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bb22:	d006      	beq.n	800bb32 <dir_sdi+0x7c>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800bb24:	2801      	cmp	r0, #1
 800bb26:	d9cd      	bls.n	800bac4 <dir_sdi+0xe>
 800bb28:	69ab      	ldr	r3, [r5, #24]
 800bb2a:	4283      	cmp	r3, r0
 800bb2c:	d9ca      	bls.n	800bac4 <dir_sdi+0xe>
			ofs -= csz;
 800bb2e:	1be4      	subs	r4, r4, r7
 800bb30:	e7eb      	b.n	800bb0a <dir_sdi+0x54>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bb32:	2001      	movs	r0, #1
 800bb34:	e7c7      	b.n	800bac6 <dir_sdi+0x10>
	...

0800bb38 <dir_find>:
{
 800bb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb3c:	b085      	sub	sp, #20
	FATFS *fs = dp->obj.fs;
 800bb3e:	6803      	ldr	r3, [r0, #0]
 800bb40:	9300      	str	r3, [sp, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bb42:	2100      	movs	r1, #0
{
 800bb44:	4604      	mov	r4, r0
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bb46:	f7ff ffb6 	bl	800bab6 <dir_sdi>
	if (res != FR_OK) return res;
 800bb4a:	4606      	mov	r6, r0
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	f040 8096 	bne.w	800bc7e <dir_find+0x146>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bb52:	f04f 3aff 	mov.w	sl, #4294967295
 800bb56:	f04f 08ff 	mov.w	r8, #255	@ 0xff
 800bb5a:	f8c4 a030 	str.w	sl, [r4, #48]	@ 0x30
 800bb5e:	46c1      	mov	r9, r8
		res = move_window(fs, dp->sect);
 800bb60:	69e1      	ldr	r1, [r4, #28]
 800bb62:	9800      	ldr	r0, [sp, #0]
 800bb64:	f7ff fbff 	bl	800b366 <move_window>
		if (res != FR_OK) break;
 800bb68:	4606      	mov	r6, r0
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	f040 8087 	bne.w	800bc7e <dir_find+0x146>
		c = dp->dir[DIR_Name];
 800bb70:	6a25      	ldr	r5, [r4, #32]
 800bb72:	782f      	ldrb	r7, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bb74:	2f00      	cmp	r7, #0
 800bb76:	f000 8086 	beq.w	800bc86 <dir_find+0x14e>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bb7a:	7aea      	ldrb	r2, [r5, #11]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bb7c:	2fe5      	cmp	r7, #229	@ 0xe5
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bb7e:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
 800bb82:	71a3      	strb	r3, [r4, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bb84:	d003      	beq.n	800bb8e <dir_find+0x56>
 800bb86:	0710      	lsls	r0, r2, #28
 800bb88:	d504      	bpl.n	800bb94 <dir_find+0x5c>
 800bb8a:	2b0f      	cmp	r3, #15
 800bb8c:	d004      	beq.n	800bb98 <dir_find+0x60>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bb8e:	f8c4 a030 	str.w	sl, [r4, #48]	@ 0x30
 800bb92:	e04e      	b.n	800bc32 <dir_find+0xfa>
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bb94:	2b0f      	cmp	r3, #15
 800bb96:	d154      	bne.n	800bc42 <dir_find+0x10a>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bb98:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 800bb9c:	0659      	lsls	r1, r3, #25
 800bb9e:	d43e      	bmi.n	800bc1e <dir_find+0xe6>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bba0:	067a      	lsls	r2, r7, #25
 800bba2:	d544      	bpl.n	800bc2e <dir_find+0xf6>
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800bba4:	6963      	ldr	r3, [r4, #20]
						sum = dp->dir[LDIR_Chksum];
 800bba6:	f895 800d 	ldrb.w	r8, [r5, #13]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800bbaa:	6323      	str	r3, [r4, #48]	@ 0x30
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800bbac:	f007 07bf 	and.w	r7, r7, #191	@ 0xbf
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bbb0:	7b6b      	ldrb	r3, [r5, #13]
 800bbb2:	4543      	cmp	r3, r8
 800bbb4:	d13d      	bne.n	800bc32 <dir_find+0xfa>
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800bbb6:	8b6b      	ldrh	r3, [r5, #26]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d13a      	bne.n	800bc32 <dir_find+0xfa>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800bbbc:	782e      	ldrb	r6, [r5, #0]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bbbe:	9b00      	ldr	r3, [sp, #0]
 800bbc0:	f8df 90cc 	ldr.w	r9, [pc, #204]	@ 800bc90 <dir_find+0x158>
 800bbc4:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800bbc8:	f006 063f 	and.w	r6, r6, #63	@ 0x3f
 800bbcc:	3e01      	subs	r6, #1
 800bbce:	230d      	movs	r3, #13
 800bbd0:	435e      	muls	r6, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bbd2:	2201      	movs	r2, #1
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800bbd4:	f819 3b01 	ldrb.w	r3, [r9], #1
 800bbd8:	5aeb      	ldrh	r3, [r5, r3]
		if (wc) {
 800bbda:	b36a      	cbz	r2, 800bc38 <dir_find+0x100>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800bbdc:	2efe      	cmp	r6, #254	@ 0xfe
 800bbde:	d828      	bhi.n	800bc32 <dir_find+0xfa>
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	9303      	str	r3, [sp, #12]
 800bbe4:	f000 fefc 	bl	800c9e0 <ff_wtoupper>
 800bbe8:	1c71      	adds	r1, r6, #1
 800bbea:	9002      	str	r0, [sp, #8]
 800bbec:	f83b 0016 	ldrh.w	r0, [fp, r6, lsl #1]
 800bbf0:	9101      	str	r1, [sp, #4]
 800bbf2:	f000 fef5 	bl	800c9e0 <ff_wtoupper>
 800bbf6:	9a02      	ldr	r2, [sp, #8]
 800bbf8:	4282      	cmp	r2, r0
 800bbfa:	d11a      	bne.n	800bc32 <dir_find+0xfa>
			wc = uc;
 800bbfc:	9b03      	ldr	r3, [sp, #12]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800bbfe:	9901      	ldr	r1, [sp, #4]
			wc = uc;
 800bc00:	461a      	mov	r2, r3
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800bc02:	460e      	mov	r6, r1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bc04:	4b21      	ldr	r3, [pc, #132]	@ (800bc8c <dir_find+0x154>)
 800bc06:	454b      	cmp	r3, r9
 800bc08:	d1e4      	bne.n	800bbd4 <dir_find+0x9c>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800bc0a:	782b      	ldrb	r3, [r5, #0]
 800bc0c:	065b      	lsls	r3, r3, #25
 800bc0e:	d503      	bpl.n	800bc18 <dir_find+0xe0>
 800bc10:	b112      	cbz	r2, 800bc18 <dir_find+0xe0>
 800bc12:	f83b 3016 	ldrh.w	r3, [fp, r6, lsl #1]
 800bc16:	b963      	cbnz	r3, 800bc32 <dir_find+0xfa>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bc18:	3f01      	subs	r7, #1
 800bc1a:	fa5f f987 	uxtb.w	r9, r7
		res = dir_next(dp, 0);	/* Next entry */
 800bc1e:	2100      	movs	r1, #0
 800bc20:	4620      	mov	r0, r4
 800bc22:	f7ff fed2 	bl	800b9ca <dir_next>
	} while (res == FR_OK);
 800bc26:	4606      	mov	r6, r0
 800bc28:	2800      	cmp	r0, #0
 800bc2a:	d099      	beq.n	800bb60 <dir_find+0x28>
 800bc2c:	e027      	b.n	800bc7e <dir_find+0x146>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bc2e:	45b9      	cmp	r9, r7
 800bc30:	d0be      	beq.n	800bbb0 <dir_find+0x78>
 800bc32:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 800bc36:	e7f2      	b.n	800bc1e <dir_find+0xe6>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800bc38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800bc3c:	428b      	cmp	r3, r1
 800bc3e:	d0e1      	beq.n	800bc04 <dir_find+0xcc>
 800bc40:	e7f7      	b.n	800bc32 <dir_find+0xfa>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bc42:	f1b9 0f00 	cmp.w	r9, #0
 800bc46:	d104      	bne.n	800bc52 <dir_find+0x11a>
 800bc48:	4628      	mov	r0, r5
 800bc4a:	f7ff fb11 	bl	800b270 <sum_sfn>
 800bc4e:	4540      	cmp	r0, r8
 800bc50:	d015      	beq.n	800bc7e <dir_find+0x146>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bc52:	f894 602f 	ldrb.w	r6, [r4, #47]	@ 0x2f
 800bc56:	f016 0601 	ands.w	r6, r6, #1
 800bc5a:	d198      	bne.n	800bb8e <dir_find+0x56>
 800bc5c:	f104 0224 	add.w	r2, r4, #36	@ 0x24
	int r = 0;
 800bc60:	f105 010b 	add.w	r1, r5, #11
		r = *d++ - *s++;
 800bc64:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bc68:	f812 0b01 	ldrb.w	r0, [r2], #1
	} while (--cnt && r == 0);
 800bc6c:	42a9      	cmp	r1, r5
		r = *d++ - *s++;
 800bc6e:	eba3 0300 	sub.w	r3, r3, r0
	} while (--cnt && r == 0);
 800bc72:	d002      	beq.n	800bc7a <dir_find+0x142>
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d0f5      	beq.n	800bc64 <dir_find+0x12c>
 800bc78:	e789      	b.n	800bb8e <dir_find+0x56>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d187      	bne.n	800bb8e <dir_find+0x56>
}
 800bc7e:	4630      	mov	r0, r6
 800bc80:	b005      	add	sp, #20
 800bc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bc86:	2604      	movs	r6, #4
 800bc88:	e7f9      	b.n	800bc7e <dir_find+0x146>
 800bc8a:	bf00      	nop
 800bc8c:	08012055 	.word	0x08012055
 800bc90:	08012048 	.word	0x08012048

0800bc94 <dir_register>:
{
 800bc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bc98:	f890 502f 	ldrb.w	r5, [r0, #47]	@ 0x2f
 800bc9c:	f015 05a0 	ands.w	r5, r5, #160	@ 0xa0
{
 800bca0:	b089      	sub	sp, #36	@ 0x24
 800bca2:	4604      	mov	r4, r0
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bca4:	f040 8093 	bne.w	800bdce <dir_register+0x13a>
	FATFS *fs = dp->obj.fs;
 800bca8:	6806      	ldr	r6, [r0, #0]
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bcaa:	68f2      	ldr	r2, [r6, #12]
 800bcac:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d16a      	bne.n	800bd8a <dir_register+0xf6>
	mem_cpy(sn, dp->fn, 12);
 800bcb4:	f104 0724 	add.w	r7, r4, #36	@ 0x24
	if (cnt) {
 800bcb8:	220c      	movs	r2, #12
 800bcba:	4639      	mov	r1, r7
 800bcbc:	a805      	add	r0, sp, #20
 800bcbe:	f7ff fb3d 	bl	800b33c <mem_cpy.part.0>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800bcc2:	f89d b01f 	ldrb.w	fp, [sp, #31]
 800bcc6:	f01b 0f01 	tst.w	fp, #1
 800bcca:	f000 8087 	beq.w	800bddc <dir_register+0x148>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bcce:	2340      	movs	r3, #64	@ 0x40
				if (sr & 0x10000) sr ^= 0x11021;
 800bcd0:	f8df a23c 	ldr.w	sl, [pc, #572]	@ 800bf10 <dir_register+0x27c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bcd4:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800bcd8:	f04f 0801 	mov.w	r8, #1
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800bcdc:	220b      	movs	r2, #11
 800bcde:	a905      	add	r1, sp, #20
 800bce0:	4638      	mov	r0, r7
 800bce2:	f8d6 900c 	ldr.w	r9, [r6, #12]
	if (cnt) {
 800bce6:	f7ff fb29 	bl	800b33c <mem_cpy.part.0>
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800bcea:	f1b8 0f05 	cmp.w	r8, #5
 800bcee:	d95d      	bls.n	800bdac <dir_register+0x118>
 800bcf0:	f1a9 0102 	sub.w	r1, r9, #2
		sr = seq;
 800bcf4:	4643      	mov	r3, r8
		while (*lfn) {	/* Create a CRC */
 800bcf6:	f831 2f02 	ldrh.w	r2, [r1, #2]!
 800bcfa:	2a00      	cmp	r2, #0
 800bcfc:	d147      	bne.n	800bd8e <dir_register+0xfa>
 800bcfe:	a805      	add	r0, sp, #20
 800bd00:	2207      	movs	r2, #7
		c = (BYTE)((seq % 16) + '0');
 800bd02:	f003 0c0f 	and.w	ip, r3, #15
 800bd06:	f10c 0130 	add.w	r1, ip, #48	@ 0x30
		if (c > '9') c += 7;
 800bd0a:	2939      	cmp	r1, #57	@ 0x39
 800bd0c:	bf88      	it	hi
 800bd0e:	f10c 0137 	addhi.w	r1, ip, #55	@ 0x37
	} while (seq);
 800bd12:	2b0f      	cmp	r3, #15
		ns[i--] = c;
 800bd14:	f800 1d01 	strb.w	r1, [r0, #-1]!
 800bd18:	f102 32ff 	add.w	r2, r2, #4294967295
		seq /= 16;
 800bd1c:	ea4f 1113 	mov.w	r1, r3, lsr #4
	} while (seq);
 800bd20:	d846      	bhi.n	800bdb0 <dir_register+0x11c>
	ns[i] = '~';
 800bd22:	f102 0320 	add.w	r3, r2, #32
 800bd26:	446b      	add	r3, sp
 800bd28:	217e      	movs	r1, #126	@ 0x7e
 800bd2a:	f803 1c14 	strb.w	r1, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800bd2e:	f104 0123 	add.w	r1, r4, #35	@ 0x23
 800bd32:	4608      	mov	r0, r1
 800bd34:	2300      	movs	r3, #0
 800bd36:	429a      	cmp	r2, r3
 800bd38:	d006      	beq.n	800bd48 <dir_register+0xb4>
 800bd3a:	f810 cf01 	ldrb.w	ip, [r0, #1]!
 800bd3e:	f1bc 0f20 	cmp.w	ip, #32
 800bd42:	f103 0e01 	add.w	lr, r3, #1
 800bd46:	d135      	bne.n	800bdb4 <dir_register+0x120>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bd48:	2a07      	cmp	r2, #7
 800bd4a:	bf9e      	ittt	ls
 800bd4c:	f102 0018 	addls.w	r0, r2, #24
 800bd50:	f102 0020 	addls.w	r0, r2, #32
 800bd54:	4468      	addls	r0, sp
 800bd56:	f103 0301 	add.w	r3, r3, #1
 800bd5a:	bf96      	itet	ls
 800bd5c:	f810 0c14 	ldrbls.w	r0, [r0, #-20]
 800bd60:	2020      	movhi	r0, #32
 800bd62:	3201      	addls	r2, #1
	} while (j < 8);
 800bd64:	2b07      	cmp	r3, #7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bd66:	54c8      	strb	r0, [r1, r3]
	} while (j < 8);
 800bd68:	d9ee      	bls.n	800bd48 <dir_register+0xb4>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800bd6a:	4620      	mov	r0, r4
 800bd6c:	f7ff fee4 	bl	800bb38 <dir_find>
 800bd70:	4681      	mov	r9, r0
			if (res != FR_OK) break;
 800bd72:	bb78      	cbnz	r0, 800bdd4 <dir_register+0x140>
		for (n = 1; n < 100; n++) {
 800bd74:	f108 0801 	add.w	r8, r8, #1
 800bd78:	f1b8 0f64 	cmp.w	r8, #100	@ 0x64
 800bd7c:	d1ae      	bne.n	800bcdc <dir_register+0x48>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800bd7e:	f04f 0907 	mov.w	r9, #7
}
 800bd82:	4648      	mov	r0, r9
 800bd84:	b009      	add	sp, #36	@ 0x24
 800bd86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bd8a:	3501      	adds	r5, #1
 800bd8c:	e78e      	b.n	800bcac <dir_register+0x18>
 800bd8e:	2010      	movs	r0, #16
				sr = (sr << 1) + (wc & 1);
 800bd90:	f002 0c01 	and.w	ip, r2, #1
 800bd94:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
				if (sr & 0x10000) sr ^= 0x11021;
 800bd98:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800bd9c:	bf18      	it	ne
 800bd9e:	ea83 030a 	eorne.w	r3, r3, sl
			for (i = 0; i < 16; i++) {
 800bda2:	3801      	subs	r0, #1
				wc >>= 1;
 800bda4:	ea4f 0252 	mov.w	r2, r2, lsr #1
			for (i = 0; i < 16; i++) {
 800bda8:	d1f2      	bne.n	800bd90 <dir_register+0xfc>
 800bdaa:	e7a4      	b.n	800bcf6 <dir_register+0x62>
 800bdac:	4643      	mov	r3, r8
 800bdae:	e7a6      	b.n	800bcfe <dir_register+0x6a>
		seq /= 16;
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	e7a6      	b.n	800bd02 <dir_register+0x6e>
 800bdb4:	4673      	mov	r3, lr
 800bdb6:	e7be      	b.n	800bd36 <dir_register+0xa2>
				n = 0;					/* Not a blank entry. Restart to search */
 800bdb8:	4680      	mov	r8, r0
			res = dir_next(dp, 1);
 800bdba:	2101      	movs	r1, #1
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	f7ff fe04 	bl	800b9ca <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800bdc2:	4681      	mov	r9, r0
 800bdc4:	b300      	cbz	r0, 800be08 <dir_register+0x174>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800bdc6:	f1b9 0f04 	cmp.w	r9, #4
 800bdca:	d0d8      	beq.n	800bd7e <dir_register+0xea>
 800bdcc:	e7d9      	b.n	800bd82 <dir_register+0xee>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bdce:	f04f 0906 	mov.w	r9, #6
 800bdd2:	e7d6      	b.n	800bd82 <dir_register+0xee>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800bdd4:	2804      	cmp	r0, #4
 800bdd6:	d1d4      	bne.n	800bd82 <dir_register+0xee>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800bdd8:	f884 b02f 	strb.w	fp, [r4, #47]	@ 0x2f
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bddc:	f01b 0f02 	tst.w	fp, #2
 800bde0:	bf18      	it	ne
 800bde2:	350c      	addne	r5, #12
	res = dir_sdi(dp, 0);
 800bde4:	f04f 0100 	mov.w	r1, #0
 800bde8:	4620      	mov	r0, r4
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bdea:	bf18      	it	ne
 800bdec:	230d      	movne	r3, #13
	FATFS *fs = dp->obj.fs;
 800bdee:	f8d4 a000 	ldr.w	sl, [r4]
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bdf2:	bf16      	itet	ne
 800bdf4:	fbb5 f5f3 	udivne	r5, r5, r3
 800bdf8:	2501      	moveq	r5, #1
 800bdfa:	3501      	addne	r5, #1
	res = dir_sdi(dp, 0);
 800bdfc:	f7ff fe5b 	bl	800bab6 <dir_sdi>
	if (res == FR_OK) {
 800be00:	4681      	mov	r9, r0
 800be02:	2800      	cmp	r0, #0
 800be04:	d1df      	bne.n	800bdc6 <dir_register+0x132>
		n = 0;
 800be06:	4680      	mov	r8, r0
			res = move_window(fs, dp->sect);
 800be08:	69e1      	ldr	r1, [r4, #28]
 800be0a:	4650      	mov	r0, sl
 800be0c:	f7ff faab 	bl	800b366 <move_window>
			if (res != FR_OK) break;
 800be10:	4681      	mov	r9, r0
 800be12:	2800      	cmp	r0, #0
 800be14:	d1d7      	bne.n	800bdc6 <dir_register+0x132>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800be16:	6a23      	ldr	r3, [r4, #32]
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	2be5      	cmp	r3, #229	@ 0xe5
 800be1c:	d001      	beq.n	800be22 <dir_register+0x18e>
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d1ca      	bne.n	800bdb8 <dir_register+0x124>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800be22:	f108 0801 	add.w	r8, r8, #1
 800be26:	4545      	cmp	r5, r8
 800be28:	d1c7      	bne.n	800bdba <dir_register+0x126>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800be2a:	3d01      	subs	r5, #1
 800be2c:	d055      	beq.n	800beda <dir_register+0x246>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800be2e:	6961      	ldr	r1, [r4, #20]
 800be30:	4620      	mov	r0, r4
 800be32:	eba1 1145 	sub.w	r1, r1, r5, lsl #5
 800be36:	f7ff fe3e 	bl	800bab6 <dir_sdi>
		if (res == FR_OK) {
 800be3a:	4681      	mov	r9, r0
 800be3c:	2800      	cmp	r0, #0
 800be3e:	d1a0      	bne.n	800bd82 <dir_register+0xee>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800be40:	4638      	mov	r0, r7
 800be42:	f7ff fa15 	bl	800b270 <sum_sfn>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800be46:	f64f 78ff 	movw	r8, #65535	@ 0xffff
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800be4a:	9001      	str	r0, [sp, #4]
				res = move_window(fs, dp->sect);
 800be4c:	69e1      	ldr	r1, [r4, #28]
 800be4e:	4630      	mov	r0, r6
 800be50:	f7ff fa89 	bl	800b366 <move_window>
 800be54:	4681      	mov	r9, r0
				if (res != FR_OK) break;
 800be56:	2800      	cmp	r0, #0
 800be58:	d193      	bne.n	800bd82 <dir_register+0xee>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800be5a:	6a23      	ldr	r3, [r4, #32]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800be5c:	9a01      	ldr	r2, [sp, #4]
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800be5e:	f8d6 e00c 	ldr.w	lr, [r6, #12]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800be62:	735a      	strb	r2, [r3, #13]
 800be64:	b2e9      	uxtb	r1, r5
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800be66:	f04f 020f 	mov.w	r2, #15
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800be6a:	f04f 0c0d 	mov.w	ip, #13
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800be6e:	72da      	strb	r2, [r3, #11]
	dir[LDIR_Type] = 0;
 800be70:	f8df a0a0 	ldr.w	sl, [pc, #160]	@ 800bf14 <dir_register+0x280>
 800be74:	7318      	strb	r0, [r3, #12]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800be76:	1e4a      	subs	r2, r1, #1
 800be78:	fb0c f202 	mul.w	r2, ip, r2
	*ptr++ = (BYTE)val; val >>= 8;
 800be7c:	7698      	strb	r0, [r3, #26]
	*ptr++ = (BYTE)val;
 800be7e:	76d8      	strb	r0, [r3, #27]
	s = wc = 0;
 800be80:	4684      	mov	ip, r0
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800be82:	f81a 9b01 	ldrb.w	r9, [sl], #1
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800be86:	4540      	cmp	r0, r8
 800be88:	bf18      	it	ne
 800be8a:	f83e 0012 	ldrhne.w	r0, [lr, r2, lsl #1]
	*ptr++ = (BYTE)val; val >>= 8;
 800be8e:	f803 0009 	strb.w	r0, [r3, r9]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800be92:	eb03 0b09 	add.w	fp, r3, r9
	} while (++s < 13);
 800be96:	f10c 0c01 	add.w	ip, ip, #1
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800be9a:	bf18      	it	ne
 800be9c:	3201      	addne	r2, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800be9e:	ea4f 2910 	mov.w	r9, r0, lsr #8
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800bea2:	2800      	cmp	r0, #0
 800bea4:	bf08      	it	eq
 800bea6:	4640      	moveq	r0, r8
	} while (++s < 13);
 800bea8:	f1bc 0f0d 	cmp.w	ip, #13
	*ptr++ = (BYTE)val;
 800beac:	f88b 9001 	strb.w	r9, [fp, #1]
	} while (++s < 13);
 800beb0:	d1e7      	bne.n	800be82 <dir_register+0x1ee>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800beb2:	4540      	cmp	r0, r8
 800beb4:	d002      	beq.n	800bebc <dir_register+0x228>
 800beb6:	f83e 2012 	ldrh.w	r2, [lr, r2, lsl #1]
 800beba:	b90a      	cbnz	r2, 800bec0 <dir_register+0x22c>
 800bebc:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800bec0:	7019      	strb	r1, [r3, #0]
				fs->wflag = 1;
 800bec2:	2301      	movs	r3, #1
 800bec4:	70f3      	strb	r3, [r6, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800bec6:	2100      	movs	r1, #0
 800bec8:	4620      	mov	r0, r4
 800beca:	f7ff fd7e 	bl	800b9ca <dir_next>
			} while (res == FR_OK && --nent);
 800bece:	4681      	mov	r9, r0
 800bed0:	2800      	cmp	r0, #0
 800bed2:	f47f af56 	bne.w	800bd82 <dir_register+0xee>
 800bed6:	3d01      	subs	r5, #1
 800bed8:	d1b8      	bne.n	800be4c <dir_register+0x1b8>
		res = move_window(fs, dp->sect);
 800beda:	69e1      	ldr	r1, [r4, #28]
 800bedc:	4630      	mov	r0, r6
 800bede:	f7ff fa42 	bl	800b366 <move_window>
		if (res == FR_OK) {
 800bee2:	4681      	mov	r9, r0
 800bee4:	2800      	cmp	r0, #0
 800bee6:	f47f af4c 	bne.w	800bd82 <dir_register+0xee>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800beea:	4601      	mov	r1, r0
 800beec:	2220      	movs	r2, #32
 800beee:	6a20      	ldr	r0, [r4, #32]
 800bef0:	f7ff f8f4 	bl	800b0dc <mem_set>
	if (cnt) {
 800bef4:	220b      	movs	r2, #11
 800bef6:	6a20      	ldr	r0, [r4, #32]
 800bef8:	4639      	mov	r1, r7
 800befa:	f7ff fa1f 	bl	800b33c <mem_cpy.part.0>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800befe:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 800bf02:	6a22      	ldr	r2, [r4, #32]
 800bf04:	f003 0318 	and.w	r3, r3, #24
 800bf08:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	70f3      	strb	r3, [r6, #3]
 800bf0e:	e738      	b.n	800bd82 <dir_register+0xee>
 800bf10:	00011021 	.word	0x00011021
 800bf14:	08012048 	.word	0x08012048

0800bf18 <follow_path>:
{
 800bf18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 800bf1c:	6803      	ldr	r3, [r0, #0]
 800bf1e:	9300      	str	r3, [sp, #0]
{
 800bf20:	4606      	mov	r6, r0
 800bf22:	468a      	mov	sl, r1
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800bf24:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf28:	2b2f      	cmp	r3, #47	@ 0x2f
 800bf2a:	d0fa      	beq.n	800bf22 <follow_path+0xa>
 800bf2c:	2b5c      	cmp	r3, #92	@ 0x5c
 800bf2e:	d0f8      	beq.n	800bf22 <follow_path+0xa>
		obj->sclust = 0;					/* Start from root directory */
 800bf30:	2300      	movs	r3, #0
 800bf32:	60b3      	str	r3, [r6, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bf34:	f89a 3000 	ldrb.w	r3, [sl]
 800bf38:	2b1f      	cmp	r3, #31
 800bf3a:	f200 8084 	bhi.w	800c046 <follow_path+0x12e>
		dp->fn[NSFLAG] = NS_NONAME;
 800bf3e:	2380      	movs	r3, #128	@ 0x80
		res = dir_sdi(dp, 0);
 800bf40:	2100      	movs	r1, #0
 800bf42:	4630      	mov	r0, r6
		dp->fn[NSFLAG] = NS_NONAME;
 800bf44:	f886 302f 	strb.w	r3, [r6, #47]	@ 0x2f
}
 800bf48:	b003      	add	sp, #12
 800bf4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 800bf4e:	f7ff bdb2 	b.w	800bab6 <dir_sdi>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bf52:	3501      	adds	r5, #1
 800bf54:	e08a      	b.n	800c06c <follow_path+0x154>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800bf56:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800bf5a:	d00c      	beq.n	800bf76 <follow_path+0x5e>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800bf5c:	2101      	movs	r1, #1
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f000 fd22 	bl	800c9a8 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800bf64:	b138      	cbz	r0, 800bf76 <follow_path+0x5e>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800bf66:	287f      	cmp	r0, #127	@ 0x7f
 800bf68:	d807      	bhi.n	800bf7a <follow_path+0x62>
 800bf6a:	4985      	ldr	r1, [pc, #532]	@ (800c180 <follow_path+0x268>)
	while (*str && *str != chr) str++;
 800bf6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf70:	b11a      	cbz	r2, 800bf7a <follow_path+0x62>
 800bf72:	4290      	cmp	r0, r2
 800bf74:	d1fa      	bne.n	800bf6c <follow_path+0x54>
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bf76:	2006      	movs	r0, #6
 800bf78:	e0ff      	b.n	800c17a <follow_path+0x262>
		lfn[di++] = w;					/* Store the Unicode character */
 800bf7a:	f828 0f02 	strh.w	r0, [r8, #2]!
		w = p[si++];					/* Get a character */
 800bf7e:	462f      	mov	r7, r5
 800bf80:	e069      	b.n	800c056 <follow_path+0x13e>
		w = lfn[di - 1];
 800bf82:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
		if (w != ' ' && w != '.') break;
 800bf86:	2920      	cmp	r1, #32
 800bf88:	d001      	beq.n	800bf8e <follow_path+0x76>
 800bf8a:	292e      	cmp	r1, #46	@ 0x2e
 800bf8c:	d17c      	bne.n	800c088 <follow_path+0x170>
		di--;
 800bf8e:	3f01      	subs	r7, #1
 800bf90:	e077      	b.n	800c082 <follow_path+0x16a>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800bf92:	3101      	adds	r1, #1
 800bf94:	e088      	b.n	800c0a8 <follow_path+0x190>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800bf96:	45c1      	cmp	r9, r8
 800bf98:	f080 80b5 	bcs.w	800c106 <follow_path+0x1ee>
 800bf9c:	42ba      	cmp	r2, r7
 800bf9e:	d111      	bne.n	800bfc4 <follow_path+0xac>
			if (ni == 11) {				/* Long extension */
 800bfa0:	f1b8 0f0b 	cmp.w	r8, #11
 800bfa4:	d106      	bne.n	800bfb4 <follow_path+0x9c>
 800bfa6:	e0b2      	b.n	800c10e <follow_path+0x1f6>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800bfa8:	42ba      	cmp	r2, r7
 800bfaa:	d003      	beq.n	800bfb4 <follow_path+0x9c>
 800bfac:	f044 0403 	orr.w	r4, r4, #3
			if (si > di) break;			/* No extension */
 800bfb0:	f200 80b1 	bhi.w	800c116 <follow_path+0x1fe>
			b <<= 2; continue;
 800bfb4:	00ad      	lsls	r5, r5, #2
 800bfb6:	b2ed      	uxtb	r5, r5
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800bfb8:	463a      	mov	r2, r7
 800bfba:	f04f 080b 	mov.w	r8, #11
 800bfbe:	f04f 0908 	mov.w	r9, #8
			b <<= 2; continue;
 800bfc2:	e099      	b.n	800c0f8 <follow_path+0x1e0>
		if (w >= 0x80) {				/* Non ASCII character */
 800bfc4:	287f      	cmp	r0, #127	@ 0x7f
 800bfc6:	d90c      	bls.n	800bfe2 <follow_path+0xca>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800bfc8:	2100      	movs	r1, #0
 800bfca:	9201      	str	r2, [sp, #4]
 800bfcc:	f000 fcec 	bl	800c9a8 <ff_convert>
			cf |= NS_LFN;				/* Force create LFN entry */
 800bfd0:	f044 0402 	orr.w	r4, r4, #2
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800bfd4:	9a01      	ldr	r2, [sp, #4]
 800bfd6:	b150      	cbz	r0, 800bfee <follow_path+0xd6>
 800bfd8:	496a      	ldr	r1, [pc, #424]	@ (800c184 <follow_path+0x26c>)
 800bfda:	4401      	add	r1, r0
 800bfdc:	f811 0c80 	ldrb.w	r0, [r1, #-128]
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800bfe0:	b128      	cbz	r0, 800bfee <follow_path+0xd6>
	while (*str && *str != chr) str++;
 800bfe2:	4b69      	ldr	r3, [pc, #420]	@ (800c188 <follow_path+0x270>)
 800bfe4:	f813 1b01 	ldrb.w	r1, [r3], #1
 800bfe8:	b159      	cbz	r1, 800c002 <follow_path+0xea>
 800bfea:	4288      	cmp	r0, r1
 800bfec:	d1fa      	bne.n	800bfe4 <follow_path+0xcc>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800bfee:	f044 0403 	orr.w	r4, r4, #3
 800bff2:	205f      	movs	r0, #95	@ 0x5f
		dp->fn[i++] = (BYTE)w;
 800bff4:	eb06 0109 	add.w	r1, r6, r9
 800bff8:	f109 0901 	add.w	r9, r9, #1
 800bffc:	f881 0024 	strb.w	r0, [r1, #36]	@ 0x24
 800c000:	e07a      	b.n	800c0f8 <follow_path+0x1e0>
				if (IsUpper(w)) {		/* ASCII large capital */
 800c002:	f1a0 0141 	sub.w	r1, r0, #65	@ 0x41
 800c006:	2919      	cmp	r1, #25
 800c008:	d802      	bhi.n	800c010 <follow_path+0xf8>
					b |= 2;
 800c00a:	f045 0502 	orr.w	r5, r5, #2
 800c00e:	e7f1      	b.n	800bff4 <follow_path+0xdc>
					if (IsLower(w)) {	/* ASCII small capital */
 800c010:	f1a0 0161 	sub.w	r1, r0, #97	@ 0x61
 800c014:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 800c016:	bf9e      	ittt	ls
 800c018:	3820      	subls	r0, #32
 800c01a:	f045 0501 	orrls.w	r5, r5, #1
 800c01e:	b280      	uxthls	r0, r0
 800c020:	e7e8      	b.n	800bff4 <follow_path+0xdc>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c022:	075a      	lsls	r2, r3, #29
 800c024:	f100 80a9 	bmi.w	800c17a <follow_path+0x262>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c028:	79b3      	ldrb	r3, [r6, #6]
 800c02a:	06db      	lsls	r3, r3, #27
 800c02c:	d566      	bpl.n	800c0fc <follow_path+0x1e4>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c02e:	9b00      	ldr	r3, [sp, #0]
 800c030:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c034:	6973      	ldr	r3, [r6, #20]
 800c036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c03a:	4419      	add	r1, r3
 800c03c:	9b00      	ldr	r3, [sp, #0]
 800c03e:	7818      	ldrb	r0, [r3, #0]
 800c040:	f7ff fbd6 	bl	800b7f0 <ld_clust.isra.0>
 800c044:	60b0      	str	r0, [r6, #8]
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c046:	6833      	ldr	r3, [r6, #0]
 800c048:	f8d3 b00c 	ldr.w	fp, [r3, #12]
 800c04c:	f10a 39ff 	add.w	r9, sl, #4294967295
 800c050:	f1ab 0802 	sub.w	r8, fp, #2
 800c054:	2700      	movs	r7, #0
		w = p[si++];					/* Get a character */
 800c056:	f819 4f01 	ldrb.w	r4, [r9, #1]!
		if (w < ' ') break;				/* Break if end of the path name */
 800c05a:	2c1f      	cmp	r4, #31
		w = p[si++];					/* Get a character */
 800c05c:	f107 0501 	add.w	r5, r7, #1
		if (w < ' ') break;				/* Break if end of the path name */
 800c060:	d90c      	bls.n	800c07c <follow_path+0x164>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c062:	2c2f      	cmp	r4, #47	@ 0x2f
 800c064:	d002      	beq.n	800c06c <follow_path+0x154>
 800c066:	2c5c      	cmp	r4, #92	@ 0x5c
 800c068:	f47f af75 	bne.w	800bf56 <follow_path+0x3e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c06c:	f81a 2005 	ldrb.w	r2, [sl, r5]
 800c070:	2a2f      	cmp	r2, #47	@ 0x2f
 800c072:	f43f af6e 	beq.w	800bf52 <follow_path+0x3a>
 800c076:	2a5c      	cmp	r2, #92	@ 0x5c
 800c078:	f43f af6b 	beq.w	800bf52 <follow_path+0x3a>
	*path = &p[si];						/* Return pointer to the next segment */
 800c07c:	44aa      	add	sl, r5
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c07e:	eb0b 0247 	add.w	r2, fp, r7, lsl #1
 800c082:	2f00      	cmp	r7, #0
 800c084:	f47f af7d 	bne.w	800bf82 <follow_path+0x6a>
	lfn[di] = 0;						/* LFN is created */
 800c088:	f04f 0300 	mov.w	r3, #0
 800c08c:	f82b 3017 	strh.w	r3, [fp, r7, lsl #1]
 800c090:	eb0b 0547 	add.w	r5, fp, r7, lsl #1
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c094:	2f00      	cmp	r7, #0
 800c096:	f43f af6e 	beq.w	800bf76 <follow_path+0x5e>
	mem_set(dp->fn, ' ', 11);
 800c09a:	2120      	movs	r1, #32
 800c09c:	220b      	movs	r2, #11
 800c09e:	f106 0024 	add.w	r0, r6, #36	@ 0x24
 800c0a2:	f7ff f81b 	bl	800b0dc <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c0a6:	2100      	movs	r1, #0
 800c0a8:	f83b 2011 	ldrh.w	r2, [fp, r1, lsl #1]
 800c0ac:	2a20      	cmp	r2, #32
 800c0ae:	f43f af70 	beq.w	800bf92 <follow_path+0x7a>
 800c0b2:	2a2e      	cmp	r2, #46	@ 0x2e
 800c0b4:	f43f af6d 	beq.w	800bf92 <follow_path+0x7a>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c0b8:	2c1f      	cmp	r4, #31
 800c0ba:	bf8c      	ite	hi
 800c0bc:	2400      	movhi	r4, #0
 800c0be:	2401      	movls	r4, #1
 800c0c0:	00a4      	lsls	r4, r4, #2
	if (si) cf |= NS_LOSS | NS_LFN;
 800c0c2:	b109      	cbz	r1, 800c0c8 <follow_path+0x1b0>
 800c0c4:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c0c8:	f835 2d02 	ldrh.w	r2, [r5, #-2]!
 800c0cc:	2a2e      	cmp	r2, #46	@ 0x2e
 800c0ce:	d001      	beq.n	800c0d4 <follow_path+0x1bc>
 800c0d0:	3f01      	subs	r7, #1
 800c0d2:	d1f9      	bne.n	800c0c8 <follow_path+0x1b0>
		dp->fn[i++] = (BYTE)w;
 800c0d4:	f04f 0900 	mov.w	r9, #0
 800c0d8:	f04f 0808 	mov.w	r8, #8
 800c0dc:	464d      	mov	r5, r9
		w = lfn[si++];					/* Get an LFN character */
 800c0de:	f83b 0011 	ldrh.w	r0, [fp, r1, lsl #1]
 800c0e2:	1c4a      	adds	r2, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 800c0e4:	b1b8      	cbz	r0, 800c116 <follow_path+0x1fe>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c0e6:	2820      	cmp	r0, #32
 800c0e8:	d004      	beq.n	800c0f4 <follow_path+0x1dc>
 800c0ea:	282e      	cmp	r0, #46	@ 0x2e
 800c0ec:	f47f af53 	bne.w	800bf96 <follow_path+0x7e>
 800c0f0:	42ba      	cmp	r2, r7
 800c0f2:	d005      	beq.n	800c100 <follow_path+0x1e8>
			cf |= NS_LOSS | NS_LFN; continue;
 800c0f4:	f044 0403 	orr.w	r4, r4, #3
		dp->fn[i++] = (BYTE)w;
 800c0f8:	4611      	mov	r1, r2
 800c0fa:	e7f0      	b.n	800c0de <follow_path+0x1c6>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c0fc:	2005      	movs	r0, #5
	return res;
 800c0fe:	e03c      	b.n	800c17a <follow_path+0x262>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c100:	45c1      	cmp	r9, r8
 800c102:	f4ff af4d 	bcc.w	800bfa0 <follow_path+0x88>
			if (ni == 11) {				/* Long extension */
 800c106:	f1b8 0f0b 	cmp.w	r8, #11
 800c10a:	f47f af4d 	bne.w	800bfa8 <follow_path+0x90>
				cf |= NS_LOSS | NS_LFN; break;
 800c10e:	f044 0403 	orr.w	r4, r4, #3
 800c112:	f04f 080b 	mov.w	r8, #11
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c116:	f896 3024 	ldrb.w	r3, [r6, #36]	@ 0x24
 800c11a:	2be5      	cmp	r3, #229	@ 0xe5
 800c11c:	bf04      	itt	eq
 800c11e:	2305      	moveq	r3, #5
 800c120:	f886 3024 	strbeq.w	r3, [r6, #36]	@ 0x24
	if (ni == 8) b <<= 2;
 800c124:	f1b8 0f08 	cmp.w	r8, #8
 800c128:	bf04      	itt	eq
 800c12a:	00ad      	lsleq	r5, r5, #2
 800c12c:	b2ed      	uxtbeq	r5, r5
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c12e:	f005 030c 	and.w	r3, r5, #12
 800c132:	2b0c      	cmp	r3, #12
 800c134:	d003      	beq.n	800c13e <follow_path+0x226>
 800c136:	f005 0203 	and.w	r2, r5, #3
 800c13a:	2a03      	cmp	r2, #3
 800c13c:	d101      	bne.n	800c142 <follow_path+0x22a>
 800c13e:	f044 0402 	orr.w	r4, r4, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c142:	07a1      	lsls	r1, r4, #30
 800c144:	d409      	bmi.n	800c15a <follow_path+0x242>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c146:	f005 0503 	and.w	r5, r5, #3
 800c14a:	2d01      	cmp	r5, #1
 800c14c:	bf08      	it	eq
 800c14e:	f044 0410 	orreq.w	r4, r4, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c152:	2b04      	cmp	r3, #4
 800c154:	bf08      	it	eq
 800c156:	f044 0408 	orreq.w	r4, r4, #8
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c15a:	f886 402f 	strb.w	r4, [r6, #47]	@ 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 800c15e:	4630      	mov	r0, r6
 800c160:	f7ff fcea 	bl	800bb38 <dir_find>
			ns = dp->fn[NSFLAG];
 800c164:	f896 302f 	ldrb.w	r3, [r6, #47]	@ 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 800c168:	2800      	cmp	r0, #0
 800c16a:	f43f af5a 	beq.w	800c022 <follow_path+0x10a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c16e:	2804      	cmp	r0, #4
 800c170:	d103      	bne.n	800c17a <follow_path+0x262>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c172:	f013 0f04 	tst.w	r3, #4
 800c176:	bf08      	it	eq
 800c178:	2005      	moveq	r0, #5
}
 800c17a:	b003      	add	sp, #12
 800c17c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c180:	0801026a 	.word	0x0801026a
 800c184:	08012055 	.word	0x08012055
 800c188:	08010273 	.word	0x08010273

0800c18c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c18c:	b530      	push	{r4, r5, lr}
 800c18e:	b085      	sub	sp, #20
 800c190:	e9cd 1000 	strd	r1, r0, [sp]
	FRESULT res;
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c194:	a803      	add	r0, sp, #12
	const TCHAR *rp = path;
 800c196:	9103      	str	r1, [sp, #12]
{
 800c198:	4614      	mov	r4, r2
	vol = get_ldnumber(&rp);
 800c19a:	f7ff f878 	bl	800b28e <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800c19e:	1e01      	subs	r1, r0, #0
 800c1a0:	db19      	blt.n	800c1d6 <f_mount+0x4a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c1a2:	4d0e      	ldr	r5, [pc, #56]	@ (800c1dc <f_mount+0x50>)
 800c1a4:	f855 0021 	ldr.w	r0, [r5, r1, lsl #2]

	if (cfs) {
 800c1a8:	b118      	cbz	r0, 800c1b2 <f_mount+0x26>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c1aa:	f7ff f837 	bl	800b21c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	7003      	strb	r3, [r0, #0]
	}

	if (fs) {
 800c1b2:	9b01      	ldr	r3, [sp, #4]
 800c1b4:	b923      	cbnz	r3, 800c1c0 <f_mount+0x34>
		fs->fs_type = 0;				/* Clear new fs object */
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c1b6:	f845 3021 	str.w	r3, [r5, r1, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c1ba:	2000      	movs	r0, #0

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 800c1bc:	b005      	add	sp, #20
 800c1be:	bd30      	pop	{r4, r5, pc}
		fs->fs_type = 0;				/* Clear new fs object */
 800c1c0:	2200      	movs	r2, #0
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c1c2:	2c01      	cmp	r4, #1
	FatFs[vol] = fs;					/* Register new fs object */
 800c1c4:	f845 3021 	str.w	r3, [r5, r1, lsl #2]
		fs->fs_type = 0;				/* Clear new fs object */
 800c1c8:	701a      	strb	r2, [r3, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c1ca:	d1f6      	bne.n	800c1ba <f_mount+0x2e>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c1cc:	a901      	add	r1, sp, #4
 800c1ce:	4668      	mov	r0, sp
 800c1d0:	f7ff f91e 	bl	800b410 <find_volume>
	LEAVE_FF(fs, res);
 800c1d4:	e7f2      	b.n	800c1bc <f_mount+0x30>
	if (vol < 0) return FR_INVALID_DRIVE;
 800c1d6:	200b      	movs	r0, #11
 800c1d8:	e7f0      	b.n	800c1bc <f_mount+0x30>
 800c1da:	bf00      	nop
 800c1dc:	20002bbc 	.word	0x20002bbc

0800c1e0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c1e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1e4:	b091      	sub	sp, #68	@ 0x44
 800c1e6:	4690      	mov	r8, r2
 800c1e8:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	2800      	cmp	r0, #0
 800c1ee:	f000 80f0 	beq.w	800c3d2 <f_open+0x1f2>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c1f2:	f002 063f 	and.w	r6, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 800c1f6:	4632      	mov	r2, r6
 800c1f8:	a902      	add	r1, sp, #8
 800c1fa:	a801      	add	r0, sp, #4
 800c1fc:	f7ff f908 	bl	800b410 <find_volume>
	if (res == FR_OK) {
 800c200:	4607      	mov	r7, r0
 800c202:	2800      	cmp	r0, #0
 800c204:	d16f      	bne.n	800c2e6 <f_open+0x106>
		dj.obj.fs = fs;
 800c206:	9d02      	ldr	r5, [sp, #8]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c208:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 800c20a:	9503      	str	r5, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800c20c:	a803      	add	r0, sp, #12
 800c20e:	f7ff fe83 	bl	800bf18 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c212:	b958      	cbnz	r0, 800c22c <f_open+0x4c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c214:	f99d 303b 	ldrsb.w	r3, [sp, #59]	@ 0x3b
 800c218:	2b00      	cmp	r3, #0
 800c21a:	db6b      	blt.n	800c2f4 <f_open+0x114>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c21c:	f018 0f3e 	tst.w	r8, #62	@ 0x3e
 800c220:	bf14      	ite	ne
 800c222:	2101      	movne	r1, #1
 800c224:	2100      	moveq	r1, #0
 800c226:	a803      	add	r0, sp, #12
 800c228:	f7fe ff5e 	bl	800b0e8 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c22c:	f018 0f1c 	tst.w	r8, #28
 800c230:	d06c      	beq.n	800c30c <f_open+0x12c>
			if (res != FR_OK) {					/* No file, create new */
 800c232:	2800      	cmp	r0, #0
 800c234:	d060      	beq.n	800c2f8 <f_open+0x118>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c236:	2804      	cmp	r0, #4
 800c238:	d155      	bne.n	800c2e6 <f_open+0x106>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c23a:	4b67      	ldr	r3, [pc, #412]	@ (800c3d8 <f_open+0x1f8>)
 800c23c:	681a      	ldr	r2, [r3, #0]
 800c23e:	b11a      	cbz	r2, 800c248 <f_open+0x68>
 800c240:	691b      	ldr	r3, [r3, #16]
 800c242:	2b00      	cmp	r3, #0
 800c244:	f040 80c1 	bne.w	800c3ca <f_open+0x1ea>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c248:	a803      	add	r0, sp, #12
 800c24a:	f7ff fd23 	bl	800bc94 <dir_register>
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c24e:	2800      	cmp	r0, #0
 800c250:	d149      	bne.n	800c2e6 <f_open+0x106>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c252:	f046 0608 	orr.w	r6, r6, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c256:	0730      	lsls	r0, r6, #28
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c258:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c25c:	d533      	bpl.n	800c2c6 <f_open+0xe6>
				dw = GET_FATTIME();
 800c25e:	f7fe f977 	bl	800a550 <get_fattime>
 800c262:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c264:	4601      	mov	r1, r0
 800c266:	f108 000e 	add.w	r0, r8, #14
 800c26a:	f7fe ff2f 	bl	800b0cc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c26e:	4611      	mov	r1, r2
 800c270:	f108 0016 	add.w	r0, r8, #22
 800c274:	f7fe ff2a 	bl	800b0cc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c278:	2320      	movs	r3, #32
 800c27a:	f888 300b 	strb.w	r3, [r8, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c27e:	4641      	mov	r1, r8
 800c280:	7828      	ldrb	r0, [r5, #0]
 800c282:	f7ff fab5 	bl	800b7f0 <ld_clust.isra.0>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c286:	2200      	movs	r2, #0
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c288:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c28a:	4628      	mov	r0, r5
 800c28c:	f7ff f85f 	bl	800b34e <st_clust>
	*ptr++ = (BYTE)val; val >>= 8;
 800c290:	2200      	movs	r2, #0
					st_dword(dj.dir + DIR_FileSize, 0);
					fs->wflag = 1;
 800c292:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800c294:	770a      	strb	r2, [r1, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800c296:	774a      	strb	r2, [r1, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 800c298:	778a      	strb	r2, [r1, #30]
	*ptr++ = (BYTE)val;
 800c29a:	77ca      	strb	r2, [r1, #31]
					fs->wflag = 1;
 800c29c:	70eb      	strb	r3, [r5, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c29e:	f1b8 0f00 	cmp.w	r8, #0
 800c2a2:	d00e      	beq.n	800c2c2 <f_open+0xe2>
						dw = fs->winsect;
						res = remove_chain(&dj.obj, cl, 0);
 800c2a4:	4641      	mov	r1, r8
 800c2a6:	a803      	add	r0, sp, #12
						dw = fs->winsect;
 800c2a8:	f8d5 9030 	ldr.w	r9, [r5, #48]	@ 0x30
						res = remove_chain(&dj.obj, cl, 0);
 800c2ac:	f7ff fafe 	bl	800b8ac <remove_chain>
						if (res == FR_OK) {
 800c2b0:	b9c8      	cbnz	r0, 800c2e6 <f_open+0x106>
							res = move_window(fs, dw);
 800c2b2:	4649      	mov	r1, r9
 800c2b4:	4628      	mov	r0, r5
 800c2b6:	f7ff f856 	bl	800b366 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c2ba:	f108 33ff 	add.w	r3, r8, #4294967295
 800c2be:	612b      	str	r3, [r5, #16]
						res = FR_DENIED;
					}
				}
			}
		}
		if (res == FR_OK) {
 800c2c0:	b988      	cbnz	r0, 800c2e6 <f_open+0x106>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
				mode |= FA_MODIFIED;
 800c2c2:	f046 0640 	orr.w	r6, r6, #64	@ 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c2c6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
			fp->dir_ptr = dj.dir;
 800c2c8:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c2cc:	6263      	str	r3, [r4, #36]	@ 0x24
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c2ce:	2e01      	cmp	r6, #1
			fp->dir_ptr = dj.dir;
 800c2d0:	f8c4 8028 	str.w	r8, [r4, #40]	@ 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c2d4:	bf94      	ite	ls
 800c2d6:	2100      	movls	r1, #0
 800c2d8:	2101      	movhi	r1, #1
 800c2da:	a803      	add	r0, sp, #12
 800c2dc:	f7fe ff3e 	bl	800b15c <inc_lock>
 800c2e0:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c2e2:	bb00      	cbnz	r0, 800c326 <f_open+0x146>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
				}
				fp->clust = clst;
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
					if ((sc = clust2sect(fs, clst)) == 0) {
						res = FR_INT_ERR;
 800c2e4:	2002      	movs	r0, #2
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	6023      	str	r3, [r4, #0]
 800c2ea:	4607      	mov	r7, r0

	LEAVE_FF(fs, res);
}
 800c2ec:	4638      	mov	r0, r7
 800c2ee:	b011      	add	sp, #68	@ 0x44
 800c2f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				res = FR_INVALID_NAME;
 800c2f4:	2006      	movs	r0, #6
 800c2f6:	e799      	b.n	800c22c <f_open+0x4c>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c2f8:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800c2fc:	f013 0f11 	tst.w	r3, #17
 800c300:	d10f      	bne.n	800c322 <f_open+0x142>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c302:	f018 0f04 	tst.w	r8, #4
 800c306:	d0a6      	beq.n	800c256 <f_open+0x76>
 800c308:	2008      	movs	r0, #8
 800c30a:	e7ec      	b.n	800c2e6 <f_open+0x106>
			if (res == FR_OK) {					/* Following succeeded */
 800c30c:	2800      	cmp	r0, #0
 800c30e:	d1ea      	bne.n	800c2e6 <f_open+0x106>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c310:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800c314:	06da      	lsls	r2, r3, #27
 800c316:	d45a      	bmi.n	800c3ce <f_open+0x1ee>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c318:	f018 0f02 	tst.w	r8, #2
 800c31c:	d0d3      	beq.n	800c2c6 <f_open+0xe6>
 800c31e:	07d8      	lsls	r0, r3, #31
 800c320:	d5d1      	bpl.n	800c2c6 <f_open+0xe6>
						res = FR_DENIED;
 800c322:	2007      	movs	r0, #7
 800c324:	e7df      	b.n	800c2e6 <f_open+0x106>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c326:	7828      	ldrb	r0, [r5, #0]
 800c328:	4641      	mov	r1, r8
 800c32a:	f7ff fa61 	bl	800b7f0 <ld_clust.isra.0>
 800c32e:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c330:	f108 001c 	add.w	r0, r8, #28
 800c334:	f7fe fec8 	bl	800b0c8 <ld_dword>
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c338:	2100      	movs	r1, #0
			fp->obj.id = fs->id;
 800c33a:	88eb      	ldrh	r3, [r5, #6]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c33c:	60e0      	str	r0, [r4, #12]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c33e:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800c342:	f44f 7200 	mov.w	r2, #512	@ 0x200
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c346:	62e1      	str	r1, [r4, #44]	@ 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c348:	6025      	str	r5, [r4, #0]
			fp->obj.id = fs->id;
 800c34a:	80a3      	strh	r3, [r4, #4]
			fp->flag = mode;		/* Set file access mode */
 800c34c:	7526      	strb	r6, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 800c34e:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c350:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c352:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c354:	4640      	mov	r0, r8
 800c356:	f7fe fec1 	bl	800b0dc <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c35a:	06b2      	lsls	r2, r6, #26
 800c35c:	d5c6      	bpl.n	800c2ec <f_open+0x10c>
 800c35e:	68e6      	ldr	r6, [r4, #12]
 800c360:	2e00      	cmp	r6, #0
 800c362:	d0c3      	beq.n	800c2ec <f_open+0x10c>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c364:	896b      	ldrh	r3, [r5, #10]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c366:	68a1      	ldr	r1, [r4, #8]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c368:	61a6      	str	r6, [r4, #24]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c36a:	ebb6 2f43 	cmp.w	r6, r3, lsl #9
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c36e:	ea4f 2943 	mov.w	r9, r3, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c372:	d910      	bls.n	800c396 <f_open+0x1b6>
					clst = get_fat(&fp->obj, clst);
 800c374:	6820      	ldr	r0, [r4, #0]
 800c376:	f7ff fa43 	bl	800b800 <get_fat.isra.0>
					if (clst <= 1) res = FR_INT_ERR;
 800c37a:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 800c37c:	4601      	mov	r1, r0
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c37e:	eba6 0609 	sub.w	r6, r6, r9
					if (clst <= 1) res = FR_INT_ERR;
 800c382:	d91e      	bls.n	800c3c2 <f_open+0x1e2>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c384:	1c43      	adds	r3, r0, #1
 800c386:	d01e      	beq.n	800c3c6 <f_open+0x1e6>
 800c388:	454e      	cmp	r6, r9
 800c38a:	d8f3      	bhi.n	800c374 <f_open+0x194>
 800c38c:	2000      	movs	r0, #0
				fp->clust = clst;
 800c38e:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c390:	2800      	cmp	r0, #0
 800c392:	d1a8      	bne.n	800c2e6 <f_open+0x106>
 800c394:	e000      	b.n	800c398 <f_open+0x1b8>
				fp->clust = clst;
 800c396:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c398:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d0a5      	beq.n	800c2ec <f_open+0x10c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	f7fe ff49 	bl	800b238 <clust2sect>
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	d09c      	beq.n	800c2e4 <f_open+0x104>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c3aa:	eb00 2256 	add.w	r2, r0, r6, lsr #9
 800c3ae:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c3b0:	7868      	ldrb	r0, [r5, #1]
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	4641      	mov	r1, r8
 800c3b6:	f7fe fe5d 	bl	800b074 <disk_read>
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	d096      	beq.n	800c2ec <f_open+0x10c>
 800c3be:	2001      	movs	r0, #1
 800c3c0:	e791      	b.n	800c2e6 <f_open+0x106>
					if (clst <= 1) res = FR_INT_ERR;
 800c3c2:	2002      	movs	r0, #2
 800c3c4:	e7e3      	b.n	800c38e <f_open+0x1ae>
 800c3c6:	2001      	movs	r0, #1
 800c3c8:	e7e1      	b.n	800c38e <f_open+0x1ae>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c3ca:	2012      	movs	r0, #18
 800c3cc:	e78b      	b.n	800c2e6 <f_open+0x106>
					res = FR_NO_FILE;
 800c3ce:	2004      	movs	r0, #4
 800c3d0:	e789      	b.n	800c2e6 <f_open+0x106>
	if (!fp) return FR_INVALID_OBJECT;
 800c3d2:	2709      	movs	r7, #9
 800c3d4:	e78a      	b.n	800c2ec <f_open+0x10c>
 800c3d6:	bf00      	nop
 800c3d8:	20002b98 	.word	0x20002b98

0800c3dc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e0:	469a      	mov	sl, r3
 800c3e2:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 800c3e4:	2300      	movs	r3, #0
{
 800c3e6:	4688      	mov	r8, r1
	*bw = 0;	/* Clear write byte counter */
 800c3e8:	f8ca 3000 	str.w	r3, [sl]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c3ec:	a903      	add	r1, sp, #12
{
 800c3ee:	4604      	mov	r4, r0
 800c3f0:	4616      	mov	r6, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c3f2:	f7fe ff64 	bl	800b2be <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c3f6:	4605      	mov	r5, r0
 800c3f8:	bb68      	cbnz	r0, 800c456 <f_write+0x7a>
 800c3fa:	7d65      	ldrb	r5, [r4, #21]
 800c3fc:	bb5d      	cbnz	r5, 800c456 <f_write+0x7a>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c3fe:	7d23      	ldrb	r3, [r4, #20]
 800c400:	079a      	lsls	r2, r3, #30
 800c402:	f140 80b4 	bpl.w	800c56e <f_write+0x192>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c406:	69a3      	ldr	r3, [r4, #24]
 800c408:	42f3      	cmn	r3, r6
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c40a:	bf28      	it	cs
 800c40c:	43de      	mvncs	r6, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c40e:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 800c412:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 800c414:	b1de      	cbz	r6, 800c44e <f_write+0x72>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c416:	69a1      	ldr	r1, [r4, #24]
 800c418:	f3c1 0308 	ubfx	r3, r1, #0, #9
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	f040 8093 	bne.w	800c548 <f_write+0x16c>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c422:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c426:	f8b9 700a 	ldrh.w	r7, [r9, #10]
 800c42a:	3f01      	subs	r7, #1
			if (csect == 0) {				/* On the cluster boundary? */
 800c42c:	ea17 2751 	ands.w	r7, r7, r1, lsr #9
 800c430:	d124      	bne.n	800c47c <f_write+0xa0>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c432:	b931      	cbnz	r1, 800c442 <f_write+0x66>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c434:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 800c436:	b9a0      	cbnz	r0, 800c462 <f_write+0x86>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c438:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c43a:	4620      	mov	r0, r4
 800c43c:	f7ff fa6d 	bl	800b91a <create_chain>
 800c440:	e004      	b.n	800c44c <f_write+0x70>
					if (fp->cltbl) {
 800c442:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800c444:	b15b      	cbz	r3, 800c45e <f_write+0x82>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c446:	4620      	mov	r0, r4
 800c448:	f7fe ff01 	bl	800b24e <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c44c:	b948      	cbnz	r0, 800c462 <f_write+0x86>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c44e:	7d23      	ldrb	r3, [r4, #20]
 800c450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c454:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 800c456:	4628      	mov	r0, r5
 800c458:	b005      	add	sp, #20
 800c45a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c45e:	69e1      	ldr	r1, [r4, #28]
 800c460:	e7eb      	b.n	800c43a <f_write+0x5e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c462:	2801      	cmp	r0, #1
 800c464:	d102      	bne.n	800c46c <f_write+0x90>
 800c466:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c468:	7565      	strb	r5, [r4, #21]
 800c46a:	e7f4      	b.n	800c456 <f_write+0x7a>
 800c46c:	1c43      	adds	r3, r0, #1
 800c46e:	d101      	bne.n	800c474 <f_write+0x98>
 800c470:	2501      	movs	r5, #1
 800c472:	e7f9      	b.n	800c468 <f_write+0x8c>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c474:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 800c476:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c478:	b903      	cbnz	r3, 800c47c <f_write+0xa0>
 800c47a:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c47c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800c480:	2b00      	cmp	r3, #0
 800c482:	da0d      	bge.n	800c4a0 <f_write+0xc4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c484:	6a22      	ldr	r2, [r4, #32]
 800c486:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c48a:	2301      	movs	r3, #1
 800c48c:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800c490:	f7fe fdfe 	bl	800b090 <disk_write>
 800c494:	2800      	cmp	r0, #0
 800c496:	d1eb      	bne.n	800c470 <f_write+0x94>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c498:	7d23      	ldrb	r3, [r4, #20]
 800c49a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c49e:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c4a0:	69e1      	ldr	r1, [r4, #28]
 800c4a2:	4648      	mov	r0, r9
 800c4a4:	f7fe fec8 	bl	800b238 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	d0dc      	beq.n	800c466 <f_write+0x8a>
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c4ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
			sect += csect;
 800c4b0:	eb07 0b00 	add.w	fp, r7, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c4b4:	d335      	bcc.n	800c522 <f_write+0x146>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c4b6:	f8b9 100a 	ldrh.w	r1, [r9, #10]
 800c4ba:	eb07 2056 	add.w	r0, r7, r6, lsr #9
 800c4be:	4288      	cmp	r0, r1
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c4c0:	ea4f 2356 	mov.w	r3, r6, lsr #9
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c4c4:	f899 0001 	ldrb.w	r0, [r9, #1]
					cc = fs->csize - csect;
 800c4c8:	bf88      	it	hi
 800c4ca:	1bcb      	subhi	r3, r1, r7
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c4cc:	465a      	mov	r2, fp
 800c4ce:	4641      	mov	r1, r8
 800c4d0:	9301      	str	r3, [sp, #4]
 800c4d2:	f7fe fddd 	bl	800b090 <disk_write>
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	d1ca      	bne.n	800c470 <f_write+0x94>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c4da:	6a21      	ldr	r1, [r4, #32]
 800c4dc:	9b01      	ldr	r3, [sp, #4]
 800c4de:	eba1 010b 	sub.w	r1, r1, fp
 800c4e2:	4299      	cmp	r1, r3
 800c4e4:	d20c      	bcs.n	800c500 <f_write+0x124>
	if (cnt) {
 800c4e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4ea:	eb08 2141 	add.w	r1, r8, r1, lsl #9
 800c4ee:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 800c4f2:	f7fe ff23 	bl	800b33c <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c4f6:	7d22      	ldrb	r2, [r4, #20]
 800c4f8:	9b01      	ldr	r3, [sp, #4]
 800c4fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c4fe:	7522      	strb	r2, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c500:	025f      	lsls	r7, r3, #9
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c502:	69a3      	ldr	r3, [r4, #24]
 800c504:	68e2      	ldr	r2, [r4, #12]
 800c506:	443b      	add	r3, r7
 800c508:	61a3      	str	r3, [r4, #24]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	bf2c      	ite	cs
 800c50e:	60e2      	strcs	r2, [r4, #12]
 800c510:	60e3      	strcc	r3, [r4, #12]
 800c512:	f8da 3000 	ldr.w	r3, [sl]
 800c516:	443b      	add	r3, r7
 800c518:	44b8      	add	r8, r7
 800c51a:	f8ca 3000 	str.w	r3, [sl]
 800c51e:	1bf6      	subs	r6, r6, r7
 800c520:	e778      	b.n	800c414 <f_write+0x38>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c522:	6a21      	ldr	r1, [r4, #32]
				fp->fptr < fp->obj.objsize &&
 800c524:	69a3      	ldr	r3, [r4, #24]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c526:	4559      	cmp	r1, fp
 800c528:	d00c      	beq.n	800c544 <f_write+0x168>
 800c52a:	68e1      	ldr	r1, [r4, #12]
 800c52c:	4299      	cmp	r1, r3
 800c52e:	d909      	bls.n	800c544 <f_write+0x168>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c530:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c534:	2301      	movs	r3, #1
 800c536:	465a      	mov	r2, fp
 800c538:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800c53c:	f7fe fd9a 	bl	800b074 <disk_read>
				fp->fptr < fp->obj.objsize &&
 800c540:	2800      	cmp	r0, #0
 800c542:	d195      	bne.n	800c470 <f_write+0x94>
			fp->sect = sect;
 800c544:	f8c4 b020 	str.w	fp, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c548:	69a0      	ldr	r0, [r4, #24]
 800c54a:	9b00      	ldr	r3, [sp, #0]
 800c54c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800c550:	f5c0 7700 	rsb	r7, r0, #512	@ 0x200
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c554:	42b7      	cmp	r7, r6
 800c556:	bf28      	it	cs
 800c558:	4637      	movcs	r7, r6
	if (cnt) {
 800c55a:	4418      	add	r0, r3
 800c55c:	463a      	mov	r2, r7
 800c55e:	4641      	mov	r1, r8
 800c560:	f7fe feec 	bl	800b33c <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 800c564:	7d23      	ldrb	r3, [r4, #20]
 800c566:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c56a:	7523      	strb	r3, [r4, #20]
 800c56c:	e7c9      	b.n	800c502 <f_write+0x126>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c56e:	2507      	movs	r5, #7
 800c570:	e771      	b.n	800c456 <f_write+0x7a>

0800c572 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c572:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c576:	a901      	add	r1, sp, #4
{
 800c578:	4605      	mov	r5, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c57a:	f7fe fea0 	bl	800b2be <validate>
	if (res == FR_OK) {
 800c57e:	4604      	mov	r4, r0
 800c580:	2800      	cmp	r0, #0
 800c582:	d13b      	bne.n	800c5fc <f_sync+0x8a>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c584:	7d2b      	ldrb	r3, [r5, #20]
 800c586:	f013 0440 	ands.w	r4, r3, #64	@ 0x40
 800c58a:	d037      	beq.n	800c5fc <f_sync+0x8a>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c58c:	061b      	lsls	r3, r3, #24
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c58e:	9f01      	ldr	r7, [sp, #4]
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c590:	d50b      	bpl.n	800c5aa <f_sync+0x38>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c592:	6a2a      	ldr	r2, [r5, #32]
 800c594:	7878      	ldrb	r0, [r7, #1]
 800c596:	2301      	movs	r3, #1
 800c598:	f105 0130 	add.w	r1, r5, #48	@ 0x30
 800c59c:	f7fe fd78 	bl	800b090 <disk_write>
 800c5a0:	bb80      	cbnz	r0, 800c604 <f_sync+0x92>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c5a2:	7d2b      	ldrb	r3, [r5, #20]
 800c5a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5a8:	752b      	strb	r3, [r5, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c5aa:	f7fd ffd1 	bl	800a550 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c5ae:	6a69      	ldr	r1, [r5, #36]	@ 0x24
			tm = GET_FATTIME();				/* Modified time */
 800c5b0:	4680      	mov	r8, r0
				res = move_window(fs, fp->dir_sect);
 800c5b2:	4638      	mov	r0, r7
 800c5b4:	f7fe fed7 	bl	800b366 <move_window>
				if (res == FR_OK) {
 800c5b8:	4604      	mov	r4, r0
 800c5ba:	b9f8      	cbnz	r0, 800c5fc <f_sync+0x8a>
					dir = fp->dir_ptr;
 800c5bc:	6aae      	ldr	r6, [r5, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c5be:	7af3      	ldrb	r3, [r6, #11]
 800c5c0:	f043 0320 	orr.w	r3, r3, #32
 800c5c4:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c5c6:	68aa      	ldr	r2, [r5, #8]
 800c5c8:	6828      	ldr	r0, [r5, #0]
 800c5ca:	4631      	mov	r1, r6
 800c5cc:	f7fe febf 	bl	800b34e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c5d0:	68e9      	ldr	r1, [r5, #12]
 800c5d2:	f106 001c 	add.w	r0, r6, #28
 800c5d6:	f7fe fd79 	bl	800b0cc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c5da:	4641      	mov	r1, r8
 800c5dc:	f106 0016 	add.w	r0, r6, #22
 800c5e0:	f7fe fd74 	bl	800b0cc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 800c5e4:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800c5e6:	74b4      	strb	r4, [r6, #18]
	*ptr++ = (BYTE)val;
 800c5e8:	74f4      	strb	r4, [r6, #19]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c5ea:	4638      	mov	r0, r7
					fs->wflag = 1;
 800c5ec:	70fb      	strb	r3, [r7, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c5ee:	f7ff f8b4 	bl	800b75a <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c5f2:	7d2b      	ldrb	r3, [r5, #20]
 800c5f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 800c5f8:	4604      	mov	r4, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c5fa:	752b      	strb	r3, [r5, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	b002      	add	sp, #8
 800c600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c604:	2401      	movs	r4, #1
 800c606:	e7f9      	b.n	800c5fc <f_sync+0x8a>

0800c608 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c608:	b513      	push	{r0, r1, r4, lr}
 800c60a:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c60c:	f7ff ffb1 	bl	800c572 <f_sync>
	if (res == FR_OK)
 800c610:	b948      	cbnz	r0, 800c626 <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c612:	a901      	add	r1, sp, #4
 800c614:	4620      	mov	r0, r4
 800c616:	f7fe fe52 	bl	800b2be <validate>
		if (res == FR_OK) {
 800c61a:	b920      	cbnz	r0, 800c626 <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c61c:	6920      	ldr	r0, [r4, #16]
 800c61e:	f7fe fddf 	bl	800b1e0 <dec_lock>
			if (res == FR_OK)
 800c622:	b900      	cbnz	r0, 800c626 <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c624:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800c626:	b002      	add	sp, #8
 800c628:	bd10      	pop	{r4, pc}

0800c62a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800c62a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62e:	460d      	mov	r5, r1
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800c630:	a901      	add	r1, sp, #4
{
 800c632:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800c634:	f7fe fe43 	bl	800b2be <validate>
	if (res == FR_OK) res = (FRESULT)fp->err;
 800c638:	4606      	mov	r6, r0
 800c63a:	b9e8      	cbnz	r0, 800c678 <f_lseek+0x4e>
 800c63c:	7d66      	ldrb	r6, [r4, #21]
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800c63e:	b9de      	cbnz	r6, 800c678 <f_lseek+0x4e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800c640:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800c642:	2b00      	cmp	r3, #0
 800c644:	d07b      	beq.n	800c73e <f_lseek+0x114>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800c646:	1c6a      	adds	r2, r5, #1
 800c648:	d139      	bne.n	800c6be <f_lseek+0x94>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800c64a:	461d      	mov	r5, r3
			cl = fp->obj.sclust;		/* Origin of the chain */
 800c64c:	f8d4 8008 	ldr.w	r8, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800c650:	f855 bb04 	ldr.w	fp, [r5], #4
 800c654:	2702      	movs	r7, #2
			if (cl) {
 800c656:	f1b8 0f00 	cmp.w	r8, #0
 800c65a:	d028      	beq.n	800c6ae <f_lseek+0x84>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
					do {
						pcl = cl; ncl++;
						cl = get_fat(&fp->obj, cl);
 800c65c:	4640      	mov	r0, r8
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800c65e:	f04f 0a00 	mov.w	sl, #0
						cl = get_fat(&fp->obj, cl);
 800c662:	4601      	mov	r1, r0
 800c664:	4681      	mov	r9, r0
 800c666:	6820      	ldr	r0, [r4, #0]
 800c668:	f7ff f8ca 	bl	800b800 <get_fat.isra.0>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c66c:	2801      	cmp	r0, #1
						pcl = cl; ncl++;
 800c66e:	f10a 0a01 	add.w	sl, sl, #1
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c672:	d807      	bhi.n	800c684 <f_lseek+0x5a>
 800c674:	2602      	movs	r6, #2
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c676:	7566      	strb	r6, [r4, #21]
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 800c678:	4630      	mov	r0, r6
 800c67a:	b003      	add	sp, #12
 800c67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						cl = get_fat(&fp->obj, cl);
 800c680:	4680      	mov	r8, r0
 800c682:	e7eb      	b.n	800c65c <f_lseek+0x32>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d101      	bne.n	800c68c <f_lseek+0x62>
 800c688:	2601      	movs	r6, #1
 800c68a:	e7f4      	b.n	800c676 <f_lseek+0x4c>
					} while (cl == pcl + 1);
 800c68c:	f109 0901 	add.w	r9, r9, #1
 800c690:	4581      	cmp	r9, r0
 800c692:	d0e6      	beq.n	800c662 <f_lseek+0x38>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800c694:	3702      	adds	r7, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800c696:	45bb      	cmp	fp, r7
						*tbl++ = ncl; *tbl++ = tcl;
 800c698:	bf21      	itttt	cs
 800c69a:	462b      	movcs	r3, r5
 800c69c:	f843 ab08 	strcs.w	sl, [r3], #8
 800c6a0:	f8c5 8004 	strcs.w	r8, [r5, #4]
 800c6a4:	461d      	movcs	r5, r3
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800c6a6:	9b01      	ldr	r3, [sp, #4]
 800c6a8:	699b      	ldr	r3, [r3, #24]
 800c6aa:	4283      	cmp	r3, r0
 800c6ac:	d8e8      	bhi.n	800c680 <f_lseek+0x56>
			*fp->cltbl = ulen;	/* Number of items used */
 800c6ae:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if (ulen <= tlen) {
 800c6b0:	455f      	cmp	r7, fp
			*fp->cltbl = ulen;	/* Number of items used */
 800c6b2:	601f      	str	r7, [r3, #0]
			if (ulen <= tlen) {
 800c6b4:	f200 80d4 	bhi.w	800c860 <f_lseek+0x236>
				*tbl = 0;		/* Terminate table */
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	602b      	str	r3, [r5, #0]
 800c6bc:	e7dc      	b.n	800c678 <f_lseek+0x4e>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800c6be:	68e7      	ldr	r7, [r4, #12]
 800c6c0:	42af      	cmp	r7, r5
 800c6c2:	bf28      	it	cs
 800c6c4:	462f      	movcs	r7, r5
			fp->fptr = ofs;				/* Set file pointer */
 800c6c6:	61a7      	str	r7, [r4, #24]
			if (ofs) {
 800c6c8:	2f00      	cmp	r7, #0
 800c6ca:	d0d5      	beq.n	800c678 <f_lseek+0x4e>
				fp->clust = clmt_clust(fp, ofs - 1);
 800c6cc:	f107 39ff 	add.w	r9, r7, #4294967295
 800c6d0:	4649      	mov	r1, r9
 800c6d2:	4620      	mov	r0, r4
 800c6d4:	f7fe fdbb 	bl	800b24e <clmt_clust>
				dsc = clust2sect(fs, fp->clust);
 800c6d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
				fp->clust = clmt_clust(fp, ofs - 1);
 800c6dc:	61e0      	str	r0, [r4, #28]
 800c6de:	4601      	mov	r1, r0
				dsc = clust2sect(fs, fp->clust);
 800c6e0:	4640      	mov	r0, r8
 800c6e2:	f7fe fda9 	bl	800b238 <clust2sect>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	d0c4      	beq.n	800c674 <f_lseek+0x4a>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c6ea:	f3c7 0708 	ubfx	r7, r7, #0, #9
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c6ee:	f8b8 500a 	ldrh.w	r5, [r8, #10]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c6f2:	2f00      	cmp	r7, #0
 800c6f4:	d0c0      	beq.n	800c678 <f_lseek+0x4e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c6f6:	3d01      	subs	r5, #1
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c6f8:	6a22      	ldr	r2, [r4, #32]
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c6fa:	ea05 2559 	and.w	r5, r5, r9, lsr #9
 800c6fe:	4405      	add	r5, r0
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c700:	42aa      	cmp	r2, r5
 800c702:	d0b9      	beq.n	800c678 <f_lseek+0x4e>
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c704:	f994 3014 	ldrsb.w	r3, [r4, #20]
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c708:	f898 0001 	ldrb.w	r0, [r8, #1]
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	f104 0730 	add.w	r7, r4, #48	@ 0x30
 800c712:	da09      	bge.n	800c728 <f_lseek+0xfe>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c714:	2301      	movs	r3, #1
 800c716:	4639      	mov	r1, r7
 800c718:	f7fe fcba 	bl	800b090 <disk_write>
 800c71c:	2800      	cmp	r0, #0
 800c71e:	d1b3      	bne.n	800c688 <f_lseek+0x5e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800c720:	7d23      	ldrb	r3, [r4, #20]
 800c722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c726:	7523      	strb	r3, [r4, #20]
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800c728:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c72c:	2301      	movs	r3, #1
 800c72e:	462a      	mov	r2, r5
 800c730:	4639      	mov	r1, r7
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c732:	f7fe fc9f 	bl	800b074 <disk_read>
 800c736:	2800      	cmp	r0, #0
 800c738:	d1a6      	bne.n	800c688 <f_lseek+0x5e>
			fp->sect = nsect;
 800c73a:	6225      	str	r5, [r4, #32]
 800c73c:	e79c      	b.n	800c678 <f_lseek+0x4e>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800c73e:	68e3      	ldr	r3, [r4, #12]
 800c740:	42ab      	cmp	r3, r5
 800c742:	d204      	bcs.n	800c74e <f_lseek+0x124>
 800c744:	7d22      	ldrb	r2, [r4, #20]
			ofs = fp->obj.objsize;
 800c746:	f012 0f02 	tst.w	r2, #2
 800c74a:	bf08      	it	eq
 800c74c:	461d      	moveq	r5, r3
		fp->fptr = nsect = 0;
 800c74e:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 800c750:	69a3      	ldr	r3, [r4, #24]
		fp->fptr = nsect = 0;
 800c752:	61a2      	str	r2, [r4, #24]
		if (ofs) {
 800c754:	bb55      	cbnz	r5, 800c7ac <f_lseek+0x182>
		fp->fptr = nsect = 0;
 800c756:	2500      	movs	r5, #0
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800c758:	68e2      	ldr	r2, [r4, #12]
 800c75a:	69a3      	ldr	r3, [r4, #24]
 800c75c:	4293      	cmp	r3, r2
			fp->flag |= FA_MODIFIED;
 800c75e:	bf82      	ittt	hi
 800c760:	7d22      	ldrbhi	r2, [r4, #20]
			fp->obj.objsize = fp->fptr;
 800c762:	60e3      	strhi	r3, [r4, #12]
			fp->flag |= FA_MODIFIED;
 800c764:	f042 0240 	orrhi.w	r2, r2, #64	@ 0x40
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800c768:	f3c3 0308 	ubfx	r3, r3, #0, #9
			fp->flag |= FA_MODIFIED;
 800c76c:	bf88      	it	hi
 800c76e:	7522      	strbhi	r2, [r4, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800c770:	2b00      	cmp	r3, #0
 800c772:	d081      	beq.n	800c678 <f_lseek+0x4e>
 800c774:	6a22      	ldr	r2, [r4, #32]
 800c776:	42aa      	cmp	r2, r5
 800c778:	f43f af7e 	beq.w	800c678 <f_lseek+0x4e>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c77c:	f994 3014 	ldrsb.w	r3, [r4, #20]
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800c780:	9f01      	ldr	r7, [sp, #4]
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c782:	2b00      	cmp	r3, #0
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c784:	7878      	ldrb	r0, [r7, #1]
 800c786:	f104 0830 	add.w	r8, r4, #48	@ 0x30
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c78a:	da0a      	bge.n	800c7a2 <f_lseek+0x178>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c78c:	2301      	movs	r3, #1
 800c78e:	4641      	mov	r1, r8
 800c790:	f7fe fc7e 	bl	800b090 <disk_write>
 800c794:	2800      	cmp	r0, #0
 800c796:	f47f af77 	bne.w	800c688 <f_lseek+0x5e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c79a:	7d23      	ldrb	r3, [r4, #20]
 800c79c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7a0:	7523      	strb	r3, [r4, #20]
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c7a2:	7878      	ldrb	r0, [r7, #1]
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	462a      	mov	r2, r5
 800c7a8:	4641      	mov	r1, r8
 800c7aa:	e7c2      	b.n	800c732 <f_lseek+0x108>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800c7ac:	9f01      	ldr	r7, [sp, #4]
 800c7ae:	f8b7 800a 	ldrh.w	r8, [r7, #10]
 800c7b2:	ea4f 2848 	mov.w	r8, r8, lsl #9
			if (ifptr > 0 &&
 800c7b6:	b183      	cbz	r3, 800c7da <f_lseek+0x1b0>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800c7b8:	3b01      	subs	r3, #1
 800c7ba:	1e6a      	subs	r2, r5, #1
 800c7bc:	fbb3 f1f8 	udiv	r1, r3, r8
 800c7c0:	fbb2 f2f8 	udiv	r2, r2, r8
			if (ifptr > 0 &&
 800c7c4:	428a      	cmp	r2, r1
 800c7c6:	d308      	bcc.n	800c7da <f_lseek+0x1b0>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800c7c8:	f1c8 0200 	rsb	r2, r8, #0
 800c7cc:	4013      	ands	r3, r2
				clst = fp->clust;
 800c7ce:	69e1      	ldr	r1, [r4, #28]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800c7d0:	61a3      	str	r3, [r4, #24]
				ofs -= fp->fptr;
 800c7d2:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 800c7d4:	2900      	cmp	r1, #0
 800c7d6:	d0be      	beq.n	800c756 <f_lseek+0x12c>
 800c7d8:	e002      	b.n	800c7e0 <f_lseek+0x1b6>
				clst = fp->obj.sclust;					/* start from the first cluster */
 800c7da:	68a1      	ldr	r1, [r4, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800c7dc:	b199      	cbz	r1, 800c806 <f_lseek+0x1dc>
				fp->clust = clst;
 800c7de:	61e1      	str	r1, [r4, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800c7e0:	4545      	cmp	r5, r8
					ofs -= bcs; fp->fptr += bcs;
 800c7e2:	69a3      	ldr	r3, [r4, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 800c7e4:	d81c      	bhi.n	800c820 <f_lseek+0x1f6>
				fp->fptr += ofs;
 800c7e6:	69a3      	ldr	r3, [r4, #24]
 800c7e8:	442b      	add	r3, r5
 800c7ea:	61a3      	str	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800c7ec:	f3c5 0308 	ubfx	r3, r5, #0, #9
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d0b0      	beq.n	800c756 <f_lseek+0x12c>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800c7f4:	4638      	mov	r0, r7
 800c7f6:	f7fe fd1f 	bl	800b238 <clust2sect>
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800c7fa:	2800      	cmp	r0, #0
 800c7fc:	f43f af3a 	beq.w	800c674 <f_lseek+0x4a>
					nsect += (DWORD)(ofs / SS(fs));
 800c800:	eb00 2555 	add.w	r5, r0, r5, lsr #9
 800c804:	e7a8      	b.n	800c758 <f_lseek+0x12e>
					clst = create_chain(&fp->obj, 0);
 800c806:	4620      	mov	r0, r4
 800c808:	f7ff f887 	bl	800b91a <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c80c:	2801      	cmp	r0, #1
					clst = create_chain(&fp->obj, 0);
 800c80e:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c810:	f43f af30 	beq.w	800c674 <f_lseek+0x4a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c814:	1c48      	adds	r0, r1, #1
 800c816:	f43f af37 	beq.w	800c688 <f_lseek+0x5e>
					fp->obj.sclust = clst;
 800c81a:	60a1      	str	r1, [r4, #8]
				fp->clust = clst;
 800c81c:	61e1      	str	r1, [r4, #28]
 800c81e:	e7d9      	b.n	800c7d4 <f_lseek+0x1aa>
					ofs -= bcs; fp->fptr += bcs;
 800c820:	4443      	add	r3, r8
 800c822:	61a3      	str	r3, [r4, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800c824:	7d23      	ldrb	r3, [r4, #20]
 800c826:	079a      	lsls	r2, r3, #30
					ofs -= bcs; fp->fptr += bcs;
 800c828:	eba5 0908 	sub.w	r9, r5, r8
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800c82c:	d506      	bpl.n	800c83c <f_lseek+0x212>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800c82e:	4620      	mov	r0, r4
 800c830:	f7ff f873 	bl	800b91a <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 800c834:	4605      	mov	r5, r0
 800c836:	b928      	cbnz	r0, 800c844 <f_lseek+0x21a>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800c838:	4601      	mov	r1, r0
 800c83a:	e7d4      	b.n	800c7e6 <f_lseek+0x1bc>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800c83c:	6820      	ldr	r0, [r4, #0]
 800c83e:	f7fe ffdf 	bl	800b800 <get_fat.isra.0>
 800c842:	4605      	mov	r5, r0
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c844:	1c6b      	adds	r3, r5, #1
 800c846:	f43f af1f 	beq.w	800c688 <f_lseek+0x5e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800c84a:	2d01      	cmp	r5, #1
 800c84c:	f67f af12 	bls.w	800c674 <f_lseek+0x4a>
 800c850:	69bb      	ldr	r3, [r7, #24]
 800c852:	42ab      	cmp	r3, r5
 800c854:	f67f af0e 	bls.w	800c674 <f_lseek+0x4a>
					fp->clust = clst;
 800c858:	61e5      	str	r5, [r4, #28]
 800c85a:	4629      	mov	r1, r5
					ofs -= bcs; fp->fptr += bcs;
 800c85c:	464d      	mov	r5, r9
 800c85e:	e7bf      	b.n	800c7e0 <f_lseek+0x1b6>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800c860:	2611      	movs	r6, #17
 800c862:	e709      	b.n	800c678 <f_lseek+0x4e>

0800c864 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800c864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c868:	b085      	sub	sp, #20
 800c86a:	460f      	mov	r7, r1
 800c86c:	9001      	str	r0, [sp, #4]
 800c86e:	4616      	mov	r6, r2
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800c870:	a903      	add	r1, sp, #12
 800c872:	2200      	movs	r2, #0
 800c874:	a801      	add	r0, sp, #4
 800c876:	f7fe fdcb 	bl	800b410 <find_volume>
	if (res == FR_OK) {
 800c87a:	4605      	mov	r5, r0
 800c87c:	b940      	cbnz	r0, 800c890 <f_getfree+0x2c>
		*fatfs = fs;				/* Return ptr to the fs object */
 800c87e:	9c03      	ldr	r4, [sp, #12]
 800c880:	6034      	str	r4, [r6, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800c882:	e9d4 3805 	ldrd	r3, r8, [r4, #20]
 800c886:	f1a8 0202 	sub.w	r2, r8, #2
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d804      	bhi.n	800c898 <f_getfree+0x34>
			*nclst = fs->free_clst;
 800c88e:	603b      	str	r3, [r7, #0]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
		}
	}

	LEAVE_FF(fs, res);
}
 800c890:	4628      	mov	r0, r5
 800c892:	b005      	add	sp, #20
 800c894:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800c898:	7823      	ldrb	r3, [r4, #0]
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d118      	bne.n	800c8d0 <f_getfree+0x6c>
				clst = 2; obj.fs = fs;
 800c89e:	f04f 0802 	mov.w	r8, #2
			nfree = 0;
 800c8a2:	4606      	mov	r6, r0
					stat = get_fat(&obj, clst);
 800c8a4:	4641      	mov	r1, r8
 800c8a6:	4620      	mov	r0, r4
 800c8a8:	f7fe ffaa 	bl	800b800 <get_fat.isra.0>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800c8ac:	1c43      	adds	r3, r0, #1
 800c8ae:	d035      	beq.n	800c91c <f_getfree+0xb8>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800c8b0:	2801      	cmp	r0, #1
 800c8b2:	d035      	beq.n	800c920 <f_getfree+0xbc>
					if (stat == 0) nfree++;
 800c8b4:	b900      	cbnz	r0, 800c8b8 <f_getfree+0x54>
 800c8b6:	3601      	adds	r6, #1
				} while (++clst < fs->n_fatent);
 800c8b8:	69a3      	ldr	r3, [r4, #24]
 800c8ba:	f108 0801 	add.w	r8, r8, #1
 800c8be:	4543      	cmp	r3, r8
 800c8c0:	d8f0      	bhi.n	800c8a4 <f_getfree+0x40>
			*nclst = nfree;			/* Return the free clusters */
 800c8c2:	603e      	str	r6, [r7, #0]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800c8c4:	7923      	ldrb	r3, [r4, #4]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800c8c6:	6166      	str	r6, [r4, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800c8c8:	f043 0301 	orr.w	r3, r3, #1
 800c8cc:	7123      	strb	r3, [r4, #4]
 800c8ce:	e7df      	b.n	800c890 <f_getfree+0x2c>
					clst = fs->n_fatent; sect = fs->fatbase;
 800c8d0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
					i = 0; p = 0;
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	4602      	mov	r2, r0
			nfree = 0;
 800c8d6:	4606      	mov	r6, r0
						if (i == 0) {
 800c8d8:	b952      	cbnz	r2, 800c8f0 <f_getfree+0x8c>
							res = move_window(fs, sect++);
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f101 0901 	add.w	r9, r1, #1
 800c8e0:	f7fe fd41 	bl	800b366 <move_window>
							if (res != FR_OK) break;
 800c8e4:	b9f0      	cbnz	r0, 800c924 <f_getfree+0xc0>
							p = fs->win;
 800c8e6:	f104 0334 	add.w	r3, r4, #52	@ 0x34
							res = move_window(fs, sect++);
 800c8ea:	4649      	mov	r1, r9
							i = SS(fs);
 800c8ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
						if (fs->fs_type == FS_FAT16) {
 800c8f0:	7820      	ldrb	r0, [r4, #0]
 800c8f2:	2802      	cmp	r0, #2
 800c8f4:	d108      	bne.n	800c908 <f_getfree+0xa4>
							if (ld_word(p) == 0) nfree++;
 800c8f6:	8818      	ldrh	r0, [r3, #0]
 800c8f8:	b900      	cbnz	r0, 800c8fc <f_getfree+0x98>
 800c8fa:	3601      	adds	r6, #1
							p += 2; i -= 2;
 800c8fc:	3302      	adds	r3, #2
 800c8fe:	3a02      	subs	r2, #2
					} while (--clst);
 800c900:	f1b8 0801 	subs.w	r8, r8, #1
 800c904:	d1e8      	bne.n	800c8d8 <f_getfree+0x74>
 800c906:	e7dc      	b.n	800c8c2 <f_getfree+0x5e>
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800c908:	4618      	mov	r0, r3
 800c90a:	f7fe fbdd 	bl	800b0c8 <ld_dword>
 800c90e:	f030 4070 	bics.w	r0, r0, #4026531840	@ 0xf0000000
 800c912:	bf08      	it	eq
 800c914:	3601      	addeq	r6, #1
							p += 4; i -= 4;
 800c916:	3304      	adds	r3, #4
 800c918:	3a04      	subs	r2, #4
 800c91a:	e7f1      	b.n	800c900 <f_getfree+0x9c>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800c91c:	2501      	movs	r5, #1
 800c91e:	e7d0      	b.n	800c8c2 <f_getfree+0x5e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800c920:	2502      	movs	r5, #2
 800c922:	e7ce      	b.n	800c8c2 <f_getfree+0x5e>
							res = move_window(fs, sect++);
 800c924:	4605      	mov	r5, r0
 800c926:	e7cc      	b.n	800c8c2 <f_getfree+0x5e>

0800c928 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c928:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800c92a:	4b0e      	ldr	r3, [pc, #56]	@ (800c964 <FATFS_LinkDriverEx+0x3c>)
 800c92c:	7a5c      	ldrb	r4, [r3, #9]
{
 800c92e:	4605      	mov	r5, r0
  if(disk.nbr < _VOLUMES)
 800c930:	f004 00ff 	and.w	r0, r4, #255	@ 0xff
 800c934:	b9a4      	cbnz	r4, 800c960 <FATFS_LinkDriverEx+0x38>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c936:	7a5c      	ldrb	r4, [r3, #9]
 800c938:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 800c93a:	7a5c      	ldrb	r4, [r3, #9]
 800c93c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c940:	6065      	str	r5, [r4, #4]
    disk.lun[disk.nbr] = lun;
 800c942:	7a5c      	ldrb	r4, [r3, #9]
 800c944:	441c      	add	r4, r3
 800c946:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 800c948:	7a5a      	ldrb	r2, [r3, #9]
 800c94a:	1c54      	adds	r4, r2, #1
 800c94c:	b2e4      	uxtb	r4, r4
 800c94e:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 800c950:	233a      	movs	r3, #58	@ 0x3a
    path[0] = DiskNum + '0';
 800c952:	3230      	adds	r2, #48	@ 0x30
    path[1] = ':';
 800c954:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800c956:	232f      	movs	r3, #47	@ 0x2f
    path[0] = DiskNum + '0';
 800c958:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 800c95a:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800c95c:	70c8      	strb	r0, [r1, #3]
    ret = 0;
  }

  return ret;
}
 800c95e:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800c960:	2001      	movs	r0, #1
 800c962:	e7fc      	b.n	800c95e <FATFS_LinkDriverEx+0x36>
 800c964:	20002bc0 	.word	0x20002bc0

0800c968 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800c968:	2200      	movs	r2, #0
 800c96a:	f7ff bfdd 	b.w	800c928 <FATFS_LinkDriverEx>
	...

0800c970 <FATFS_UnLinkDriverEx>:
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
  uint8_t DiskNum = 0;
  uint8_t ret = 1;

  if(disk.nbr >= 1)
 800c970:	4a0a      	ldr	r2, [pc, #40]	@ (800c99c <FATFS_UnLinkDriverEx+0x2c>)
 800c972:	7a53      	ldrb	r3, [r2, #9]
 800c974:	b17b      	cbz	r3, 800c996 <FATFS_UnLinkDriverEx+0x26>
  {
    DiskNum = path[0] - '0';
 800c976:	7803      	ldrb	r3, [r0, #0]
 800c978:	3b30      	subs	r3, #48	@ 0x30
    if(disk.drv[DiskNum] != 0)
 800c97a:	b2db      	uxtb	r3, r3
 800c97c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800c980:	6848      	ldr	r0, [r1, #4]
 800c982:	b140      	cbz	r0, 800c996 <FATFS_UnLinkDriverEx+0x26>
    {
      disk.drv[DiskNum] = 0;
      disk.lun[DiskNum] = 0;
 800c984:	4413      	add	r3, r2
      disk.drv[DiskNum] = 0;
 800c986:	2000      	movs	r0, #0
      disk.lun[DiskNum] = 0;
 800c988:	7218      	strb	r0, [r3, #8]
      disk.nbr--;
 800c98a:	7a53      	ldrb	r3, [r2, #9]
      disk.drv[DiskNum] = 0;
 800c98c:	6048      	str	r0, [r1, #4]
      disk.nbr--;
 800c98e:	3b01      	subs	r3, #1
 800c990:	b2db      	uxtb	r3, r3
 800c992:	7253      	strb	r3, [r2, #9]
      ret = 0;
 800c994:	4770      	bx	lr
  uint8_t ret = 1;
 800c996:	2001      	movs	r0, #1
    }
  }

  return ret;
}
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	20002bc0 	.word	0x20002bc0

0800c9a0 <FATFS_UnLinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
  return FATFS_UnLinkDriverEx(path, 0);
 800c9a0:	2100      	movs	r1, #0
 800c9a2:	f7ff bfe5 	b.w	800c970 <FATFS_UnLinkDriverEx>
	...

0800c9a8 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c9a8:	287f      	cmp	r0, #127	@ 0x7f
 800c9aa:	d915      	bls.n	800c9d8 <ff_convert+0x30>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c9ac:	b131      	cbz	r1, 800c9bc <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c9ae:	28ff      	cmp	r0, #255	@ 0xff
 800c9b0:	d811      	bhi.n	800c9d6 <ff_convert+0x2e>
 800c9b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c9dc <ff_convert+0x34>)
 800c9b4:	3880      	subs	r0, #128	@ 0x80
 800c9b6:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800c9ba:	4770      	bx	lr
 800c9bc:	4b07      	ldr	r3, [pc, #28]	@ (800c9dc <ff_convert+0x34>)

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
				if (chr == Tbl[c]) break;
 800c9be:	f833 2b02 	ldrh.w	r2, [r3], #2
 800c9c2:	4282      	cmp	r2, r0
 800c9c4:	d005      	beq.n	800c9d2 <ff_convert+0x2a>
			for (c = 0; c < 0x80; c++) {
 800c9c6:	3101      	adds	r1, #1
 800c9c8:	2980      	cmp	r1, #128	@ 0x80
 800c9ca:	d1f8      	bne.n	800c9be <ff_convert+0x16>
			}
			c = (c + 0x80) & 0xFF;
 800c9cc:	3180      	adds	r1, #128	@ 0x80
 800c9ce:	b2c8      	uxtb	r0, r1
 800c9d0:	4770      	bx	lr
 800c9d2:	b289      	uxth	r1, r1
 800c9d4:	e7fa      	b.n	800c9cc <ff_convert+0x24>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c9d6:	2000      	movs	r0, #0
		}
	}

	return c;
}
 800c9d8:	4770      	bx	lr
 800c9da:	bf00      	nop
 800c9dc:	08012384 	.word	0x08012384

0800c9e0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c9e0:	b570      	push	{r4, r5, r6, lr}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c9e2:	4b1e      	ldr	r3, [pc, #120]	@ (800ca5c <ff_wtoupper+0x7c>)
 800c9e4:	4a1e      	ldr	r2, [pc, #120]	@ (800ca60 <ff_wtoupper+0x80>)
 800c9e6:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 800c9ea:	bf38      	it	cc
 800c9ec:	4613      	movcc	r3, r2
 800c9ee:	1d19      	adds	r1, r3, #4
	for (;;) {
		bc = *p++;								/* Get block base */
 800c9f0:	f831 3c04 	ldrh.w	r3, [r1, #-4]
		if (!bc || chr < bc) break;
 800c9f4:	460a      	mov	r2, r1
 800c9f6:	b1ab      	cbz	r3, 800ca24 <ff_wtoupper+0x44>
 800c9f8:	4298      	cmp	r0, r3
 800c9fa:	d313      	bcc.n	800ca24 <ff_wtoupper+0x44>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c9fc:	f831 4c02 	ldrh.w	r4, [r1, #-2]
 800ca00:	0a25      	lsrs	r5, r4, #8
 800ca02:	b2e6      	uxtb	r6, r4
		if (chr < bc + nc) {	/* In the block? */
 800ca04:	fa53 f484 	uxtab	r4, r3, r4
 800ca08:	42a0      	cmp	r0, r4
 800ca0a:	da21      	bge.n	800ca50 <ff_wtoupper+0x70>
			switch (cmd) {
 800ca0c:	2d08      	cmp	r5, #8
 800ca0e:	d809      	bhi.n	800ca24 <ff_wtoupper+0x44>
 800ca10:	e8df f005 	tbb	[pc, r5]
 800ca14:	110f0905 	.word	0x110f0905
 800ca18:	19171513 	.word	0x19171513
 800ca1c:	1b          	.byte	0x1b
 800ca1d:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ca1e:	1ac0      	subs	r0, r0, r3
 800ca20:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
		}
		if (!cmd) p += nc;
	}

	return chr;
}
 800ca24:	bd70      	pop	{r4, r5, r6, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ca26:	1ac3      	subs	r3, r0, r3
 800ca28:	f003 0301 	and.w	r3, r3, #1
 800ca2c:	1ac0      	subs	r0, r0, r3
			case 7: chr -= 80; break;				/* Shift -80 */
 800ca2e:	b280      	uxth	r0, r0
 800ca30:	e7f8      	b.n	800ca24 <ff_wtoupper+0x44>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ca32:	3810      	subs	r0, #16
 800ca34:	e7fb      	b.n	800ca2e <ff_wtoupper+0x4e>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ca36:	3820      	subs	r0, #32
 800ca38:	e7f9      	b.n	800ca2e <ff_wtoupper+0x4e>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ca3a:	3830      	subs	r0, #48	@ 0x30
 800ca3c:	e7f7      	b.n	800ca2e <ff_wtoupper+0x4e>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ca3e:	381a      	subs	r0, #26
 800ca40:	e7f5      	b.n	800ca2e <ff_wtoupper+0x4e>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ca42:	3008      	adds	r0, #8
 800ca44:	e7f3      	b.n	800ca2e <ff_wtoupper+0x4e>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ca46:	3850      	subs	r0, #80	@ 0x50
 800ca48:	e7f1      	b.n	800ca2e <ff_wtoupper+0x4e>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ca4a:	f5a0 50e3 	sub.w	r0, r0, #7264	@ 0x1c60
 800ca4e:	e7ee      	b.n	800ca2e <ff_wtoupper+0x4e>
		if (!cmd) p += nc;
 800ca50:	3104      	adds	r1, #4
 800ca52:	2d00      	cmp	r5, #0
 800ca54:	d1cc      	bne.n	800c9f0 <ff_wtoupper+0x10>
 800ca56:	eb02 0346 	add.w	r3, r2, r6, lsl #1
 800ca5a:	e7c8      	b.n	800c9ee <ff_wtoupper+0xe>
 800ca5c:	080120d6 	.word	0x080120d6
 800ca60:	08012192 	.word	0x08012192

0800ca64 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ca64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800ca66:	490f      	ldr	r1, [pc, #60]	@ (800caa4 <MX_USB_Device_Init+0x40>)
 800ca68:	480f      	ldr	r0, [pc, #60]	@ (800caa8 <MX_USB_Device_Init+0x44>)
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	f7fd ff0f 	bl	800a88e <USBD_Init>
 800ca70:	b108      	cbz	r0, 800ca76 <MX_USB_Device_Init+0x12>
    Error_Handler();
 800ca72:	f7f6 fe81 	bl	8003778 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800ca76:	490d      	ldr	r1, [pc, #52]	@ (800caac <MX_USB_Device_Init+0x48>)
 800ca78:	480b      	ldr	r0, [pc, #44]	@ (800caa8 <MX_USB_Device_Init+0x44>)
 800ca7a:	f7fd ff1b 	bl	800a8b4 <USBD_RegisterClass>
 800ca7e:	b108      	cbz	r0, 800ca84 <MX_USB_Device_Init+0x20>
    Error_Handler();
 800ca80:	f7f6 fe7a 	bl	8003778 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ca84:	490a      	ldr	r1, [pc, #40]	@ (800cab0 <MX_USB_Device_Init+0x4c>)
 800ca86:	4808      	ldr	r0, [pc, #32]	@ (800caa8 <MX_USB_Device_Init+0x44>)
 800ca88:	f7fd febb 	bl	800a802 <USBD_CDC_RegisterInterface>
 800ca8c:	b108      	cbz	r0, 800ca92 <MX_USB_Device_Init+0x2e>
    Error_Handler();
 800ca8e:	f7f6 fe73 	bl	8003778 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ca92:	4805      	ldr	r0, [pc, #20]	@ (800caa8 <MX_USB_Device_Init+0x44>)
 800ca94:	f7fd ff23 	bl	800a8de <USBD_Start>
 800ca98:	b118      	cbz	r0, 800caa2 <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ca9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800ca9e:	f7f6 be6b 	b.w	8003778 <Error_Handler>
}
 800caa2:	bd08      	pop	{r3, pc}
 800caa4:	2000017c 	.word	0x2000017c
 800caa8:	20002bcc 	.word	0x20002bcc
 800caac:	200000f0 	.word	0x200000f0
 800cab0:	20000134 	.word	0x20000134

0800cab4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800cab4:	2000      	movs	r0, #0
 800cab6:	4770      	bx	lr

0800cab8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800cab8:	2000      	movs	r0, #0
 800caba:	4770      	bx	lr

0800cabc <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800cabc:	2000      	movs	r0, #0
 800cabe:	4770      	bx	lr

0800cac0 <CDC_Receive_FS>:
{
 800cac0:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cac2:	4c05      	ldr	r4, [pc, #20]	@ (800cad8 <CDC_Receive_FS+0x18>)
{
 800cac4:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cac6:	4620      	mov	r0, r4
 800cac8:	f7fd fead 	bl	800a826 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cacc:	4620      	mov	r0, r4
 800cace:	f7fd fecb 	bl	800a868 <USBD_CDC_ReceivePacket>
}
 800cad2:	2000      	movs	r0, #0
 800cad4:	bd10      	pop	{r4, pc}
 800cad6:	bf00      	nop
 800cad8:	20002bcc 	.word	0x20002bcc

0800cadc <CDC_Init_FS>:
{
 800cadc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cade:	4c06      	ldr	r4, [pc, #24]	@ (800caf8 <CDC_Init_FS+0x1c>)
 800cae0:	4906      	ldr	r1, [pc, #24]	@ (800cafc <CDC_Init_FS+0x20>)
 800cae2:	2200      	movs	r2, #0
 800cae4:	4620      	mov	r0, r4
 800cae6:	f7fd fe93 	bl	800a810 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800caea:	4905      	ldr	r1, [pc, #20]	@ (800cb00 <CDC_Init_FS+0x24>)
 800caec:	4620      	mov	r0, r4
 800caee:	f7fd fe9a 	bl	800a826 <USBD_CDC_SetRxBuffer>
}
 800caf2:	2000      	movs	r0, #0
 800caf4:	bd10      	pop	{r4, pc}
 800caf6:	bf00      	nop
 800caf8:	20002bcc 	.word	0x20002bcc
 800cafc:	20002e9c 	.word	0x20002e9c
 800cb00:	2000329c 	.word	0x2000329c

0800cb04 <CDC_Transmit_FS>:
{
 800cb04:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cb06:	4c09      	ldr	r4, [pc, #36]	@ (800cb2c <CDC_Transmit_FS+0x28>)
 800cb08:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
  if (hcdc->TxState != 0){
 800cb0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
{
 800cb10:	460a      	mov	r2, r1
  if (hcdc->TxState != 0){
 800cb12:	b943      	cbnz	r3, 800cb26 <CDC_Transmit_FS+0x22>
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cb14:	4601      	mov	r1, r0
 800cb16:	4620      	mov	r0, r4
 800cb18:	f7fd fe7a 	bl	800a810 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cb1c:	4620      	mov	r0, r4
}
 800cb1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cb22:	f7fd be89 	b.w	800a838 <USBD_CDC_TransmitPacket>
}
 800cb26:	2001      	movs	r0, #1
 800cb28:	bd10      	pop	{r4, pc}
 800cb2a:	bf00      	nop
 800cb2c:	20002bcc 	.word	0x20002bcc

0800cb30 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800cb30:	2312      	movs	r3, #18
  return USBD_CDC_DeviceDesc;
}
 800cb32:	4801      	ldr	r0, [pc, #4]	@ (800cb38 <USBD_CDC_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_CDC_DeviceDesc);
 800cb34:	800b      	strh	r3, [r1, #0]
}
 800cb36:	4770      	bx	lr
 800cb38:	20000168 	.word	0x20000168

0800cb3c <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cb3c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800cb3e:	4801      	ldr	r0, [pc, #4]	@ (800cb44 <USBD_CDC_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800cb40:	800b      	strh	r3, [r1, #0]
}
 800cb42:	4770      	bx	lr
 800cb44:	20000164 	.word	0x20000164

0800cb48 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cb48:	2300      	movs	r3, #0
 800cb4a:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800cb4c:	1c4d      	adds	r5, r1, #1
 800cb4e:	461e      	mov	r6, r3
      pbuf[2 * idx] = (value >> 28) + '0';
 800cb50:	0f04      	lsrs	r4, r0, #28
    if (((value >> 28)) < 0xA)
 800cb52:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 800cb56:	bf34      	ite	cc
 800cb58:	3430      	addcc	r4, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cb5a:	3437      	addcs	r4, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800cb5c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 800cb60:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for (idx = 0; idx < len; idx++)
 800cb64:	3301      	adds	r3, #1
 800cb66:	b2dc      	uxtb	r4, r3
 800cb68:	42a2      	cmp	r2, r4
    value = value << 4;
 800cb6a:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 800cb6e:	d8ef      	bhi.n	800cb50 <IntToUnicode+0x8>
  }
}
 800cb70:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cb74 <USBD_CDC_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800cb74:	231a      	movs	r3, #26
{
 800cb76:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800cb78:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cb7a:	4b0a      	ldr	r3, [pc, #40]	@ (800cba4 <USBD_CDC_SerialStrDescriptor+0x30>)
 800cb7c:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
  deviceserial0 += deviceserial2;
 800cb80:	f8d3 2598 	ldr.w	r2, [r3, #1432]	@ 0x598
  if (deviceserial0 != 0)
 800cb84:	1880      	adds	r0, r0, r2
 800cb86:	d00a      	beq.n	800cb9e <USBD_CDC_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cb88:	f8d3 4594 	ldr.w	r4, [r3, #1428]	@ 0x594
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cb8c:	4906      	ldr	r1, [pc, #24]	@ (800cba8 <USBD_CDC_SerialStrDescriptor+0x34>)
 800cb8e:	2208      	movs	r2, #8
 800cb90:	f7ff ffda 	bl	800cb48 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cb94:	2204      	movs	r2, #4
 800cb96:	3110      	adds	r1, #16
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f7ff ffd5 	bl	800cb48 <IntToUnicode>
}
 800cb9e:	4803      	ldr	r0, [pc, #12]	@ (800cbac <USBD_CDC_SerialStrDescriptor+0x38>)
 800cba0:	bd10      	pop	{r4, pc}
 800cba2:	bf00      	nop
 800cba4:	1fff7000 	.word	0x1fff7000
 800cba8:	2000014a 	.word	0x2000014a
 800cbac:	20000148 	.word	0x20000148

0800cbb0 <USBD_CDC_ManufacturerStrDescriptor>:
{
 800cbb0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cbb2:	4c04      	ldr	r4, [pc, #16]	@ (800cbc4 <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 800cbb4:	4804      	ldr	r0, [pc, #16]	@ (800cbc8 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
{
 800cbb6:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cbb8:	4621      	mov	r1, r4
 800cbba:	f7fe f9e5 	bl	800af88 <USBD_GetString>
}
 800cbbe:	4620      	mov	r0, r4
 800cbc0:	bd10      	pop	{r4, pc}
 800cbc2:	bf00      	nop
 800cbc4:	2000369c 	.word	0x2000369c
 800cbc8:	0801027a 	.word	0x0801027a

0800cbcc <USBD_CDC_ProductStrDescriptor>:
{
 800cbcc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800cbce:	4c04      	ldr	r4, [pc, #16]	@ (800cbe0 <USBD_CDC_ProductStrDescriptor+0x14>)
 800cbd0:	4804      	ldr	r0, [pc, #16]	@ (800cbe4 <USBD_CDC_ProductStrDescriptor+0x18>)
{
 800cbd2:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800cbd4:	4621      	mov	r1, r4
 800cbd6:	f7fe f9d7 	bl	800af88 <USBD_GetString>
}
 800cbda:	4620      	mov	r0, r4
 800cbdc:	bd10      	pop	{r4, pc}
 800cbde:	bf00      	nop
 800cbe0:	2000369c 	.word	0x2000369c
 800cbe4:	0801028d 	.word	0x0801028d

0800cbe8 <USBD_CDC_ConfigStrDescriptor>:
{
 800cbe8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800cbea:	4c04      	ldr	r4, [pc, #16]	@ (800cbfc <USBD_CDC_ConfigStrDescriptor+0x14>)
 800cbec:	4804      	ldr	r0, [pc, #16]	@ (800cc00 <USBD_CDC_ConfigStrDescriptor+0x18>)
{
 800cbee:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800cbf0:	4621      	mov	r1, r4
 800cbf2:	f7fe f9c9 	bl	800af88 <USBD_GetString>
}
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	bd10      	pop	{r4, pc}
 800cbfa:	bf00      	nop
 800cbfc:	2000369c 	.word	0x2000369c
 800cc00:	080102a3 	.word	0x080102a3

0800cc04 <USBD_CDC_InterfaceStrDescriptor>:
{
 800cc04:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800cc06:	4c04      	ldr	r4, [pc, #16]	@ (800cc18 <USBD_CDC_InterfaceStrDescriptor+0x14>)
 800cc08:	4804      	ldr	r0, [pc, #16]	@ (800cc1c <USBD_CDC_InterfaceStrDescriptor+0x18>)
{
 800cc0a:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800cc0c:	4621      	mov	r1, r4
 800cc0e:	f7fe f9bb 	bl	800af88 <USBD_GetString>
}
 800cc12:	4620      	mov	r0, r4
 800cc14:	bd10      	pop	{r4, pc}
 800cc16:	bf00      	nop
 800cc18:	2000369c 	.word	0x2000369c
 800cc1c:	080102ae 	.word	0x080102ae

0800cc20 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800cc20:	b118      	cbz	r0, 800cc2a <USBD_Get_USB_Status+0xa>
 800cc22:	2802      	cmp	r0, #2
 800cc24:	bf0c      	ite	eq
 800cc26:	2001      	moveq	r0, #1
 800cc28:	2003      	movne	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800cc2a:	4770      	bx	lr

0800cc2c <HAL_PCD_MspInit>:
{
 800cc2c:	b510      	push	{r4, lr}
 800cc2e:	4604      	mov	r4, r0
 800cc30:	b092      	sub	sp, #72	@ 0x48
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800cc32:	2244      	movs	r2, #68	@ 0x44
 800cc34:	2100      	movs	r1, #0
 800cc36:	a801      	add	r0, sp, #4
 800cc38:	f000 ff7f 	bl	800db3a <memset>
  if(pcdHandle->Instance==USB)
 800cc3c:	6822      	ldr	r2, [r4, #0]
 800cc3e:	4b11      	ldr	r3, [pc, #68]	@ (800cc84 <HAL_PCD_MspInit+0x58>)
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d11d      	bne.n	800cc80 <HAL_PCD_MspInit+0x54>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800cc44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cc48:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800cc4a:	a801      	add	r0, sp, #4
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800cc4c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cc50:	930e      	str	r3, [sp, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800cc52:	f7fb fd21 	bl	8008698 <HAL_RCCEx_PeriphCLKConfig>
 800cc56:	b108      	cbz	r0, 800cc5c <HAL_PCD_MspInit+0x30>
      Error_Handler();
 800cc58:	f7f6 fd8e 	bl	8003778 <Error_Handler>
    __HAL_RCC_USB_CLK_ENABLE();
 800cc5c:	4b0a      	ldr	r3, [pc, #40]	@ (800cc88 <HAL_PCD_MspInit+0x5c>)
 800cc5e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800cc60:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800cc64:	659a      	str	r2, [r3, #88]	@ 0x58
 800cc66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800cc68:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 800cc6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc6e:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800cc70:	2014      	movs	r0, #20
 800cc72:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 800cc74:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800cc76:	f7f9 fa63 	bl	8006140 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800cc7a:	2014      	movs	r0, #20
 800cc7c:	f7f9 fa92 	bl	80061a4 <HAL_NVIC_EnableIRQ>
}
 800cc80:	b012      	add	sp, #72	@ 0x48
 800cc82:	bd10      	pop	{r4, pc}
 800cc84:	40005c00 	.word	0x40005c00
 800cc88:	40021000 	.word	0x40021000

0800cc8c <HAL_PCD_SetupStageCallback>:
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cc8c:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 800cc90:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800cc94:	f7fd be34 	b.w	800a900 <USBD_LL_SetupStage>

0800cc98 <HAL_PCD_DataOutStageCallback>:
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cc98:	2328      	movs	r3, #40	@ 0x28
 800cc9a:	fb03 0301 	mla	r3, r3, r1, r0
 800cc9e:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800cca2:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800cca6:	f7fd be5b 	b.w	800a960 <USBD_LL_DataOutStage>

0800ccaa <HAL_PCD_DataInStageCallback>:
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ccaa:	2328      	movs	r3, #40	@ 0x28
 800ccac:	fb03 0301 	mla	r3, r3, r1, r0
 800ccb0:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800ccb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ccb6:	f7fd be83 	b.w	800a9c0 <USBD_LL_DataInStage>

0800ccba <HAL_PCD_SOFCallback>:
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ccba:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800ccbe:	f7fd bf10 	b.w	800aae2 <USBD_LL_SOF>

0800ccc2 <HAL_PCD_ResetCallback>:
{
 800ccc2:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ccc4:	7943      	ldrb	r3, [r0, #5]
 800ccc6:	2b02      	cmp	r3, #2
{
 800ccc8:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ccca:	d001      	beq.n	800ccd0 <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 800cccc:	f7f6 fd54 	bl	8003778 <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ccd0:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800ccd4:	2101      	movs	r1, #1
 800ccd6:	f7fd feec 	bl	800aab2 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ccda:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
}
 800ccde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cce2:	f7fd beba 	b.w	800aa5a <USBD_LL_Reset>
	...

0800cce8 <HAL_PCD_SuspendCallback>:
{
 800cce8:	b510      	push	{r4, lr}
 800ccea:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ccec:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800ccf0:	f7fd fee2 	bl	800aab8 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800ccf4:	7a63      	ldrb	r3, [r4, #9]
 800ccf6:	b123      	cbz	r3, 800cd02 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ccf8:	4a02      	ldr	r2, [pc, #8]	@ (800cd04 <HAL_PCD_SuspendCallback+0x1c>)
 800ccfa:	6913      	ldr	r3, [r2, #16]
 800ccfc:	f043 0306 	orr.w	r3, r3, #6
 800cd00:	6113      	str	r3, [r2, #16]
}
 800cd02:	bd10      	pop	{r4, pc}
 800cd04:	e000ed00 	.word	0xe000ed00

0800cd08 <HAL_PCD_ResumeCallback>:
{
 800cd08:	b510      	push	{r4, lr}
  if (hpcd->Init.low_power_enable)
 800cd0a:	7a43      	ldrb	r3, [r0, #9]
{
 800cd0c:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 800cd0e:	b133      	cbz	r3, 800cd1e <HAL_PCD_ResumeCallback+0x16>
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cd10:	4a06      	ldr	r2, [pc, #24]	@ (800cd2c <HAL_PCD_ResumeCallback+0x24>)
 800cd12:	6913      	ldr	r3, [r2, #16]
 800cd14:	f023 0306 	bic.w	r3, r3, #6
 800cd18:	6113      	str	r3, [r2, #16]
  SystemClock_Config();
 800cd1a:	f7f6 f9b7 	bl	800308c <SystemClock_Config>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cd1e:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
}
 800cd22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cd26:	f7fd bed1 	b.w	800aacc <USBD_LL_Resume>
 800cd2a:	bf00      	nop
 800cd2c:	e000ed00 	.word	0xe000ed00

0800cd30 <USBD_LL_Init>:
{
 800cd30:	b510      	push	{r4, lr}
 800cd32:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 800cd34:	481c      	ldr	r0, [pc, #112]	@ (800cda8 <USBD_LL_Init+0x78>)
  hpcd_USB_FS.Instance = USB;
 800cd36:	4b1d      	ldr	r3, [pc, #116]	@ (800cdac <USBD_LL_Init+0x7c>)
 800cd38:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800cd3a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cd3e:	8083      	strh	r3, [r0, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cd40:	2302      	movs	r3, #2
  hpcd_USB_FS.pData = pdev;
 800cd42:	f8c0 42d8 	str.w	r4, [r0, #728]	@ 0x2d8
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cd46:	71c3      	strb	r3, [r0, #7]
  pdev->pData = &hpcd_USB_FS;
 800cd48:	f8c4 02c4 	str.w	r0, [r4, #708]	@ 0x2c4
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	6083      	str	r3, [r0, #8]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cd50:	f7fa fa51 	bl	80071f6 <HAL_PCD_Init>
 800cd54:	b108      	cbz	r0, 800cd5a <USBD_LL_Init+0x2a>
    Error_Handler( );
 800cd56:	f7f6 fd0f 	bl	8003778 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	4611      	mov	r1, r2
 800cd5e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800cd62:	2318      	movs	r3, #24
 800cd64:	f7fb f8a8 	bl	8007eb8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cd68:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800cd6c:	2358      	movs	r3, #88	@ 0x58
 800cd6e:	2200      	movs	r2, #0
 800cd70:	2180      	movs	r1, #128	@ 0x80
 800cd72:	f7fb f8a1 	bl	8007eb8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800cd76:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800cd7a:	23c0      	movs	r3, #192	@ 0xc0
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	2181      	movs	r1, #129	@ 0x81
 800cd80:	f7fb f89a 	bl	8007eb8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800cd84:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800cd88:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	2101      	movs	r1, #1
 800cd90:	f7fb f892 	bl	8007eb8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800cd94:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800cd98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	2182      	movs	r1, #130	@ 0x82
 800cda0:	f7fb f88a 	bl	8007eb8 <HAL_PCDEx_PMAConfig>
}
 800cda4:	2000      	movs	r0, #0
 800cda6:	bd10      	pop	{r4, pc}
 800cda8:	20003abc 	.word	0x20003abc
 800cdac:	40005c00 	.word	0x40005c00

0800cdb0 <USBD_LL_Start>:
{
 800cdb0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800cdb2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800cdb6:	f7fa fa72 	bl	800729e <HAL_PCD_Start>
}
 800cdba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdbe:	f7ff bf2f 	b.w	800cc20 <USBD_Get_USB_Status>

0800cdc2 <USBD_LL_OpenEP>:
{
 800cdc2:	b510      	push	{r4, lr}
 800cdc4:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cdc6:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
{
 800cdca:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cdcc:	4623      	mov	r3, r4
 800cdce:	f7fa ff6f 	bl	8007cb0 <HAL_PCD_EP_Open>
}
 800cdd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdd6:	f7ff bf23 	b.w	800cc20 <USBD_Get_USB_Status>

0800cdda <USBD_LL_CloseEP>:
{
 800cdda:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cddc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800cde0:	f7fa ff9c 	bl	8007d1c <HAL_PCD_EP_Close>
}
 800cde4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cde8:	f7ff bf1a 	b.w	800cc20 <USBD_Get_USB_Status>

0800cdec <USBD_LL_StallEP>:
{
 800cdec:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cdee:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800cdf2:	f7fa fffa 	bl	8007dea <HAL_PCD_EP_SetStall>
}
 800cdf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdfa:	f7ff bf11 	b.w	800cc20 <USBD_Get_USB_Status>

0800cdfe <USBD_LL_ClearStallEP>:
{
 800cdfe:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ce00:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800ce04:	f7fb f821 	bl	8007e4a <HAL_PCD_EP_ClrStall>
}
 800ce08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce0c:	f7ff bf08 	b.w	800cc20 <USBD_Get_USB_Status>

0800ce10 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800ce10:	f011 0f80 	tst.w	r1, #128	@ 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ce14:	f8d0 32c4 	ldr.w	r3, [r0, #708]	@ 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800ce18:	f04f 0228 	mov.w	r2, #40	@ 0x28
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce1c:	bf1b      	ittet	ne
 800ce1e:	f001 017f 	andne.w	r1, r1, #127	@ 0x7f
 800ce22:	fb02 3301 	mlane	r3, r2, r1, r3
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce26:	fb02 3301 	mlaeq	r3, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce2a:	7c98      	ldrbne	r0, [r3, #18]
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce2c:	bf08      	it	eq
 800ce2e:	f893 0152 	ldrbeq.w	r0, [r3, #338]	@ 0x152
}
 800ce32:	4770      	bx	lr

0800ce34 <USBD_LL_SetUSBAddress>:
{
 800ce34:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ce36:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800ce3a:	f7fa fa45 	bl	80072c8 <HAL_PCD_SetAddress>
}
 800ce3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce42:	f7ff beed 	b.w	800cc20 <USBD_Get_USB_Status>

0800ce46 <USBD_LL_Transmit>:
{
 800ce46:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ce48:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800ce4c:	f7fa ffb2 	bl	8007db4 <HAL_PCD_EP_Transmit>
}
 800ce50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce54:	f7ff bee4 	b.w	800cc20 <USBD_Get_USB_Status>

0800ce58 <USBD_LL_PrepareReceive>:
{
 800ce58:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ce5a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800ce5e:	f7fa ff8b 	bl	8007d78 <HAL_PCD_EP_Receive>
}
 800ce62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce66:	f7ff bedb 	b.w	800cc20 <USBD_Get_USB_Status>

0800ce6a <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ce6a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800ce6e:	f7fa bf99 	b.w	8007da4 <HAL_PCD_EP_GetRxCount>
	...

0800ce74 <HAL_PCDEx_LPM_Callback>:
{
 800ce74:	b510      	push	{r4, lr}
 800ce76:	4604      	mov	r4, r0
  switch (msg)
 800ce78:	b111      	cbz	r1, 800ce80 <HAL_PCDEx_LPM_Callback+0xc>
 800ce7a:	2901      	cmp	r1, #1
 800ce7c:	d00f      	beq.n	800ce9e <HAL_PCDEx_LPM_Callback+0x2a>
}
 800ce7e:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 800ce80:	7a43      	ldrb	r3, [r0, #9]
 800ce82:	b133      	cbz	r3, 800ce92 <HAL_PCDEx_LPM_Callback+0x1e>
  SystemClock_Config();
 800ce84:	f7f6 f902 	bl	800308c <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce88:	4a0b      	ldr	r2, [pc, #44]	@ (800ceb8 <HAL_PCDEx_LPM_Callback+0x44>)
 800ce8a:	6913      	ldr	r3, [r2, #16]
 800ce8c:	f023 0306 	bic.w	r3, r3, #6
 800ce90:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800ce92:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
}
 800ce96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    USBD_LL_Resume(hpcd->pData);
 800ce9a:	f7fd be17 	b.w	800aacc <USBD_LL_Resume>
    USBD_LL_Suspend(hpcd->pData);
 800ce9e:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800cea2:	f7fd fe09 	bl	800aab8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800cea6:	7a63      	ldrb	r3, [r4, #9]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d0e8      	beq.n	800ce7e <HAL_PCDEx_LPM_Callback+0xa>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ceac:	4a02      	ldr	r2, [pc, #8]	@ (800ceb8 <HAL_PCDEx_LPM_Callback+0x44>)
 800ceae:	6913      	ldr	r3, [r2, #16]
 800ceb0:	f043 0306 	orr.w	r3, r3, #6
 800ceb4:	6113      	str	r3, [r2, #16]
}
 800ceb6:	e7e2      	b.n	800ce7e <HAL_PCDEx_LPM_Callback+0xa>
 800ceb8:	e000ed00 	.word	0xe000ed00

0800cebc <USBD_static_malloc>:
}
 800cebc:	4800      	ldr	r0, [pc, #0]	@ (800cec0 <USBD_static_malloc+0x4>)
 800cebe:	4770      	bx	lr
 800cec0:	2000389c 	.word	0x2000389c

0800cec4 <USBD_static_free>:
}
 800cec4:	4770      	bx	lr
	...

0800cec8 <srand>:
 800cec8:	b538      	push	{r3, r4, r5, lr}
 800ceca:	4b10      	ldr	r3, [pc, #64]	@ (800cf0c <srand+0x44>)
 800cecc:	681d      	ldr	r5, [r3, #0]
 800cece:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800ced0:	4604      	mov	r4, r0
 800ced2:	b9b3      	cbnz	r3, 800cf02 <srand+0x3a>
 800ced4:	2018      	movs	r0, #24
 800ced6:	f001 fda9 	bl	800ea2c <malloc>
 800ceda:	4602      	mov	r2, r0
 800cedc:	6328      	str	r0, [r5, #48]	@ 0x30
 800cede:	b920      	cbnz	r0, 800ceea <srand+0x22>
 800cee0:	4b0b      	ldr	r3, [pc, #44]	@ (800cf10 <srand+0x48>)
 800cee2:	480c      	ldr	r0, [pc, #48]	@ (800cf14 <srand+0x4c>)
 800cee4:	2146      	movs	r1, #70	@ 0x46
 800cee6:	f000 fee1 	bl	800dcac <__assert_func>
 800ceea:	490b      	ldr	r1, [pc, #44]	@ (800cf18 <srand+0x50>)
 800ceec:	4b0b      	ldr	r3, [pc, #44]	@ (800cf1c <srand+0x54>)
 800ceee:	e9c0 1300 	strd	r1, r3, [r0]
 800cef2:	4b0b      	ldr	r3, [pc, #44]	@ (800cf20 <srand+0x58>)
 800cef4:	6083      	str	r3, [r0, #8]
 800cef6:	230b      	movs	r3, #11
 800cef8:	8183      	strh	r3, [r0, #12]
 800cefa:	2100      	movs	r1, #0
 800cefc:	2001      	movs	r0, #1
 800cefe:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800cf02:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800cf04:	2200      	movs	r2, #0
 800cf06:	611c      	str	r4, [r3, #16]
 800cf08:	615a      	str	r2, [r3, #20]
 800cf0a:	bd38      	pop	{r3, r4, r5, pc}
 800cf0c:	200001a8 	.word	0x200001a8
 800cf10:	080102bc 	.word	0x080102bc
 800cf14:	080102d3 	.word	0x080102d3
 800cf18:	abcd330e 	.word	0xabcd330e
 800cf1c:	e66d1234 	.word	0xe66d1234
 800cf20:	0005deec 	.word	0x0005deec

0800cf24 <rand>:
 800cf24:	4b16      	ldr	r3, [pc, #88]	@ (800cf80 <rand+0x5c>)
 800cf26:	b510      	push	{r4, lr}
 800cf28:	681c      	ldr	r4, [r3, #0]
 800cf2a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800cf2c:	b9b3      	cbnz	r3, 800cf5c <rand+0x38>
 800cf2e:	2018      	movs	r0, #24
 800cf30:	f001 fd7c 	bl	800ea2c <malloc>
 800cf34:	4602      	mov	r2, r0
 800cf36:	6320      	str	r0, [r4, #48]	@ 0x30
 800cf38:	b920      	cbnz	r0, 800cf44 <rand+0x20>
 800cf3a:	4b12      	ldr	r3, [pc, #72]	@ (800cf84 <rand+0x60>)
 800cf3c:	4812      	ldr	r0, [pc, #72]	@ (800cf88 <rand+0x64>)
 800cf3e:	2152      	movs	r1, #82	@ 0x52
 800cf40:	f000 feb4 	bl	800dcac <__assert_func>
 800cf44:	4911      	ldr	r1, [pc, #68]	@ (800cf8c <rand+0x68>)
 800cf46:	4b12      	ldr	r3, [pc, #72]	@ (800cf90 <rand+0x6c>)
 800cf48:	e9c0 1300 	strd	r1, r3, [r0]
 800cf4c:	4b11      	ldr	r3, [pc, #68]	@ (800cf94 <rand+0x70>)
 800cf4e:	6083      	str	r3, [r0, #8]
 800cf50:	230b      	movs	r3, #11
 800cf52:	8183      	strh	r3, [r0, #12]
 800cf54:	2100      	movs	r1, #0
 800cf56:	2001      	movs	r0, #1
 800cf58:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800cf5c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cf5e:	480e      	ldr	r0, [pc, #56]	@ (800cf98 <rand+0x74>)
 800cf60:	690b      	ldr	r3, [r1, #16]
 800cf62:	694c      	ldr	r4, [r1, #20]
 800cf64:	4a0d      	ldr	r2, [pc, #52]	@ (800cf9c <rand+0x78>)
 800cf66:	4358      	muls	r0, r3
 800cf68:	fb02 0004 	mla	r0, r2, r4, r0
 800cf6c:	fba3 3202 	umull	r3, r2, r3, r2
 800cf70:	3301      	adds	r3, #1
 800cf72:	eb40 0002 	adc.w	r0, r0, r2
 800cf76:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800cf7a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800cf7e:	bd10      	pop	{r4, pc}
 800cf80:	200001a8 	.word	0x200001a8
 800cf84:	080102bc 	.word	0x080102bc
 800cf88:	080102d3 	.word	0x080102d3
 800cf8c:	abcd330e 	.word	0xabcd330e
 800cf90:	e66d1234 	.word	0xe66d1234
 800cf94:	0005deec 	.word	0x0005deec
 800cf98:	5851f42d 	.word	0x5851f42d
 800cf9c:	4c957f2d 	.word	0x4c957f2d

0800cfa0 <__cvt>:
 800cfa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfa4:	ec57 6b10 	vmov	r6, r7, d0
 800cfa8:	2f00      	cmp	r7, #0
 800cfaa:	460c      	mov	r4, r1
 800cfac:	4619      	mov	r1, r3
 800cfae:	463b      	mov	r3, r7
 800cfb0:	bfbb      	ittet	lt
 800cfb2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cfb6:	461f      	movlt	r7, r3
 800cfb8:	2300      	movge	r3, #0
 800cfba:	232d      	movlt	r3, #45	@ 0x2d
 800cfbc:	700b      	strb	r3, [r1, #0]
 800cfbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfc0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cfc4:	4691      	mov	r9, r2
 800cfc6:	f023 0820 	bic.w	r8, r3, #32
 800cfca:	bfbc      	itt	lt
 800cfcc:	4632      	movlt	r2, r6
 800cfce:	4616      	movlt	r6, r2
 800cfd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cfd4:	d005      	beq.n	800cfe2 <__cvt+0x42>
 800cfd6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cfda:	d100      	bne.n	800cfde <__cvt+0x3e>
 800cfdc:	3401      	adds	r4, #1
 800cfde:	2102      	movs	r1, #2
 800cfe0:	e000      	b.n	800cfe4 <__cvt+0x44>
 800cfe2:	2103      	movs	r1, #3
 800cfe4:	ab03      	add	r3, sp, #12
 800cfe6:	9301      	str	r3, [sp, #4]
 800cfe8:	ab02      	add	r3, sp, #8
 800cfea:	9300      	str	r3, [sp, #0]
 800cfec:	ec47 6b10 	vmov	d0, r6, r7
 800cff0:	4653      	mov	r3, sl
 800cff2:	4622      	mov	r2, r4
 800cff4:	f000 ff00 	bl	800ddf8 <_dtoa_r>
 800cff8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cffc:	4605      	mov	r5, r0
 800cffe:	d119      	bne.n	800d034 <__cvt+0x94>
 800d000:	f019 0f01 	tst.w	r9, #1
 800d004:	d00e      	beq.n	800d024 <__cvt+0x84>
 800d006:	eb00 0904 	add.w	r9, r0, r4
 800d00a:	2200      	movs	r2, #0
 800d00c:	2300      	movs	r3, #0
 800d00e:	4630      	mov	r0, r6
 800d010:	4639      	mov	r1, r7
 800d012:	f7f3 fd81 	bl	8000b18 <__aeabi_dcmpeq>
 800d016:	b108      	cbz	r0, 800d01c <__cvt+0x7c>
 800d018:	f8cd 900c 	str.w	r9, [sp, #12]
 800d01c:	2230      	movs	r2, #48	@ 0x30
 800d01e:	9b03      	ldr	r3, [sp, #12]
 800d020:	454b      	cmp	r3, r9
 800d022:	d31e      	bcc.n	800d062 <__cvt+0xc2>
 800d024:	9b03      	ldr	r3, [sp, #12]
 800d026:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d028:	1b5b      	subs	r3, r3, r5
 800d02a:	4628      	mov	r0, r5
 800d02c:	6013      	str	r3, [r2, #0]
 800d02e:	b004      	add	sp, #16
 800d030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d034:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d038:	eb00 0904 	add.w	r9, r0, r4
 800d03c:	d1e5      	bne.n	800d00a <__cvt+0x6a>
 800d03e:	7803      	ldrb	r3, [r0, #0]
 800d040:	2b30      	cmp	r3, #48	@ 0x30
 800d042:	d10a      	bne.n	800d05a <__cvt+0xba>
 800d044:	2200      	movs	r2, #0
 800d046:	2300      	movs	r3, #0
 800d048:	4630      	mov	r0, r6
 800d04a:	4639      	mov	r1, r7
 800d04c:	f7f3 fd64 	bl	8000b18 <__aeabi_dcmpeq>
 800d050:	b918      	cbnz	r0, 800d05a <__cvt+0xba>
 800d052:	f1c4 0401 	rsb	r4, r4, #1
 800d056:	f8ca 4000 	str.w	r4, [sl]
 800d05a:	f8da 3000 	ldr.w	r3, [sl]
 800d05e:	4499      	add	r9, r3
 800d060:	e7d3      	b.n	800d00a <__cvt+0x6a>
 800d062:	1c59      	adds	r1, r3, #1
 800d064:	9103      	str	r1, [sp, #12]
 800d066:	701a      	strb	r2, [r3, #0]
 800d068:	e7d9      	b.n	800d01e <__cvt+0x7e>

0800d06a <__exponent>:
 800d06a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d06c:	2900      	cmp	r1, #0
 800d06e:	bfba      	itte	lt
 800d070:	4249      	neglt	r1, r1
 800d072:	232d      	movlt	r3, #45	@ 0x2d
 800d074:	232b      	movge	r3, #43	@ 0x2b
 800d076:	2909      	cmp	r1, #9
 800d078:	7002      	strb	r2, [r0, #0]
 800d07a:	7043      	strb	r3, [r0, #1]
 800d07c:	dd29      	ble.n	800d0d2 <__exponent+0x68>
 800d07e:	f10d 0307 	add.w	r3, sp, #7
 800d082:	461d      	mov	r5, r3
 800d084:	270a      	movs	r7, #10
 800d086:	461a      	mov	r2, r3
 800d088:	fbb1 f6f7 	udiv	r6, r1, r7
 800d08c:	fb07 1416 	mls	r4, r7, r6, r1
 800d090:	3430      	adds	r4, #48	@ 0x30
 800d092:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d096:	460c      	mov	r4, r1
 800d098:	2c63      	cmp	r4, #99	@ 0x63
 800d09a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d09e:	4631      	mov	r1, r6
 800d0a0:	dcf1      	bgt.n	800d086 <__exponent+0x1c>
 800d0a2:	3130      	adds	r1, #48	@ 0x30
 800d0a4:	1e94      	subs	r4, r2, #2
 800d0a6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0aa:	1c41      	adds	r1, r0, #1
 800d0ac:	4623      	mov	r3, r4
 800d0ae:	42ab      	cmp	r3, r5
 800d0b0:	d30a      	bcc.n	800d0c8 <__exponent+0x5e>
 800d0b2:	f10d 0309 	add.w	r3, sp, #9
 800d0b6:	1a9b      	subs	r3, r3, r2
 800d0b8:	42ac      	cmp	r4, r5
 800d0ba:	bf88      	it	hi
 800d0bc:	2300      	movhi	r3, #0
 800d0be:	3302      	adds	r3, #2
 800d0c0:	4403      	add	r3, r0
 800d0c2:	1a18      	subs	r0, r3, r0
 800d0c4:	b003      	add	sp, #12
 800d0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0c8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d0cc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d0d0:	e7ed      	b.n	800d0ae <__exponent+0x44>
 800d0d2:	2330      	movs	r3, #48	@ 0x30
 800d0d4:	3130      	adds	r1, #48	@ 0x30
 800d0d6:	7083      	strb	r3, [r0, #2]
 800d0d8:	70c1      	strb	r1, [r0, #3]
 800d0da:	1d03      	adds	r3, r0, #4
 800d0dc:	e7f1      	b.n	800d0c2 <__exponent+0x58>
	...

0800d0e0 <_printf_float>:
 800d0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e4:	b08d      	sub	sp, #52	@ 0x34
 800d0e6:	460c      	mov	r4, r1
 800d0e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d0ec:	4616      	mov	r6, r2
 800d0ee:	461f      	mov	r7, r3
 800d0f0:	4605      	mov	r5, r0
 800d0f2:	f000 fd4d 	bl	800db90 <_localeconv_r>
 800d0f6:	6803      	ldr	r3, [r0, #0]
 800d0f8:	9304      	str	r3, [sp, #16]
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	f7f3 f8e0 	bl	80002c0 <strlen>
 800d100:	2300      	movs	r3, #0
 800d102:	930a      	str	r3, [sp, #40]	@ 0x28
 800d104:	f8d8 3000 	ldr.w	r3, [r8]
 800d108:	9005      	str	r0, [sp, #20]
 800d10a:	3307      	adds	r3, #7
 800d10c:	f023 0307 	bic.w	r3, r3, #7
 800d110:	f103 0208 	add.w	r2, r3, #8
 800d114:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d118:	f8d4 b000 	ldr.w	fp, [r4]
 800d11c:	f8c8 2000 	str.w	r2, [r8]
 800d120:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d124:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d128:	9307      	str	r3, [sp, #28]
 800d12a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d12e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d136:	4b9c      	ldr	r3, [pc, #624]	@ (800d3a8 <_printf_float+0x2c8>)
 800d138:	f04f 32ff 	mov.w	r2, #4294967295
 800d13c:	f7f3 fd1e 	bl	8000b7c <__aeabi_dcmpun>
 800d140:	bb70      	cbnz	r0, 800d1a0 <_printf_float+0xc0>
 800d142:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d146:	4b98      	ldr	r3, [pc, #608]	@ (800d3a8 <_printf_float+0x2c8>)
 800d148:	f04f 32ff 	mov.w	r2, #4294967295
 800d14c:	f7f3 fcf8 	bl	8000b40 <__aeabi_dcmple>
 800d150:	bb30      	cbnz	r0, 800d1a0 <_printf_float+0xc0>
 800d152:	2200      	movs	r2, #0
 800d154:	2300      	movs	r3, #0
 800d156:	4640      	mov	r0, r8
 800d158:	4649      	mov	r1, r9
 800d15a:	f7f3 fce7 	bl	8000b2c <__aeabi_dcmplt>
 800d15e:	b110      	cbz	r0, 800d166 <_printf_float+0x86>
 800d160:	232d      	movs	r3, #45	@ 0x2d
 800d162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d166:	4a91      	ldr	r2, [pc, #580]	@ (800d3ac <_printf_float+0x2cc>)
 800d168:	4b91      	ldr	r3, [pc, #580]	@ (800d3b0 <_printf_float+0x2d0>)
 800d16a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d16e:	bf8c      	ite	hi
 800d170:	4690      	movhi	r8, r2
 800d172:	4698      	movls	r8, r3
 800d174:	2303      	movs	r3, #3
 800d176:	6123      	str	r3, [r4, #16]
 800d178:	f02b 0304 	bic.w	r3, fp, #4
 800d17c:	6023      	str	r3, [r4, #0]
 800d17e:	f04f 0900 	mov.w	r9, #0
 800d182:	9700      	str	r7, [sp, #0]
 800d184:	4633      	mov	r3, r6
 800d186:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d188:	4621      	mov	r1, r4
 800d18a:	4628      	mov	r0, r5
 800d18c:	f000 f9d2 	bl	800d534 <_printf_common>
 800d190:	3001      	adds	r0, #1
 800d192:	f040 808d 	bne.w	800d2b0 <_printf_float+0x1d0>
 800d196:	f04f 30ff 	mov.w	r0, #4294967295
 800d19a:	b00d      	add	sp, #52	@ 0x34
 800d19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a0:	4642      	mov	r2, r8
 800d1a2:	464b      	mov	r3, r9
 800d1a4:	4640      	mov	r0, r8
 800d1a6:	4649      	mov	r1, r9
 800d1a8:	f7f3 fce8 	bl	8000b7c <__aeabi_dcmpun>
 800d1ac:	b140      	cbz	r0, 800d1c0 <_printf_float+0xe0>
 800d1ae:	464b      	mov	r3, r9
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	bfbc      	itt	lt
 800d1b4:	232d      	movlt	r3, #45	@ 0x2d
 800d1b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d1ba:	4a7e      	ldr	r2, [pc, #504]	@ (800d3b4 <_printf_float+0x2d4>)
 800d1bc:	4b7e      	ldr	r3, [pc, #504]	@ (800d3b8 <_printf_float+0x2d8>)
 800d1be:	e7d4      	b.n	800d16a <_printf_float+0x8a>
 800d1c0:	6863      	ldr	r3, [r4, #4]
 800d1c2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d1c6:	9206      	str	r2, [sp, #24]
 800d1c8:	1c5a      	adds	r2, r3, #1
 800d1ca:	d13b      	bne.n	800d244 <_printf_float+0x164>
 800d1cc:	2306      	movs	r3, #6
 800d1ce:	6063      	str	r3, [r4, #4]
 800d1d0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	6022      	str	r2, [r4, #0]
 800d1d8:	9303      	str	r3, [sp, #12]
 800d1da:	ab0a      	add	r3, sp, #40	@ 0x28
 800d1dc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d1e0:	ab09      	add	r3, sp, #36	@ 0x24
 800d1e2:	9300      	str	r3, [sp, #0]
 800d1e4:	6861      	ldr	r1, [r4, #4]
 800d1e6:	ec49 8b10 	vmov	d0, r8, r9
 800d1ea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d1ee:	4628      	mov	r0, r5
 800d1f0:	f7ff fed6 	bl	800cfa0 <__cvt>
 800d1f4:	9b06      	ldr	r3, [sp, #24]
 800d1f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d1f8:	2b47      	cmp	r3, #71	@ 0x47
 800d1fa:	4680      	mov	r8, r0
 800d1fc:	d129      	bne.n	800d252 <_printf_float+0x172>
 800d1fe:	1cc8      	adds	r0, r1, #3
 800d200:	db02      	blt.n	800d208 <_printf_float+0x128>
 800d202:	6863      	ldr	r3, [r4, #4]
 800d204:	4299      	cmp	r1, r3
 800d206:	dd41      	ble.n	800d28c <_printf_float+0x1ac>
 800d208:	f1aa 0a02 	sub.w	sl, sl, #2
 800d20c:	fa5f fa8a 	uxtb.w	sl, sl
 800d210:	3901      	subs	r1, #1
 800d212:	4652      	mov	r2, sl
 800d214:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d218:	9109      	str	r1, [sp, #36]	@ 0x24
 800d21a:	f7ff ff26 	bl	800d06a <__exponent>
 800d21e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d220:	1813      	adds	r3, r2, r0
 800d222:	2a01      	cmp	r2, #1
 800d224:	4681      	mov	r9, r0
 800d226:	6123      	str	r3, [r4, #16]
 800d228:	dc02      	bgt.n	800d230 <_printf_float+0x150>
 800d22a:	6822      	ldr	r2, [r4, #0]
 800d22c:	07d2      	lsls	r2, r2, #31
 800d22e:	d501      	bpl.n	800d234 <_printf_float+0x154>
 800d230:	3301      	adds	r3, #1
 800d232:	6123      	str	r3, [r4, #16]
 800d234:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d0a2      	beq.n	800d182 <_printf_float+0xa2>
 800d23c:	232d      	movs	r3, #45	@ 0x2d
 800d23e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d242:	e79e      	b.n	800d182 <_printf_float+0xa2>
 800d244:	9a06      	ldr	r2, [sp, #24]
 800d246:	2a47      	cmp	r2, #71	@ 0x47
 800d248:	d1c2      	bne.n	800d1d0 <_printf_float+0xf0>
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1c0      	bne.n	800d1d0 <_printf_float+0xf0>
 800d24e:	2301      	movs	r3, #1
 800d250:	e7bd      	b.n	800d1ce <_printf_float+0xee>
 800d252:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d256:	d9db      	bls.n	800d210 <_printf_float+0x130>
 800d258:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d25c:	d118      	bne.n	800d290 <_printf_float+0x1b0>
 800d25e:	2900      	cmp	r1, #0
 800d260:	6863      	ldr	r3, [r4, #4]
 800d262:	dd0b      	ble.n	800d27c <_printf_float+0x19c>
 800d264:	6121      	str	r1, [r4, #16]
 800d266:	b913      	cbnz	r3, 800d26e <_printf_float+0x18e>
 800d268:	6822      	ldr	r2, [r4, #0]
 800d26a:	07d0      	lsls	r0, r2, #31
 800d26c:	d502      	bpl.n	800d274 <_printf_float+0x194>
 800d26e:	3301      	adds	r3, #1
 800d270:	440b      	add	r3, r1
 800d272:	6123      	str	r3, [r4, #16]
 800d274:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d276:	f04f 0900 	mov.w	r9, #0
 800d27a:	e7db      	b.n	800d234 <_printf_float+0x154>
 800d27c:	b913      	cbnz	r3, 800d284 <_printf_float+0x1a4>
 800d27e:	6822      	ldr	r2, [r4, #0]
 800d280:	07d2      	lsls	r2, r2, #31
 800d282:	d501      	bpl.n	800d288 <_printf_float+0x1a8>
 800d284:	3302      	adds	r3, #2
 800d286:	e7f4      	b.n	800d272 <_printf_float+0x192>
 800d288:	2301      	movs	r3, #1
 800d28a:	e7f2      	b.n	800d272 <_printf_float+0x192>
 800d28c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d292:	4299      	cmp	r1, r3
 800d294:	db05      	blt.n	800d2a2 <_printf_float+0x1c2>
 800d296:	6823      	ldr	r3, [r4, #0]
 800d298:	6121      	str	r1, [r4, #16]
 800d29a:	07d8      	lsls	r0, r3, #31
 800d29c:	d5ea      	bpl.n	800d274 <_printf_float+0x194>
 800d29e:	1c4b      	adds	r3, r1, #1
 800d2a0:	e7e7      	b.n	800d272 <_printf_float+0x192>
 800d2a2:	2900      	cmp	r1, #0
 800d2a4:	bfd4      	ite	le
 800d2a6:	f1c1 0202 	rsble	r2, r1, #2
 800d2aa:	2201      	movgt	r2, #1
 800d2ac:	4413      	add	r3, r2
 800d2ae:	e7e0      	b.n	800d272 <_printf_float+0x192>
 800d2b0:	6823      	ldr	r3, [r4, #0]
 800d2b2:	055a      	lsls	r2, r3, #21
 800d2b4:	d407      	bmi.n	800d2c6 <_printf_float+0x1e6>
 800d2b6:	6923      	ldr	r3, [r4, #16]
 800d2b8:	4642      	mov	r2, r8
 800d2ba:	4631      	mov	r1, r6
 800d2bc:	4628      	mov	r0, r5
 800d2be:	47b8      	blx	r7
 800d2c0:	3001      	adds	r0, #1
 800d2c2:	d12b      	bne.n	800d31c <_printf_float+0x23c>
 800d2c4:	e767      	b.n	800d196 <_printf_float+0xb6>
 800d2c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2ca:	f240 80dd 	bls.w	800d488 <_printf_float+0x3a8>
 800d2ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	f7f3 fc1f 	bl	8000b18 <__aeabi_dcmpeq>
 800d2da:	2800      	cmp	r0, #0
 800d2dc:	d033      	beq.n	800d346 <_printf_float+0x266>
 800d2de:	4a37      	ldr	r2, [pc, #220]	@ (800d3bc <_printf_float+0x2dc>)
 800d2e0:	2301      	movs	r3, #1
 800d2e2:	4631      	mov	r1, r6
 800d2e4:	4628      	mov	r0, r5
 800d2e6:	47b8      	blx	r7
 800d2e8:	3001      	adds	r0, #1
 800d2ea:	f43f af54 	beq.w	800d196 <_printf_float+0xb6>
 800d2ee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d2f2:	4543      	cmp	r3, r8
 800d2f4:	db02      	blt.n	800d2fc <_printf_float+0x21c>
 800d2f6:	6823      	ldr	r3, [r4, #0]
 800d2f8:	07d8      	lsls	r0, r3, #31
 800d2fa:	d50f      	bpl.n	800d31c <_printf_float+0x23c>
 800d2fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d300:	4631      	mov	r1, r6
 800d302:	4628      	mov	r0, r5
 800d304:	47b8      	blx	r7
 800d306:	3001      	adds	r0, #1
 800d308:	f43f af45 	beq.w	800d196 <_printf_float+0xb6>
 800d30c:	f04f 0900 	mov.w	r9, #0
 800d310:	f108 38ff 	add.w	r8, r8, #4294967295
 800d314:	f104 0a1a 	add.w	sl, r4, #26
 800d318:	45c8      	cmp	r8, r9
 800d31a:	dc09      	bgt.n	800d330 <_printf_float+0x250>
 800d31c:	6823      	ldr	r3, [r4, #0]
 800d31e:	079b      	lsls	r3, r3, #30
 800d320:	f100 8103 	bmi.w	800d52a <_printf_float+0x44a>
 800d324:	68e0      	ldr	r0, [r4, #12]
 800d326:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d328:	4298      	cmp	r0, r3
 800d32a:	bfb8      	it	lt
 800d32c:	4618      	movlt	r0, r3
 800d32e:	e734      	b.n	800d19a <_printf_float+0xba>
 800d330:	2301      	movs	r3, #1
 800d332:	4652      	mov	r2, sl
 800d334:	4631      	mov	r1, r6
 800d336:	4628      	mov	r0, r5
 800d338:	47b8      	blx	r7
 800d33a:	3001      	adds	r0, #1
 800d33c:	f43f af2b 	beq.w	800d196 <_printf_float+0xb6>
 800d340:	f109 0901 	add.w	r9, r9, #1
 800d344:	e7e8      	b.n	800d318 <_printf_float+0x238>
 800d346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d348:	2b00      	cmp	r3, #0
 800d34a:	dc39      	bgt.n	800d3c0 <_printf_float+0x2e0>
 800d34c:	4a1b      	ldr	r2, [pc, #108]	@ (800d3bc <_printf_float+0x2dc>)
 800d34e:	2301      	movs	r3, #1
 800d350:	4631      	mov	r1, r6
 800d352:	4628      	mov	r0, r5
 800d354:	47b8      	blx	r7
 800d356:	3001      	adds	r0, #1
 800d358:	f43f af1d 	beq.w	800d196 <_printf_float+0xb6>
 800d35c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d360:	ea59 0303 	orrs.w	r3, r9, r3
 800d364:	d102      	bne.n	800d36c <_printf_float+0x28c>
 800d366:	6823      	ldr	r3, [r4, #0]
 800d368:	07d9      	lsls	r1, r3, #31
 800d36a:	d5d7      	bpl.n	800d31c <_printf_float+0x23c>
 800d36c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d370:	4631      	mov	r1, r6
 800d372:	4628      	mov	r0, r5
 800d374:	47b8      	blx	r7
 800d376:	3001      	adds	r0, #1
 800d378:	f43f af0d 	beq.w	800d196 <_printf_float+0xb6>
 800d37c:	f04f 0a00 	mov.w	sl, #0
 800d380:	f104 0b1a 	add.w	fp, r4, #26
 800d384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d386:	425b      	negs	r3, r3
 800d388:	4553      	cmp	r3, sl
 800d38a:	dc01      	bgt.n	800d390 <_printf_float+0x2b0>
 800d38c:	464b      	mov	r3, r9
 800d38e:	e793      	b.n	800d2b8 <_printf_float+0x1d8>
 800d390:	2301      	movs	r3, #1
 800d392:	465a      	mov	r2, fp
 800d394:	4631      	mov	r1, r6
 800d396:	4628      	mov	r0, r5
 800d398:	47b8      	blx	r7
 800d39a:	3001      	adds	r0, #1
 800d39c:	f43f aefb 	beq.w	800d196 <_printf_float+0xb6>
 800d3a0:	f10a 0a01 	add.w	sl, sl, #1
 800d3a4:	e7ee      	b.n	800d384 <_printf_float+0x2a4>
 800d3a6:	bf00      	nop
 800d3a8:	7fefffff 	.word	0x7fefffff
 800d3ac:	0801032f 	.word	0x0801032f
 800d3b0:	0801032b 	.word	0x0801032b
 800d3b4:	08010337 	.word	0x08010337
 800d3b8:	08010333 	.word	0x08010333
 800d3bc:	0801033b 	.word	0x0801033b
 800d3c0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3c2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3c6:	4553      	cmp	r3, sl
 800d3c8:	bfa8      	it	ge
 800d3ca:	4653      	movge	r3, sl
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	4699      	mov	r9, r3
 800d3d0:	dc36      	bgt.n	800d440 <_printf_float+0x360>
 800d3d2:	f04f 0b00 	mov.w	fp, #0
 800d3d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3da:	f104 021a 	add.w	r2, r4, #26
 800d3de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3e0:	9306      	str	r3, [sp, #24]
 800d3e2:	eba3 0309 	sub.w	r3, r3, r9
 800d3e6:	455b      	cmp	r3, fp
 800d3e8:	dc31      	bgt.n	800d44e <_printf_float+0x36e>
 800d3ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3ec:	459a      	cmp	sl, r3
 800d3ee:	dc3a      	bgt.n	800d466 <_printf_float+0x386>
 800d3f0:	6823      	ldr	r3, [r4, #0]
 800d3f2:	07da      	lsls	r2, r3, #31
 800d3f4:	d437      	bmi.n	800d466 <_printf_float+0x386>
 800d3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f8:	ebaa 0903 	sub.w	r9, sl, r3
 800d3fc:	9b06      	ldr	r3, [sp, #24]
 800d3fe:	ebaa 0303 	sub.w	r3, sl, r3
 800d402:	4599      	cmp	r9, r3
 800d404:	bfa8      	it	ge
 800d406:	4699      	movge	r9, r3
 800d408:	f1b9 0f00 	cmp.w	r9, #0
 800d40c:	dc33      	bgt.n	800d476 <_printf_float+0x396>
 800d40e:	f04f 0800 	mov.w	r8, #0
 800d412:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d416:	f104 0b1a 	add.w	fp, r4, #26
 800d41a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d41c:	ebaa 0303 	sub.w	r3, sl, r3
 800d420:	eba3 0309 	sub.w	r3, r3, r9
 800d424:	4543      	cmp	r3, r8
 800d426:	f77f af79 	ble.w	800d31c <_printf_float+0x23c>
 800d42a:	2301      	movs	r3, #1
 800d42c:	465a      	mov	r2, fp
 800d42e:	4631      	mov	r1, r6
 800d430:	4628      	mov	r0, r5
 800d432:	47b8      	blx	r7
 800d434:	3001      	adds	r0, #1
 800d436:	f43f aeae 	beq.w	800d196 <_printf_float+0xb6>
 800d43a:	f108 0801 	add.w	r8, r8, #1
 800d43e:	e7ec      	b.n	800d41a <_printf_float+0x33a>
 800d440:	4642      	mov	r2, r8
 800d442:	4631      	mov	r1, r6
 800d444:	4628      	mov	r0, r5
 800d446:	47b8      	blx	r7
 800d448:	3001      	adds	r0, #1
 800d44a:	d1c2      	bne.n	800d3d2 <_printf_float+0x2f2>
 800d44c:	e6a3      	b.n	800d196 <_printf_float+0xb6>
 800d44e:	2301      	movs	r3, #1
 800d450:	4631      	mov	r1, r6
 800d452:	4628      	mov	r0, r5
 800d454:	9206      	str	r2, [sp, #24]
 800d456:	47b8      	blx	r7
 800d458:	3001      	adds	r0, #1
 800d45a:	f43f ae9c 	beq.w	800d196 <_printf_float+0xb6>
 800d45e:	9a06      	ldr	r2, [sp, #24]
 800d460:	f10b 0b01 	add.w	fp, fp, #1
 800d464:	e7bb      	b.n	800d3de <_printf_float+0x2fe>
 800d466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d46a:	4631      	mov	r1, r6
 800d46c:	4628      	mov	r0, r5
 800d46e:	47b8      	blx	r7
 800d470:	3001      	adds	r0, #1
 800d472:	d1c0      	bne.n	800d3f6 <_printf_float+0x316>
 800d474:	e68f      	b.n	800d196 <_printf_float+0xb6>
 800d476:	9a06      	ldr	r2, [sp, #24]
 800d478:	464b      	mov	r3, r9
 800d47a:	4442      	add	r2, r8
 800d47c:	4631      	mov	r1, r6
 800d47e:	4628      	mov	r0, r5
 800d480:	47b8      	blx	r7
 800d482:	3001      	adds	r0, #1
 800d484:	d1c3      	bne.n	800d40e <_printf_float+0x32e>
 800d486:	e686      	b.n	800d196 <_printf_float+0xb6>
 800d488:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d48c:	f1ba 0f01 	cmp.w	sl, #1
 800d490:	dc01      	bgt.n	800d496 <_printf_float+0x3b6>
 800d492:	07db      	lsls	r3, r3, #31
 800d494:	d536      	bpl.n	800d504 <_printf_float+0x424>
 800d496:	2301      	movs	r3, #1
 800d498:	4642      	mov	r2, r8
 800d49a:	4631      	mov	r1, r6
 800d49c:	4628      	mov	r0, r5
 800d49e:	47b8      	blx	r7
 800d4a0:	3001      	adds	r0, #1
 800d4a2:	f43f ae78 	beq.w	800d196 <_printf_float+0xb6>
 800d4a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4aa:	4631      	mov	r1, r6
 800d4ac:	4628      	mov	r0, r5
 800d4ae:	47b8      	blx	r7
 800d4b0:	3001      	adds	r0, #1
 800d4b2:	f43f ae70 	beq.w	800d196 <_printf_float+0xb6>
 800d4b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	2300      	movs	r3, #0
 800d4be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4c2:	f7f3 fb29 	bl	8000b18 <__aeabi_dcmpeq>
 800d4c6:	b9c0      	cbnz	r0, 800d4fa <_printf_float+0x41a>
 800d4c8:	4653      	mov	r3, sl
 800d4ca:	f108 0201 	add.w	r2, r8, #1
 800d4ce:	4631      	mov	r1, r6
 800d4d0:	4628      	mov	r0, r5
 800d4d2:	47b8      	blx	r7
 800d4d4:	3001      	adds	r0, #1
 800d4d6:	d10c      	bne.n	800d4f2 <_printf_float+0x412>
 800d4d8:	e65d      	b.n	800d196 <_printf_float+0xb6>
 800d4da:	2301      	movs	r3, #1
 800d4dc:	465a      	mov	r2, fp
 800d4de:	4631      	mov	r1, r6
 800d4e0:	4628      	mov	r0, r5
 800d4e2:	47b8      	blx	r7
 800d4e4:	3001      	adds	r0, #1
 800d4e6:	f43f ae56 	beq.w	800d196 <_printf_float+0xb6>
 800d4ea:	f108 0801 	add.w	r8, r8, #1
 800d4ee:	45d0      	cmp	r8, sl
 800d4f0:	dbf3      	blt.n	800d4da <_printf_float+0x3fa>
 800d4f2:	464b      	mov	r3, r9
 800d4f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d4f8:	e6df      	b.n	800d2ba <_printf_float+0x1da>
 800d4fa:	f04f 0800 	mov.w	r8, #0
 800d4fe:	f104 0b1a 	add.w	fp, r4, #26
 800d502:	e7f4      	b.n	800d4ee <_printf_float+0x40e>
 800d504:	2301      	movs	r3, #1
 800d506:	4642      	mov	r2, r8
 800d508:	e7e1      	b.n	800d4ce <_printf_float+0x3ee>
 800d50a:	2301      	movs	r3, #1
 800d50c:	464a      	mov	r2, r9
 800d50e:	4631      	mov	r1, r6
 800d510:	4628      	mov	r0, r5
 800d512:	47b8      	blx	r7
 800d514:	3001      	adds	r0, #1
 800d516:	f43f ae3e 	beq.w	800d196 <_printf_float+0xb6>
 800d51a:	f108 0801 	add.w	r8, r8, #1
 800d51e:	68e3      	ldr	r3, [r4, #12]
 800d520:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d522:	1a5b      	subs	r3, r3, r1
 800d524:	4543      	cmp	r3, r8
 800d526:	dcf0      	bgt.n	800d50a <_printf_float+0x42a>
 800d528:	e6fc      	b.n	800d324 <_printf_float+0x244>
 800d52a:	f04f 0800 	mov.w	r8, #0
 800d52e:	f104 0919 	add.w	r9, r4, #25
 800d532:	e7f4      	b.n	800d51e <_printf_float+0x43e>

0800d534 <_printf_common>:
 800d534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d538:	4616      	mov	r6, r2
 800d53a:	4698      	mov	r8, r3
 800d53c:	688a      	ldr	r2, [r1, #8]
 800d53e:	690b      	ldr	r3, [r1, #16]
 800d540:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d544:	4293      	cmp	r3, r2
 800d546:	bfb8      	it	lt
 800d548:	4613      	movlt	r3, r2
 800d54a:	6033      	str	r3, [r6, #0]
 800d54c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d550:	4607      	mov	r7, r0
 800d552:	460c      	mov	r4, r1
 800d554:	b10a      	cbz	r2, 800d55a <_printf_common+0x26>
 800d556:	3301      	adds	r3, #1
 800d558:	6033      	str	r3, [r6, #0]
 800d55a:	6823      	ldr	r3, [r4, #0]
 800d55c:	0699      	lsls	r1, r3, #26
 800d55e:	bf42      	ittt	mi
 800d560:	6833      	ldrmi	r3, [r6, #0]
 800d562:	3302      	addmi	r3, #2
 800d564:	6033      	strmi	r3, [r6, #0]
 800d566:	6825      	ldr	r5, [r4, #0]
 800d568:	f015 0506 	ands.w	r5, r5, #6
 800d56c:	d106      	bne.n	800d57c <_printf_common+0x48>
 800d56e:	f104 0a19 	add.w	sl, r4, #25
 800d572:	68e3      	ldr	r3, [r4, #12]
 800d574:	6832      	ldr	r2, [r6, #0]
 800d576:	1a9b      	subs	r3, r3, r2
 800d578:	42ab      	cmp	r3, r5
 800d57a:	dc26      	bgt.n	800d5ca <_printf_common+0x96>
 800d57c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d580:	6822      	ldr	r2, [r4, #0]
 800d582:	3b00      	subs	r3, #0
 800d584:	bf18      	it	ne
 800d586:	2301      	movne	r3, #1
 800d588:	0692      	lsls	r2, r2, #26
 800d58a:	d42b      	bmi.n	800d5e4 <_printf_common+0xb0>
 800d58c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d590:	4641      	mov	r1, r8
 800d592:	4638      	mov	r0, r7
 800d594:	47c8      	blx	r9
 800d596:	3001      	adds	r0, #1
 800d598:	d01e      	beq.n	800d5d8 <_printf_common+0xa4>
 800d59a:	6823      	ldr	r3, [r4, #0]
 800d59c:	6922      	ldr	r2, [r4, #16]
 800d59e:	f003 0306 	and.w	r3, r3, #6
 800d5a2:	2b04      	cmp	r3, #4
 800d5a4:	bf02      	ittt	eq
 800d5a6:	68e5      	ldreq	r5, [r4, #12]
 800d5a8:	6833      	ldreq	r3, [r6, #0]
 800d5aa:	1aed      	subeq	r5, r5, r3
 800d5ac:	68a3      	ldr	r3, [r4, #8]
 800d5ae:	bf0c      	ite	eq
 800d5b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5b4:	2500      	movne	r5, #0
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	bfc4      	itt	gt
 800d5ba:	1a9b      	subgt	r3, r3, r2
 800d5bc:	18ed      	addgt	r5, r5, r3
 800d5be:	2600      	movs	r6, #0
 800d5c0:	341a      	adds	r4, #26
 800d5c2:	42b5      	cmp	r5, r6
 800d5c4:	d11a      	bne.n	800d5fc <_printf_common+0xc8>
 800d5c6:	2000      	movs	r0, #0
 800d5c8:	e008      	b.n	800d5dc <_printf_common+0xa8>
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	4652      	mov	r2, sl
 800d5ce:	4641      	mov	r1, r8
 800d5d0:	4638      	mov	r0, r7
 800d5d2:	47c8      	blx	r9
 800d5d4:	3001      	adds	r0, #1
 800d5d6:	d103      	bne.n	800d5e0 <_printf_common+0xac>
 800d5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5e0:	3501      	adds	r5, #1
 800d5e2:	e7c6      	b.n	800d572 <_printf_common+0x3e>
 800d5e4:	18e1      	adds	r1, r4, r3
 800d5e6:	1c5a      	adds	r2, r3, #1
 800d5e8:	2030      	movs	r0, #48	@ 0x30
 800d5ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d5ee:	4422      	add	r2, r4
 800d5f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d5f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d5f8:	3302      	adds	r3, #2
 800d5fa:	e7c7      	b.n	800d58c <_printf_common+0x58>
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	4622      	mov	r2, r4
 800d600:	4641      	mov	r1, r8
 800d602:	4638      	mov	r0, r7
 800d604:	47c8      	blx	r9
 800d606:	3001      	adds	r0, #1
 800d608:	d0e6      	beq.n	800d5d8 <_printf_common+0xa4>
 800d60a:	3601      	adds	r6, #1
 800d60c:	e7d9      	b.n	800d5c2 <_printf_common+0x8e>
	...

0800d610 <_printf_i>:
 800d610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d614:	7e0f      	ldrb	r7, [r1, #24]
 800d616:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d618:	2f78      	cmp	r7, #120	@ 0x78
 800d61a:	4691      	mov	r9, r2
 800d61c:	4680      	mov	r8, r0
 800d61e:	460c      	mov	r4, r1
 800d620:	469a      	mov	sl, r3
 800d622:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d626:	d807      	bhi.n	800d638 <_printf_i+0x28>
 800d628:	2f62      	cmp	r7, #98	@ 0x62
 800d62a:	d80a      	bhi.n	800d642 <_printf_i+0x32>
 800d62c:	2f00      	cmp	r7, #0
 800d62e:	f000 80d1 	beq.w	800d7d4 <_printf_i+0x1c4>
 800d632:	2f58      	cmp	r7, #88	@ 0x58
 800d634:	f000 80b8 	beq.w	800d7a8 <_printf_i+0x198>
 800d638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d63c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d640:	e03a      	b.n	800d6b8 <_printf_i+0xa8>
 800d642:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d646:	2b15      	cmp	r3, #21
 800d648:	d8f6      	bhi.n	800d638 <_printf_i+0x28>
 800d64a:	a101      	add	r1, pc, #4	@ (adr r1, 800d650 <_printf_i+0x40>)
 800d64c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d650:	0800d6a9 	.word	0x0800d6a9
 800d654:	0800d6bd 	.word	0x0800d6bd
 800d658:	0800d639 	.word	0x0800d639
 800d65c:	0800d639 	.word	0x0800d639
 800d660:	0800d639 	.word	0x0800d639
 800d664:	0800d639 	.word	0x0800d639
 800d668:	0800d6bd 	.word	0x0800d6bd
 800d66c:	0800d639 	.word	0x0800d639
 800d670:	0800d639 	.word	0x0800d639
 800d674:	0800d639 	.word	0x0800d639
 800d678:	0800d639 	.word	0x0800d639
 800d67c:	0800d7bb 	.word	0x0800d7bb
 800d680:	0800d6e7 	.word	0x0800d6e7
 800d684:	0800d775 	.word	0x0800d775
 800d688:	0800d639 	.word	0x0800d639
 800d68c:	0800d639 	.word	0x0800d639
 800d690:	0800d7dd 	.word	0x0800d7dd
 800d694:	0800d639 	.word	0x0800d639
 800d698:	0800d6e7 	.word	0x0800d6e7
 800d69c:	0800d639 	.word	0x0800d639
 800d6a0:	0800d639 	.word	0x0800d639
 800d6a4:	0800d77d 	.word	0x0800d77d
 800d6a8:	6833      	ldr	r3, [r6, #0]
 800d6aa:	1d1a      	adds	r2, r3, #4
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	6032      	str	r2, [r6, #0]
 800d6b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6b8:	2301      	movs	r3, #1
 800d6ba:	e09c      	b.n	800d7f6 <_printf_i+0x1e6>
 800d6bc:	6833      	ldr	r3, [r6, #0]
 800d6be:	6820      	ldr	r0, [r4, #0]
 800d6c0:	1d19      	adds	r1, r3, #4
 800d6c2:	6031      	str	r1, [r6, #0]
 800d6c4:	0606      	lsls	r6, r0, #24
 800d6c6:	d501      	bpl.n	800d6cc <_printf_i+0xbc>
 800d6c8:	681d      	ldr	r5, [r3, #0]
 800d6ca:	e003      	b.n	800d6d4 <_printf_i+0xc4>
 800d6cc:	0645      	lsls	r5, r0, #25
 800d6ce:	d5fb      	bpl.n	800d6c8 <_printf_i+0xb8>
 800d6d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d6d4:	2d00      	cmp	r5, #0
 800d6d6:	da03      	bge.n	800d6e0 <_printf_i+0xd0>
 800d6d8:	232d      	movs	r3, #45	@ 0x2d
 800d6da:	426d      	negs	r5, r5
 800d6dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d6e0:	4858      	ldr	r0, [pc, #352]	@ (800d844 <_printf_i+0x234>)
 800d6e2:	230a      	movs	r3, #10
 800d6e4:	e011      	b.n	800d70a <_printf_i+0xfa>
 800d6e6:	6821      	ldr	r1, [r4, #0]
 800d6e8:	6833      	ldr	r3, [r6, #0]
 800d6ea:	0608      	lsls	r0, r1, #24
 800d6ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800d6f0:	d402      	bmi.n	800d6f8 <_printf_i+0xe8>
 800d6f2:	0649      	lsls	r1, r1, #25
 800d6f4:	bf48      	it	mi
 800d6f6:	b2ad      	uxthmi	r5, r5
 800d6f8:	2f6f      	cmp	r7, #111	@ 0x6f
 800d6fa:	4852      	ldr	r0, [pc, #328]	@ (800d844 <_printf_i+0x234>)
 800d6fc:	6033      	str	r3, [r6, #0]
 800d6fe:	bf14      	ite	ne
 800d700:	230a      	movne	r3, #10
 800d702:	2308      	moveq	r3, #8
 800d704:	2100      	movs	r1, #0
 800d706:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d70a:	6866      	ldr	r6, [r4, #4]
 800d70c:	60a6      	str	r6, [r4, #8]
 800d70e:	2e00      	cmp	r6, #0
 800d710:	db05      	blt.n	800d71e <_printf_i+0x10e>
 800d712:	6821      	ldr	r1, [r4, #0]
 800d714:	432e      	orrs	r6, r5
 800d716:	f021 0104 	bic.w	r1, r1, #4
 800d71a:	6021      	str	r1, [r4, #0]
 800d71c:	d04b      	beq.n	800d7b6 <_printf_i+0x1a6>
 800d71e:	4616      	mov	r6, r2
 800d720:	fbb5 f1f3 	udiv	r1, r5, r3
 800d724:	fb03 5711 	mls	r7, r3, r1, r5
 800d728:	5dc7      	ldrb	r7, [r0, r7]
 800d72a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d72e:	462f      	mov	r7, r5
 800d730:	42bb      	cmp	r3, r7
 800d732:	460d      	mov	r5, r1
 800d734:	d9f4      	bls.n	800d720 <_printf_i+0x110>
 800d736:	2b08      	cmp	r3, #8
 800d738:	d10b      	bne.n	800d752 <_printf_i+0x142>
 800d73a:	6823      	ldr	r3, [r4, #0]
 800d73c:	07df      	lsls	r7, r3, #31
 800d73e:	d508      	bpl.n	800d752 <_printf_i+0x142>
 800d740:	6923      	ldr	r3, [r4, #16]
 800d742:	6861      	ldr	r1, [r4, #4]
 800d744:	4299      	cmp	r1, r3
 800d746:	bfde      	ittt	le
 800d748:	2330      	movle	r3, #48	@ 0x30
 800d74a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d74e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d752:	1b92      	subs	r2, r2, r6
 800d754:	6122      	str	r2, [r4, #16]
 800d756:	f8cd a000 	str.w	sl, [sp]
 800d75a:	464b      	mov	r3, r9
 800d75c:	aa03      	add	r2, sp, #12
 800d75e:	4621      	mov	r1, r4
 800d760:	4640      	mov	r0, r8
 800d762:	f7ff fee7 	bl	800d534 <_printf_common>
 800d766:	3001      	adds	r0, #1
 800d768:	d14a      	bne.n	800d800 <_printf_i+0x1f0>
 800d76a:	f04f 30ff 	mov.w	r0, #4294967295
 800d76e:	b004      	add	sp, #16
 800d770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d774:	6823      	ldr	r3, [r4, #0]
 800d776:	f043 0320 	orr.w	r3, r3, #32
 800d77a:	6023      	str	r3, [r4, #0]
 800d77c:	4832      	ldr	r0, [pc, #200]	@ (800d848 <_printf_i+0x238>)
 800d77e:	2778      	movs	r7, #120	@ 0x78
 800d780:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d784:	6823      	ldr	r3, [r4, #0]
 800d786:	6831      	ldr	r1, [r6, #0]
 800d788:	061f      	lsls	r7, r3, #24
 800d78a:	f851 5b04 	ldr.w	r5, [r1], #4
 800d78e:	d402      	bmi.n	800d796 <_printf_i+0x186>
 800d790:	065f      	lsls	r7, r3, #25
 800d792:	bf48      	it	mi
 800d794:	b2ad      	uxthmi	r5, r5
 800d796:	6031      	str	r1, [r6, #0]
 800d798:	07d9      	lsls	r1, r3, #31
 800d79a:	bf44      	itt	mi
 800d79c:	f043 0320 	orrmi.w	r3, r3, #32
 800d7a0:	6023      	strmi	r3, [r4, #0]
 800d7a2:	b11d      	cbz	r5, 800d7ac <_printf_i+0x19c>
 800d7a4:	2310      	movs	r3, #16
 800d7a6:	e7ad      	b.n	800d704 <_printf_i+0xf4>
 800d7a8:	4826      	ldr	r0, [pc, #152]	@ (800d844 <_printf_i+0x234>)
 800d7aa:	e7e9      	b.n	800d780 <_printf_i+0x170>
 800d7ac:	6823      	ldr	r3, [r4, #0]
 800d7ae:	f023 0320 	bic.w	r3, r3, #32
 800d7b2:	6023      	str	r3, [r4, #0]
 800d7b4:	e7f6      	b.n	800d7a4 <_printf_i+0x194>
 800d7b6:	4616      	mov	r6, r2
 800d7b8:	e7bd      	b.n	800d736 <_printf_i+0x126>
 800d7ba:	6833      	ldr	r3, [r6, #0]
 800d7bc:	6825      	ldr	r5, [r4, #0]
 800d7be:	6961      	ldr	r1, [r4, #20]
 800d7c0:	1d18      	adds	r0, r3, #4
 800d7c2:	6030      	str	r0, [r6, #0]
 800d7c4:	062e      	lsls	r6, r5, #24
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	d501      	bpl.n	800d7ce <_printf_i+0x1be>
 800d7ca:	6019      	str	r1, [r3, #0]
 800d7cc:	e002      	b.n	800d7d4 <_printf_i+0x1c4>
 800d7ce:	0668      	lsls	r0, r5, #25
 800d7d0:	d5fb      	bpl.n	800d7ca <_printf_i+0x1ba>
 800d7d2:	8019      	strh	r1, [r3, #0]
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	6123      	str	r3, [r4, #16]
 800d7d8:	4616      	mov	r6, r2
 800d7da:	e7bc      	b.n	800d756 <_printf_i+0x146>
 800d7dc:	6833      	ldr	r3, [r6, #0]
 800d7de:	1d1a      	adds	r2, r3, #4
 800d7e0:	6032      	str	r2, [r6, #0]
 800d7e2:	681e      	ldr	r6, [r3, #0]
 800d7e4:	6862      	ldr	r2, [r4, #4]
 800d7e6:	2100      	movs	r1, #0
 800d7e8:	4630      	mov	r0, r6
 800d7ea:	f7f2 fd19 	bl	8000220 <memchr>
 800d7ee:	b108      	cbz	r0, 800d7f4 <_printf_i+0x1e4>
 800d7f0:	1b80      	subs	r0, r0, r6
 800d7f2:	6060      	str	r0, [r4, #4]
 800d7f4:	6863      	ldr	r3, [r4, #4]
 800d7f6:	6123      	str	r3, [r4, #16]
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d7fe:	e7aa      	b.n	800d756 <_printf_i+0x146>
 800d800:	6923      	ldr	r3, [r4, #16]
 800d802:	4632      	mov	r2, r6
 800d804:	4649      	mov	r1, r9
 800d806:	4640      	mov	r0, r8
 800d808:	47d0      	blx	sl
 800d80a:	3001      	adds	r0, #1
 800d80c:	d0ad      	beq.n	800d76a <_printf_i+0x15a>
 800d80e:	6823      	ldr	r3, [r4, #0]
 800d810:	079b      	lsls	r3, r3, #30
 800d812:	d413      	bmi.n	800d83c <_printf_i+0x22c>
 800d814:	68e0      	ldr	r0, [r4, #12]
 800d816:	9b03      	ldr	r3, [sp, #12]
 800d818:	4298      	cmp	r0, r3
 800d81a:	bfb8      	it	lt
 800d81c:	4618      	movlt	r0, r3
 800d81e:	e7a6      	b.n	800d76e <_printf_i+0x15e>
 800d820:	2301      	movs	r3, #1
 800d822:	4632      	mov	r2, r6
 800d824:	4649      	mov	r1, r9
 800d826:	4640      	mov	r0, r8
 800d828:	47d0      	blx	sl
 800d82a:	3001      	adds	r0, #1
 800d82c:	d09d      	beq.n	800d76a <_printf_i+0x15a>
 800d82e:	3501      	adds	r5, #1
 800d830:	68e3      	ldr	r3, [r4, #12]
 800d832:	9903      	ldr	r1, [sp, #12]
 800d834:	1a5b      	subs	r3, r3, r1
 800d836:	42ab      	cmp	r3, r5
 800d838:	dcf2      	bgt.n	800d820 <_printf_i+0x210>
 800d83a:	e7eb      	b.n	800d814 <_printf_i+0x204>
 800d83c:	2500      	movs	r5, #0
 800d83e:	f104 0619 	add.w	r6, r4, #25
 800d842:	e7f5      	b.n	800d830 <_printf_i+0x220>
 800d844:	0801033d 	.word	0x0801033d
 800d848:	0801034e 	.word	0x0801034e

0800d84c <std>:
 800d84c:	2300      	movs	r3, #0
 800d84e:	b510      	push	{r4, lr}
 800d850:	4604      	mov	r4, r0
 800d852:	e9c0 3300 	strd	r3, r3, [r0]
 800d856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d85a:	6083      	str	r3, [r0, #8]
 800d85c:	8181      	strh	r1, [r0, #12]
 800d85e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d860:	81c2      	strh	r2, [r0, #14]
 800d862:	6183      	str	r3, [r0, #24]
 800d864:	4619      	mov	r1, r3
 800d866:	2208      	movs	r2, #8
 800d868:	305c      	adds	r0, #92	@ 0x5c
 800d86a:	f000 f966 	bl	800db3a <memset>
 800d86e:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a4 <std+0x58>)
 800d870:	6263      	str	r3, [r4, #36]	@ 0x24
 800d872:	4b0d      	ldr	r3, [pc, #52]	@ (800d8a8 <std+0x5c>)
 800d874:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d876:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ac <std+0x60>)
 800d878:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d87a:	4b0d      	ldr	r3, [pc, #52]	@ (800d8b0 <std+0x64>)
 800d87c:	6323      	str	r3, [r4, #48]	@ 0x30
 800d87e:	4b0d      	ldr	r3, [pc, #52]	@ (800d8b4 <std+0x68>)
 800d880:	6224      	str	r4, [r4, #32]
 800d882:	429c      	cmp	r4, r3
 800d884:	d006      	beq.n	800d894 <std+0x48>
 800d886:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d88a:	4294      	cmp	r4, r2
 800d88c:	d002      	beq.n	800d894 <std+0x48>
 800d88e:	33d0      	adds	r3, #208	@ 0xd0
 800d890:	429c      	cmp	r4, r3
 800d892:	d105      	bne.n	800d8a0 <std+0x54>
 800d894:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d89c:	f000 b9ec 	b.w	800dc78 <__retarget_lock_init_recursive>
 800d8a0:	bd10      	pop	{r4, pc}
 800d8a2:	bf00      	nop
 800d8a4:	0800da81 	.word	0x0800da81
 800d8a8:	0800daa3 	.word	0x0800daa3
 800d8ac:	0800dadb 	.word	0x0800dadb
 800d8b0:	0800daff 	.word	0x0800daff
 800d8b4:	20003d98 	.word	0x20003d98

0800d8b8 <stdio_exit_handler>:
 800d8b8:	4a02      	ldr	r2, [pc, #8]	@ (800d8c4 <stdio_exit_handler+0xc>)
 800d8ba:	4903      	ldr	r1, [pc, #12]	@ (800d8c8 <stdio_exit_handler+0x10>)
 800d8bc:	4803      	ldr	r0, [pc, #12]	@ (800d8cc <stdio_exit_handler+0x14>)
 800d8be:	f000 b869 	b.w	800d994 <_fwalk_sglue>
 800d8c2:	bf00      	nop
 800d8c4:	2000019c 	.word	0x2000019c
 800d8c8:	0800f645 	.word	0x0800f645
 800d8cc:	200001ac 	.word	0x200001ac

0800d8d0 <cleanup_stdio>:
 800d8d0:	6841      	ldr	r1, [r0, #4]
 800d8d2:	4b0c      	ldr	r3, [pc, #48]	@ (800d904 <cleanup_stdio+0x34>)
 800d8d4:	4299      	cmp	r1, r3
 800d8d6:	b510      	push	{r4, lr}
 800d8d8:	4604      	mov	r4, r0
 800d8da:	d001      	beq.n	800d8e0 <cleanup_stdio+0x10>
 800d8dc:	f001 feb2 	bl	800f644 <_fflush_r>
 800d8e0:	68a1      	ldr	r1, [r4, #8]
 800d8e2:	4b09      	ldr	r3, [pc, #36]	@ (800d908 <cleanup_stdio+0x38>)
 800d8e4:	4299      	cmp	r1, r3
 800d8e6:	d002      	beq.n	800d8ee <cleanup_stdio+0x1e>
 800d8e8:	4620      	mov	r0, r4
 800d8ea:	f001 feab 	bl	800f644 <_fflush_r>
 800d8ee:	68e1      	ldr	r1, [r4, #12]
 800d8f0:	4b06      	ldr	r3, [pc, #24]	@ (800d90c <cleanup_stdio+0x3c>)
 800d8f2:	4299      	cmp	r1, r3
 800d8f4:	d004      	beq.n	800d900 <cleanup_stdio+0x30>
 800d8f6:	4620      	mov	r0, r4
 800d8f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8fc:	f001 bea2 	b.w	800f644 <_fflush_r>
 800d900:	bd10      	pop	{r4, pc}
 800d902:	bf00      	nop
 800d904:	20003d98 	.word	0x20003d98
 800d908:	20003e00 	.word	0x20003e00
 800d90c:	20003e68 	.word	0x20003e68

0800d910 <global_stdio_init.part.0>:
 800d910:	b510      	push	{r4, lr}
 800d912:	4b0b      	ldr	r3, [pc, #44]	@ (800d940 <global_stdio_init.part.0+0x30>)
 800d914:	4c0b      	ldr	r4, [pc, #44]	@ (800d944 <global_stdio_init.part.0+0x34>)
 800d916:	4a0c      	ldr	r2, [pc, #48]	@ (800d948 <global_stdio_init.part.0+0x38>)
 800d918:	601a      	str	r2, [r3, #0]
 800d91a:	4620      	mov	r0, r4
 800d91c:	2200      	movs	r2, #0
 800d91e:	2104      	movs	r1, #4
 800d920:	f7ff ff94 	bl	800d84c <std>
 800d924:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d928:	2201      	movs	r2, #1
 800d92a:	2109      	movs	r1, #9
 800d92c:	f7ff ff8e 	bl	800d84c <std>
 800d930:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d934:	2202      	movs	r2, #2
 800d936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d93a:	2112      	movs	r1, #18
 800d93c:	f7ff bf86 	b.w	800d84c <std>
 800d940:	20003ed0 	.word	0x20003ed0
 800d944:	20003d98 	.word	0x20003d98
 800d948:	0800d8b9 	.word	0x0800d8b9

0800d94c <__sfp_lock_acquire>:
 800d94c:	4801      	ldr	r0, [pc, #4]	@ (800d954 <__sfp_lock_acquire+0x8>)
 800d94e:	f000 b994 	b.w	800dc7a <__retarget_lock_acquire_recursive>
 800d952:	bf00      	nop
 800d954:	20003ed9 	.word	0x20003ed9

0800d958 <__sfp_lock_release>:
 800d958:	4801      	ldr	r0, [pc, #4]	@ (800d960 <__sfp_lock_release+0x8>)
 800d95a:	f000 b98f 	b.w	800dc7c <__retarget_lock_release_recursive>
 800d95e:	bf00      	nop
 800d960:	20003ed9 	.word	0x20003ed9

0800d964 <__sinit>:
 800d964:	b510      	push	{r4, lr}
 800d966:	4604      	mov	r4, r0
 800d968:	f7ff fff0 	bl	800d94c <__sfp_lock_acquire>
 800d96c:	6a23      	ldr	r3, [r4, #32]
 800d96e:	b11b      	cbz	r3, 800d978 <__sinit+0x14>
 800d970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d974:	f7ff bff0 	b.w	800d958 <__sfp_lock_release>
 800d978:	4b04      	ldr	r3, [pc, #16]	@ (800d98c <__sinit+0x28>)
 800d97a:	6223      	str	r3, [r4, #32]
 800d97c:	4b04      	ldr	r3, [pc, #16]	@ (800d990 <__sinit+0x2c>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d1f5      	bne.n	800d970 <__sinit+0xc>
 800d984:	f7ff ffc4 	bl	800d910 <global_stdio_init.part.0>
 800d988:	e7f2      	b.n	800d970 <__sinit+0xc>
 800d98a:	bf00      	nop
 800d98c:	0800d8d1 	.word	0x0800d8d1
 800d990:	20003ed0 	.word	0x20003ed0

0800d994 <_fwalk_sglue>:
 800d994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d998:	4607      	mov	r7, r0
 800d99a:	4688      	mov	r8, r1
 800d99c:	4614      	mov	r4, r2
 800d99e:	2600      	movs	r6, #0
 800d9a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d9a4:	f1b9 0901 	subs.w	r9, r9, #1
 800d9a8:	d505      	bpl.n	800d9b6 <_fwalk_sglue+0x22>
 800d9aa:	6824      	ldr	r4, [r4, #0]
 800d9ac:	2c00      	cmp	r4, #0
 800d9ae:	d1f7      	bne.n	800d9a0 <_fwalk_sglue+0xc>
 800d9b0:	4630      	mov	r0, r6
 800d9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9b6:	89ab      	ldrh	r3, [r5, #12]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d907      	bls.n	800d9cc <_fwalk_sglue+0x38>
 800d9bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d9c0:	3301      	adds	r3, #1
 800d9c2:	d003      	beq.n	800d9cc <_fwalk_sglue+0x38>
 800d9c4:	4629      	mov	r1, r5
 800d9c6:	4638      	mov	r0, r7
 800d9c8:	47c0      	blx	r8
 800d9ca:	4306      	orrs	r6, r0
 800d9cc:	3568      	adds	r5, #104	@ 0x68
 800d9ce:	e7e9      	b.n	800d9a4 <_fwalk_sglue+0x10>

0800d9d0 <sniprintf>:
 800d9d0:	b40c      	push	{r2, r3}
 800d9d2:	b530      	push	{r4, r5, lr}
 800d9d4:	4b18      	ldr	r3, [pc, #96]	@ (800da38 <sniprintf+0x68>)
 800d9d6:	1e0c      	subs	r4, r1, #0
 800d9d8:	681d      	ldr	r5, [r3, #0]
 800d9da:	b09d      	sub	sp, #116	@ 0x74
 800d9dc:	da08      	bge.n	800d9f0 <sniprintf+0x20>
 800d9de:	238b      	movs	r3, #139	@ 0x8b
 800d9e0:	602b      	str	r3, [r5, #0]
 800d9e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e6:	b01d      	add	sp, #116	@ 0x74
 800d9e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d9ec:	b002      	add	sp, #8
 800d9ee:	4770      	bx	lr
 800d9f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d9f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d9f8:	f04f 0300 	mov.w	r3, #0
 800d9fc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d9fe:	bf14      	ite	ne
 800da00:	f104 33ff 	addne.w	r3, r4, #4294967295
 800da04:	4623      	moveq	r3, r4
 800da06:	9304      	str	r3, [sp, #16]
 800da08:	9307      	str	r3, [sp, #28]
 800da0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da0e:	9002      	str	r0, [sp, #8]
 800da10:	9006      	str	r0, [sp, #24]
 800da12:	f8ad 3016 	strh.w	r3, [sp, #22]
 800da16:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800da18:	ab21      	add	r3, sp, #132	@ 0x84
 800da1a:	a902      	add	r1, sp, #8
 800da1c:	4628      	mov	r0, r5
 800da1e:	9301      	str	r3, [sp, #4]
 800da20:	f001 fc90 	bl	800f344 <_svfiprintf_r>
 800da24:	1c43      	adds	r3, r0, #1
 800da26:	bfbc      	itt	lt
 800da28:	238b      	movlt	r3, #139	@ 0x8b
 800da2a:	602b      	strlt	r3, [r5, #0]
 800da2c:	2c00      	cmp	r4, #0
 800da2e:	d0da      	beq.n	800d9e6 <sniprintf+0x16>
 800da30:	9b02      	ldr	r3, [sp, #8]
 800da32:	2200      	movs	r2, #0
 800da34:	701a      	strb	r2, [r3, #0]
 800da36:	e7d6      	b.n	800d9e6 <sniprintf+0x16>
 800da38:	200001a8 	.word	0x200001a8

0800da3c <siprintf>:
 800da3c:	b40e      	push	{r1, r2, r3}
 800da3e:	b510      	push	{r4, lr}
 800da40:	b09d      	sub	sp, #116	@ 0x74
 800da42:	ab1f      	add	r3, sp, #124	@ 0x7c
 800da44:	9002      	str	r0, [sp, #8]
 800da46:	9006      	str	r0, [sp, #24]
 800da48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800da4c:	480a      	ldr	r0, [pc, #40]	@ (800da78 <siprintf+0x3c>)
 800da4e:	9107      	str	r1, [sp, #28]
 800da50:	9104      	str	r1, [sp, #16]
 800da52:	490a      	ldr	r1, [pc, #40]	@ (800da7c <siprintf+0x40>)
 800da54:	f853 2b04 	ldr.w	r2, [r3], #4
 800da58:	9105      	str	r1, [sp, #20]
 800da5a:	2400      	movs	r4, #0
 800da5c:	a902      	add	r1, sp, #8
 800da5e:	6800      	ldr	r0, [r0, #0]
 800da60:	9301      	str	r3, [sp, #4]
 800da62:	941b      	str	r4, [sp, #108]	@ 0x6c
 800da64:	f001 fc6e 	bl	800f344 <_svfiprintf_r>
 800da68:	9b02      	ldr	r3, [sp, #8]
 800da6a:	701c      	strb	r4, [r3, #0]
 800da6c:	b01d      	add	sp, #116	@ 0x74
 800da6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da72:	b003      	add	sp, #12
 800da74:	4770      	bx	lr
 800da76:	bf00      	nop
 800da78:	200001a8 	.word	0x200001a8
 800da7c:	ffff0208 	.word	0xffff0208

0800da80 <__sread>:
 800da80:	b510      	push	{r4, lr}
 800da82:	460c      	mov	r4, r1
 800da84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da88:	f000 f8a8 	bl	800dbdc <_read_r>
 800da8c:	2800      	cmp	r0, #0
 800da8e:	bfab      	itete	ge
 800da90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800da92:	89a3      	ldrhlt	r3, [r4, #12]
 800da94:	181b      	addge	r3, r3, r0
 800da96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da9a:	bfac      	ite	ge
 800da9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da9e:	81a3      	strhlt	r3, [r4, #12]
 800daa0:	bd10      	pop	{r4, pc}

0800daa2 <__swrite>:
 800daa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daa6:	461f      	mov	r7, r3
 800daa8:	898b      	ldrh	r3, [r1, #12]
 800daaa:	05db      	lsls	r3, r3, #23
 800daac:	4605      	mov	r5, r0
 800daae:	460c      	mov	r4, r1
 800dab0:	4616      	mov	r6, r2
 800dab2:	d505      	bpl.n	800dac0 <__swrite+0x1e>
 800dab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dab8:	2302      	movs	r3, #2
 800daba:	2200      	movs	r2, #0
 800dabc:	f000 f87c 	bl	800dbb8 <_lseek_r>
 800dac0:	89a3      	ldrh	r3, [r4, #12]
 800dac2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dac6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800daca:	81a3      	strh	r3, [r4, #12]
 800dacc:	4632      	mov	r2, r6
 800dace:	463b      	mov	r3, r7
 800dad0:	4628      	mov	r0, r5
 800dad2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dad6:	f000 b893 	b.w	800dc00 <_write_r>

0800dada <__sseek>:
 800dada:	b510      	push	{r4, lr}
 800dadc:	460c      	mov	r4, r1
 800dade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dae2:	f000 f869 	bl	800dbb8 <_lseek_r>
 800dae6:	1c43      	adds	r3, r0, #1
 800dae8:	89a3      	ldrh	r3, [r4, #12]
 800daea:	bf15      	itete	ne
 800daec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800daee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800daf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800daf6:	81a3      	strheq	r3, [r4, #12]
 800daf8:	bf18      	it	ne
 800dafa:	81a3      	strhne	r3, [r4, #12]
 800dafc:	bd10      	pop	{r4, pc}

0800dafe <__sclose>:
 800dafe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db02:	f000 b849 	b.w	800db98 <_close_r>

0800db06 <memmove>:
 800db06:	4288      	cmp	r0, r1
 800db08:	b510      	push	{r4, lr}
 800db0a:	eb01 0402 	add.w	r4, r1, r2
 800db0e:	d902      	bls.n	800db16 <memmove+0x10>
 800db10:	4284      	cmp	r4, r0
 800db12:	4623      	mov	r3, r4
 800db14:	d807      	bhi.n	800db26 <memmove+0x20>
 800db16:	1e43      	subs	r3, r0, #1
 800db18:	42a1      	cmp	r1, r4
 800db1a:	d008      	beq.n	800db2e <memmove+0x28>
 800db1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db20:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db24:	e7f8      	b.n	800db18 <memmove+0x12>
 800db26:	4402      	add	r2, r0
 800db28:	4601      	mov	r1, r0
 800db2a:	428a      	cmp	r2, r1
 800db2c:	d100      	bne.n	800db30 <memmove+0x2a>
 800db2e:	bd10      	pop	{r4, pc}
 800db30:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db34:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db38:	e7f7      	b.n	800db2a <memmove+0x24>

0800db3a <memset>:
 800db3a:	4402      	add	r2, r0
 800db3c:	4603      	mov	r3, r0
 800db3e:	4293      	cmp	r3, r2
 800db40:	d100      	bne.n	800db44 <memset+0xa>
 800db42:	4770      	bx	lr
 800db44:	f803 1b01 	strb.w	r1, [r3], #1
 800db48:	e7f9      	b.n	800db3e <memset+0x4>

0800db4a <strcat>:
 800db4a:	b510      	push	{r4, lr}
 800db4c:	4602      	mov	r2, r0
 800db4e:	7814      	ldrb	r4, [r2, #0]
 800db50:	4613      	mov	r3, r2
 800db52:	3201      	adds	r2, #1
 800db54:	2c00      	cmp	r4, #0
 800db56:	d1fa      	bne.n	800db4e <strcat+0x4>
 800db58:	3b01      	subs	r3, #1
 800db5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db62:	2a00      	cmp	r2, #0
 800db64:	d1f9      	bne.n	800db5a <strcat+0x10>
 800db66:	bd10      	pop	{r4, pc}

0800db68 <strncpy>:
 800db68:	b510      	push	{r4, lr}
 800db6a:	3901      	subs	r1, #1
 800db6c:	4603      	mov	r3, r0
 800db6e:	b132      	cbz	r2, 800db7e <strncpy+0x16>
 800db70:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800db74:	f803 4b01 	strb.w	r4, [r3], #1
 800db78:	3a01      	subs	r2, #1
 800db7a:	2c00      	cmp	r4, #0
 800db7c:	d1f7      	bne.n	800db6e <strncpy+0x6>
 800db7e:	441a      	add	r2, r3
 800db80:	2100      	movs	r1, #0
 800db82:	4293      	cmp	r3, r2
 800db84:	d100      	bne.n	800db88 <strncpy+0x20>
 800db86:	bd10      	pop	{r4, pc}
 800db88:	f803 1b01 	strb.w	r1, [r3], #1
 800db8c:	e7f9      	b.n	800db82 <strncpy+0x1a>
	...

0800db90 <_localeconv_r>:
 800db90:	4800      	ldr	r0, [pc, #0]	@ (800db94 <_localeconv_r+0x4>)
 800db92:	4770      	bx	lr
 800db94:	200002e8 	.word	0x200002e8

0800db98 <_close_r>:
 800db98:	b538      	push	{r3, r4, r5, lr}
 800db9a:	4d06      	ldr	r5, [pc, #24]	@ (800dbb4 <_close_r+0x1c>)
 800db9c:	2300      	movs	r3, #0
 800db9e:	4604      	mov	r4, r0
 800dba0:	4608      	mov	r0, r1
 800dba2:	602b      	str	r3, [r5, #0]
 800dba4:	f7f6 f800 	bl	8003ba8 <_close>
 800dba8:	1c43      	adds	r3, r0, #1
 800dbaa:	d102      	bne.n	800dbb2 <_close_r+0x1a>
 800dbac:	682b      	ldr	r3, [r5, #0]
 800dbae:	b103      	cbz	r3, 800dbb2 <_close_r+0x1a>
 800dbb0:	6023      	str	r3, [r4, #0]
 800dbb2:	bd38      	pop	{r3, r4, r5, pc}
 800dbb4:	20003ed4 	.word	0x20003ed4

0800dbb8 <_lseek_r>:
 800dbb8:	b538      	push	{r3, r4, r5, lr}
 800dbba:	4d07      	ldr	r5, [pc, #28]	@ (800dbd8 <_lseek_r+0x20>)
 800dbbc:	4604      	mov	r4, r0
 800dbbe:	4608      	mov	r0, r1
 800dbc0:	4611      	mov	r1, r2
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	602a      	str	r2, [r5, #0]
 800dbc6:	461a      	mov	r2, r3
 800dbc8:	f7f5 fff8 	bl	8003bbc <_lseek>
 800dbcc:	1c43      	adds	r3, r0, #1
 800dbce:	d102      	bne.n	800dbd6 <_lseek_r+0x1e>
 800dbd0:	682b      	ldr	r3, [r5, #0]
 800dbd2:	b103      	cbz	r3, 800dbd6 <_lseek_r+0x1e>
 800dbd4:	6023      	str	r3, [r4, #0]
 800dbd6:	bd38      	pop	{r3, r4, r5, pc}
 800dbd8:	20003ed4 	.word	0x20003ed4

0800dbdc <_read_r>:
 800dbdc:	b538      	push	{r3, r4, r5, lr}
 800dbde:	4d07      	ldr	r5, [pc, #28]	@ (800dbfc <_read_r+0x20>)
 800dbe0:	4604      	mov	r4, r0
 800dbe2:	4608      	mov	r0, r1
 800dbe4:	4611      	mov	r1, r2
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	602a      	str	r2, [r5, #0]
 800dbea:	461a      	mov	r2, r3
 800dbec:	f7f5 ffc0 	bl	8003b70 <_read>
 800dbf0:	1c43      	adds	r3, r0, #1
 800dbf2:	d102      	bne.n	800dbfa <_read_r+0x1e>
 800dbf4:	682b      	ldr	r3, [r5, #0]
 800dbf6:	b103      	cbz	r3, 800dbfa <_read_r+0x1e>
 800dbf8:	6023      	str	r3, [r4, #0]
 800dbfa:	bd38      	pop	{r3, r4, r5, pc}
 800dbfc:	20003ed4 	.word	0x20003ed4

0800dc00 <_write_r>:
 800dc00:	b538      	push	{r3, r4, r5, lr}
 800dc02:	4d07      	ldr	r5, [pc, #28]	@ (800dc20 <_write_r+0x20>)
 800dc04:	4604      	mov	r4, r0
 800dc06:	4608      	mov	r0, r1
 800dc08:	4611      	mov	r1, r2
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	602a      	str	r2, [r5, #0]
 800dc0e:	461a      	mov	r2, r3
 800dc10:	f7f5 ffbc 	bl	8003b8c <_write>
 800dc14:	1c43      	adds	r3, r0, #1
 800dc16:	d102      	bne.n	800dc1e <_write_r+0x1e>
 800dc18:	682b      	ldr	r3, [r5, #0]
 800dc1a:	b103      	cbz	r3, 800dc1e <_write_r+0x1e>
 800dc1c:	6023      	str	r3, [r4, #0]
 800dc1e:	bd38      	pop	{r3, r4, r5, pc}
 800dc20:	20003ed4 	.word	0x20003ed4

0800dc24 <__errno>:
 800dc24:	4b01      	ldr	r3, [pc, #4]	@ (800dc2c <__errno+0x8>)
 800dc26:	6818      	ldr	r0, [r3, #0]
 800dc28:	4770      	bx	lr
 800dc2a:	bf00      	nop
 800dc2c:	200001a8 	.word	0x200001a8

0800dc30 <__libc_init_array>:
 800dc30:	b570      	push	{r4, r5, r6, lr}
 800dc32:	4d0d      	ldr	r5, [pc, #52]	@ (800dc68 <__libc_init_array+0x38>)
 800dc34:	4c0d      	ldr	r4, [pc, #52]	@ (800dc6c <__libc_init_array+0x3c>)
 800dc36:	1b64      	subs	r4, r4, r5
 800dc38:	10a4      	asrs	r4, r4, #2
 800dc3a:	2600      	movs	r6, #0
 800dc3c:	42a6      	cmp	r6, r4
 800dc3e:	d109      	bne.n	800dc54 <__libc_init_array+0x24>
 800dc40:	4d0b      	ldr	r5, [pc, #44]	@ (800dc70 <__libc_init_array+0x40>)
 800dc42:	4c0c      	ldr	r4, [pc, #48]	@ (800dc74 <__libc_init_array+0x44>)
 800dc44:	f002 f856 	bl	800fcf4 <_init>
 800dc48:	1b64      	subs	r4, r4, r5
 800dc4a:	10a4      	asrs	r4, r4, #2
 800dc4c:	2600      	movs	r6, #0
 800dc4e:	42a6      	cmp	r6, r4
 800dc50:	d105      	bne.n	800dc5e <__libc_init_array+0x2e>
 800dc52:	bd70      	pop	{r4, r5, r6, pc}
 800dc54:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc58:	4798      	blx	r3
 800dc5a:	3601      	adds	r6, #1
 800dc5c:	e7ee      	b.n	800dc3c <__libc_init_array+0xc>
 800dc5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc62:	4798      	blx	r3
 800dc64:	3601      	adds	r6, #1
 800dc66:	e7f2      	b.n	800dc4e <__libc_init_array+0x1e>
 800dc68:	0801268c 	.word	0x0801268c
 800dc6c:	0801268c 	.word	0x0801268c
 800dc70:	0801268c 	.word	0x0801268c
 800dc74:	08012690 	.word	0x08012690

0800dc78 <__retarget_lock_init_recursive>:
 800dc78:	4770      	bx	lr

0800dc7a <__retarget_lock_acquire_recursive>:
 800dc7a:	4770      	bx	lr

0800dc7c <__retarget_lock_release_recursive>:
 800dc7c:	4770      	bx	lr

0800dc7e <strcpy>:
 800dc7e:	4603      	mov	r3, r0
 800dc80:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc84:	f803 2b01 	strb.w	r2, [r3], #1
 800dc88:	2a00      	cmp	r2, #0
 800dc8a:	d1f9      	bne.n	800dc80 <strcpy+0x2>
 800dc8c:	4770      	bx	lr

0800dc8e <memcpy>:
 800dc8e:	440a      	add	r2, r1
 800dc90:	4291      	cmp	r1, r2
 800dc92:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc96:	d100      	bne.n	800dc9a <memcpy+0xc>
 800dc98:	4770      	bx	lr
 800dc9a:	b510      	push	{r4, lr}
 800dc9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dca0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dca4:	4291      	cmp	r1, r2
 800dca6:	d1f9      	bne.n	800dc9c <memcpy+0xe>
 800dca8:	bd10      	pop	{r4, pc}
	...

0800dcac <__assert_func>:
 800dcac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dcae:	4614      	mov	r4, r2
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	4b09      	ldr	r3, [pc, #36]	@ (800dcd8 <__assert_func+0x2c>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	4605      	mov	r5, r0
 800dcb8:	68d8      	ldr	r0, [r3, #12]
 800dcba:	b14c      	cbz	r4, 800dcd0 <__assert_func+0x24>
 800dcbc:	4b07      	ldr	r3, [pc, #28]	@ (800dcdc <__assert_func+0x30>)
 800dcbe:	9100      	str	r1, [sp, #0]
 800dcc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dcc4:	4906      	ldr	r1, [pc, #24]	@ (800dce0 <__assert_func+0x34>)
 800dcc6:	462b      	mov	r3, r5
 800dcc8:	f001 fce4 	bl	800f694 <fiprintf>
 800dccc:	f001 fd04 	bl	800f6d8 <abort>
 800dcd0:	4b04      	ldr	r3, [pc, #16]	@ (800dce4 <__assert_func+0x38>)
 800dcd2:	461c      	mov	r4, r3
 800dcd4:	e7f3      	b.n	800dcbe <__assert_func+0x12>
 800dcd6:	bf00      	nop
 800dcd8:	200001a8 	.word	0x200001a8
 800dcdc:	0801035f 	.word	0x0801035f
 800dce0:	0801036c 	.word	0x0801036c
 800dce4:	08010237 	.word	0x08010237

0800dce8 <quorem>:
 800dce8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcec:	6903      	ldr	r3, [r0, #16]
 800dcee:	690c      	ldr	r4, [r1, #16]
 800dcf0:	42a3      	cmp	r3, r4
 800dcf2:	4607      	mov	r7, r0
 800dcf4:	db7e      	blt.n	800ddf4 <quorem+0x10c>
 800dcf6:	3c01      	subs	r4, #1
 800dcf8:	f101 0814 	add.w	r8, r1, #20
 800dcfc:	00a3      	lsls	r3, r4, #2
 800dcfe:	f100 0514 	add.w	r5, r0, #20
 800dd02:	9300      	str	r3, [sp, #0]
 800dd04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd08:	9301      	str	r3, [sp, #4]
 800dd0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dd0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd12:	3301      	adds	r3, #1
 800dd14:	429a      	cmp	r2, r3
 800dd16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dd1a:	fbb2 f6f3 	udiv	r6, r2, r3
 800dd1e:	d32e      	bcc.n	800dd7e <quorem+0x96>
 800dd20:	f04f 0a00 	mov.w	sl, #0
 800dd24:	46c4      	mov	ip, r8
 800dd26:	46ae      	mov	lr, r5
 800dd28:	46d3      	mov	fp, sl
 800dd2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dd2e:	b298      	uxth	r0, r3
 800dd30:	fb06 a000 	mla	r0, r6, r0, sl
 800dd34:	0c02      	lsrs	r2, r0, #16
 800dd36:	0c1b      	lsrs	r3, r3, #16
 800dd38:	fb06 2303 	mla	r3, r6, r3, r2
 800dd3c:	f8de 2000 	ldr.w	r2, [lr]
 800dd40:	b280      	uxth	r0, r0
 800dd42:	b292      	uxth	r2, r2
 800dd44:	1a12      	subs	r2, r2, r0
 800dd46:	445a      	add	r2, fp
 800dd48:	f8de 0000 	ldr.w	r0, [lr]
 800dd4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dd50:	b29b      	uxth	r3, r3
 800dd52:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dd56:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dd5a:	b292      	uxth	r2, r2
 800dd5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dd60:	45e1      	cmp	r9, ip
 800dd62:	f84e 2b04 	str.w	r2, [lr], #4
 800dd66:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dd6a:	d2de      	bcs.n	800dd2a <quorem+0x42>
 800dd6c:	9b00      	ldr	r3, [sp, #0]
 800dd6e:	58eb      	ldr	r3, [r5, r3]
 800dd70:	b92b      	cbnz	r3, 800dd7e <quorem+0x96>
 800dd72:	9b01      	ldr	r3, [sp, #4]
 800dd74:	3b04      	subs	r3, #4
 800dd76:	429d      	cmp	r5, r3
 800dd78:	461a      	mov	r2, r3
 800dd7a:	d32f      	bcc.n	800dddc <quorem+0xf4>
 800dd7c:	613c      	str	r4, [r7, #16]
 800dd7e:	4638      	mov	r0, r7
 800dd80:	f001 f97c 	bl	800f07c <__mcmp>
 800dd84:	2800      	cmp	r0, #0
 800dd86:	db25      	blt.n	800ddd4 <quorem+0xec>
 800dd88:	4629      	mov	r1, r5
 800dd8a:	2000      	movs	r0, #0
 800dd8c:	f858 2b04 	ldr.w	r2, [r8], #4
 800dd90:	f8d1 c000 	ldr.w	ip, [r1]
 800dd94:	fa1f fe82 	uxth.w	lr, r2
 800dd98:	fa1f f38c 	uxth.w	r3, ip
 800dd9c:	eba3 030e 	sub.w	r3, r3, lr
 800dda0:	4403      	add	r3, r0
 800dda2:	0c12      	lsrs	r2, r2, #16
 800dda4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dda8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ddb2:	45c1      	cmp	r9, r8
 800ddb4:	f841 3b04 	str.w	r3, [r1], #4
 800ddb8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ddbc:	d2e6      	bcs.n	800dd8c <quorem+0xa4>
 800ddbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ddc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ddc6:	b922      	cbnz	r2, 800ddd2 <quorem+0xea>
 800ddc8:	3b04      	subs	r3, #4
 800ddca:	429d      	cmp	r5, r3
 800ddcc:	461a      	mov	r2, r3
 800ddce:	d30b      	bcc.n	800dde8 <quorem+0x100>
 800ddd0:	613c      	str	r4, [r7, #16]
 800ddd2:	3601      	adds	r6, #1
 800ddd4:	4630      	mov	r0, r6
 800ddd6:	b003      	add	sp, #12
 800ddd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dddc:	6812      	ldr	r2, [r2, #0]
 800ddde:	3b04      	subs	r3, #4
 800dde0:	2a00      	cmp	r2, #0
 800dde2:	d1cb      	bne.n	800dd7c <quorem+0x94>
 800dde4:	3c01      	subs	r4, #1
 800dde6:	e7c6      	b.n	800dd76 <quorem+0x8e>
 800dde8:	6812      	ldr	r2, [r2, #0]
 800ddea:	3b04      	subs	r3, #4
 800ddec:	2a00      	cmp	r2, #0
 800ddee:	d1ef      	bne.n	800ddd0 <quorem+0xe8>
 800ddf0:	3c01      	subs	r4, #1
 800ddf2:	e7ea      	b.n	800ddca <quorem+0xe2>
 800ddf4:	2000      	movs	r0, #0
 800ddf6:	e7ee      	b.n	800ddd6 <quorem+0xee>

0800ddf8 <_dtoa_r>:
 800ddf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddfc:	69c7      	ldr	r7, [r0, #28]
 800ddfe:	b097      	sub	sp, #92	@ 0x5c
 800de00:	ed8d 0b04 	vstr	d0, [sp, #16]
 800de04:	ec55 4b10 	vmov	r4, r5, d0
 800de08:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800de0a:	9107      	str	r1, [sp, #28]
 800de0c:	4681      	mov	r9, r0
 800de0e:	920c      	str	r2, [sp, #48]	@ 0x30
 800de10:	9311      	str	r3, [sp, #68]	@ 0x44
 800de12:	b97f      	cbnz	r7, 800de34 <_dtoa_r+0x3c>
 800de14:	2010      	movs	r0, #16
 800de16:	f000 fe09 	bl	800ea2c <malloc>
 800de1a:	4602      	mov	r2, r0
 800de1c:	f8c9 001c 	str.w	r0, [r9, #28]
 800de20:	b920      	cbnz	r0, 800de2c <_dtoa_r+0x34>
 800de22:	4ba9      	ldr	r3, [pc, #676]	@ (800e0c8 <_dtoa_r+0x2d0>)
 800de24:	21ef      	movs	r1, #239	@ 0xef
 800de26:	48a9      	ldr	r0, [pc, #676]	@ (800e0cc <_dtoa_r+0x2d4>)
 800de28:	f7ff ff40 	bl	800dcac <__assert_func>
 800de2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800de30:	6007      	str	r7, [r0, #0]
 800de32:	60c7      	str	r7, [r0, #12]
 800de34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800de38:	6819      	ldr	r1, [r3, #0]
 800de3a:	b159      	cbz	r1, 800de54 <_dtoa_r+0x5c>
 800de3c:	685a      	ldr	r2, [r3, #4]
 800de3e:	604a      	str	r2, [r1, #4]
 800de40:	2301      	movs	r3, #1
 800de42:	4093      	lsls	r3, r2
 800de44:	608b      	str	r3, [r1, #8]
 800de46:	4648      	mov	r0, r9
 800de48:	f000 fee6 	bl	800ec18 <_Bfree>
 800de4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800de50:	2200      	movs	r2, #0
 800de52:	601a      	str	r2, [r3, #0]
 800de54:	1e2b      	subs	r3, r5, #0
 800de56:	bfb9      	ittee	lt
 800de58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800de5c:	9305      	strlt	r3, [sp, #20]
 800de5e:	2300      	movge	r3, #0
 800de60:	6033      	strge	r3, [r6, #0]
 800de62:	9f05      	ldr	r7, [sp, #20]
 800de64:	4b9a      	ldr	r3, [pc, #616]	@ (800e0d0 <_dtoa_r+0x2d8>)
 800de66:	bfbc      	itt	lt
 800de68:	2201      	movlt	r2, #1
 800de6a:	6032      	strlt	r2, [r6, #0]
 800de6c:	43bb      	bics	r3, r7
 800de6e:	d112      	bne.n	800de96 <_dtoa_r+0x9e>
 800de70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800de72:	f242 730f 	movw	r3, #9999	@ 0x270f
 800de76:	6013      	str	r3, [r2, #0]
 800de78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800de7c:	4323      	orrs	r3, r4
 800de7e:	f000 855a 	beq.w	800e936 <_dtoa_r+0xb3e>
 800de82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de84:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e0e4 <_dtoa_r+0x2ec>
 800de88:	2b00      	cmp	r3, #0
 800de8a:	f000 855c 	beq.w	800e946 <_dtoa_r+0xb4e>
 800de8e:	f10a 0303 	add.w	r3, sl, #3
 800de92:	f000 bd56 	b.w	800e942 <_dtoa_r+0xb4a>
 800de96:	ed9d 7b04 	vldr	d7, [sp, #16]
 800de9a:	2200      	movs	r2, #0
 800de9c:	ec51 0b17 	vmov	r0, r1, d7
 800dea0:	2300      	movs	r3, #0
 800dea2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dea6:	f7f2 fe37 	bl	8000b18 <__aeabi_dcmpeq>
 800deaa:	4680      	mov	r8, r0
 800deac:	b158      	cbz	r0, 800dec6 <_dtoa_r+0xce>
 800deae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800deb0:	2301      	movs	r3, #1
 800deb2:	6013      	str	r3, [r2, #0]
 800deb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800deb6:	b113      	cbz	r3, 800debe <_dtoa_r+0xc6>
 800deb8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800deba:	4b86      	ldr	r3, [pc, #536]	@ (800e0d4 <_dtoa_r+0x2dc>)
 800debc:	6013      	str	r3, [r2, #0]
 800debe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e0e8 <_dtoa_r+0x2f0>
 800dec2:	f000 bd40 	b.w	800e946 <_dtoa_r+0xb4e>
 800dec6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800deca:	aa14      	add	r2, sp, #80	@ 0x50
 800decc:	a915      	add	r1, sp, #84	@ 0x54
 800dece:	4648      	mov	r0, r9
 800ded0:	f001 f984 	bl	800f1dc <__d2b>
 800ded4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ded8:	9002      	str	r0, [sp, #8]
 800deda:	2e00      	cmp	r6, #0
 800dedc:	d078      	beq.n	800dfd0 <_dtoa_r+0x1d8>
 800dede:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dee0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dee8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800deec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800def0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800def4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800def8:	4619      	mov	r1, r3
 800defa:	2200      	movs	r2, #0
 800defc:	4b76      	ldr	r3, [pc, #472]	@ (800e0d8 <_dtoa_r+0x2e0>)
 800defe:	f7f2 f9eb 	bl	80002d8 <__aeabi_dsub>
 800df02:	a36b      	add	r3, pc, #428	@ (adr r3, 800e0b0 <_dtoa_r+0x2b8>)
 800df04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df08:	f7f2 fb9e 	bl	8000648 <__aeabi_dmul>
 800df0c:	a36a      	add	r3, pc, #424	@ (adr r3, 800e0b8 <_dtoa_r+0x2c0>)
 800df0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df12:	f7f2 f9e3 	bl	80002dc <__adddf3>
 800df16:	4604      	mov	r4, r0
 800df18:	4630      	mov	r0, r6
 800df1a:	460d      	mov	r5, r1
 800df1c:	f7f2 fb2a 	bl	8000574 <__aeabi_i2d>
 800df20:	a367      	add	r3, pc, #412	@ (adr r3, 800e0c0 <_dtoa_r+0x2c8>)
 800df22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df26:	f7f2 fb8f 	bl	8000648 <__aeabi_dmul>
 800df2a:	4602      	mov	r2, r0
 800df2c:	460b      	mov	r3, r1
 800df2e:	4620      	mov	r0, r4
 800df30:	4629      	mov	r1, r5
 800df32:	f7f2 f9d3 	bl	80002dc <__adddf3>
 800df36:	4604      	mov	r4, r0
 800df38:	460d      	mov	r5, r1
 800df3a:	f7f2 fe35 	bl	8000ba8 <__aeabi_d2iz>
 800df3e:	2200      	movs	r2, #0
 800df40:	4607      	mov	r7, r0
 800df42:	2300      	movs	r3, #0
 800df44:	4620      	mov	r0, r4
 800df46:	4629      	mov	r1, r5
 800df48:	f7f2 fdf0 	bl	8000b2c <__aeabi_dcmplt>
 800df4c:	b140      	cbz	r0, 800df60 <_dtoa_r+0x168>
 800df4e:	4638      	mov	r0, r7
 800df50:	f7f2 fb10 	bl	8000574 <__aeabi_i2d>
 800df54:	4622      	mov	r2, r4
 800df56:	462b      	mov	r3, r5
 800df58:	f7f2 fdde 	bl	8000b18 <__aeabi_dcmpeq>
 800df5c:	b900      	cbnz	r0, 800df60 <_dtoa_r+0x168>
 800df5e:	3f01      	subs	r7, #1
 800df60:	2f16      	cmp	r7, #22
 800df62:	d852      	bhi.n	800e00a <_dtoa_r+0x212>
 800df64:	4b5d      	ldr	r3, [pc, #372]	@ (800e0dc <_dtoa_r+0x2e4>)
 800df66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800df6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800df72:	f7f2 fddb 	bl	8000b2c <__aeabi_dcmplt>
 800df76:	2800      	cmp	r0, #0
 800df78:	d049      	beq.n	800e00e <_dtoa_r+0x216>
 800df7a:	3f01      	subs	r7, #1
 800df7c:	2300      	movs	r3, #0
 800df7e:	9310      	str	r3, [sp, #64]	@ 0x40
 800df80:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800df82:	1b9b      	subs	r3, r3, r6
 800df84:	1e5a      	subs	r2, r3, #1
 800df86:	bf45      	ittet	mi
 800df88:	f1c3 0301 	rsbmi	r3, r3, #1
 800df8c:	9300      	strmi	r3, [sp, #0]
 800df8e:	2300      	movpl	r3, #0
 800df90:	2300      	movmi	r3, #0
 800df92:	9206      	str	r2, [sp, #24]
 800df94:	bf54      	ite	pl
 800df96:	9300      	strpl	r3, [sp, #0]
 800df98:	9306      	strmi	r3, [sp, #24]
 800df9a:	2f00      	cmp	r7, #0
 800df9c:	db39      	blt.n	800e012 <_dtoa_r+0x21a>
 800df9e:	9b06      	ldr	r3, [sp, #24]
 800dfa0:	970d      	str	r7, [sp, #52]	@ 0x34
 800dfa2:	443b      	add	r3, r7
 800dfa4:	9306      	str	r3, [sp, #24]
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	9308      	str	r3, [sp, #32]
 800dfaa:	9b07      	ldr	r3, [sp, #28]
 800dfac:	2b09      	cmp	r3, #9
 800dfae:	d863      	bhi.n	800e078 <_dtoa_r+0x280>
 800dfb0:	2b05      	cmp	r3, #5
 800dfb2:	bfc4      	itt	gt
 800dfb4:	3b04      	subgt	r3, #4
 800dfb6:	9307      	strgt	r3, [sp, #28]
 800dfb8:	9b07      	ldr	r3, [sp, #28]
 800dfba:	f1a3 0302 	sub.w	r3, r3, #2
 800dfbe:	bfcc      	ite	gt
 800dfc0:	2400      	movgt	r4, #0
 800dfc2:	2401      	movle	r4, #1
 800dfc4:	2b03      	cmp	r3, #3
 800dfc6:	d863      	bhi.n	800e090 <_dtoa_r+0x298>
 800dfc8:	e8df f003 	tbb	[pc, r3]
 800dfcc:	2b375452 	.word	0x2b375452
 800dfd0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dfd4:	441e      	add	r6, r3
 800dfd6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dfda:	2b20      	cmp	r3, #32
 800dfdc:	bfc1      	itttt	gt
 800dfde:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dfe2:	409f      	lslgt	r7, r3
 800dfe4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dfe8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dfec:	bfd6      	itet	le
 800dfee:	f1c3 0320 	rsble	r3, r3, #32
 800dff2:	ea47 0003 	orrgt.w	r0, r7, r3
 800dff6:	fa04 f003 	lslle.w	r0, r4, r3
 800dffa:	f7f2 faab 	bl	8000554 <__aeabi_ui2d>
 800dffe:	2201      	movs	r2, #1
 800e000:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e004:	3e01      	subs	r6, #1
 800e006:	9212      	str	r2, [sp, #72]	@ 0x48
 800e008:	e776      	b.n	800def8 <_dtoa_r+0x100>
 800e00a:	2301      	movs	r3, #1
 800e00c:	e7b7      	b.n	800df7e <_dtoa_r+0x186>
 800e00e:	9010      	str	r0, [sp, #64]	@ 0x40
 800e010:	e7b6      	b.n	800df80 <_dtoa_r+0x188>
 800e012:	9b00      	ldr	r3, [sp, #0]
 800e014:	1bdb      	subs	r3, r3, r7
 800e016:	9300      	str	r3, [sp, #0]
 800e018:	427b      	negs	r3, r7
 800e01a:	9308      	str	r3, [sp, #32]
 800e01c:	2300      	movs	r3, #0
 800e01e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e020:	e7c3      	b.n	800dfaa <_dtoa_r+0x1b2>
 800e022:	2301      	movs	r3, #1
 800e024:	9309      	str	r3, [sp, #36]	@ 0x24
 800e026:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e028:	eb07 0b03 	add.w	fp, r7, r3
 800e02c:	f10b 0301 	add.w	r3, fp, #1
 800e030:	2b01      	cmp	r3, #1
 800e032:	9303      	str	r3, [sp, #12]
 800e034:	bfb8      	it	lt
 800e036:	2301      	movlt	r3, #1
 800e038:	e006      	b.n	800e048 <_dtoa_r+0x250>
 800e03a:	2301      	movs	r3, #1
 800e03c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e03e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e040:	2b00      	cmp	r3, #0
 800e042:	dd28      	ble.n	800e096 <_dtoa_r+0x29e>
 800e044:	469b      	mov	fp, r3
 800e046:	9303      	str	r3, [sp, #12]
 800e048:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e04c:	2100      	movs	r1, #0
 800e04e:	2204      	movs	r2, #4
 800e050:	f102 0514 	add.w	r5, r2, #20
 800e054:	429d      	cmp	r5, r3
 800e056:	d926      	bls.n	800e0a6 <_dtoa_r+0x2ae>
 800e058:	6041      	str	r1, [r0, #4]
 800e05a:	4648      	mov	r0, r9
 800e05c:	f000 fd9c 	bl	800eb98 <_Balloc>
 800e060:	4682      	mov	sl, r0
 800e062:	2800      	cmp	r0, #0
 800e064:	d142      	bne.n	800e0ec <_dtoa_r+0x2f4>
 800e066:	4b1e      	ldr	r3, [pc, #120]	@ (800e0e0 <_dtoa_r+0x2e8>)
 800e068:	4602      	mov	r2, r0
 800e06a:	f240 11af 	movw	r1, #431	@ 0x1af
 800e06e:	e6da      	b.n	800de26 <_dtoa_r+0x2e>
 800e070:	2300      	movs	r3, #0
 800e072:	e7e3      	b.n	800e03c <_dtoa_r+0x244>
 800e074:	2300      	movs	r3, #0
 800e076:	e7d5      	b.n	800e024 <_dtoa_r+0x22c>
 800e078:	2401      	movs	r4, #1
 800e07a:	2300      	movs	r3, #0
 800e07c:	9307      	str	r3, [sp, #28]
 800e07e:	9409      	str	r4, [sp, #36]	@ 0x24
 800e080:	f04f 3bff 	mov.w	fp, #4294967295
 800e084:	2200      	movs	r2, #0
 800e086:	f8cd b00c 	str.w	fp, [sp, #12]
 800e08a:	2312      	movs	r3, #18
 800e08c:	920c      	str	r2, [sp, #48]	@ 0x30
 800e08e:	e7db      	b.n	800e048 <_dtoa_r+0x250>
 800e090:	2301      	movs	r3, #1
 800e092:	9309      	str	r3, [sp, #36]	@ 0x24
 800e094:	e7f4      	b.n	800e080 <_dtoa_r+0x288>
 800e096:	f04f 0b01 	mov.w	fp, #1
 800e09a:	f8cd b00c 	str.w	fp, [sp, #12]
 800e09e:	465b      	mov	r3, fp
 800e0a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e0a4:	e7d0      	b.n	800e048 <_dtoa_r+0x250>
 800e0a6:	3101      	adds	r1, #1
 800e0a8:	0052      	lsls	r2, r2, #1
 800e0aa:	e7d1      	b.n	800e050 <_dtoa_r+0x258>
 800e0ac:	f3af 8000 	nop.w
 800e0b0:	636f4361 	.word	0x636f4361
 800e0b4:	3fd287a7 	.word	0x3fd287a7
 800e0b8:	8b60c8b3 	.word	0x8b60c8b3
 800e0bc:	3fc68a28 	.word	0x3fc68a28
 800e0c0:	509f79fb 	.word	0x509f79fb
 800e0c4:	3fd34413 	.word	0x3fd34413
 800e0c8:	080102bc 	.word	0x080102bc
 800e0cc:	080103a8 	.word	0x080103a8
 800e0d0:	7ff00000 	.word	0x7ff00000
 800e0d4:	0801033c 	.word	0x0801033c
 800e0d8:	3ff80000 	.word	0x3ff80000
 800e0dc:	080124b8 	.word	0x080124b8
 800e0e0:	08010400 	.word	0x08010400
 800e0e4:	080103a4 	.word	0x080103a4
 800e0e8:	0801033b 	.word	0x0801033b
 800e0ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e0f0:	6018      	str	r0, [r3, #0]
 800e0f2:	9b03      	ldr	r3, [sp, #12]
 800e0f4:	2b0e      	cmp	r3, #14
 800e0f6:	f200 80a1 	bhi.w	800e23c <_dtoa_r+0x444>
 800e0fa:	2c00      	cmp	r4, #0
 800e0fc:	f000 809e 	beq.w	800e23c <_dtoa_r+0x444>
 800e100:	2f00      	cmp	r7, #0
 800e102:	dd33      	ble.n	800e16c <_dtoa_r+0x374>
 800e104:	4b9c      	ldr	r3, [pc, #624]	@ (800e378 <_dtoa_r+0x580>)
 800e106:	f007 020f 	and.w	r2, r7, #15
 800e10a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e10e:	ed93 7b00 	vldr	d7, [r3]
 800e112:	05f8      	lsls	r0, r7, #23
 800e114:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e118:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e11c:	d516      	bpl.n	800e14c <_dtoa_r+0x354>
 800e11e:	4b97      	ldr	r3, [pc, #604]	@ (800e37c <_dtoa_r+0x584>)
 800e120:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e124:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e128:	f7f2 fbb8 	bl	800089c <__aeabi_ddiv>
 800e12c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e130:	f004 040f 	and.w	r4, r4, #15
 800e134:	2603      	movs	r6, #3
 800e136:	4d91      	ldr	r5, [pc, #580]	@ (800e37c <_dtoa_r+0x584>)
 800e138:	b954      	cbnz	r4, 800e150 <_dtoa_r+0x358>
 800e13a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e13e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e142:	f7f2 fbab 	bl	800089c <__aeabi_ddiv>
 800e146:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e14a:	e028      	b.n	800e19e <_dtoa_r+0x3a6>
 800e14c:	2602      	movs	r6, #2
 800e14e:	e7f2      	b.n	800e136 <_dtoa_r+0x33e>
 800e150:	07e1      	lsls	r1, r4, #31
 800e152:	d508      	bpl.n	800e166 <_dtoa_r+0x36e>
 800e154:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e158:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e15c:	f7f2 fa74 	bl	8000648 <__aeabi_dmul>
 800e160:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e164:	3601      	adds	r6, #1
 800e166:	1064      	asrs	r4, r4, #1
 800e168:	3508      	adds	r5, #8
 800e16a:	e7e5      	b.n	800e138 <_dtoa_r+0x340>
 800e16c:	f000 80af 	beq.w	800e2ce <_dtoa_r+0x4d6>
 800e170:	427c      	negs	r4, r7
 800e172:	4b81      	ldr	r3, [pc, #516]	@ (800e378 <_dtoa_r+0x580>)
 800e174:	4d81      	ldr	r5, [pc, #516]	@ (800e37c <_dtoa_r+0x584>)
 800e176:	f004 020f 	and.w	r2, r4, #15
 800e17a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e182:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e186:	f7f2 fa5f 	bl	8000648 <__aeabi_dmul>
 800e18a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e18e:	1124      	asrs	r4, r4, #4
 800e190:	2300      	movs	r3, #0
 800e192:	2602      	movs	r6, #2
 800e194:	2c00      	cmp	r4, #0
 800e196:	f040 808f 	bne.w	800e2b8 <_dtoa_r+0x4c0>
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d1d3      	bne.n	800e146 <_dtoa_r+0x34e>
 800e19e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e1a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	f000 8094 	beq.w	800e2d2 <_dtoa_r+0x4da>
 800e1aa:	4b75      	ldr	r3, [pc, #468]	@ (800e380 <_dtoa_r+0x588>)
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	4620      	mov	r0, r4
 800e1b0:	4629      	mov	r1, r5
 800e1b2:	f7f2 fcbb 	bl	8000b2c <__aeabi_dcmplt>
 800e1b6:	2800      	cmp	r0, #0
 800e1b8:	f000 808b 	beq.w	800e2d2 <_dtoa_r+0x4da>
 800e1bc:	9b03      	ldr	r3, [sp, #12]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	f000 8087 	beq.w	800e2d2 <_dtoa_r+0x4da>
 800e1c4:	f1bb 0f00 	cmp.w	fp, #0
 800e1c8:	dd34      	ble.n	800e234 <_dtoa_r+0x43c>
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	4b6d      	ldr	r3, [pc, #436]	@ (800e384 <_dtoa_r+0x58c>)
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	4629      	mov	r1, r5
 800e1d2:	f7f2 fa39 	bl	8000648 <__aeabi_dmul>
 800e1d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1da:	f107 38ff 	add.w	r8, r7, #4294967295
 800e1de:	3601      	adds	r6, #1
 800e1e0:	465c      	mov	r4, fp
 800e1e2:	4630      	mov	r0, r6
 800e1e4:	f7f2 f9c6 	bl	8000574 <__aeabi_i2d>
 800e1e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1ec:	f7f2 fa2c 	bl	8000648 <__aeabi_dmul>
 800e1f0:	4b65      	ldr	r3, [pc, #404]	@ (800e388 <_dtoa_r+0x590>)
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	f7f2 f872 	bl	80002dc <__adddf3>
 800e1f8:	4605      	mov	r5, r0
 800e1fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e1fe:	2c00      	cmp	r4, #0
 800e200:	d16a      	bne.n	800e2d8 <_dtoa_r+0x4e0>
 800e202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e206:	4b61      	ldr	r3, [pc, #388]	@ (800e38c <_dtoa_r+0x594>)
 800e208:	2200      	movs	r2, #0
 800e20a:	f7f2 f865 	bl	80002d8 <__aeabi_dsub>
 800e20e:	4602      	mov	r2, r0
 800e210:	460b      	mov	r3, r1
 800e212:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e216:	462a      	mov	r2, r5
 800e218:	4633      	mov	r3, r6
 800e21a:	f7f2 fca5 	bl	8000b68 <__aeabi_dcmpgt>
 800e21e:	2800      	cmp	r0, #0
 800e220:	f040 8298 	bne.w	800e754 <_dtoa_r+0x95c>
 800e224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e228:	462a      	mov	r2, r5
 800e22a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e22e:	f7f2 fc7d 	bl	8000b2c <__aeabi_dcmplt>
 800e232:	bb38      	cbnz	r0, 800e284 <_dtoa_r+0x48c>
 800e234:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e238:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e23c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e23e:	2b00      	cmp	r3, #0
 800e240:	f2c0 8157 	blt.w	800e4f2 <_dtoa_r+0x6fa>
 800e244:	2f0e      	cmp	r7, #14
 800e246:	f300 8154 	bgt.w	800e4f2 <_dtoa_r+0x6fa>
 800e24a:	4b4b      	ldr	r3, [pc, #300]	@ (800e378 <_dtoa_r+0x580>)
 800e24c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e250:	ed93 7b00 	vldr	d7, [r3]
 800e254:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e256:	2b00      	cmp	r3, #0
 800e258:	ed8d 7b00 	vstr	d7, [sp]
 800e25c:	f280 80e5 	bge.w	800e42a <_dtoa_r+0x632>
 800e260:	9b03      	ldr	r3, [sp, #12]
 800e262:	2b00      	cmp	r3, #0
 800e264:	f300 80e1 	bgt.w	800e42a <_dtoa_r+0x632>
 800e268:	d10c      	bne.n	800e284 <_dtoa_r+0x48c>
 800e26a:	4b48      	ldr	r3, [pc, #288]	@ (800e38c <_dtoa_r+0x594>)
 800e26c:	2200      	movs	r2, #0
 800e26e:	ec51 0b17 	vmov	r0, r1, d7
 800e272:	f7f2 f9e9 	bl	8000648 <__aeabi_dmul>
 800e276:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e27a:	f7f2 fc6b 	bl	8000b54 <__aeabi_dcmpge>
 800e27e:	2800      	cmp	r0, #0
 800e280:	f000 8266 	beq.w	800e750 <_dtoa_r+0x958>
 800e284:	2400      	movs	r4, #0
 800e286:	4625      	mov	r5, r4
 800e288:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e28a:	4656      	mov	r6, sl
 800e28c:	ea6f 0803 	mvn.w	r8, r3
 800e290:	2700      	movs	r7, #0
 800e292:	4621      	mov	r1, r4
 800e294:	4648      	mov	r0, r9
 800e296:	f000 fcbf 	bl	800ec18 <_Bfree>
 800e29a:	2d00      	cmp	r5, #0
 800e29c:	f000 80bd 	beq.w	800e41a <_dtoa_r+0x622>
 800e2a0:	b12f      	cbz	r7, 800e2ae <_dtoa_r+0x4b6>
 800e2a2:	42af      	cmp	r7, r5
 800e2a4:	d003      	beq.n	800e2ae <_dtoa_r+0x4b6>
 800e2a6:	4639      	mov	r1, r7
 800e2a8:	4648      	mov	r0, r9
 800e2aa:	f000 fcb5 	bl	800ec18 <_Bfree>
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	4648      	mov	r0, r9
 800e2b2:	f000 fcb1 	bl	800ec18 <_Bfree>
 800e2b6:	e0b0      	b.n	800e41a <_dtoa_r+0x622>
 800e2b8:	07e2      	lsls	r2, r4, #31
 800e2ba:	d505      	bpl.n	800e2c8 <_dtoa_r+0x4d0>
 800e2bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2c0:	f7f2 f9c2 	bl	8000648 <__aeabi_dmul>
 800e2c4:	3601      	adds	r6, #1
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	1064      	asrs	r4, r4, #1
 800e2ca:	3508      	adds	r5, #8
 800e2cc:	e762      	b.n	800e194 <_dtoa_r+0x39c>
 800e2ce:	2602      	movs	r6, #2
 800e2d0:	e765      	b.n	800e19e <_dtoa_r+0x3a6>
 800e2d2:	9c03      	ldr	r4, [sp, #12]
 800e2d4:	46b8      	mov	r8, r7
 800e2d6:	e784      	b.n	800e1e2 <_dtoa_r+0x3ea>
 800e2d8:	4b27      	ldr	r3, [pc, #156]	@ (800e378 <_dtoa_r+0x580>)
 800e2da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e2dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e2e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e2e4:	4454      	add	r4, sl
 800e2e6:	2900      	cmp	r1, #0
 800e2e8:	d054      	beq.n	800e394 <_dtoa_r+0x59c>
 800e2ea:	4929      	ldr	r1, [pc, #164]	@ (800e390 <_dtoa_r+0x598>)
 800e2ec:	2000      	movs	r0, #0
 800e2ee:	f7f2 fad5 	bl	800089c <__aeabi_ddiv>
 800e2f2:	4633      	mov	r3, r6
 800e2f4:	462a      	mov	r2, r5
 800e2f6:	f7f1 ffef 	bl	80002d8 <__aeabi_dsub>
 800e2fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e2fe:	4656      	mov	r6, sl
 800e300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e304:	f7f2 fc50 	bl	8000ba8 <__aeabi_d2iz>
 800e308:	4605      	mov	r5, r0
 800e30a:	f7f2 f933 	bl	8000574 <__aeabi_i2d>
 800e30e:	4602      	mov	r2, r0
 800e310:	460b      	mov	r3, r1
 800e312:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e316:	f7f1 ffdf 	bl	80002d8 <__aeabi_dsub>
 800e31a:	3530      	adds	r5, #48	@ 0x30
 800e31c:	4602      	mov	r2, r0
 800e31e:	460b      	mov	r3, r1
 800e320:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e324:	f806 5b01 	strb.w	r5, [r6], #1
 800e328:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e32c:	f7f2 fbfe 	bl	8000b2c <__aeabi_dcmplt>
 800e330:	2800      	cmp	r0, #0
 800e332:	d172      	bne.n	800e41a <_dtoa_r+0x622>
 800e334:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e338:	4911      	ldr	r1, [pc, #68]	@ (800e380 <_dtoa_r+0x588>)
 800e33a:	2000      	movs	r0, #0
 800e33c:	f7f1 ffcc 	bl	80002d8 <__aeabi_dsub>
 800e340:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e344:	f7f2 fbf2 	bl	8000b2c <__aeabi_dcmplt>
 800e348:	2800      	cmp	r0, #0
 800e34a:	f040 80b4 	bne.w	800e4b6 <_dtoa_r+0x6be>
 800e34e:	42a6      	cmp	r6, r4
 800e350:	f43f af70 	beq.w	800e234 <_dtoa_r+0x43c>
 800e354:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e358:	4b0a      	ldr	r3, [pc, #40]	@ (800e384 <_dtoa_r+0x58c>)
 800e35a:	2200      	movs	r2, #0
 800e35c:	f7f2 f974 	bl	8000648 <__aeabi_dmul>
 800e360:	4b08      	ldr	r3, [pc, #32]	@ (800e384 <_dtoa_r+0x58c>)
 800e362:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e366:	2200      	movs	r2, #0
 800e368:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e36c:	f7f2 f96c 	bl	8000648 <__aeabi_dmul>
 800e370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e374:	e7c4      	b.n	800e300 <_dtoa_r+0x508>
 800e376:	bf00      	nop
 800e378:	080124b8 	.word	0x080124b8
 800e37c:	08012490 	.word	0x08012490
 800e380:	3ff00000 	.word	0x3ff00000
 800e384:	40240000 	.word	0x40240000
 800e388:	401c0000 	.word	0x401c0000
 800e38c:	40140000 	.word	0x40140000
 800e390:	3fe00000 	.word	0x3fe00000
 800e394:	4631      	mov	r1, r6
 800e396:	4628      	mov	r0, r5
 800e398:	f7f2 f956 	bl	8000648 <__aeabi_dmul>
 800e39c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e3a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e3a2:	4656      	mov	r6, sl
 800e3a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3a8:	f7f2 fbfe 	bl	8000ba8 <__aeabi_d2iz>
 800e3ac:	4605      	mov	r5, r0
 800e3ae:	f7f2 f8e1 	bl	8000574 <__aeabi_i2d>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3ba:	f7f1 ff8d 	bl	80002d8 <__aeabi_dsub>
 800e3be:	3530      	adds	r5, #48	@ 0x30
 800e3c0:	f806 5b01 	strb.w	r5, [r6], #1
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	460b      	mov	r3, r1
 800e3c8:	42a6      	cmp	r6, r4
 800e3ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3ce:	f04f 0200 	mov.w	r2, #0
 800e3d2:	d124      	bne.n	800e41e <_dtoa_r+0x626>
 800e3d4:	4baf      	ldr	r3, [pc, #700]	@ (800e694 <_dtoa_r+0x89c>)
 800e3d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e3da:	f7f1 ff7f 	bl	80002dc <__adddf3>
 800e3de:	4602      	mov	r2, r0
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3e6:	f7f2 fbbf 	bl	8000b68 <__aeabi_dcmpgt>
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	d163      	bne.n	800e4b6 <_dtoa_r+0x6be>
 800e3ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e3f2:	49a8      	ldr	r1, [pc, #672]	@ (800e694 <_dtoa_r+0x89c>)
 800e3f4:	2000      	movs	r0, #0
 800e3f6:	f7f1 ff6f 	bl	80002d8 <__aeabi_dsub>
 800e3fa:	4602      	mov	r2, r0
 800e3fc:	460b      	mov	r3, r1
 800e3fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e402:	f7f2 fb93 	bl	8000b2c <__aeabi_dcmplt>
 800e406:	2800      	cmp	r0, #0
 800e408:	f43f af14 	beq.w	800e234 <_dtoa_r+0x43c>
 800e40c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e40e:	1e73      	subs	r3, r6, #1
 800e410:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e412:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e416:	2b30      	cmp	r3, #48	@ 0x30
 800e418:	d0f8      	beq.n	800e40c <_dtoa_r+0x614>
 800e41a:	4647      	mov	r7, r8
 800e41c:	e03b      	b.n	800e496 <_dtoa_r+0x69e>
 800e41e:	4b9e      	ldr	r3, [pc, #632]	@ (800e698 <_dtoa_r+0x8a0>)
 800e420:	f7f2 f912 	bl	8000648 <__aeabi_dmul>
 800e424:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e428:	e7bc      	b.n	800e3a4 <_dtoa_r+0x5ac>
 800e42a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e42e:	4656      	mov	r6, sl
 800e430:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e434:	4620      	mov	r0, r4
 800e436:	4629      	mov	r1, r5
 800e438:	f7f2 fa30 	bl	800089c <__aeabi_ddiv>
 800e43c:	f7f2 fbb4 	bl	8000ba8 <__aeabi_d2iz>
 800e440:	4680      	mov	r8, r0
 800e442:	f7f2 f897 	bl	8000574 <__aeabi_i2d>
 800e446:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e44a:	f7f2 f8fd 	bl	8000648 <__aeabi_dmul>
 800e44e:	4602      	mov	r2, r0
 800e450:	460b      	mov	r3, r1
 800e452:	4620      	mov	r0, r4
 800e454:	4629      	mov	r1, r5
 800e456:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e45a:	f7f1 ff3d 	bl	80002d8 <__aeabi_dsub>
 800e45e:	f806 4b01 	strb.w	r4, [r6], #1
 800e462:	9d03      	ldr	r5, [sp, #12]
 800e464:	eba6 040a 	sub.w	r4, r6, sl
 800e468:	42a5      	cmp	r5, r4
 800e46a:	4602      	mov	r2, r0
 800e46c:	460b      	mov	r3, r1
 800e46e:	d133      	bne.n	800e4d8 <_dtoa_r+0x6e0>
 800e470:	f7f1 ff34 	bl	80002dc <__adddf3>
 800e474:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e478:	4604      	mov	r4, r0
 800e47a:	460d      	mov	r5, r1
 800e47c:	f7f2 fb74 	bl	8000b68 <__aeabi_dcmpgt>
 800e480:	b9c0      	cbnz	r0, 800e4b4 <_dtoa_r+0x6bc>
 800e482:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e486:	4620      	mov	r0, r4
 800e488:	4629      	mov	r1, r5
 800e48a:	f7f2 fb45 	bl	8000b18 <__aeabi_dcmpeq>
 800e48e:	b110      	cbz	r0, 800e496 <_dtoa_r+0x69e>
 800e490:	f018 0f01 	tst.w	r8, #1
 800e494:	d10e      	bne.n	800e4b4 <_dtoa_r+0x6bc>
 800e496:	9902      	ldr	r1, [sp, #8]
 800e498:	4648      	mov	r0, r9
 800e49a:	f000 fbbd 	bl	800ec18 <_Bfree>
 800e49e:	2300      	movs	r3, #0
 800e4a0:	7033      	strb	r3, [r6, #0]
 800e4a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e4a4:	3701      	adds	r7, #1
 800e4a6:	601f      	str	r7, [r3, #0]
 800e4a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	f000 824b 	beq.w	800e946 <_dtoa_r+0xb4e>
 800e4b0:	601e      	str	r6, [r3, #0]
 800e4b2:	e248      	b.n	800e946 <_dtoa_r+0xb4e>
 800e4b4:	46b8      	mov	r8, r7
 800e4b6:	4633      	mov	r3, r6
 800e4b8:	461e      	mov	r6, r3
 800e4ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4be:	2a39      	cmp	r2, #57	@ 0x39
 800e4c0:	d106      	bne.n	800e4d0 <_dtoa_r+0x6d8>
 800e4c2:	459a      	cmp	sl, r3
 800e4c4:	d1f8      	bne.n	800e4b8 <_dtoa_r+0x6c0>
 800e4c6:	2230      	movs	r2, #48	@ 0x30
 800e4c8:	f108 0801 	add.w	r8, r8, #1
 800e4cc:	f88a 2000 	strb.w	r2, [sl]
 800e4d0:	781a      	ldrb	r2, [r3, #0]
 800e4d2:	3201      	adds	r2, #1
 800e4d4:	701a      	strb	r2, [r3, #0]
 800e4d6:	e7a0      	b.n	800e41a <_dtoa_r+0x622>
 800e4d8:	4b6f      	ldr	r3, [pc, #444]	@ (800e698 <_dtoa_r+0x8a0>)
 800e4da:	2200      	movs	r2, #0
 800e4dc:	f7f2 f8b4 	bl	8000648 <__aeabi_dmul>
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	4604      	mov	r4, r0
 800e4e6:	460d      	mov	r5, r1
 800e4e8:	f7f2 fb16 	bl	8000b18 <__aeabi_dcmpeq>
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	d09f      	beq.n	800e430 <_dtoa_r+0x638>
 800e4f0:	e7d1      	b.n	800e496 <_dtoa_r+0x69e>
 800e4f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4f4:	2a00      	cmp	r2, #0
 800e4f6:	f000 80ea 	beq.w	800e6ce <_dtoa_r+0x8d6>
 800e4fa:	9a07      	ldr	r2, [sp, #28]
 800e4fc:	2a01      	cmp	r2, #1
 800e4fe:	f300 80cd 	bgt.w	800e69c <_dtoa_r+0x8a4>
 800e502:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e504:	2a00      	cmp	r2, #0
 800e506:	f000 80c1 	beq.w	800e68c <_dtoa_r+0x894>
 800e50a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e50e:	9c08      	ldr	r4, [sp, #32]
 800e510:	9e00      	ldr	r6, [sp, #0]
 800e512:	9a00      	ldr	r2, [sp, #0]
 800e514:	441a      	add	r2, r3
 800e516:	9200      	str	r2, [sp, #0]
 800e518:	9a06      	ldr	r2, [sp, #24]
 800e51a:	2101      	movs	r1, #1
 800e51c:	441a      	add	r2, r3
 800e51e:	4648      	mov	r0, r9
 800e520:	9206      	str	r2, [sp, #24]
 800e522:	f000 fc2d 	bl	800ed80 <__i2b>
 800e526:	4605      	mov	r5, r0
 800e528:	b166      	cbz	r6, 800e544 <_dtoa_r+0x74c>
 800e52a:	9b06      	ldr	r3, [sp, #24]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	dd09      	ble.n	800e544 <_dtoa_r+0x74c>
 800e530:	42b3      	cmp	r3, r6
 800e532:	9a00      	ldr	r2, [sp, #0]
 800e534:	bfa8      	it	ge
 800e536:	4633      	movge	r3, r6
 800e538:	1ad2      	subs	r2, r2, r3
 800e53a:	9200      	str	r2, [sp, #0]
 800e53c:	9a06      	ldr	r2, [sp, #24]
 800e53e:	1af6      	subs	r6, r6, r3
 800e540:	1ad3      	subs	r3, r2, r3
 800e542:	9306      	str	r3, [sp, #24]
 800e544:	9b08      	ldr	r3, [sp, #32]
 800e546:	b30b      	cbz	r3, 800e58c <_dtoa_r+0x794>
 800e548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	f000 80c6 	beq.w	800e6dc <_dtoa_r+0x8e4>
 800e550:	2c00      	cmp	r4, #0
 800e552:	f000 80c0 	beq.w	800e6d6 <_dtoa_r+0x8de>
 800e556:	4629      	mov	r1, r5
 800e558:	4622      	mov	r2, r4
 800e55a:	4648      	mov	r0, r9
 800e55c:	f000 fcc8 	bl	800eef0 <__pow5mult>
 800e560:	9a02      	ldr	r2, [sp, #8]
 800e562:	4601      	mov	r1, r0
 800e564:	4605      	mov	r5, r0
 800e566:	4648      	mov	r0, r9
 800e568:	f000 fc20 	bl	800edac <__multiply>
 800e56c:	9902      	ldr	r1, [sp, #8]
 800e56e:	4680      	mov	r8, r0
 800e570:	4648      	mov	r0, r9
 800e572:	f000 fb51 	bl	800ec18 <_Bfree>
 800e576:	9b08      	ldr	r3, [sp, #32]
 800e578:	1b1b      	subs	r3, r3, r4
 800e57a:	9308      	str	r3, [sp, #32]
 800e57c:	f000 80b1 	beq.w	800e6e2 <_dtoa_r+0x8ea>
 800e580:	9a08      	ldr	r2, [sp, #32]
 800e582:	4641      	mov	r1, r8
 800e584:	4648      	mov	r0, r9
 800e586:	f000 fcb3 	bl	800eef0 <__pow5mult>
 800e58a:	9002      	str	r0, [sp, #8]
 800e58c:	2101      	movs	r1, #1
 800e58e:	4648      	mov	r0, r9
 800e590:	f000 fbf6 	bl	800ed80 <__i2b>
 800e594:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e596:	4604      	mov	r4, r0
 800e598:	2b00      	cmp	r3, #0
 800e59a:	f000 81d8 	beq.w	800e94e <_dtoa_r+0xb56>
 800e59e:	461a      	mov	r2, r3
 800e5a0:	4601      	mov	r1, r0
 800e5a2:	4648      	mov	r0, r9
 800e5a4:	f000 fca4 	bl	800eef0 <__pow5mult>
 800e5a8:	9b07      	ldr	r3, [sp, #28]
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	4604      	mov	r4, r0
 800e5ae:	f300 809f 	bgt.w	800e6f0 <_dtoa_r+0x8f8>
 800e5b2:	9b04      	ldr	r3, [sp, #16]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	f040 8097 	bne.w	800e6e8 <_dtoa_r+0x8f0>
 800e5ba:	9b05      	ldr	r3, [sp, #20]
 800e5bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f040 8093 	bne.w	800e6ec <_dtoa_r+0x8f4>
 800e5c6:	9b05      	ldr	r3, [sp, #20]
 800e5c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e5cc:	0d1b      	lsrs	r3, r3, #20
 800e5ce:	051b      	lsls	r3, r3, #20
 800e5d0:	b133      	cbz	r3, 800e5e0 <_dtoa_r+0x7e8>
 800e5d2:	9b00      	ldr	r3, [sp, #0]
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	9300      	str	r3, [sp, #0]
 800e5d8:	9b06      	ldr	r3, [sp, #24]
 800e5da:	3301      	adds	r3, #1
 800e5dc:	9306      	str	r3, [sp, #24]
 800e5de:	2301      	movs	r3, #1
 800e5e0:	9308      	str	r3, [sp, #32]
 800e5e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	f000 81b8 	beq.w	800e95a <_dtoa_r+0xb62>
 800e5ea:	6923      	ldr	r3, [r4, #16]
 800e5ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e5f0:	6918      	ldr	r0, [r3, #16]
 800e5f2:	f000 fb79 	bl	800ece8 <__hi0bits>
 800e5f6:	f1c0 0020 	rsb	r0, r0, #32
 800e5fa:	9b06      	ldr	r3, [sp, #24]
 800e5fc:	4418      	add	r0, r3
 800e5fe:	f010 001f 	ands.w	r0, r0, #31
 800e602:	f000 8082 	beq.w	800e70a <_dtoa_r+0x912>
 800e606:	f1c0 0320 	rsb	r3, r0, #32
 800e60a:	2b04      	cmp	r3, #4
 800e60c:	dd73      	ble.n	800e6f6 <_dtoa_r+0x8fe>
 800e60e:	9b00      	ldr	r3, [sp, #0]
 800e610:	f1c0 001c 	rsb	r0, r0, #28
 800e614:	4403      	add	r3, r0
 800e616:	9300      	str	r3, [sp, #0]
 800e618:	9b06      	ldr	r3, [sp, #24]
 800e61a:	4403      	add	r3, r0
 800e61c:	4406      	add	r6, r0
 800e61e:	9306      	str	r3, [sp, #24]
 800e620:	9b00      	ldr	r3, [sp, #0]
 800e622:	2b00      	cmp	r3, #0
 800e624:	dd05      	ble.n	800e632 <_dtoa_r+0x83a>
 800e626:	9902      	ldr	r1, [sp, #8]
 800e628:	461a      	mov	r2, r3
 800e62a:	4648      	mov	r0, r9
 800e62c:	f000 fcba 	bl	800efa4 <__lshift>
 800e630:	9002      	str	r0, [sp, #8]
 800e632:	9b06      	ldr	r3, [sp, #24]
 800e634:	2b00      	cmp	r3, #0
 800e636:	dd05      	ble.n	800e644 <_dtoa_r+0x84c>
 800e638:	4621      	mov	r1, r4
 800e63a:	461a      	mov	r2, r3
 800e63c:	4648      	mov	r0, r9
 800e63e:	f000 fcb1 	bl	800efa4 <__lshift>
 800e642:	4604      	mov	r4, r0
 800e644:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e646:	2b00      	cmp	r3, #0
 800e648:	d061      	beq.n	800e70e <_dtoa_r+0x916>
 800e64a:	9802      	ldr	r0, [sp, #8]
 800e64c:	4621      	mov	r1, r4
 800e64e:	f000 fd15 	bl	800f07c <__mcmp>
 800e652:	2800      	cmp	r0, #0
 800e654:	da5b      	bge.n	800e70e <_dtoa_r+0x916>
 800e656:	2300      	movs	r3, #0
 800e658:	9902      	ldr	r1, [sp, #8]
 800e65a:	220a      	movs	r2, #10
 800e65c:	4648      	mov	r0, r9
 800e65e:	f000 fafd 	bl	800ec5c <__multadd>
 800e662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e664:	9002      	str	r0, [sp, #8]
 800e666:	f107 38ff 	add.w	r8, r7, #4294967295
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	f000 8177 	beq.w	800e95e <_dtoa_r+0xb66>
 800e670:	4629      	mov	r1, r5
 800e672:	2300      	movs	r3, #0
 800e674:	220a      	movs	r2, #10
 800e676:	4648      	mov	r0, r9
 800e678:	f000 faf0 	bl	800ec5c <__multadd>
 800e67c:	f1bb 0f00 	cmp.w	fp, #0
 800e680:	4605      	mov	r5, r0
 800e682:	dc6f      	bgt.n	800e764 <_dtoa_r+0x96c>
 800e684:	9b07      	ldr	r3, [sp, #28]
 800e686:	2b02      	cmp	r3, #2
 800e688:	dc49      	bgt.n	800e71e <_dtoa_r+0x926>
 800e68a:	e06b      	b.n	800e764 <_dtoa_r+0x96c>
 800e68c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e68e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e692:	e73c      	b.n	800e50e <_dtoa_r+0x716>
 800e694:	3fe00000 	.word	0x3fe00000
 800e698:	40240000 	.word	0x40240000
 800e69c:	9b03      	ldr	r3, [sp, #12]
 800e69e:	1e5c      	subs	r4, r3, #1
 800e6a0:	9b08      	ldr	r3, [sp, #32]
 800e6a2:	42a3      	cmp	r3, r4
 800e6a4:	db09      	blt.n	800e6ba <_dtoa_r+0x8c2>
 800e6a6:	1b1c      	subs	r4, r3, r4
 800e6a8:	9b03      	ldr	r3, [sp, #12]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	f6bf af30 	bge.w	800e510 <_dtoa_r+0x718>
 800e6b0:	9b00      	ldr	r3, [sp, #0]
 800e6b2:	9a03      	ldr	r2, [sp, #12]
 800e6b4:	1a9e      	subs	r6, r3, r2
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	e72b      	b.n	800e512 <_dtoa_r+0x71a>
 800e6ba:	9b08      	ldr	r3, [sp, #32]
 800e6bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e6be:	9408      	str	r4, [sp, #32]
 800e6c0:	1ae3      	subs	r3, r4, r3
 800e6c2:	441a      	add	r2, r3
 800e6c4:	9e00      	ldr	r6, [sp, #0]
 800e6c6:	9b03      	ldr	r3, [sp, #12]
 800e6c8:	920d      	str	r2, [sp, #52]	@ 0x34
 800e6ca:	2400      	movs	r4, #0
 800e6cc:	e721      	b.n	800e512 <_dtoa_r+0x71a>
 800e6ce:	9c08      	ldr	r4, [sp, #32]
 800e6d0:	9e00      	ldr	r6, [sp, #0]
 800e6d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e6d4:	e728      	b.n	800e528 <_dtoa_r+0x730>
 800e6d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e6da:	e751      	b.n	800e580 <_dtoa_r+0x788>
 800e6dc:	9a08      	ldr	r2, [sp, #32]
 800e6de:	9902      	ldr	r1, [sp, #8]
 800e6e0:	e750      	b.n	800e584 <_dtoa_r+0x78c>
 800e6e2:	f8cd 8008 	str.w	r8, [sp, #8]
 800e6e6:	e751      	b.n	800e58c <_dtoa_r+0x794>
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	e779      	b.n	800e5e0 <_dtoa_r+0x7e8>
 800e6ec:	9b04      	ldr	r3, [sp, #16]
 800e6ee:	e777      	b.n	800e5e0 <_dtoa_r+0x7e8>
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	9308      	str	r3, [sp, #32]
 800e6f4:	e779      	b.n	800e5ea <_dtoa_r+0x7f2>
 800e6f6:	d093      	beq.n	800e620 <_dtoa_r+0x828>
 800e6f8:	9a00      	ldr	r2, [sp, #0]
 800e6fa:	331c      	adds	r3, #28
 800e6fc:	441a      	add	r2, r3
 800e6fe:	9200      	str	r2, [sp, #0]
 800e700:	9a06      	ldr	r2, [sp, #24]
 800e702:	441a      	add	r2, r3
 800e704:	441e      	add	r6, r3
 800e706:	9206      	str	r2, [sp, #24]
 800e708:	e78a      	b.n	800e620 <_dtoa_r+0x828>
 800e70a:	4603      	mov	r3, r0
 800e70c:	e7f4      	b.n	800e6f8 <_dtoa_r+0x900>
 800e70e:	9b03      	ldr	r3, [sp, #12]
 800e710:	2b00      	cmp	r3, #0
 800e712:	46b8      	mov	r8, r7
 800e714:	dc20      	bgt.n	800e758 <_dtoa_r+0x960>
 800e716:	469b      	mov	fp, r3
 800e718:	9b07      	ldr	r3, [sp, #28]
 800e71a:	2b02      	cmp	r3, #2
 800e71c:	dd1e      	ble.n	800e75c <_dtoa_r+0x964>
 800e71e:	f1bb 0f00 	cmp.w	fp, #0
 800e722:	f47f adb1 	bne.w	800e288 <_dtoa_r+0x490>
 800e726:	4621      	mov	r1, r4
 800e728:	465b      	mov	r3, fp
 800e72a:	2205      	movs	r2, #5
 800e72c:	4648      	mov	r0, r9
 800e72e:	f000 fa95 	bl	800ec5c <__multadd>
 800e732:	4601      	mov	r1, r0
 800e734:	4604      	mov	r4, r0
 800e736:	9802      	ldr	r0, [sp, #8]
 800e738:	f000 fca0 	bl	800f07c <__mcmp>
 800e73c:	2800      	cmp	r0, #0
 800e73e:	f77f ada3 	ble.w	800e288 <_dtoa_r+0x490>
 800e742:	4656      	mov	r6, sl
 800e744:	2331      	movs	r3, #49	@ 0x31
 800e746:	f806 3b01 	strb.w	r3, [r6], #1
 800e74a:	f108 0801 	add.w	r8, r8, #1
 800e74e:	e59f      	b.n	800e290 <_dtoa_r+0x498>
 800e750:	9c03      	ldr	r4, [sp, #12]
 800e752:	46b8      	mov	r8, r7
 800e754:	4625      	mov	r5, r4
 800e756:	e7f4      	b.n	800e742 <_dtoa_r+0x94a>
 800e758:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e75c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e75e:	2b00      	cmp	r3, #0
 800e760:	f000 8101 	beq.w	800e966 <_dtoa_r+0xb6e>
 800e764:	2e00      	cmp	r6, #0
 800e766:	dd05      	ble.n	800e774 <_dtoa_r+0x97c>
 800e768:	4629      	mov	r1, r5
 800e76a:	4632      	mov	r2, r6
 800e76c:	4648      	mov	r0, r9
 800e76e:	f000 fc19 	bl	800efa4 <__lshift>
 800e772:	4605      	mov	r5, r0
 800e774:	9b08      	ldr	r3, [sp, #32]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d05c      	beq.n	800e834 <_dtoa_r+0xa3c>
 800e77a:	6869      	ldr	r1, [r5, #4]
 800e77c:	4648      	mov	r0, r9
 800e77e:	f000 fa0b 	bl	800eb98 <_Balloc>
 800e782:	4606      	mov	r6, r0
 800e784:	b928      	cbnz	r0, 800e792 <_dtoa_r+0x99a>
 800e786:	4b82      	ldr	r3, [pc, #520]	@ (800e990 <_dtoa_r+0xb98>)
 800e788:	4602      	mov	r2, r0
 800e78a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e78e:	f7ff bb4a 	b.w	800de26 <_dtoa_r+0x2e>
 800e792:	692a      	ldr	r2, [r5, #16]
 800e794:	3202      	adds	r2, #2
 800e796:	0092      	lsls	r2, r2, #2
 800e798:	f105 010c 	add.w	r1, r5, #12
 800e79c:	300c      	adds	r0, #12
 800e79e:	f7ff fa76 	bl	800dc8e <memcpy>
 800e7a2:	2201      	movs	r2, #1
 800e7a4:	4631      	mov	r1, r6
 800e7a6:	4648      	mov	r0, r9
 800e7a8:	f000 fbfc 	bl	800efa4 <__lshift>
 800e7ac:	f10a 0301 	add.w	r3, sl, #1
 800e7b0:	9300      	str	r3, [sp, #0]
 800e7b2:	eb0a 030b 	add.w	r3, sl, fp
 800e7b6:	9308      	str	r3, [sp, #32]
 800e7b8:	9b04      	ldr	r3, [sp, #16]
 800e7ba:	f003 0301 	and.w	r3, r3, #1
 800e7be:	462f      	mov	r7, r5
 800e7c0:	9306      	str	r3, [sp, #24]
 800e7c2:	4605      	mov	r5, r0
 800e7c4:	9b00      	ldr	r3, [sp, #0]
 800e7c6:	9802      	ldr	r0, [sp, #8]
 800e7c8:	4621      	mov	r1, r4
 800e7ca:	f103 3bff 	add.w	fp, r3, #4294967295
 800e7ce:	f7ff fa8b 	bl	800dce8 <quorem>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	3330      	adds	r3, #48	@ 0x30
 800e7d6:	9003      	str	r0, [sp, #12]
 800e7d8:	4639      	mov	r1, r7
 800e7da:	9802      	ldr	r0, [sp, #8]
 800e7dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7de:	f000 fc4d 	bl	800f07c <__mcmp>
 800e7e2:	462a      	mov	r2, r5
 800e7e4:	9004      	str	r0, [sp, #16]
 800e7e6:	4621      	mov	r1, r4
 800e7e8:	4648      	mov	r0, r9
 800e7ea:	f000 fc63 	bl	800f0b4 <__mdiff>
 800e7ee:	68c2      	ldr	r2, [r0, #12]
 800e7f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7f2:	4606      	mov	r6, r0
 800e7f4:	bb02      	cbnz	r2, 800e838 <_dtoa_r+0xa40>
 800e7f6:	4601      	mov	r1, r0
 800e7f8:	9802      	ldr	r0, [sp, #8]
 800e7fa:	f000 fc3f 	bl	800f07c <__mcmp>
 800e7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e800:	4602      	mov	r2, r0
 800e802:	4631      	mov	r1, r6
 800e804:	4648      	mov	r0, r9
 800e806:	920c      	str	r2, [sp, #48]	@ 0x30
 800e808:	9309      	str	r3, [sp, #36]	@ 0x24
 800e80a:	f000 fa05 	bl	800ec18 <_Bfree>
 800e80e:	9b07      	ldr	r3, [sp, #28]
 800e810:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e812:	9e00      	ldr	r6, [sp, #0]
 800e814:	ea42 0103 	orr.w	r1, r2, r3
 800e818:	9b06      	ldr	r3, [sp, #24]
 800e81a:	4319      	orrs	r1, r3
 800e81c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e81e:	d10d      	bne.n	800e83c <_dtoa_r+0xa44>
 800e820:	2b39      	cmp	r3, #57	@ 0x39
 800e822:	d027      	beq.n	800e874 <_dtoa_r+0xa7c>
 800e824:	9a04      	ldr	r2, [sp, #16]
 800e826:	2a00      	cmp	r2, #0
 800e828:	dd01      	ble.n	800e82e <_dtoa_r+0xa36>
 800e82a:	9b03      	ldr	r3, [sp, #12]
 800e82c:	3331      	adds	r3, #49	@ 0x31
 800e82e:	f88b 3000 	strb.w	r3, [fp]
 800e832:	e52e      	b.n	800e292 <_dtoa_r+0x49a>
 800e834:	4628      	mov	r0, r5
 800e836:	e7b9      	b.n	800e7ac <_dtoa_r+0x9b4>
 800e838:	2201      	movs	r2, #1
 800e83a:	e7e2      	b.n	800e802 <_dtoa_r+0xa0a>
 800e83c:	9904      	ldr	r1, [sp, #16]
 800e83e:	2900      	cmp	r1, #0
 800e840:	db04      	blt.n	800e84c <_dtoa_r+0xa54>
 800e842:	9807      	ldr	r0, [sp, #28]
 800e844:	4301      	orrs	r1, r0
 800e846:	9806      	ldr	r0, [sp, #24]
 800e848:	4301      	orrs	r1, r0
 800e84a:	d120      	bne.n	800e88e <_dtoa_r+0xa96>
 800e84c:	2a00      	cmp	r2, #0
 800e84e:	ddee      	ble.n	800e82e <_dtoa_r+0xa36>
 800e850:	9902      	ldr	r1, [sp, #8]
 800e852:	9300      	str	r3, [sp, #0]
 800e854:	2201      	movs	r2, #1
 800e856:	4648      	mov	r0, r9
 800e858:	f000 fba4 	bl	800efa4 <__lshift>
 800e85c:	4621      	mov	r1, r4
 800e85e:	9002      	str	r0, [sp, #8]
 800e860:	f000 fc0c 	bl	800f07c <__mcmp>
 800e864:	2800      	cmp	r0, #0
 800e866:	9b00      	ldr	r3, [sp, #0]
 800e868:	dc02      	bgt.n	800e870 <_dtoa_r+0xa78>
 800e86a:	d1e0      	bne.n	800e82e <_dtoa_r+0xa36>
 800e86c:	07da      	lsls	r2, r3, #31
 800e86e:	d5de      	bpl.n	800e82e <_dtoa_r+0xa36>
 800e870:	2b39      	cmp	r3, #57	@ 0x39
 800e872:	d1da      	bne.n	800e82a <_dtoa_r+0xa32>
 800e874:	2339      	movs	r3, #57	@ 0x39
 800e876:	f88b 3000 	strb.w	r3, [fp]
 800e87a:	4633      	mov	r3, r6
 800e87c:	461e      	mov	r6, r3
 800e87e:	3b01      	subs	r3, #1
 800e880:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e884:	2a39      	cmp	r2, #57	@ 0x39
 800e886:	d04e      	beq.n	800e926 <_dtoa_r+0xb2e>
 800e888:	3201      	adds	r2, #1
 800e88a:	701a      	strb	r2, [r3, #0]
 800e88c:	e501      	b.n	800e292 <_dtoa_r+0x49a>
 800e88e:	2a00      	cmp	r2, #0
 800e890:	dd03      	ble.n	800e89a <_dtoa_r+0xaa2>
 800e892:	2b39      	cmp	r3, #57	@ 0x39
 800e894:	d0ee      	beq.n	800e874 <_dtoa_r+0xa7c>
 800e896:	3301      	adds	r3, #1
 800e898:	e7c9      	b.n	800e82e <_dtoa_r+0xa36>
 800e89a:	9a00      	ldr	r2, [sp, #0]
 800e89c:	9908      	ldr	r1, [sp, #32]
 800e89e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e8a2:	428a      	cmp	r2, r1
 800e8a4:	d028      	beq.n	800e8f8 <_dtoa_r+0xb00>
 800e8a6:	9902      	ldr	r1, [sp, #8]
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	220a      	movs	r2, #10
 800e8ac:	4648      	mov	r0, r9
 800e8ae:	f000 f9d5 	bl	800ec5c <__multadd>
 800e8b2:	42af      	cmp	r7, r5
 800e8b4:	9002      	str	r0, [sp, #8]
 800e8b6:	f04f 0300 	mov.w	r3, #0
 800e8ba:	f04f 020a 	mov.w	r2, #10
 800e8be:	4639      	mov	r1, r7
 800e8c0:	4648      	mov	r0, r9
 800e8c2:	d107      	bne.n	800e8d4 <_dtoa_r+0xadc>
 800e8c4:	f000 f9ca 	bl	800ec5c <__multadd>
 800e8c8:	4607      	mov	r7, r0
 800e8ca:	4605      	mov	r5, r0
 800e8cc:	9b00      	ldr	r3, [sp, #0]
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	9300      	str	r3, [sp, #0]
 800e8d2:	e777      	b.n	800e7c4 <_dtoa_r+0x9cc>
 800e8d4:	f000 f9c2 	bl	800ec5c <__multadd>
 800e8d8:	4629      	mov	r1, r5
 800e8da:	4607      	mov	r7, r0
 800e8dc:	2300      	movs	r3, #0
 800e8de:	220a      	movs	r2, #10
 800e8e0:	4648      	mov	r0, r9
 800e8e2:	f000 f9bb 	bl	800ec5c <__multadd>
 800e8e6:	4605      	mov	r5, r0
 800e8e8:	e7f0      	b.n	800e8cc <_dtoa_r+0xad4>
 800e8ea:	f1bb 0f00 	cmp.w	fp, #0
 800e8ee:	bfcc      	ite	gt
 800e8f0:	465e      	movgt	r6, fp
 800e8f2:	2601      	movle	r6, #1
 800e8f4:	4456      	add	r6, sl
 800e8f6:	2700      	movs	r7, #0
 800e8f8:	9902      	ldr	r1, [sp, #8]
 800e8fa:	9300      	str	r3, [sp, #0]
 800e8fc:	2201      	movs	r2, #1
 800e8fe:	4648      	mov	r0, r9
 800e900:	f000 fb50 	bl	800efa4 <__lshift>
 800e904:	4621      	mov	r1, r4
 800e906:	9002      	str	r0, [sp, #8]
 800e908:	f000 fbb8 	bl	800f07c <__mcmp>
 800e90c:	2800      	cmp	r0, #0
 800e90e:	dcb4      	bgt.n	800e87a <_dtoa_r+0xa82>
 800e910:	d102      	bne.n	800e918 <_dtoa_r+0xb20>
 800e912:	9b00      	ldr	r3, [sp, #0]
 800e914:	07db      	lsls	r3, r3, #31
 800e916:	d4b0      	bmi.n	800e87a <_dtoa_r+0xa82>
 800e918:	4633      	mov	r3, r6
 800e91a:	461e      	mov	r6, r3
 800e91c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e920:	2a30      	cmp	r2, #48	@ 0x30
 800e922:	d0fa      	beq.n	800e91a <_dtoa_r+0xb22>
 800e924:	e4b5      	b.n	800e292 <_dtoa_r+0x49a>
 800e926:	459a      	cmp	sl, r3
 800e928:	d1a8      	bne.n	800e87c <_dtoa_r+0xa84>
 800e92a:	2331      	movs	r3, #49	@ 0x31
 800e92c:	f108 0801 	add.w	r8, r8, #1
 800e930:	f88a 3000 	strb.w	r3, [sl]
 800e934:	e4ad      	b.n	800e292 <_dtoa_r+0x49a>
 800e936:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e938:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e994 <_dtoa_r+0xb9c>
 800e93c:	b11b      	cbz	r3, 800e946 <_dtoa_r+0xb4e>
 800e93e:	f10a 0308 	add.w	r3, sl, #8
 800e942:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e944:	6013      	str	r3, [r2, #0]
 800e946:	4650      	mov	r0, sl
 800e948:	b017      	add	sp, #92	@ 0x5c
 800e94a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e94e:	9b07      	ldr	r3, [sp, #28]
 800e950:	2b01      	cmp	r3, #1
 800e952:	f77f ae2e 	ble.w	800e5b2 <_dtoa_r+0x7ba>
 800e956:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e958:	9308      	str	r3, [sp, #32]
 800e95a:	2001      	movs	r0, #1
 800e95c:	e64d      	b.n	800e5fa <_dtoa_r+0x802>
 800e95e:	f1bb 0f00 	cmp.w	fp, #0
 800e962:	f77f aed9 	ble.w	800e718 <_dtoa_r+0x920>
 800e966:	4656      	mov	r6, sl
 800e968:	9802      	ldr	r0, [sp, #8]
 800e96a:	4621      	mov	r1, r4
 800e96c:	f7ff f9bc 	bl	800dce8 <quorem>
 800e970:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e974:	f806 3b01 	strb.w	r3, [r6], #1
 800e978:	eba6 020a 	sub.w	r2, r6, sl
 800e97c:	4593      	cmp	fp, r2
 800e97e:	ddb4      	ble.n	800e8ea <_dtoa_r+0xaf2>
 800e980:	9902      	ldr	r1, [sp, #8]
 800e982:	2300      	movs	r3, #0
 800e984:	220a      	movs	r2, #10
 800e986:	4648      	mov	r0, r9
 800e988:	f000 f968 	bl	800ec5c <__multadd>
 800e98c:	9002      	str	r0, [sp, #8]
 800e98e:	e7eb      	b.n	800e968 <_dtoa_r+0xb70>
 800e990:	08010400 	.word	0x08010400
 800e994:	0801039b 	.word	0x0801039b

0800e998 <_free_r>:
 800e998:	b538      	push	{r3, r4, r5, lr}
 800e99a:	4605      	mov	r5, r0
 800e99c:	2900      	cmp	r1, #0
 800e99e:	d041      	beq.n	800ea24 <_free_r+0x8c>
 800e9a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9a4:	1f0c      	subs	r4, r1, #4
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	bfb8      	it	lt
 800e9aa:	18e4      	addlt	r4, r4, r3
 800e9ac:	f000 f8e8 	bl	800eb80 <__malloc_lock>
 800e9b0:	4a1d      	ldr	r2, [pc, #116]	@ (800ea28 <_free_r+0x90>)
 800e9b2:	6813      	ldr	r3, [r2, #0]
 800e9b4:	b933      	cbnz	r3, 800e9c4 <_free_r+0x2c>
 800e9b6:	6063      	str	r3, [r4, #4]
 800e9b8:	6014      	str	r4, [r2, #0]
 800e9ba:	4628      	mov	r0, r5
 800e9bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9c0:	f000 b8e4 	b.w	800eb8c <__malloc_unlock>
 800e9c4:	42a3      	cmp	r3, r4
 800e9c6:	d908      	bls.n	800e9da <_free_r+0x42>
 800e9c8:	6820      	ldr	r0, [r4, #0]
 800e9ca:	1821      	adds	r1, r4, r0
 800e9cc:	428b      	cmp	r3, r1
 800e9ce:	bf01      	itttt	eq
 800e9d0:	6819      	ldreq	r1, [r3, #0]
 800e9d2:	685b      	ldreq	r3, [r3, #4]
 800e9d4:	1809      	addeq	r1, r1, r0
 800e9d6:	6021      	streq	r1, [r4, #0]
 800e9d8:	e7ed      	b.n	800e9b6 <_free_r+0x1e>
 800e9da:	461a      	mov	r2, r3
 800e9dc:	685b      	ldr	r3, [r3, #4]
 800e9de:	b10b      	cbz	r3, 800e9e4 <_free_r+0x4c>
 800e9e0:	42a3      	cmp	r3, r4
 800e9e2:	d9fa      	bls.n	800e9da <_free_r+0x42>
 800e9e4:	6811      	ldr	r1, [r2, #0]
 800e9e6:	1850      	adds	r0, r2, r1
 800e9e8:	42a0      	cmp	r0, r4
 800e9ea:	d10b      	bne.n	800ea04 <_free_r+0x6c>
 800e9ec:	6820      	ldr	r0, [r4, #0]
 800e9ee:	4401      	add	r1, r0
 800e9f0:	1850      	adds	r0, r2, r1
 800e9f2:	4283      	cmp	r3, r0
 800e9f4:	6011      	str	r1, [r2, #0]
 800e9f6:	d1e0      	bne.n	800e9ba <_free_r+0x22>
 800e9f8:	6818      	ldr	r0, [r3, #0]
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	6053      	str	r3, [r2, #4]
 800e9fe:	4408      	add	r0, r1
 800ea00:	6010      	str	r0, [r2, #0]
 800ea02:	e7da      	b.n	800e9ba <_free_r+0x22>
 800ea04:	d902      	bls.n	800ea0c <_free_r+0x74>
 800ea06:	230c      	movs	r3, #12
 800ea08:	602b      	str	r3, [r5, #0]
 800ea0a:	e7d6      	b.n	800e9ba <_free_r+0x22>
 800ea0c:	6820      	ldr	r0, [r4, #0]
 800ea0e:	1821      	adds	r1, r4, r0
 800ea10:	428b      	cmp	r3, r1
 800ea12:	bf04      	itt	eq
 800ea14:	6819      	ldreq	r1, [r3, #0]
 800ea16:	685b      	ldreq	r3, [r3, #4]
 800ea18:	6063      	str	r3, [r4, #4]
 800ea1a:	bf04      	itt	eq
 800ea1c:	1809      	addeq	r1, r1, r0
 800ea1e:	6021      	streq	r1, [r4, #0]
 800ea20:	6054      	str	r4, [r2, #4]
 800ea22:	e7ca      	b.n	800e9ba <_free_r+0x22>
 800ea24:	bd38      	pop	{r3, r4, r5, pc}
 800ea26:	bf00      	nop
 800ea28:	20003ee0 	.word	0x20003ee0

0800ea2c <malloc>:
 800ea2c:	4b02      	ldr	r3, [pc, #8]	@ (800ea38 <malloc+0xc>)
 800ea2e:	4601      	mov	r1, r0
 800ea30:	6818      	ldr	r0, [r3, #0]
 800ea32:	f000 b825 	b.w	800ea80 <_malloc_r>
 800ea36:	bf00      	nop
 800ea38:	200001a8 	.word	0x200001a8

0800ea3c <sbrk_aligned>:
 800ea3c:	b570      	push	{r4, r5, r6, lr}
 800ea3e:	4e0f      	ldr	r6, [pc, #60]	@ (800ea7c <sbrk_aligned+0x40>)
 800ea40:	460c      	mov	r4, r1
 800ea42:	6831      	ldr	r1, [r6, #0]
 800ea44:	4605      	mov	r5, r0
 800ea46:	b911      	cbnz	r1, 800ea4e <sbrk_aligned+0x12>
 800ea48:	f000 fe36 	bl	800f6b8 <_sbrk_r>
 800ea4c:	6030      	str	r0, [r6, #0]
 800ea4e:	4621      	mov	r1, r4
 800ea50:	4628      	mov	r0, r5
 800ea52:	f000 fe31 	bl	800f6b8 <_sbrk_r>
 800ea56:	1c43      	adds	r3, r0, #1
 800ea58:	d103      	bne.n	800ea62 <sbrk_aligned+0x26>
 800ea5a:	f04f 34ff 	mov.w	r4, #4294967295
 800ea5e:	4620      	mov	r0, r4
 800ea60:	bd70      	pop	{r4, r5, r6, pc}
 800ea62:	1cc4      	adds	r4, r0, #3
 800ea64:	f024 0403 	bic.w	r4, r4, #3
 800ea68:	42a0      	cmp	r0, r4
 800ea6a:	d0f8      	beq.n	800ea5e <sbrk_aligned+0x22>
 800ea6c:	1a21      	subs	r1, r4, r0
 800ea6e:	4628      	mov	r0, r5
 800ea70:	f000 fe22 	bl	800f6b8 <_sbrk_r>
 800ea74:	3001      	adds	r0, #1
 800ea76:	d1f2      	bne.n	800ea5e <sbrk_aligned+0x22>
 800ea78:	e7ef      	b.n	800ea5a <sbrk_aligned+0x1e>
 800ea7a:	bf00      	nop
 800ea7c:	20003edc 	.word	0x20003edc

0800ea80 <_malloc_r>:
 800ea80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea84:	1ccd      	adds	r5, r1, #3
 800ea86:	f025 0503 	bic.w	r5, r5, #3
 800ea8a:	3508      	adds	r5, #8
 800ea8c:	2d0c      	cmp	r5, #12
 800ea8e:	bf38      	it	cc
 800ea90:	250c      	movcc	r5, #12
 800ea92:	2d00      	cmp	r5, #0
 800ea94:	4606      	mov	r6, r0
 800ea96:	db01      	blt.n	800ea9c <_malloc_r+0x1c>
 800ea98:	42a9      	cmp	r1, r5
 800ea9a:	d904      	bls.n	800eaa6 <_malloc_r+0x26>
 800ea9c:	230c      	movs	r3, #12
 800ea9e:	6033      	str	r3, [r6, #0]
 800eaa0:	2000      	movs	r0, #0
 800eaa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eaa6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb7c <_malloc_r+0xfc>
 800eaaa:	f000 f869 	bl	800eb80 <__malloc_lock>
 800eaae:	f8d8 3000 	ldr.w	r3, [r8]
 800eab2:	461c      	mov	r4, r3
 800eab4:	bb44      	cbnz	r4, 800eb08 <_malloc_r+0x88>
 800eab6:	4629      	mov	r1, r5
 800eab8:	4630      	mov	r0, r6
 800eaba:	f7ff ffbf 	bl	800ea3c <sbrk_aligned>
 800eabe:	1c43      	adds	r3, r0, #1
 800eac0:	4604      	mov	r4, r0
 800eac2:	d158      	bne.n	800eb76 <_malloc_r+0xf6>
 800eac4:	f8d8 4000 	ldr.w	r4, [r8]
 800eac8:	4627      	mov	r7, r4
 800eaca:	2f00      	cmp	r7, #0
 800eacc:	d143      	bne.n	800eb56 <_malloc_r+0xd6>
 800eace:	2c00      	cmp	r4, #0
 800ead0:	d04b      	beq.n	800eb6a <_malloc_r+0xea>
 800ead2:	6823      	ldr	r3, [r4, #0]
 800ead4:	4639      	mov	r1, r7
 800ead6:	4630      	mov	r0, r6
 800ead8:	eb04 0903 	add.w	r9, r4, r3
 800eadc:	f000 fdec 	bl	800f6b8 <_sbrk_r>
 800eae0:	4581      	cmp	r9, r0
 800eae2:	d142      	bne.n	800eb6a <_malloc_r+0xea>
 800eae4:	6821      	ldr	r1, [r4, #0]
 800eae6:	1a6d      	subs	r5, r5, r1
 800eae8:	4629      	mov	r1, r5
 800eaea:	4630      	mov	r0, r6
 800eaec:	f7ff ffa6 	bl	800ea3c <sbrk_aligned>
 800eaf0:	3001      	adds	r0, #1
 800eaf2:	d03a      	beq.n	800eb6a <_malloc_r+0xea>
 800eaf4:	6823      	ldr	r3, [r4, #0]
 800eaf6:	442b      	add	r3, r5
 800eaf8:	6023      	str	r3, [r4, #0]
 800eafa:	f8d8 3000 	ldr.w	r3, [r8]
 800eafe:	685a      	ldr	r2, [r3, #4]
 800eb00:	bb62      	cbnz	r2, 800eb5c <_malloc_r+0xdc>
 800eb02:	f8c8 7000 	str.w	r7, [r8]
 800eb06:	e00f      	b.n	800eb28 <_malloc_r+0xa8>
 800eb08:	6822      	ldr	r2, [r4, #0]
 800eb0a:	1b52      	subs	r2, r2, r5
 800eb0c:	d420      	bmi.n	800eb50 <_malloc_r+0xd0>
 800eb0e:	2a0b      	cmp	r2, #11
 800eb10:	d917      	bls.n	800eb42 <_malloc_r+0xc2>
 800eb12:	1961      	adds	r1, r4, r5
 800eb14:	42a3      	cmp	r3, r4
 800eb16:	6025      	str	r5, [r4, #0]
 800eb18:	bf18      	it	ne
 800eb1a:	6059      	strne	r1, [r3, #4]
 800eb1c:	6863      	ldr	r3, [r4, #4]
 800eb1e:	bf08      	it	eq
 800eb20:	f8c8 1000 	streq.w	r1, [r8]
 800eb24:	5162      	str	r2, [r4, r5]
 800eb26:	604b      	str	r3, [r1, #4]
 800eb28:	4630      	mov	r0, r6
 800eb2a:	f000 f82f 	bl	800eb8c <__malloc_unlock>
 800eb2e:	f104 000b 	add.w	r0, r4, #11
 800eb32:	1d23      	adds	r3, r4, #4
 800eb34:	f020 0007 	bic.w	r0, r0, #7
 800eb38:	1ac2      	subs	r2, r0, r3
 800eb3a:	bf1c      	itt	ne
 800eb3c:	1a1b      	subne	r3, r3, r0
 800eb3e:	50a3      	strne	r3, [r4, r2]
 800eb40:	e7af      	b.n	800eaa2 <_malloc_r+0x22>
 800eb42:	6862      	ldr	r2, [r4, #4]
 800eb44:	42a3      	cmp	r3, r4
 800eb46:	bf0c      	ite	eq
 800eb48:	f8c8 2000 	streq.w	r2, [r8]
 800eb4c:	605a      	strne	r2, [r3, #4]
 800eb4e:	e7eb      	b.n	800eb28 <_malloc_r+0xa8>
 800eb50:	4623      	mov	r3, r4
 800eb52:	6864      	ldr	r4, [r4, #4]
 800eb54:	e7ae      	b.n	800eab4 <_malloc_r+0x34>
 800eb56:	463c      	mov	r4, r7
 800eb58:	687f      	ldr	r7, [r7, #4]
 800eb5a:	e7b6      	b.n	800eaca <_malloc_r+0x4a>
 800eb5c:	461a      	mov	r2, r3
 800eb5e:	685b      	ldr	r3, [r3, #4]
 800eb60:	42a3      	cmp	r3, r4
 800eb62:	d1fb      	bne.n	800eb5c <_malloc_r+0xdc>
 800eb64:	2300      	movs	r3, #0
 800eb66:	6053      	str	r3, [r2, #4]
 800eb68:	e7de      	b.n	800eb28 <_malloc_r+0xa8>
 800eb6a:	230c      	movs	r3, #12
 800eb6c:	6033      	str	r3, [r6, #0]
 800eb6e:	4630      	mov	r0, r6
 800eb70:	f000 f80c 	bl	800eb8c <__malloc_unlock>
 800eb74:	e794      	b.n	800eaa0 <_malloc_r+0x20>
 800eb76:	6005      	str	r5, [r0, #0]
 800eb78:	e7d6      	b.n	800eb28 <_malloc_r+0xa8>
 800eb7a:	bf00      	nop
 800eb7c:	20003ee0 	.word	0x20003ee0

0800eb80 <__malloc_lock>:
 800eb80:	4801      	ldr	r0, [pc, #4]	@ (800eb88 <__malloc_lock+0x8>)
 800eb82:	f7ff b87a 	b.w	800dc7a <__retarget_lock_acquire_recursive>
 800eb86:	bf00      	nop
 800eb88:	20003ed8 	.word	0x20003ed8

0800eb8c <__malloc_unlock>:
 800eb8c:	4801      	ldr	r0, [pc, #4]	@ (800eb94 <__malloc_unlock+0x8>)
 800eb8e:	f7ff b875 	b.w	800dc7c <__retarget_lock_release_recursive>
 800eb92:	bf00      	nop
 800eb94:	20003ed8 	.word	0x20003ed8

0800eb98 <_Balloc>:
 800eb98:	b570      	push	{r4, r5, r6, lr}
 800eb9a:	69c6      	ldr	r6, [r0, #28]
 800eb9c:	4604      	mov	r4, r0
 800eb9e:	460d      	mov	r5, r1
 800eba0:	b976      	cbnz	r6, 800ebc0 <_Balloc+0x28>
 800eba2:	2010      	movs	r0, #16
 800eba4:	f7ff ff42 	bl	800ea2c <malloc>
 800eba8:	4602      	mov	r2, r0
 800ebaa:	61e0      	str	r0, [r4, #28]
 800ebac:	b920      	cbnz	r0, 800ebb8 <_Balloc+0x20>
 800ebae:	4b18      	ldr	r3, [pc, #96]	@ (800ec10 <_Balloc+0x78>)
 800ebb0:	4818      	ldr	r0, [pc, #96]	@ (800ec14 <_Balloc+0x7c>)
 800ebb2:	216b      	movs	r1, #107	@ 0x6b
 800ebb4:	f7ff f87a 	bl	800dcac <__assert_func>
 800ebb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ebbc:	6006      	str	r6, [r0, #0]
 800ebbe:	60c6      	str	r6, [r0, #12]
 800ebc0:	69e6      	ldr	r6, [r4, #28]
 800ebc2:	68f3      	ldr	r3, [r6, #12]
 800ebc4:	b183      	cbz	r3, 800ebe8 <_Balloc+0x50>
 800ebc6:	69e3      	ldr	r3, [r4, #28]
 800ebc8:	68db      	ldr	r3, [r3, #12]
 800ebca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ebce:	b9b8      	cbnz	r0, 800ec00 <_Balloc+0x68>
 800ebd0:	2101      	movs	r1, #1
 800ebd2:	fa01 f605 	lsl.w	r6, r1, r5
 800ebd6:	1d72      	adds	r2, r6, #5
 800ebd8:	0092      	lsls	r2, r2, #2
 800ebda:	4620      	mov	r0, r4
 800ebdc:	f000 fd83 	bl	800f6e6 <_calloc_r>
 800ebe0:	b160      	cbz	r0, 800ebfc <_Balloc+0x64>
 800ebe2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ebe6:	e00e      	b.n	800ec06 <_Balloc+0x6e>
 800ebe8:	2221      	movs	r2, #33	@ 0x21
 800ebea:	2104      	movs	r1, #4
 800ebec:	4620      	mov	r0, r4
 800ebee:	f000 fd7a 	bl	800f6e6 <_calloc_r>
 800ebf2:	69e3      	ldr	r3, [r4, #28]
 800ebf4:	60f0      	str	r0, [r6, #12]
 800ebf6:	68db      	ldr	r3, [r3, #12]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d1e4      	bne.n	800ebc6 <_Balloc+0x2e>
 800ebfc:	2000      	movs	r0, #0
 800ebfe:	bd70      	pop	{r4, r5, r6, pc}
 800ec00:	6802      	ldr	r2, [r0, #0]
 800ec02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ec06:	2300      	movs	r3, #0
 800ec08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ec0c:	e7f7      	b.n	800ebfe <_Balloc+0x66>
 800ec0e:	bf00      	nop
 800ec10:	080102bc 	.word	0x080102bc
 800ec14:	08010411 	.word	0x08010411

0800ec18 <_Bfree>:
 800ec18:	b570      	push	{r4, r5, r6, lr}
 800ec1a:	69c6      	ldr	r6, [r0, #28]
 800ec1c:	4605      	mov	r5, r0
 800ec1e:	460c      	mov	r4, r1
 800ec20:	b976      	cbnz	r6, 800ec40 <_Bfree+0x28>
 800ec22:	2010      	movs	r0, #16
 800ec24:	f7ff ff02 	bl	800ea2c <malloc>
 800ec28:	4602      	mov	r2, r0
 800ec2a:	61e8      	str	r0, [r5, #28]
 800ec2c:	b920      	cbnz	r0, 800ec38 <_Bfree+0x20>
 800ec2e:	4b09      	ldr	r3, [pc, #36]	@ (800ec54 <_Bfree+0x3c>)
 800ec30:	4809      	ldr	r0, [pc, #36]	@ (800ec58 <_Bfree+0x40>)
 800ec32:	218f      	movs	r1, #143	@ 0x8f
 800ec34:	f7ff f83a 	bl	800dcac <__assert_func>
 800ec38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec3c:	6006      	str	r6, [r0, #0]
 800ec3e:	60c6      	str	r6, [r0, #12]
 800ec40:	b13c      	cbz	r4, 800ec52 <_Bfree+0x3a>
 800ec42:	69eb      	ldr	r3, [r5, #28]
 800ec44:	6862      	ldr	r2, [r4, #4]
 800ec46:	68db      	ldr	r3, [r3, #12]
 800ec48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ec4c:	6021      	str	r1, [r4, #0]
 800ec4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ec52:	bd70      	pop	{r4, r5, r6, pc}
 800ec54:	080102bc 	.word	0x080102bc
 800ec58:	08010411 	.word	0x08010411

0800ec5c <__multadd>:
 800ec5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec60:	690d      	ldr	r5, [r1, #16]
 800ec62:	4607      	mov	r7, r0
 800ec64:	460c      	mov	r4, r1
 800ec66:	461e      	mov	r6, r3
 800ec68:	f101 0c14 	add.w	ip, r1, #20
 800ec6c:	2000      	movs	r0, #0
 800ec6e:	f8dc 3000 	ldr.w	r3, [ip]
 800ec72:	b299      	uxth	r1, r3
 800ec74:	fb02 6101 	mla	r1, r2, r1, r6
 800ec78:	0c1e      	lsrs	r6, r3, #16
 800ec7a:	0c0b      	lsrs	r3, r1, #16
 800ec7c:	fb02 3306 	mla	r3, r2, r6, r3
 800ec80:	b289      	uxth	r1, r1
 800ec82:	3001      	adds	r0, #1
 800ec84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ec88:	4285      	cmp	r5, r0
 800ec8a:	f84c 1b04 	str.w	r1, [ip], #4
 800ec8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ec92:	dcec      	bgt.n	800ec6e <__multadd+0x12>
 800ec94:	b30e      	cbz	r6, 800ecda <__multadd+0x7e>
 800ec96:	68a3      	ldr	r3, [r4, #8]
 800ec98:	42ab      	cmp	r3, r5
 800ec9a:	dc19      	bgt.n	800ecd0 <__multadd+0x74>
 800ec9c:	6861      	ldr	r1, [r4, #4]
 800ec9e:	4638      	mov	r0, r7
 800eca0:	3101      	adds	r1, #1
 800eca2:	f7ff ff79 	bl	800eb98 <_Balloc>
 800eca6:	4680      	mov	r8, r0
 800eca8:	b928      	cbnz	r0, 800ecb6 <__multadd+0x5a>
 800ecaa:	4602      	mov	r2, r0
 800ecac:	4b0c      	ldr	r3, [pc, #48]	@ (800ece0 <__multadd+0x84>)
 800ecae:	480d      	ldr	r0, [pc, #52]	@ (800ece4 <__multadd+0x88>)
 800ecb0:	21ba      	movs	r1, #186	@ 0xba
 800ecb2:	f7fe fffb 	bl	800dcac <__assert_func>
 800ecb6:	6922      	ldr	r2, [r4, #16]
 800ecb8:	3202      	adds	r2, #2
 800ecba:	f104 010c 	add.w	r1, r4, #12
 800ecbe:	0092      	lsls	r2, r2, #2
 800ecc0:	300c      	adds	r0, #12
 800ecc2:	f7fe ffe4 	bl	800dc8e <memcpy>
 800ecc6:	4621      	mov	r1, r4
 800ecc8:	4638      	mov	r0, r7
 800ecca:	f7ff ffa5 	bl	800ec18 <_Bfree>
 800ecce:	4644      	mov	r4, r8
 800ecd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ecd4:	3501      	adds	r5, #1
 800ecd6:	615e      	str	r6, [r3, #20]
 800ecd8:	6125      	str	r5, [r4, #16]
 800ecda:	4620      	mov	r0, r4
 800ecdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece0:	08010400 	.word	0x08010400
 800ece4:	08010411 	.word	0x08010411

0800ece8 <__hi0bits>:
 800ece8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ecec:	4603      	mov	r3, r0
 800ecee:	bf36      	itet	cc
 800ecf0:	0403      	lslcc	r3, r0, #16
 800ecf2:	2000      	movcs	r0, #0
 800ecf4:	2010      	movcc	r0, #16
 800ecf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ecfa:	bf3c      	itt	cc
 800ecfc:	021b      	lslcc	r3, r3, #8
 800ecfe:	3008      	addcc	r0, #8
 800ed00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ed04:	bf3c      	itt	cc
 800ed06:	011b      	lslcc	r3, r3, #4
 800ed08:	3004      	addcc	r0, #4
 800ed0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed0e:	bf3c      	itt	cc
 800ed10:	009b      	lslcc	r3, r3, #2
 800ed12:	3002      	addcc	r0, #2
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	db05      	blt.n	800ed24 <__hi0bits+0x3c>
 800ed18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ed1c:	f100 0001 	add.w	r0, r0, #1
 800ed20:	bf08      	it	eq
 800ed22:	2020      	moveq	r0, #32
 800ed24:	4770      	bx	lr

0800ed26 <__lo0bits>:
 800ed26:	6803      	ldr	r3, [r0, #0]
 800ed28:	4602      	mov	r2, r0
 800ed2a:	f013 0007 	ands.w	r0, r3, #7
 800ed2e:	d00b      	beq.n	800ed48 <__lo0bits+0x22>
 800ed30:	07d9      	lsls	r1, r3, #31
 800ed32:	d421      	bmi.n	800ed78 <__lo0bits+0x52>
 800ed34:	0798      	lsls	r0, r3, #30
 800ed36:	bf49      	itett	mi
 800ed38:	085b      	lsrmi	r3, r3, #1
 800ed3a:	089b      	lsrpl	r3, r3, #2
 800ed3c:	2001      	movmi	r0, #1
 800ed3e:	6013      	strmi	r3, [r2, #0]
 800ed40:	bf5c      	itt	pl
 800ed42:	6013      	strpl	r3, [r2, #0]
 800ed44:	2002      	movpl	r0, #2
 800ed46:	4770      	bx	lr
 800ed48:	b299      	uxth	r1, r3
 800ed4a:	b909      	cbnz	r1, 800ed50 <__lo0bits+0x2a>
 800ed4c:	0c1b      	lsrs	r3, r3, #16
 800ed4e:	2010      	movs	r0, #16
 800ed50:	b2d9      	uxtb	r1, r3
 800ed52:	b909      	cbnz	r1, 800ed58 <__lo0bits+0x32>
 800ed54:	3008      	adds	r0, #8
 800ed56:	0a1b      	lsrs	r3, r3, #8
 800ed58:	0719      	lsls	r1, r3, #28
 800ed5a:	bf04      	itt	eq
 800ed5c:	091b      	lsreq	r3, r3, #4
 800ed5e:	3004      	addeq	r0, #4
 800ed60:	0799      	lsls	r1, r3, #30
 800ed62:	bf04      	itt	eq
 800ed64:	089b      	lsreq	r3, r3, #2
 800ed66:	3002      	addeq	r0, #2
 800ed68:	07d9      	lsls	r1, r3, #31
 800ed6a:	d403      	bmi.n	800ed74 <__lo0bits+0x4e>
 800ed6c:	085b      	lsrs	r3, r3, #1
 800ed6e:	f100 0001 	add.w	r0, r0, #1
 800ed72:	d003      	beq.n	800ed7c <__lo0bits+0x56>
 800ed74:	6013      	str	r3, [r2, #0]
 800ed76:	4770      	bx	lr
 800ed78:	2000      	movs	r0, #0
 800ed7a:	4770      	bx	lr
 800ed7c:	2020      	movs	r0, #32
 800ed7e:	4770      	bx	lr

0800ed80 <__i2b>:
 800ed80:	b510      	push	{r4, lr}
 800ed82:	460c      	mov	r4, r1
 800ed84:	2101      	movs	r1, #1
 800ed86:	f7ff ff07 	bl	800eb98 <_Balloc>
 800ed8a:	4602      	mov	r2, r0
 800ed8c:	b928      	cbnz	r0, 800ed9a <__i2b+0x1a>
 800ed8e:	4b05      	ldr	r3, [pc, #20]	@ (800eda4 <__i2b+0x24>)
 800ed90:	4805      	ldr	r0, [pc, #20]	@ (800eda8 <__i2b+0x28>)
 800ed92:	f240 1145 	movw	r1, #325	@ 0x145
 800ed96:	f7fe ff89 	bl	800dcac <__assert_func>
 800ed9a:	2301      	movs	r3, #1
 800ed9c:	6144      	str	r4, [r0, #20]
 800ed9e:	6103      	str	r3, [r0, #16]
 800eda0:	bd10      	pop	{r4, pc}
 800eda2:	bf00      	nop
 800eda4:	08010400 	.word	0x08010400
 800eda8:	08010411 	.word	0x08010411

0800edac <__multiply>:
 800edac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edb0:	4617      	mov	r7, r2
 800edb2:	690a      	ldr	r2, [r1, #16]
 800edb4:	693b      	ldr	r3, [r7, #16]
 800edb6:	429a      	cmp	r2, r3
 800edb8:	bfa8      	it	ge
 800edba:	463b      	movge	r3, r7
 800edbc:	4689      	mov	r9, r1
 800edbe:	bfa4      	itt	ge
 800edc0:	460f      	movge	r7, r1
 800edc2:	4699      	movge	r9, r3
 800edc4:	693d      	ldr	r5, [r7, #16]
 800edc6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800edca:	68bb      	ldr	r3, [r7, #8]
 800edcc:	6879      	ldr	r1, [r7, #4]
 800edce:	eb05 060a 	add.w	r6, r5, sl
 800edd2:	42b3      	cmp	r3, r6
 800edd4:	b085      	sub	sp, #20
 800edd6:	bfb8      	it	lt
 800edd8:	3101      	addlt	r1, #1
 800edda:	f7ff fedd 	bl	800eb98 <_Balloc>
 800edde:	b930      	cbnz	r0, 800edee <__multiply+0x42>
 800ede0:	4602      	mov	r2, r0
 800ede2:	4b41      	ldr	r3, [pc, #260]	@ (800eee8 <__multiply+0x13c>)
 800ede4:	4841      	ldr	r0, [pc, #260]	@ (800eeec <__multiply+0x140>)
 800ede6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800edea:	f7fe ff5f 	bl	800dcac <__assert_func>
 800edee:	f100 0414 	add.w	r4, r0, #20
 800edf2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800edf6:	4623      	mov	r3, r4
 800edf8:	2200      	movs	r2, #0
 800edfa:	4573      	cmp	r3, lr
 800edfc:	d320      	bcc.n	800ee40 <__multiply+0x94>
 800edfe:	f107 0814 	add.w	r8, r7, #20
 800ee02:	f109 0114 	add.w	r1, r9, #20
 800ee06:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ee0a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ee0e:	9302      	str	r3, [sp, #8]
 800ee10:	1beb      	subs	r3, r5, r7
 800ee12:	3b15      	subs	r3, #21
 800ee14:	f023 0303 	bic.w	r3, r3, #3
 800ee18:	3304      	adds	r3, #4
 800ee1a:	3715      	adds	r7, #21
 800ee1c:	42bd      	cmp	r5, r7
 800ee1e:	bf38      	it	cc
 800ee20:	2304      	movcc	r3, #4
 800ee22:	9301      	str	r3, [sp, #4]
 800ee24:	9b02      	ldr	r3, [sp, #8]
 800ee26:	9103      	str	r1, [sp, #12]
 800ee28:	428b      	cmp	r3, r1
 800ee2a:	d80c      	bhi.n	800ee46 <__multiply+0x9a>
 800ee2c:	2e00      	cmp	r6, #0
 800ee2e:	dd03      	ble.n	800ee38 <__multiply+0x8c>
 800ee30:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d055      	beq.n	800eee4 <__multiply+0x138>
 800ee38:	6106      	str	r6, [r0, #16]
 800ee3a:	b005      	add	sp, #20
 800ee3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee40:	f843 2b04 	str.w	r2, [r3], #4
 800ee44:	e7d9      	b.n	800edfa <__multiply+0x4e>
 800ee46:	f8b1 a000 	ldrh.w	sl, [r1]
 800ee4a:	f1ba 0f00 	cmp.w	sl, #0
 800ee4e:	d01f      	beq.n	800ee90 <__multiply+0xe4>
 800ee50:	46c4      	mov	ip, r8
 800ee52:	46a1      	mov	r9, r4
 800ee54:	2700      	movs	r7, #0
 800ee56:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ee5a:	f8d9 3000 	ldr.w	r3, [r9]
 800ee5e:	fa1f fb82 	uxth.w	fp, r2
 800ee62:	b29b      	uxth	r3, r3
 800ee64:	fb0a 330b 	mla	r3, sl, fp, r3
 800ee68:	443b      	add	r3, r7
 800ee6a:	f8d9 7000 	ldr.w	r7, [r9]
 800ee6e:	0c12      	lsrs	r2, r2, #16
 800ee70:	0c3f      	lsrs	r7, r7, #16
 800ee72:	fb0a 7202 	mla	r2, sl, r2, r7
 800ee76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ee80:	4565      	cmp	r5, ip
 800ee82:	f849 3b04 	str.w	r3, [r9], #4
 800ee86:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ee8a:	d8e4      	bhi.n	800ee56 <__multiply+0xaa>
 800ee8c:	9b01      	ldr	r3, [sp, #4]
 800ee8e:	50e7      	str	r7, [r4, r3]
 800ee90:	9b03      	ldr	r3, [sp, #12]
 800ee92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ee96:	3104      	adds	r1, #4
 800ee98:	f1b9 0f00 	cmp.w	r9, #0
 800ee9c:	d020      	beq.n	800eee0 <__multiply+0x134>
 800ee9e:	6823      	ldr	r3, [r4, #0]
 800eea0:	4647      	mov	r7, r8
 800eea2:	46a4      	mov	ip, r4
 800eea4:	f04f 0a00 	mov.w	sl, #0
 800eea8:	f8b7 b000 	ldrh.w	fp, [r7]
 800eeac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eeb0:	fb09 220b 	mla	r2, r9, fp, r2
 800eeb4:	4452      	add	r2, sl
 800eeb6:	b29b      	uxth	r3, r3
 800eeb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eebc:	f84c 3b04 	str.w	r3, [ip], #4
 800eec0:	f857 3b04 	ldr.w	r3, [r7], #4
 800eec4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eec8:	f8bc 3000 	ldrh.w	r3, [ip]
 800eecc:	fb09 330a 	mla	r3, r9, sl, r3
 800eed0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eed4:	42bd      	cmp	r5, r7
 800eed6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eeda:	d8e5      	bhi.n	800eea8 <__multiply+0xfc>
 800eedc:	9a01      	ldr	r2, [sp, #4]
 800eede:	50a3      	str	r3, [r4, r2]
 800eee0:	3404      	adds	r4, #4
 800eee2:	e79f      	b.n	800ee24 <__multiply+0x78>
 800eee4:	3e01      	subs	r6, #1
 800eee6:	e7a1      	b.n	800ee2c <__multiply+0x80>
 800eee8:	08010400 	.word	0x08010400
 800eeec:	08010411 	.word	0x08010411

0800eef0 <__pow5mult>:
 800eef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eef4:	4615      	mov	r5, r2
 800eef6:	f012 0203 	ands.w	r2, r2, #3
 800eefa:	4607      	mov	r7, r0
 800eefc:	460e      	mov	r6, r1
 800eefe:	d007      	beq.n	800ef10 <__pow5mult+0x20>
 800ef00:	4c25      	ldr	r4, [pc, #148]	@ (800ef98 <__pow5mult+0xa8>)
 800ef02:	3a01      	subs	r2, #1
 800ef04:	2300      	movs	r3, #0
 800ef06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ef0a:	f7ff fea7 	bl	800ec5c <__multadd>
 800ef0e:	4606      	mov	r6, r0
 800ef10:	10ad      	asrs	r5, r5, #2
 800ef12:	d03d      	beq.n	800ef90 <__pow5mult+0xa0>
 800ef14:	69fc      	ldr	r4, [r7, #28]
 800ef16:	b97c      	cbnz	r4, 800ef38 <__pow5mult+0x48>
 800ef18:	2010      	movs	r0, #16
 800ef1a:	f7ff fd87 	bl	800ea2c <malloc>
 800ef1e:	4602      	mov	r2, r0
 800ef20:	61f8      	str	r0, [r7, #28]
 800ef22:	b928      	cbnz	r0, 800ef30 <__pow5mult+0x40>
 800ef24:	4b1d      	ldr	r3, [pc, #116]	@ (800ef9c <__pow5mult+0xac>)
 800ef26:	481e      	ldr	r0, [pc, #120]	@ (800efa0 <__pow5mult+0xb0>)
 800ef28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ef2c:	f7fe febe 	bl	800dcac <__assert_func>
 800ef30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ef34:	6004      	str	r4, [r0, #0]
 800ef36:	60c4      	str	r4, [r0, #12]
 800ef38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ef3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ef40:	b94c      	cbnz	r4, 800ef56 <__pow5mult+0x66>
 800ef42:	f240 2171 	movw	r1, #625	@ 0x271
 800ef46:	4638      	mov	r0, r7
 800ef48:	f7ff ff1a 	bl	800ed80 <__i2b>
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ef52:	4604      	mov	r4, r0
 800ef54:	6003      	str	r3, [r0, #0]
 800ef56:	f04f 0900 	mov.w	r9, #0
 800ef5a:	07eb      	lsls	r3, r5, #31
 800ef5c:	d50a      	bpl.n	800ef74 <__pow5mult+0x84>
 800ef5e:	4631      	mov	r1, r6
 800ef60:	4622      	mov	r2, r4
 800ef62:	4638      	mov	r0, r7
 800ef64:	f7ff ff22 	bl	800edac <__multiply>
 800ef68:	4631      	mov	r1, r6
 800ef6a:	4680      	mov	r8, r0
 800ef6c:	4638      	mov	r0, r7
 800ef6e:	f7ff fe53 	bl	800ec18 <_Bfree>
 800ef72:	4646      	mov	r6, r8
 800ef74:	106d      	asrs	r5, r5, #1
 800ef76:	d00b      	beq.n	800ef90 <__pow5mult+0xa0>
 800ef78:	6820      	ldr	r0, [r4, #0]
 800ef7a:	b938      	cbnz	r0, 800ef8c <__pow5mult+0x9c>
 800ef7c:	4622      	mov	r2, r4
 800ef7e:	4621      	mov	r1, r4
 800ef80:	4638      	mov	r0, r7
 800ef82:	f7ff ff13 	bl	800edac <__multiply>
 800ef86:	6020      	str	r0, [r4, #0]
 800ef88:	f8c0 9000 	str.w	r9, [r0]
 800ef8c:	4604      	mov	r4, r0
 800ef8e:	e7e4      	b.n	800ef5a <__pow5mult+0x6a>
 800ef90:	4630      	mov	r0, r6
 800ef92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef96:	bf00      	nop
 800ef98:	08012484 	.word	0x08012484
 800ef9c:	080102bc 	.word	0x080102bc
 800efa0:	08010411 	.word	0x08010411

0800efa4 <__lshift>:
 800efa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efa8:	460c      	mov	r4, r1
 800efaa:	6849      	ldr	r1, [r1, #4]
 800efac:	6923      	ldr	r3, [r4, #16]
 800efae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800efb2:	68a3      	ldr	r3, [r4, #8]
 800efb4:	4607      	mov	r7, r0
 800efb6:	4691      	mov	r9, r2
 800efb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800efbc:	f108 0601 	add.w	r6, r8, #1
 800efc0:	42b3      	cmp	r3, r6
 800efc2:	db0b      	blt.n	800efdc <__lshift+0x38>
 800efc4:	4638      	mov	r0, r7
 800efc6:	f7ff fde7 	bl	800eb98 <_Balloc>
 800efca:	4605      	mov	r5, r0
 800efcc:	b948      	cbnz	r0, 800efe2 <__lshift+0x3e>
 800efce:	4602      	mov	r2, r0
 800efd0:	4b28      	ldr	r3, [pc, #160]	@ (800f074 <__lshift+0xd0>)
 800efd2:	4829      	ldr	r0, [pc, #164]	@ (800f078 <__lshift+0xd4>)
 800efd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800efd8:	f7fe fe68 	bl	800dcac <__assert_func>
 800efdc:	3101      	adds	r1, #1
 800efde:	005b      	lsls	r3, r3, #1
 800efe0:	e7ee      	b.n	800efc0 <__lshift+0x1c>
 800efe2:	2300      	movs	r3, #0
 800efe4:	f100 0114 	add.w	r1, r0, #20
 800efe8:	f100 0210 	add.w	r2, r0, #16
 800efec:	4618      	mov	r0, r3
 800efee:	4553      	cmp	r3, sl
 800eff0:	db33      	blt.n	800f05a <__lshift+0xb6>
 800eff2:	6920      	ldr	r0, [r4, #16]
 800eff4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eff8:	f104 0314 	add.w	r3, r4, #20
 800effc:	f019 091f 	ands.w	r9, r9, #31
 800f000:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f004:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f008:	d02b      	beq.n	800f062 <__lshift+0xbe>
 800f00a:	f1c9 0e20 	rsb	lr, r9, #32
 800f00e:	468a      	mov	sl, r1
 800f010:	2200      	movs	r2, #0
 800f012:	6818      	ldr	r0, [r3, #0]
 800f014:	fa00 f009 	lsl.w	r0, r0, r9
 800f018:	4310      	orrs	r0, r2
 800f01a:	f84a 0b04 	str.w	r0, [sl], #4
 800f01e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f022:	459c      	cmp	ip, r3
 800f024:	fa22 f20e 	lsr.w	r2, r2, lr
 800f028:	d8f3      	bhi.n	800f012 <__lshift+0x6e>
 800f02a:	ebac 0304 	sub.w	r3, ip, r4
 800f02e:	3b15      	subs	r3, #21
 800f030:	f023 0303 	bic.w	r3, r3, #3
 800f034:	3304      	adds	r3, #4
 800f036:	f104 0015 	add.w	r0, r4, #21
 800f03a:	4560      	cmp	r0, ip
 800f03c:	bf88      	it	hi
 800f03e:	2304      	movhi	r3, #4
 800f040:	50ca      	str	r2, [r1, r3]
 800f042:	b10a      	cbz	r2, 800f048 <__lshift+0xa4>
 800f044:	f108 0602 	add.w	r6, r8, #2
 800f048:	3e01      	subs	r6, #1
 800f04a:	4638      	mov	r0, r7
 800f04c:	612e      	str	r6, [r5, #16]
 800f04e:	4621      	mov	r1, r4
 800f050:	f7ff fde2 	bl	800ec18 <_Bfree>
 800f054:	4628      	mov	r0, r5
 800f056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f05a:	f842 0f04 	str.w	r0, [r2, #4]!
 800f05e:	3301      	adds	r3, #1
 800f060:	e7c5      	b.n	800efee <__lshift+0x4a>
 800f062:	3904      	subs	r1, #4
 800f064:	f853 2b04 	ldr.w	r2, [r3], #4
 800f068:	f841 2f04 	str.w	r2, [r1, #4]!
 800f06c:	459c      	cmp	ip, r3
 800f06e:	d8f9      	bhi.n	800f064 <__lshift+0xc0>
 800f070:	e7ea      	b.n	800f048 <__lshift+0xa4>
 800f072:	bf00      	nop
 800f074:	08010400 	.word	0x08010400
 800f078:	08010411 	.word	0x08010411

0800f07c <__mcmp>:
 800f07c:	690a      	ldr	r2, [r1, #16]
 800f07e:	4603      	mov	r3, r0
 800f080:	6900      	ldr	r0, [r0, #16]
 800f082:	1a80      	subs	r0, r0, r2
 800f084:	b530      	push	{r4, r5, lr}
 800f086:	d10e      	bne.n	800f0a6 <__mcmp+0x2a>
 800f088:	3314      	adds	r3, #20
 800f08a:	3114      	adds	r1, #20
 800f08c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f090:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f094:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f098:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f09c:	4295      	cmp	r5, r2
 800f09e:	d003      	beq.n	800f0a8 <__mcmp+0x2c>
 800f0a0:	d205      	bcs.n	800f0ae <__mcmp+0x32>
 800f0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a6:	bd30      	pop	{r4, r5, pc}
 800f0a8:	42a3      	cmp	r3, r4
 800f0aa:	d3f3      	bcc.n	800f094 <__mcmp+0x18>
 800f0ac:	e7fb      	b.n	800f0a6 <__mcmp+0x2a>
 800f0ae:	2001      	movs	r0, #1
 800f0b0:	e7f9      	b.n	800f0a6 <__mcmp+0x2a>
	...

0800f0b4 <__mdiff>:
 800f0b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b8:	4689      	mov	r9, r1
 800f0ba:	4606      	mov	r6, r0
 800f0bc:	4611      	mov	r1, r2
 800f0be:	4648      	mov	r0, r9
 800f0c0:	4614      	mov	r4, r2
 800f0c2:	f7ff ffdb 	bl	800f07c <__mcmp>
 800f0c6:	1e05      	subs	r5, r0, #0
 800f0c8:	d112      	bne.n	800f0f0 <__mdiff+0x3c>
 800f0ca:	4629      	mov	r1, r5
 800f0cc:	4630      	mov	r0, r6
 800f0ce:	f7ff fd63 	bl	800eb98 <_Balloc>
 800f0d2:	4602      	mov	r2, r0
 800f0d4:	b928      	cbnz	r0, 800f0e2 <__mdiff+0x2e>
 800f0d6:	4b3f      	ldr	r3, [pc, #252]	@ (800f1d4 <__mdiff+0x120>)
 800f0d8:	f240 2137 	movw	r1, #567	@ 0x237
 800f0dc:	483e      	ldr	r0, [pc, #248]	@ (800f1d8 <__mdiff+0x124>)
 800f0de:	f7fe fde5 	bl	800dcac <__assert_func>
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f0e8:	4610      	mov	r0, r2
 800f0ea:	b003      	add	sp, #12
 800f0ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0f0:	bfbc      	itt	lt
 800f0f2:	464b      	movlt	r3, r9
 800f0f4:	46a1      	movlt	r9, r4
 800f0f6:	4630      	mov	r0, r6
 800f0f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f0fc:	bfba      	itte	lt
 800f0fe:	461c      	movlt	r4, r3
 800f100:	2501      	movlt	r5, #1
 800f102:	2500      	movge	r5, #0
 800f104:	f7ff fd48 	bl	800eb98 <_Balloc>
 800f108:	4602      	mov	r2, r0
 800f10a:	b918      	cbnz	r0, 800f114 <__mdiff+0x60>
 800f10c:	4b31      	ldr	r3, [pc, #196]	@ (800f1d4 <__mdiff+0x120>)
 800f10e:	f240 2145 	movw	r1, #581	@ 0x245
 800f112:	e7e3      	b.n	800f0dc <__mdiff+0x28>
 800f114:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f118:	6926      	ldr	r6, [r4, #16]
 800f11a:	60c5      	str	r5, [r0, #12]
 800f11c:	f109 0310 	add.w	r3, r9, #16
 800f120:	f109 0514 	add.w	r5, r9, #20
 800f124:	f104 0e14 	add.w	lr, r4, #20
 800f128:	f100 0b14 	add.w	fp, r0, #20
 800f12c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f130:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f134:	9301      	str	r3, [sp, #4]
 800f136:	46d9      	mov	r9, fp
 800f138:	f04f 0c00 	mov.w	ip, #0
 800f13c:	9b01      	ldr	r3, [sp, #4]
 800f13e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f142:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f146:	9301      	str	r3, [sp, #4]
 800f148:	fa1f f38a 	uxth.w	r3, sl
 800f14c:	4619      	mov	r1, r3
 800f14e:	b283      	uxth	r3, r0
 800f150:	1acb      	subs	r3, r1, r3
 800f152:	0c00      	lsrs	r0, r0, #16
 800f154:	4463      	add	r3, ip
 800f156:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f15a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f15e:	b29b      	uxth	r3, r3
 800f160:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f164:	4576      	cmp	r6, lr
 800f166:	f849 3b04 	str.w	r3, [r9], #4
 800f16a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f16e:	d8e5      	bhi.n	800f13c <__mdiff+0x88>
 800f170:	1b33      	subs	r3, r6, r4
 800f172:	3b15      	subs	r3, #21
 800f174:	f023 0303 	bic.w	r3, r3, #3
 800f178:	3415      	adds	r4, #21
 800f17a:	3304      	adds	r3, #4
 800f17c:	42a6      	cmp	r6, r4
 800f17e:	bf38      	it	cc
 800f180:	2304      	movcc	r3, #4
 800f182:	441d      	add	r5, r3
 800f184:	445b      	add	r3, fp
 800f186:	461e      	mov	r6, r3
 800f188:	462c      	mov	r4, r5
 800f18a:	4544      	cmp	r4, r8
 800f18c:	d30e      	bcc.n	800f1ac <__mdiff+0xf8>
 800f18e:	f108 0103 	add.w	r1, r8, #3
 800f192:	1b49      	subs	r1, r1, r5
 800f194:	f021 0103 	bic.w	r1, r1, #3
 800f198:	3d03      	subs	r5, #3
 800f19a:	45a8      	cmp	r8, r5
 800f19c:	bf38      	it	cc
 800f19e:	2100      	movcc	r1, #0
 800f1a0:	440b      	add	r3, r1
 800f1a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f1a6:	b191      	cbz	r1, 800f1ce <__mdiff+0x11a>
 800f1a8:	6117      	str	r7, [r2, #16]
 800f1aa:	e79d      	b.n	800f0e8 <__mdiff+0x34>
 800f1ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800f1b0:	46e6      	mov	lr, ip
 800f1b2:	0c08      	lsrs	r0, r1, #16
 800f1b4:	fa1c fc81 	uxtah	ip, ip, r1
 800f1b8:	4471      	add	r1, lr
 800f1ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f1be:	b289      	uxth	r1, r1
 800f1c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f1c4:	f846 1b04 	str.w	r1, [r6], #4
 800f1c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f1cc:	e7dd      	b.n	800f18a <__mdiff+0xd6>
 800f1ce:	3f01      	subs	r7, #1
 800f1d0:	e7e7      	b.n	800f1a2 <__mdiff+0xee>
 800f1d2:	bf00      	nop
 800f1d4:	08010400 	.word	0x08010400
 800f1d8:	08010411 	.word	0x08010411

0800f1dc <__d2b>:
 800f1dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f1e0:	460f      	mov	r7, r1
 800f1e2:	2101      	movs	r1, #1
 800f1e4:	ec59 8b10 	vmov	r8, r9, d0
 800f1e8:	4616      	mov	r6, r2
 800f1ea:	f7ff fcd5 	bl	800eb98 <_Balloc>
 800f1ee:	4604      	mov	r4, r0
 800f1f0:	b930      	cbnz	r0, 800f200 <__d2b+0x24>
 800f1f2:	4602      	mov	r2, r0
 800f1f4:	4b23      	ldr	r3, [pc, #140]	@ (800f284 <__d2b+0xa8>)
 800f1f6:	4824      	ldr	r0, [pc, #144]	@ (800f288 <__d2b+0xac>)
 800f1f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800f1fc:	f7fe fd56 	bl	800dcac <__assert_func>
 800f200:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f204:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f208:	b10d      	cbz	r5, 800f20e <__d2b+0x32>
 800f20a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f20e:	9301      	str	r3, [sp, #4]
 800f210:	f1b8 0300 	subs.w	r3, r8, #0
 800f214:	d023      	beq.n	800f25e <__d2b+0x82>
 800f216:	4668      	mov	r0, sp
 800f218:	9300      	str	r3, [sp, #0]
 800f21a:	f7ff fd84 	bl	800ed26 <__lo0bits>
 800f21e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f222:	b1d0      	cbz	r0, 800f25a <__d2b+0x7e>
 800f224:	f1c0 0320 	rsb	r3, r0, #32
 800f228:	fa02 f303 	lsl.w	r3, r2, r3
 800f22c:	430b      	orrs	r3, r1
 800f22e:	40c2      	lsrs	r2, r0
 800f230:	6163      	str	r3, [r4, #20]
 800f232:	9201      	str	r2, [sp, #4]
 800f234:	9b01      	ldr	r3, [sp, #4]
 800f236:	61a3      	str	r3, [r4, #24]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	bf0c      	ite	eq
 800f23c:	2201      	moveq	r2, #1
 800f23e:	2202      	movne	r2, #2
 800f240:	6122      	str	r2, [r4, #16]
 800f242:	b1a5      	cbz	r5, 800f26e <__d2b+0x92>
 800f244:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f248:	4405      	add	r5, r0
 800f24a:	603d      	str	r5, [r7, #0]
 800f24c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f250:	6030      	str	r0, [r6, #0]
 800f252:	4620      	mov	r0, r4
 800f254:	b003      	add	sp, #12
 800f256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f25a:	6161      	str	r1, [r4, #20]
 800f25c:	e7ea      	b.n	800f234 <__d2b+0x58>
 800f25e:	a801      	add	r0, sp, #4
 800f260:	f7ff fd61 	bl	800ed26 <__lo0bits>
 800f264:	9b01      	ldr	r3, [sp, #4]
 800f266:	6163      	str	r3, [r4, #20]
 800f268:	3020      	adds	r0, #32
 800f26a:	2201      	movs	r2, #1
 800f26c:	e7e8      	b.n	800f240 <__d2b+0x64>
 800f26e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f272:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f276:	6038      	str	r0, [r7, #0]
 800f278:	6918      	ldr	r0, [r3, #16]
 800f27a:	f7ff fd35 	bl	800ece8 <__hi0bits>
 800f27e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f282:	e7e5      	b.n	800f250 <__d2b+0x74>
 800f284:	08010400 	.word	0x08010400
 800f288:	08010411 	.word	0x08010411

0800f28c <__ssputs_r>:
 800f28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f290:	688e      	ldr	r6, [r1, #8]
 800f292:	461f      	mov	r7, r3
 800f294:	42be      	cmp	r6, r7
 800f296:	680b      	ldr	r3, [r1, #0]
 800f298:	4682      	mov	sl, r0
 800f29a:	460c      	mov	r4, r1
 800f29c:	4690      	mov	r8, r2
 800f29e:	d82d      	bhi.n	800f2fc <__ssputs_r+0x70>
 800f2a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f2a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f2a8:	d026      	beq.n	800f2f8 <__ssputs_r+0x6c>
 800f2aa:	6965      	ldr	r5, [r4, #20]
 800f2ac:	6909      	ldr	r1, [r1, #16]
 800f2ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2b2:	eba3 0901 	sub.w	r9, r3, r1
 800f2b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2ba:	1c7b      	adds	r3, r7, #1
 800f2bc:	444b      	add	r3, r9
 800f2be:	106d      	asrs	r5, r5, #1
 800f2c0:	429d      	cmp	r5, r3
 800f2c2:	bf38      	it	cc
 800f2c4:	461d      	movcc	r5, r3
 800f2c6:	0553      	lsls	r3, r2, #21
 800f2c8:	d527      	bpl.n	800f31a <__ssputs_r+0x8e>
 800f2ca:	4629      	mov	r1, r5
 800f2cc:	f7ff fbd8 	bl	800ea80 <_malloc_r>
 800f2d0:	4606      	mov	r6, r0
 800f2d2:	b360      	cbz	r0, 800f32e <__ssputs_r+0xa2>
 800f2d4:	6921      	ldr	r1, [r4, #16]
 800f2d6:	464a      	mov	r2, r9
 800f2d8:	f7fe fcd9 	bl	800dc8e <memcpy>
 800f2dc:	89a3      	ldrh	r3, [r4, #12]
 800f2de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f2e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2e6:	81a3      	strh	r3, [r4, #12]
 800f2e8:	6126      	str	r6, [r4, #16]
 800f2ea:	6165      	str	r5, [r4, #20]
 800f2ec:	444e      	add	r6, r9
 800f2ee:	eba5 0509 	sub.w	r5, r5, r9
 800f2f2:	6026      	str	r6, [r4, #0]
 800f2f4:	60a5      	str	r5, [r4, #8]
 800f2f6:	463e      	mov	r6, r7
 800f2f8:	42be      	cmp	r6, r7
 800f2fa:	d900      	bls.n	800f2fe <__ssputs_r+0x72>
 800f2fc:	463e      	mov	r6, r7
 800f2fe:	6820      	ldr	r0, [r4, #0]
 800f300:	4632      	mov	r2, r6
 800f302:	4641      	mov	r1, r8
 800f304:	f7fe fbff 	bl	800db06 <memmove>
 800f308:	68a3      	ldr	r3, [r4, #8]
 800f30a:	1b9b      	subs	r3, r3, r6
 800f30c:	60a3      	str	r3, [r4, #8]
 800f30e:	6823      	ldr	r3, [r4, #0]
 800f310:	4433      	add	r3, r6
 800f312:	6023      	str	r3, [r4, #0]
 800f314:	2000      	movs	r0, #0
 800f316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f31a:	462a      	mov	r2, r5
 800f31c:	f000 fa09 	bl	800f732 <_realloc_r>
 800f320:	4606      	mov	r6, r0
 800f322:	2800      	cmp	r0, #0
 800f324:	d1e0      	bne.n	800f2e8 <__ssputs_r+0x5c>
 800f326:	6921      	ldr	r1, [r4, #16]
 800f328:	4650      	mov	r0, sl
 800f32a:	f7ff fb35 	bl	800e998 <_free_r>
 800f32e:	230c      	movs	r3, #12
 800f330:	f8ca 3000 	str.w	r3, [sl]
 800f334:	89a3      	ldrh	r3, [r4, #12]
 800f336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f33a:	81a3      	strh	r3, [r4, #12]
 800f33c:	f04f 30ff 	mov.w	r0, #4294967295
 800f340:	e7e9      	b.n	800f316 <__ssputs_r+0x8a>
	...

0800f344 <_svfiprintf_r>:
 800f344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f348:	4698      	mov	r8, r3
 800f34a:	898b      	ldrh	r3, [r1, #12]
 800f34c:	061b      	lsls	r3, r3, #24
 800f34e:	b09d      	sub	sp, #116	@ 0x74
 800f350:	4607      	mov	r7, r0
 800f352:	460d      	mov	r5, r1
 800f354:	4614      	mov	r4, r2
 800f356:	d510      	bpl.n	800f37a <_svfiprintf_r+0x36>
 800f358:	690b      	ldr	r3, [r1, #16]
 800f35a:	b973      	cbnz	r3, 800f37a <_svfiprintf_r+0x36>
 800f35c:	2140      	movs	r1, #64	@ 0x40
 800f35e:	f7ff fb8f 	bl	800ea80 <_malloc_r>
 800f362:	6028      	str	r0, [r5, #0]
 800f364:	6128      	str	r0, [r5, #16]
 800f366:	b930      	cbnz	r0, 800f376 <_svfiprintf_r+0x32>
 800f368:	230c      	movs	r3, #12
 800f36a:	603b      	str	r3, [r7, #0]
 800f36c:	f04f 30ff 	mov.w	r0, #4294967295
 800f370:	b01d      	add	sp, #116	@ 0x74
 800f372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f376:	2340      	movs	r3, #64	@ 0x40
 800f378:	616b      	str	r3, [r5, #20]
 800f37a:	2300      	movs	r3, #0
 800f37c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f37e:	2320      	movs	r3, #32
 800f380:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f384:	f8cd 800c 	str.w	r8, [sp, #12]
 800f388:	2330      	movs	r3, #48	@ 0x30
 800f38a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f528 <_svfiprintf_r+0x1e4>
 800f38e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f392:	f04f 0901 	mov.w	r9, #1
 800f396:	4623      	mov	r3, r4
 800f398:	469a      	mov	sl, r3
 800f39a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f39e:	b10a      	cbz	r2, 800f3a4 <_svfiprintf_r+0x60>
 800f3a0:	2a25      	cmp	r2, #37	@ 0x25
 800f3a2:	d1f9      	bne.n	800f398 <_svfiprintf_r+0x54>
 800f3a4:	ebba 0b04 	subs.w	fp, sl, r4
 800f3a8:	d00b      	beq.n	800f3c2 <_svfiprintf_r+0x7e>
 800f3aa:	465b      	mov	r3, fp
 800f3ac:	4622      	mov	r2, r4
 800f3ae:	4629      	mov	r1, r5
 800f3b0:	4638      	mov	r0, r7
 800f3b2:	f7ff ff6b 	bl	800f28c <__ssputs_r>
 800f3b6:	3001      	adds	r0, #1
 800f3b8:	f000 80a7 	beq.w	800f50a <_svfiprintf_r+0x1c6>
 800f3bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f3be:	445a      	add	r2, fp
 800f3c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800f3c2:	f89a 3000 	ldrb.w	r3, [sl]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	f000 809f 	beq.w	800f50a <_svfiprintf_r+0x1c6>
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	f04f 32ff 	mov.w	r2, #4294967295
 800f3d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3d6:	f10a 0a01 	add.w	sl, sl, #1
 800f3da:	9304      	str	r3, [sp, #16]
 800f3dc:	9307      	str	r3, [sp, #28]
 800f3de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f3e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800f3e4:	4654      	mov	r4, sl
 800f3e6:	2205      	movs	r2, #5
 800f3e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3ec:	484e      	ldr	r0, [pc, #312]	@ (800f528 <_svfiprintf_r+0x1e4>)
 800f3ee:	f7f0 ff17 	bl	8000220 <memchr>
 800f3f2:	9a04      	ldr	r2, [sp, #16]
 800f3f4:	b9d8      	cbnz	r0, 800f42e <_svfiprintf_r+0xea>
 800f3f6:	06d0      	lsls	r0, r2, #27
 800f3f8:	bf44      	itt	mi
 800f3fa:	2320      	movmi	r3, #32
 800f3fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f400:	0711      	lsls	r1, r2, #28
 800f402:	bf44      	itt	mi
 800f404:	232b      	movmi	r3, #43	@ 0x2b
 800f406:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f40a:	f89a 3000 	ldrb.w	r3, [sl]
 800f40e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f410:	d015      	beq.n	800f43e <_svfiprintf_r+0xfa>
 800f412:	9a07      	ldr	r2, [sp, #28]
 800f414:	4654      	mov	r4, sl
 800f416:	2000      	movs	r0, #0
 800f418:	f04f 0c0a 	mov.w	ip, #10
 800f41c:	4621      	mov	r1, r4
 800f41e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f422:	3b30      	subs	r3, #48	@ 0x30
 800f424:	2b09      	cmp	r3, #9
 800f426:	d94b      	bls.n	800f4c0 <_svfiprintf_r+0x17c>
 800f428:	b1b0      	cbz	r0, 800f458 <_svfiprintf_r+0x114>
 800f42a:	9207      	str	r2, [sp, #28]
 800f42c:	e014      	b.n	800f458 <_svfiprintf_r+0x114>
 800f42e:	eba0 0308 	sub.w	r3, r0, r8
 800f432:	fa09 f303 	lsl.w	r3, r9, r3
 800f436:	4313      	orrs	r3, r2
 800f438:	9304      	str	r3, [sp, #16]
 800f43a:	46a2      	mov	sl, r4
 800f43c:	e7d2      	b.n	800f3e4 <_svfiprintf_r+0xa0>
 800f43e:	9b03      	ldr	r3, [sp, #12]
 800f440:	1d19      	adds	r1, r3, #4
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	9103      	str	r1, [sp, #12]
 800f446:	2b00      	cmp	r3, #0
 800f448:	bfbb      	ittet	lt
 800f44a:	425b      	neglt	r3, r3
 800f44c:	f042 0202 	orrlt.w	r2, r2, #2
 800f450:	9307      	strge	r3, [sp, #28]
 800f452:	9307      	strlt	r3, [sp, #28]
 800f454:	bfb8      	it	lt
 800f456:	9204      	strlt	r2, [sp, #16]
 800f458:	7823      	ldrb	r3, [r4, #0]
 800f45a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f45c:	d10a      	bne.n	800f474 <_svfiprintf_r+0x130>
 800f45e:	7863      	ldrb	r3, [r4, #1]
 800f460:	2b2a      	cmp	r3, #42	@ 0x2a
 800f462:	d132      	bne.n	800f4ca <_svfiprintf_r+0x186>
 800f464:	9b03      	ldr	r3, [sp, #12]
 800f466:	1d1a      	adds	r2, r3, #4
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	9203      	str	r2, [sp, #12]
 800f46c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f470:	3402      	adds	r4, #2
 800f472:	9305      	str	r3, [sp, #20]
 800f474:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f538 <_svfiprintf_r+0x1f4>
 800f478:	7821      	ldrb	r1, [r4, #0]
 800f47a:	2203      	movs	r2, #3
 800f47c:	4650      	mov	r0, sl
 800f47e:	f7f0 fecf 	bl	8000220 <memchr>
 800f482:	b138      	cbz	r0, 800f494 <_svfiprintf_r+0x150>
 800f484:	9b04      	ldr	r3, [sp, #16]
 800f486:	eba0 000a 	sub.w	r0, r0, sl
 800f48a:	2240      	movs	r2, #64	@ 0x40
 800f48c:	4082      	lsls	r2, r0
 800f48e:	4313      	orrs	r3, r2
 800f490:	3401      	adds	r4, #1
 800f492:	9304      	str	r3, [sp, #16]
 800f494:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f498:	4824      	ldr	r0, [pc, #144]	@ (800f52c <_svfiprintf_r+0x1e8>)
 800f49a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f49e:	2206      	movs	r2, #6
 800f4a0:	f7f0 febe 	bl	8000220 <memchr>
 800f4a4:	2800      	cmp	r0, #0
 800f4a6:	d036      	beq.n	800f516 <_svfiprintf_r+0x1d2>
 800f4a8:	4b21      	ldr	r3, [pc, #132]	@ (800f530 <_svfiprintf_r+0x1ec>)
 800f4aa:	bb1b      	cbnz	r3, 800f4f4 <_svfiprintf_r+0x1b0>
 800f4ac:	9b03      	ldr	r3, [sp, #12]
 800f4ae:	3307      	adds	r3, #7
 800f4b0:	f023 0307 	bic.w	r3, r3, #7
 800f4b4:	3308      	adds	r3, #8
 800f4b6:	9303      	str	r3, [sp, #12]
 800f4b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4ba:	4433      	add	r3, r6
 800f4bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4be:	e76a      	b.n	800f396 <_svfiprintf_r+0x52>
 800f4c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4c4:	460c      	mov	r4, r1
 800f4c6:	2001      	movs	r0, #1
 800f4c8:	e7a8      	b.n	800f41c <_svfiprintf_r+0xd8>
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	3401      	adds	r4, #1
 800f4ce:	9305      	str	r3, [sp, #20]
 800f4d0:	4619      	mov	r1, r3
 800f4d2:	f04f 0c0a 	mov.w	ip, #10
 800f4d6:	4620      	mov	r0, r4
 800f4d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4dc:	3a30      	subs	r2, #48	@ 0x30
 800f4de:	2a09      	cmp	r2, #9
 800f4e0:	d903      	bls.n	800f4ea <_svfiprintf_r+0x1a6>
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d0c6      	beq.n	800f474 <_svfiprintf_r+0x130>
 800f4e6:	9105      	str	r1, [sp, #20]
 800f4e8:	e7c4      	b.n	800f474 <_svfiprintf_r+0x130>
 800f4ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4ee:	4604      	mov	r4, r0
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	e7f0      	b.n	800f4d6 <_svfiprintf_r+0x192>
 800f4f4:	ab03      	add	r3, sp, #12
 800f4f6:	9300      	str	r3, [sp, #0]
 800f4f8:	462a      	mov	r2, r5
 800f4fa:	4b0e      	ldr	r3, [pc, #56]	@ (800f534 <_svfiprintf_r+0x1f0>)
 800f4fc:	a904      	add	r1, sp, #16
 800f4fe:	4638      	mov	r0, r7
 800f500:	f7fd fdee 	bl	800d0e0 <_printf_float>
 800f504:	1c42      	adds	r2, r0, #1
 800f506:	4606      	mov	r6, r0
 800f508:	d1d6      	bne.n	800f4b8 <_svfiprintf_r+0x174>
 800f50a:	89ab      	ldrh	r3, [r5, #12]
 800f50c:	065b      	lsls	r3, r3, #25
 800f50e:	f53f af2d 	bmi.w	800f36c <_svfiprintf_r+0x28>
 800f512:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f514:	e72c      	b.n	800f370 <_svfiprintf_r+0x2c>
 800f516:	ab03      	add	r3, sp, #12
 800f518:	9300      	str	r3, [sp, #0]
 800f51a:	462a      	mov	r2, r5
 800f51c:	4b05      	ldr	r3, [pc, #20]	@ (800f534 <_svfiprintf_r+0x1f0>)
 800f51e:	a904      	add	r1, sp, #16
 800f520:	4638      	mov	r0, r7
 800f522:	f7fe f875 	bl	800d610 <_printf_i>
 800f526:	e7ed      	b.n	800f504 <_svfiprintf_r+0x1c0>
 800f528:	0801046a 	.word	0x0801046a
 800f52c:	08010474 	.word	0x08010474
 800f530:	0800d0e1 	.word	0x0800d0e1
 800f534:	0800f28d 	.word	0x0800f28d
 800f538:	08010470 	.word	0x08010470

0800f53c <__sflush_r>:
 800f53c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f544:	0716      	lsls	r6, r2, #28
 800f546:	4605      	mov	r5, r0
 800f548:	460c      	mov	r4, r1
 800f54a:	d454      	bmi.n	800f5f6 <__sflush_r+0xba>
 800f54c:	684b      	ldr	r3, [r1, #4]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	dc02      	bgt.n	800f558 <__sflush_r+0x1c>
 800f552:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f554:	2b00      	cmp	r3, #0
 800f556:	dd48      	ble.n	800f5ea <__sflush_r+0xae>
 800f558:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f55a:	2e00      	cmp	r6, #0
 800f55c:	d045      	beq.n	800f5ea <__sflush_r+0xae>
 800f55e:	2300      	movs	r3, #0
 800f560:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f564:	682f      	ldr	r7, [r5, #0]
 800f566:	6a21      	ldr	r1, [r4, #32]
 800f568:	602b      	str	r3, [r5, #0]
 800f56a:	d030      	beq.n	800f5ce <__sflush_r+0x92>
 800f56c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f56e:	89a3      	ldrh	r3, [r4, #12]
 800f570:	0759      	lsls	r1, r3, #29
 800f572:	d505      	bpl.n	800f580 <__sflush_r+0x44>
 800f574:	6863      	ldr	r3, [r4, #4]
 800f576:	1ad2      	subs	r2, r2, r3
 800f578:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f57a:	b10b      	cbz	r3, 800f580 <__sflush_r+0x44>
 800f57c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f57e:	1ad2      	subs	r2, r2, r3
 800f580:	2300      	movs	r3, #0
 800f582:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f584:	6a21      	ldr	r1, [r4, #32]
 800f586:	4628      	mov	r0, r5
 800f588:	47b0      	blx	r6
 800f58a:	1c43      	adds	r3, r0, #1
 800f58c:	89a3      	ldrh	r3, [r4, #12]
 800f58e:	d106      	bne.n	800f59e <__sflush_r+0x62>
 800f590:	6829      	ldr	r1, [r5, #0]
 800f592:	291d      	cmp	r1, #29
 800f594:	d82b      	bhi.n	800f5ee <__sflush_r+0xb2>
 800f596:	4a2a      	ldr	r2, [pc, #168]	@ (800f640 <__sflush_r+0x104>)
 800f598:	40ca      	lsrs	r2, r1
 800f59a:	07d6      	lsls	r6, r2, #31
 800f59c:	d527      	bpl.n	800f5ee <__sflush_r+0xb2>
 800f59e:	2200      	movs	r2, #0
 800f5a0:	6062      	str	r2, [r4, #4]
 800f5a2:	04d9      	lsls	r1, r3, #19
 800f5a4:	6922      	ldr	r2, [r4, #16]
 800f5a6:	6022      	str	r2, [r4, #0]
 800f5a8:	d504      	bpl.n	800f5b4 <__sflush_r+0x78>
 800f5aa:	1c42      	adds	r2, r0, #1
 800f5ac:	d101      	bne.n	800f5b2 <__sflush_r+0x76>
 800f5ae:	682b      	ldr	r3, [r5, #0]
 800f5b0:	b903      	cbnz	r3, 800f5b4 <__sflush_r+0x78>
 800f5b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f5b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f5b6:	602f      	str	r7, [r5, #0]
 800f5b8:	b1b9      	cbz	r1, 800f5ea <__sflush_r+0xae>
 800f5ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f5be:	4299      	cmp	r1, r3
 800f5c0:	d002      	beq.n	800f5c8 <__sflush_r+0x8c>
 800f5c2:	4628      	mov	r0, r5
 800f5c4:	f7ff f9e8 	bl	800e998 <_free_r>
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800f5cc:	e00d      	b.n	800f5ea <__sflush_r+0xae>
 800f5ce:	2301      	movs	r3, #1
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	47b0      	blx	r6
 800f5d4:	4602      	mov	r2, r0
 800f5d6:	1c50      	adds	r0, r2, #1
 800f5d8:	d1c9      	bne.n	800f56e <__sflush_r+0x32>
 800f5da:	682b      	ldr	r3, [r5, #0]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d0c6      	beq.n	800f56e <__sflush_r+0x32>
 800f5e0:	2b1d      	cmp	r3, #29
 800f5e2:	d001      	beq.n	800f5e8 <__sflush_r+0xac>
 800f5e4:	2b16      	cmp	r3, #22
 800f5e6:	d11e      	bne.n	800f626 <__sflush_r+0xea>
 800f5e8:	602f      	str	r7, [r5, #0]
 800f5ea:	2000      	movs	r0, #0
 800f5ec:	e022      	b.n	800f634 <__sflush_r+0xf8>
 800f5ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f5f2:	b21b      	sxth	r3, r3
 800f5f4:	e01b      	b.n	800f62e <__sflush_r+0xf2>
 800f5f6:	690f      	ldr	r7, [r1, #16]
 800f5f8:	2f00      	cmp	r7, #0
 800f5fa:	d0f6      	beq.n	800f5ea <__sflush_r+0xae>
 800f5fc:	0793      	lsls	r3, r2, #30
 800f5fe:	680e      	ldr	r6, [r1, #0]
 800f600:	bf08      	it	eq
 800f602:	694b      	ldreq	r3, [r1, #20]
 800f604:	600f      	str	r7, [r1, #0]
 800f606:	bf18      	it	ne
 800f608:	2300      	movne	r3, #0
 800f60a:	eba6 0807 	sub.w	r8, r6, r7
 800f60e:	608b      	str	r3, [r1, #8]
 800f610:	f1b8 0f00 	cmp.w	r8, #0
 800f614:	dde9      	ble.n	800f5ea <__sflush_r+0xae>
 800f616:	6a21      	ldr	r1, [r4, #32]
 800f618:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f61a:	4643      	mov	r3, r8
 800f61c:	463a      	mov	r2, r7
 800f61e:	4628      	mov	r0, r5
 800f620:	47b0      	blx	r6
 800f622:	2800      	cmp	r0, #0
 800f624:	dc08      	bgt.n	800f638 <__sflush_r+0xfc>
 800f626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f62a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f62e:	81a3      	strh	r3, [r4, #12]
 800f630:	f04f 30ff 	mov.w	r0, #4294967295
 800f634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f638:	4407      	add	r7, r0
 800f63a:	eba8 0800 	sub.w	r8, r8, r0
 800f63e:	e7e7      	b.n	800f610 <__sflush_r+0xd4>
 800f640:	20400001 	.word	0x20400001

0800f644 <_fflush_r>:
 800f644:	b538      	push	{r3, r4, r5, lr}
 800f646:	690b      	ldr	r3, [r1, #16]
 800f648:	4605      	mov	r5, r0
 800f64a:	460c      	mov	r4, r1
 800f64c:	b913      	cbnz	r3, 800f654 <_fflush_r+0x10>
 800f64e:	2500      	movs	r5, #0
 800f650:	4628      	mov	r0, r5
 800f652:	bd38      	pop	{r3, r4, r5, pc}
 800f654:	b118      	cbz	r0, 800f65e <_fflush_r+0x1a>
 800f656:	6a03      	ldr	r3, [r0, #32]
 800f658:	b90b      	cbnz	r3, 800f65e <_fflush_r+0x1a>
 800f65a:	f7fe f983 	bl	800d964 <__sinit>
 800f65e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d0f3      	beq.n	800f64e <_fflush_r+0xa>
 800f666:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f668:	07d0      	lsls	r0, r2, #31
 800f66a:	d404      	bmi.n	800f676 <_fflush_r+0x32>
 800f66c:	0599      	lsls	r1, r3, #22
 800f66e:	d402      	bmi.n	800f676 <_fflush_r+0x32>
 800f670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f672:	f7fe fb02 	bl	800dc7a <__retarget_lock_acquire_recursive>
 800f676:	4628      	mov	r0, r5
 800f678:	4621      	mov	r1, r4
 800f67a:	f7ff ff5f 	bl	800f53c <__sflush_r>
 800f67e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f680:	07da      	lsls	r2, r3, #31
 800f682:	4605      	mov	r5, r0
 800f684:	d4e4      	bmi.n	800f650 <_fflush_r+0xc>
 800f686:	89a3      	ldrh	r3, [r4, #12]
 800f688:	059b      	lsls	r3, r3, #22
 800f68a:	d4e1      	bmi.n	800f650 <_fflush_r+0xc>
 800f68c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f68e:	f7fe faf5 	bl	800dc7c <__retarget_lock_release_recursive>
 800f692:	e7dd      	b.n	800f650 <_fflush_r+0xc>

0800f694 <fiprintf>:
 800f694:	b40e      	push	{r1, r2, r3}
 800f696:	b503      	push	{r0, r1, lr}
 800f698:	4601      	mov	r1, r0
 800f69a:	ab03      	add	r3, sp, #12
 800f69c:	4805      	ldr	r0, [pc, #20]	@ (800f6b4 <fiprintf+0x20>)
 800f69e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6a2:	6800      	ldr	r0, [r0, #0]
 800f6a4:	9301      	str	r3, [sp, #4]
 800f6a6:	f000 f8a9 	bl	800f7fc <_vfiprintf_r>
 800f6aa:	b002      	add	sp, #8
 800f6ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6b0:	b003      	add	sp, #12
 800f6b2:	4770      	bx	lr
 800f6b4:	200001a8 	.word	0x200001a8

0800f6b8 <_sbrk_r>:
 800f6b8:	b538      	push	{r3, r4, r5, lr}
 800f6ba:	4d06      	ldr	r5, [pc, #24]	@ (800f6d4 <_sbrk_r+0x1c>)
 800f6bc:	2300      	movs	r3, #0
 800f6be:	4604      	mov	r4, r0
 800f6c0:	4608      	mov	r0, r1
 800f6c2:	602b      	str	r3, [r5, #0]
 800f6c4:	f7f4 fa7c 	bl	8003bc0 <_sbrk>
 800f6c8:	1c43      	adds	r3, r0, #1
 800f6ca:	d102      	bne.n	800f6d2 <_sbrk_r+0x1a>
 800f6cc:	682b      	ldr	r3, [r5, #0]
 800f6ce:	b103      	cbz	r3, 800f6d2 <_sbrk_r+0x1a>
 800f6d0:	6023      	str	r3, [r4, #0]
 800f6d2:	bd38      	pop	{r3, r4, r5, pc}
 800f6d4:	20003ed4 	.word	0x20003ed4

0800f6d8 <abort>:
 800f6d8:	b508      	push	{r3, lr}
 800f6da:	2006      	movs	r0, #6
 800f6dc:	f000 fa62 	bl	800fba4 <raise>
 800f6e0:	2001      	movs	r0, #1
 800f6e2:	f7f4 fa3f 	bl	8003b64 <_exit>

0800f6e6 <_calloc_r>:
 800f6e6:	b570      	push	{r4, r5, r6, lr}
 800f6e8:	fba1 5402 	umull	r5, r4, r1, r2
 800f6ec:	b934      	cbnz	r4, 800f6fc <_calloc_r+0x16>
 800f6ee:	4629      	mov	r1, r5
 800f6f0:	f7ff f9c6 	bl	800ea80 <_malloc_r>
 800f6f4:	4606      	mov	r6, r0
 800f6f6:	b928      	cbnz	r0, 800f704 <_calloc_r+0x1e>
 800f6f8:	4630      	mov	r0, r6
 800f6fa:	bd70      	pop	{r4, r5, r6, pc}
 800f6fc:	220c      	movs	r2, #12
 800f6fe:	6002      	str	r2, [r0, #0]
 800f700:	2600      	movs	r6, #0
 800f702:	e7f9      	b.n	800f6f8 <_calloc_r+0x12>
 800f704:	462a      	mov	r2, r5
 800f706:	4621      	mov	r1, r4
 800f708:	f7fe fa17 	bl	800db3a <memset>
 800f70c:	e7f4      	b.n	800f6f8 <_calloc_r+0x12>

0800f70e <__ascii_mbtowc>:
 800f70e:	b082      	sub	sp, #8
 800f710:	b901      	cbnz	r1, 800f714 <__ascii_mbtowc+0x6>
 800f712:	a901      	add	r1, sp, #4
 800f714:	b142      	cbz	r2, 800f728 <__ascii_mbtowc+0x1a>
 800f716:	b14b      	cbz	r3, 800f72c <__ascii_mbtowc+0x1e>
 800f718:	7813      	ldrb	r3, [r2, #0]
 800f71a:	600b      	str	r3, [r1, #0]
 800f71c:	7812      	ldrb	r2, [r2, #0]
 800f71e:	1e10      	subs	r0, r2, #0
 800f720:	bf18      	it	ne
 800f722:	2001      	movne	r0, #1
 800f724:	b002      	add	sp, #8
 800f726:	4770      	bx	lr
 800f728:	4610      	mov	r0, r2
 800f72a:	e7fb      	b.n	800f724 <__ascii_mbtowc+0x16>
 800f72c:	f06f 0001 	mvn.w	r0, #1
 800f730:	e7f8      	b.n	800f724 <__ascii_mbtowc+0x16>

0800f732 <_realloc_r>:
 800f732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f736:	4607      	mov	r7, r0
 800f738:	4614      	mov	r4, r2
 800f73a:	460d      	mov	r5, r1
 800f73c:	b921      	cbnz	r1, 800f748 <_realloc_r+0x16>
 800f73e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f742:	4611      	mov	r1, r2
 800f744:	f7ff b99c 	b.w	800ea80 <_malloc_r>
 800f748:	b92a      	cbnz	r2, 800f756 <_realloc_r+0x24>
 800f74a:	f7ff f925 	bl	800e998 <_free_r>
 800f74e:	4625      	mov	r5, r4
 800f750:	4628      	mov	r0, r5
 800f752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f756:	f000 fa41 	bl	800fbdc <_malloc_usable_size_r>
 800f75a:	4284      	cmp	r4, r0
 800f75c:	4606      	mov	r6, r0
 800f75e:	d802      	bhi.n	800f766 <_realloc_r+0x34>
 800f760:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f764:	d8f4      	bhi.n	800f750 <_realloc_r+0x1e>
 800f766:	4621      	mov	r1, r4
 800f768:	4638      	mov	r0, r7
 800f76a:	f7ff f989 	bl	800ea80 <_malloc_r>
 800f76e:	4680      	mov	r8, r0
 800f770:	b908      	cbnz	r0, 800f776 <_realloc_r+0x44>
 800f772:	4645      	mov	r5, r8
 800f774:	e7ec      	b.n	800f750 <_realloc_r+0x1e>
 800f776:	42b4      	cmp	r4, r6
 800f778:	4622      	mov	r2, r4
 800f77a:	4629      	mov	r1, r5
 800f77c:	bf28      	it	cs
 800f77e:	4632      	movcs	r2, r6
 800f780:	f7fe fa85 	bl	800dc8e <memcpy>
 800f784:	4629      	mov	r1, r5
 800f786:	4638      	mov	r0, r7
 800f788:	f7ff f906 	bl	800e998 <_free_r>
 800f78c:	e7f1      	b.n	800f772 <_realloc_r+0x40>

0800f78e <__ascii_wctomb>:
 800f78e:	4603      	mov	r3, r0
 800f790:	4608      	mov	r0, r1
 800f792:	b141      	cbz	r1, 800f7a6 <__ascii_wctomb+0x18>
 800f794:	2aff      	cmp	r2, #255	@ 0xff
 800f796:	d904      	bls.n	800f7a2 <__ascii_wctomb+0x14>
 800f798:	228a      	movs	r2, #138	@ 0x8a
 800f79a:	601a      	str	r2, [r3, #0]
 800f79c:	f04f 30ff 	mov.w	r0, #4294967295
 800f7a0:	4770      	bx	lr
 800f7a2:	700a      	strb	r2, [r1, #0]
 800f7a4:	2001      	movs	r0, #1
 800f7a6:	4770      	bx	lr

0800f7a8 <__sfputc_r>:
 800f7a8:	6893      	ldr	r3, [r2, #8]
 800f7aa:	3b01      	subs	r3, #1
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	b410      	push	{r4}
 800f7b0:	6093      	str	r3, [r2, #8]
 800f7b2:	da08      	bge.n	800f7c6 <__sfputc_r+0x1e>
 800f7b4:	6994      	ldr	r4, [r2, #24]
 800f7b6:	42a3      	cmp	r3, r4
 800f7b8:	db01      	blt.n	800f7be <__sfputc_r+0x16>
 800f7ba:	290a      	cmp	r1, #10
 800f7bc:	d103      	bne.n	800f7c6 <__sfputc_r+0x1e>
 800f7be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7c2:	f000 b933 	b.w	800fa2c <__swbuf_r>
 800f7c6:	6813      	ldr	r3, [r2, #0]
 800f7c8:	1c58      	adds	r0, r3, #1
 800f7ca:	6010      	str	r0, [r2, #0]
 800f7cc:	7019      	strb	r1, [r3, #0]
 800f7ce:	4608      	mov	r0, r1
 800f7d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7d4:	4770      	bx	lr

0800f7d6 <__sfputs_r>:
 800f7d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7d8:	4606      	mov	r6, r0
 800f7da:	460f      	mov	r7, r1
 800f7dc:	4614      	mov	r4, r2
 800f7de:	18d5      	adds	r5, r2, r3
 800f7e0:	42ac      	cmp	r4, r5
 800f7e2:	d101      	bne.n	800f7e8 <__sfputs_r+0x12>
 800f7e4:	2000      	movs	r0, #0
 800f7e6:	e007      	b.n	800f7f8 <__sfputs_r+0x22>
 800f7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7ec:	463a      	mov	r2, r7
 800f7ee:	4630      	mov	r0, r6
 800f7f0:	f7ff ffda 	bl	800f7a8 <__sfputc_r>
 800f7f4:	1c43      	adds	r3, r0, #1
 800f7f6:	d1f3      	bne.n	800f7e0 <__sfputs_r+0xa>
 800f7f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f7fc <_vfiprintf_r>:
 800f7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f800:	460d      	mov	r5, r1
 800f802:	b09d      	sub	sp, #116	@ 0x74
 800f804:	4614      	mov	r4, r2
 800f806:	4698      	mov	r8, r3
 800f808:	4606      	mov	r6, r0
 800f80a:	b118      	cbz	r0, 800f814 <_vfiprintf_r+0x18>
 800f80c:	6a03      	ldr	r3, [r0, #32]
 800f80e:	b90b      	cbnz	r3, 800f814 <_vfiprintf_r+0x18>
 800f810:	f7fe f8a8 	bl	800d964 <__sinit>
 800f814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f816:	07d9      	lsls	r1, r3, #31
 800f818:	d405      	bmi.n	800f826 <_vfiprintf_r+0x2a>
 800f81a:	89ab      	ldrh	r3, [r5, #12]
 800f81c:	059a      	lsls	r2, r3, #22
 800f81e:	d402      	bmi.n	800f826 <_vfiprintf_r+0x2a>
 800f820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f822:	f7fe fa2a 	bl	800dc7a <__retarget_lock_acquire_recursive>
 800f826:	89ab      	ldrh	r3, [r5, #12]
 800f828:	071b      	lsls	r3, r3, #28
 800f82a:	d501      	bpl.n	800f830 <_vfiprintf_r+0x34>
 800f82c:	692b      	ldr	r3, [r5, #16]
 800f82e:	b99b      	cbnz	r3, 800f858 <_vfiprintf_r+0x5c>
 800f830:	4629      	mov	r1, r5
 800f832:	4630      	mov	r0, r6
 800f834:	f000 f938 	bl	800faa8 <__swsetup_r>
 800f838:	b170      	cbz	r0, 800f858 <_vfiprintf_r+0x5c>
 800f83a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f83c:	07dc      	lsls	r4, r3, #31
 800f83e:	d504      	bpl.n	800f84a <_vfiprintf_r+0x4e>
 800f840:	f04f 30ff 	mov.w	r0, #4294967295
 800f844:	b01d      	add	sp, #116	@ 0x74
 800f846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f84a:	89ab      	ldrh	r3, [r5, #12]
 800f84c:	0598      	lsls	r0, r3, #22
 800f84e:	d4f7      	bmi.n	800f840 <_vfiprintf_r+0x44>
 800f850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f852:	f7fe fa13 	bl	800dc7c <__retarget_lock_release_recursive>
 800f856:	e7f3      	b.n	800f840 <_vfiprintf_r+0x44>
 800f858:	2300      	movs	r3, #0
 800f85a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f85c:	2320      	movs	r3, #32
 800f85e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f862:	f8cd 800c 	str.w	r8, [sp, #12]
 800f866:	2330      	movs	r3, #48	@ 0x30
 800f868:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fa18 <_vfiprintf_r+0x21c>
 800f86c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f870:	f04f 0901 	mov.w	r9, #1
 800f874:	4623      	mov	r3, r4
 800f876:	469a      	mov	sl, r3
 800f878:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f87c:	b10a      	cbz	r2, 800f882 <_vfiprintf_r+0x86>
 800f87e:	2a25      	cmp	r2, #37	@ 0x25
 800f880:	d1f9      	bne.n	800f876 <_vfiprintf_r+0x7a>
 800f882:	ebba 0b04 	subs.w	fp, sl, r4
 800f886:	d00b      	beq.n	800f8a0 <_vfiprintf_r+0xa4>
 800f888:	465b      	mov	r3, fp
 800f88a:	4622      	mov	r2, r4
 800f88c:	4629      	mov	r1, r5
 800f88e:	4630      	mov	r0, r6
 800f890:	f7ff ffa1 	bl	800f7d6 <__sfputs_r>
 800f894:	3001      	adds	r0, #1
 800f896:	f000 80a7 	beq.w	800f9e8 <_vfiprintf_r+0x1ec>
 800f89a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f89c:	445a      	add	r2, fp
 800f89e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f8a0:	f89a 3000 	ldrb.w	r3, [sl]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	f000 809f 	beq.w	800f9e8 <_vfiprintf_r+0x1ec>
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f8b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f8b4:	f10a 0a01 	add.w	sl, sl, #1
 800f8b8:	9304      	str	r3, [sp, #16]
 800f8ba:	9307      	str	r3, [sp, #28]
 800f8bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f8c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800f8c2:	4654      	mov	r4, sl
 800f8c4:	2205      	movs	r2, #5
 800f8c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8ca:	4853      	ldr	r0, [pc, #332]	@ (800fa18 <_vfiprintf_r+0x21c>)
 800f8cc:	f7f0 fca8 	bl	8000220 <memchr>
 800f8d0:	9a04      	ldr	r2, [sp, #16]
 800f8d2:	b9d8      	cbnz	r0, 800f90c <_vfiprintf_r+0x110>
 800f8d4:	06d1      	lsls	r1, r2, #27
 800f8d6:	bf44      	itt	mi
 800f8d8:	2320      	movmi	r3, #32
 800f8da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8de:	0713      	lsls	r3, r2, #28
 800f8e0:	bf44      	itt	mi
 800f8e2:	232b      	movmi	r3, #43	@ 0x2b
 800f8e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8e8:	f89a 3000 	ldrb.w	r3, [sl]
 800f8ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8ee:	d015      	beq.n	800f91c <_vfiprintf_r+0x120>
 800f8f0:	9a07      	ldr	r2, [sp, #28]
 800f8f2:	4654      	mov	r4, sl
 800f8f4:	2000      	movs	r0, #0
 800f8f6:	f04f 0c0a 	mov.w	ip, #10
 800f8fa:	4621      	mov	r1, r4
 800f8fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f900:	3b30      	subs	r3, #48	@ 0x30
 800f902:	2b09      	cmp	r3, #9
 800f904:	d94b      	bls.n	800f99e <_vfiprintf_r+0x1a2>
 800f906:	b1b0      	cbz	r0, 800f936 <_vfiprintf_r+0x13a>
 800f908:	9207      	str	r2, [sp, #28]
 800f90a:	e014      	b.n	800f936 <_vfiprintf_r+0x13a>
 800f90c:	eba0 0308 	sub.w	r3, r0, r8
 800f910:	fa09 f303 	lsl.w	r3, r9, r3
 800f914:	4313      	orrs	r3, r2
 800f916:	9304      	str	r3, [sp, #16]
 800f918:	46a2      	mov	sl, r4
 800f91a:	e7d2      	b.n	800f8c2 <_vfiprintf_r+0xc6>
 800f91c:	9b03      	ldr	r3, [sp, #12]
 800f91e:	1d19      	adds	r1, r3, #4
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	9103      	str	r1, [sp, #12]
 800f924:	2b00      	cmp	r3, #0
 800f926:	bfbb      	ittet	lt
 800f928:	425b      	neglt	r3, r3
 800f92a:	f042 0202 	orrlt.w	r2, r2, #2
 800f92e:	9307      	strge	r3, [sp, #28]
 800f930:	9307      	strlt	r3, [sp, #28]
 800f932:	bfb8      	it	lt
 800f934:	9204      	strlt	r2, [sp, #16]
 800f936:	7823      	ldrb	r3, [r4, #0]
 800f938:	2b2e      	cmp	r3, #46	@ 0x2e
 800f93a:	d10a      	bne.n	800f952 <_vfiprintf_r+0x156>
 800f93c:	7863      	ldrb	r3, [r4, #1]
 800f93e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f940:	d132      	bne.n	800f9a8 <_vfiprintf_r+0x1ac>
 800f942:	9b03      	ldr	r3, [sp, #12]
 800f944:	1d1a      	adds	r2, r3, #4
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	9203      	str	r2, [sp, #12]
 800f94a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f94e:	3402      	adds	r4, #2
 800f950:	9305      	str	r3, [sp, #20]
 800f952:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fa28 <_vfiprintf_r+0x22c>
 800f956:	7821      	ldrb	r1, [r4, #0]
 800f958:	2203      	movs	r2, #3
 800f95a:	4650      	mov	r0, sl
 800f95c:	f7f0 fc60 	bl	8000220 <memchr>
 800f960:	b138      	cbz	r0, 800f972 <_vfiprintf_r+0x176>
 800f962:	9b04      	ldr	r3, [sp, #16]
 800f964:	eba0 000a 	sub.w	r0, r0, sl
 800f968:	2240      	movs	r2, #64	@ 0x40
 800f96a:	4082      	lsls	r2, r0
 800f96c:	4313      	orrs	r3, r2
 800f96e:	3401      	adds	r4, #1
 800f970:	9304      	str	r3, [sp, #16]
 800f972:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f976:	4829      	ldr	r0, [pc, #164]	@ (800fa1c <_vfiprintf_r+0x220>)
 800f978:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f97c:	2206      	movs	r2, #6
 800f97e:	f7f0 fc4f 	bl	8000220 <memchr>
 800f982:	2800      	cmp	r0, #0
 800f984:	d03f      	beq.n	800fa06 <_vfiprintf_r+0x20a>
 800f986:	4b26      	ldr	r3, [pc, #152]	@ (800fa20 <_vfiprintf_r+0x224>)
 800f988:	bb1b      	cbnz	r3, 800f9d2 <_vfiprintf_r+0x1d6>
 800f98a:	9b03      	ldr	r3, [sp, #12]
 800f98c:	3307      	adds	r3, #7
 800f98e:	f023 0307 	bic.w	r3, r3, #7
 800f992:	3308      	adds	r3, #8
 800f994:	9303      	str	r3, [sp, #12]
 800f996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f998:	443b      	add	r3, r7
 800f99a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f99c:	e76a      	b.n	800f874 <_vfiprintf_r+0x78>
 800f99e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f9a2:	460c      	mov	r4, r1
 800f9a4:	2001      	movs	r0, #1
 800f9a6:	e7a8      	b.n	800f8fa <_vfiprintf_r+0xfe>
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	3401      	adds	r4, #1
 800f9ac:	9305      	str	r3, [sp, #20]
 800f9ae:	4619      	mov	r1, r3
 800f9b0:	f04f 0c0a 	mov.w	ip, #10
 800f9b4:	4620      	mov	r0, r4
 800f9b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9ba:	3a30      	subs	r2, #48	@ 0x30
 800f9bc:	2a09      	cmp	r2, #9
 800f9be:	d903      	bls.n	800f9c8 <_vfiprintf_r+0x1cc>
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d0c6      	beq.n	800f952 <_vfiprintf_r+0x156>
 800f9c4:	9105      	str	r1, [sp, #20]
 800f9c6:	e7c4      	b.n	800f952 <_vfiprintf_r+0x156>
 800f9c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800f9cc:	4604      	mov	r4, r0
 800f9ce:	2301      	movs	r3, #1
 800f9d0:	e7f0      	b.n	800f9b4 <_vfiprintf_r+0x1b8>
 800f9d2:	ab03      	add	r3, sp, #12
 800f9d4:	9300      	str	r3, [sp, #0]
 800f9d6:	462a      	mov	r2, r5
 800f9d8:	4b12      	ldr	r3, [pc, #72]	@ (800fa24 <_vfiprintf_r+0x228>)
 800f9da:	a904      	add	r1, sp, #16
 800f9dc:	4630      	mov	r0, r6
 800f9de:	f7fd fb7f 	bl	800d0e0 <_printf_float>
 800f9e2:	4607      	mov	r7, r0
 800f9e4:	1c78      	adds	r0, r7, #1
 800f9e6:	d1d6      	bne.n	800f996 <_vfiprintf_r+0x19a>
 800f9e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9ea:	07d9      	lsls	r1, r3, #31
 800f9ec:	d405      	bmi.n	800f9fa <_vfiprintf_r+0x1fe>
 800f9ee:	89ab      	ldrh	r3, [r5, #12]
 800f9f0:	059a      	lsls	r2, r3, #22
 800f9f2:	d402      	bmi.n	800f9fa <_vfiprintf_r+0x1fe>
 800f9f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9f6:	f7fe f941 	bl	800dc7c <__retarget_lock_release_recursive>
 800f9fa:	89ab      	ldrh	r3, [r5, #12]
 800f9fc:	065b      	lsls	r3, r3, #25
 800f9fe:	f53f af1f 	bmi.w	800f840 <_vfiprintf_r+0x44>
 800fa02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fa04:	e71e      	b.n	800f844 <_vfiprintf_r+0x48>
 800fa06:	ab03      	add	r3, sp, #12
 800fa08:	9300      	str	r3, [sp, #0]
 800fa0a:	462a      	mov	r2, r5
 800fa0c:	4b05      	ldr	r3, [pc, #20]	@ (800fa24 <_vfiprintf_r+0x228>)
 800fa0e:	a904      	add	r1, sp, #16
 800fa10:	4630      	mov	r0, r6
 800fa12:	f7fd fdfd 	bl	800d610 <_printf_i>
 800fa16:	e7e4      	b.n	800f9e2 <_vfiprintf_r+0x1e6>
 800fa18:	0801046a 	.word	0x0801046a
 800fa1c:	08010474 	.word	0x08010474
 800fa20:	0800d0e1 	.word	0x0800d0e1
 800fa24:	0800f7d7 	.word	0x0800f7d7
 800fa28:	08010470 	.word	0x08010470

0800fa2c <__swbuf_r>:
 800fa2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa2e:	460e      	mov	r6, r1
 800fa30:	4614      	mov	r4, r2
 800fa32:	4605      	mov	r5, r0
 800fa34:	b118      	cbz	r0, 800fa3e <__swbuf_r+0x12>
 800fa36:	6a03      	ldr	r3, [r0, #32]
 800fa38:	b90b      	cbnz	r3, 800fa3e <__swbuf_r+0x12>
 800fa3a:	f7fd ff93 	bl	800d964 <__sinit>
 800fa3e:	69a3      	ldr	r3, [r4, #24]
 800fa40:	60a3      	str	r3, [r4, #8]
 800fa42:	89a3      	ldrh	r3, [r4, #12]
 800fa44:	071a      	lsls	r2, r3, #28
 800fa46:	d501      	bpl.n	800fa4c <__swbuf_r+0x20>
 800fa48:	6923      	ldr	r3, [r4, #16]
 800fa4a:	b943      	cbnz	r3, 800fa5e <__swbuf_r+0x32>
 800fa4c:	4621      	mov	r1, r4
 800fa4e:	4628      	mov	r0, r5
 800fa50:	f000 f82a 	bl	800faa8 <__swsetup_r>
 800fa54:	b118      	cbz	r0, 800fa5e <__swbuf_r+0x32>
 800fa56:	f04f 37ff 	mov.w	r7, #4294967295
 800fa5a:	4638      	mov	r0, r7
 800fa5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa5e:	6823      	ldr	r3, [r4, #0]
 800fa60:	6922      	ldr	r2, [r4, #16]
 800fa62:	1a98      	subs	r0, r3, r2
 800fa64:	6963      	ldr	r3, [r4, #20]
 800fa66:	b2f6      	uxtb	r6, r6
 800fa68:	4283      	cmp	r3, r0
 800fa6a:	4637      	mov	r7, r6
 800fa6c:	dc05      	bgt.n	800fa7a <__swbuf_r+0x4e>
 800fa6e:	4621      	mov	r1, r4
 800fa70:	4628      	mov	r0, r5
 800fa72:	f7ff fde7 	bl	800f644 <_fflush_r>
 800fa76:	2800      	cmp	r0, #0
 800fa78:	d1ed      	bne.n	800fa56 <__swbuf_r+0x2a>
 800fa7a:	68a3      	ldr	r3, [r4, #8]
 800fa7c:	3b01      	subs	r3, #1
 800fa7e:	60a3      	str	r3, [r4, #8]
 800fa80:	6823      	ldr	r3, [r4, #0]
 800fa82:	1c5a      	adds	r2, r3, #1
 800fa84:	6022      	str	r2, [r4, #0]
 800fa86:	701e      	strb	r6, [r3, #0]
 800fa88:	6962      	ldr	r2, [r4, #20]
 800fa8a:	1c43      	adds	r3, r0, #1
 800fa8c:	429a      	cmp	r2, r3
 800fa8e:	d004      	beq.n	800fa9a <__swbuf_r+0x6e>
 800fa90:	89a3      	ldrh	r3, [r4, #12]
 800fa92:	07db      	lsls	r3, r3, #31
 800fa94:	d5e1      	bpl.n	800fa5a <__swbuf_r+0x2e>
 800fa96:	2e0a      	cmp	r6, #10
 800fa98:	d1df      	bne.n	800fa5a <__swbuf_r+0x2e>
 800fa9a:	4621      	mov	r1, r4
 800fa9c:	4628      	mov	r0, r5
 800fa9e:	f7ff fdd1 	bl	800f644 <_fflush_r>
 800faa2:	2800      	cmp	r0, #0
 800faa4:	d0d9      	beq.n	800fa5a <__swbuf_r+0x2e>
 800faa6:	e7d6      	b.n	800fa56 <__swbuf_r+0x2a>

0800faa8 <__swsetup_r>:
 800faa8:	b538      	push	{r3, r4, r5, lr}
 800faaa:	4b29      	ldr	r3, [pc, #164]	@ (800fb50 <__swsetup_r+0xa8>)
 800faac:	4605      	mov	r5, r0
 800faae:	6818      	ldr	r0, [r3, #0]
 800fab0:	460c      	mov	r4, r1
 800fab2:	b118      	cbz	r0, 800fabc <__swsetup_r+0x14>
 800fab4:	6a03      	ldr	r3, [r0, #32]
 800fab6:	b90b      	cbnz	r3, 800fabc <__swsetup_r+0x14>
 800fab8:	f7fd ff54 	bl	800d964 <__sinit>
 800fabc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fac0:	0719      	lsls	r1, r3, #28
 800fac2:	d422      	bmi.n	800fb0a <__swsetup_r+0x62>
 800fac4:	06da      	lsls	r2, r3, #27
 800fac6:	d407      	bmi.n	800fad8 <__swsetup_r+0x30>
 800fac8:	2209      	movs	r2, #9
 800faca:	602a      	str	r2, [r5, #0]
 800facc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fad0:	81a3      	strh	r3, [r4, #12]
 800fad2:	f04f 30ff 	mov.w	r0, #4294967295
 800fad6:	e033      	b.n	800fb40 <__swsetup_r+0x98>
 800fad8:	0758      	lsls	r0, r3, #29
 800fada:	d512      	bpl.n	800fb02 <__swsetup_r+0x5a>
 800fadc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fade:	b141      	cbz	r1, 800faf2 <__swsetup_r+0x4a>
 800fae0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fae4:	4299      	cmp	r1, r3
 800fae6:	d002      	beq.n	800faee <__swsetup_r+0x46>
 800fae8:	4628      	mov	r0, r5
 800faea:	f7fe ff55 	bl	800e998 <_free_r>
 800faee:	2300      	movs	r3, #0
 800faf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800faf2:	89a3      	ldrh	r3, [r4, #12]
 800faf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800faf8:	81a3      	strh	r3, [r4, #12]
 800fafa:	2300      	movs	r3, #0
 800fafc:	6063      	str	r3, [r4, #4]
 800fafe:	6923      	ldr	r3, [r4, #16]
 800fb00:	6023      	str	r3, [r4, #0]
 800fb02:	89a3      	ldrh	r3, [r4, #12]
 800fb04:	f043 0308 	orr.w	r3, r3, #8
 800fb08:	81a3      	strh	r3, [r4, #12]
 800fb0a:	6923      	ldr	r3, [r4, #16]
 800fb0c:	b94b      	cbnz	r3, 800fb22 <__swsetup_r+0x7a>
 800fb0e:	89a3      	ldrh	r3, [r4, #12]
 800fb10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fb14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fb18:	d003      	beq.n	800fb22 <__swsetup_r+0x7a>
 800fb1a:	4621      	mov	r1, r4
 800fb1c:	4628      	mov	r0, r5
 800fb1e:	f000 f88b 	bl	800fc38 <__smakebuf_r>
 800fb22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb26:	f013 0201 	ands.w	r2, r3, #1
 800fb2a:	d00a      	beq.n	800fb42 <__swsetup_r+0x9a>
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	60a2      	str	r2, [r4, #8]
 800fb30:	6962      	ldr	r2, [r4, #20]
 800fb32:	4252      	negs	r2, r2
 800fb34:	61a2      	str	r2, [r4, #24]
 800fb36:	6922      	ldr	r2, [r4, #16]
 800fb38:	b942      	cbnz	r2, 800fb4c <__swsetup_r+0xa4>
 800fb3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb3e:	d1c5      	bne.n	800facc <__swsetup_r+0x24>
 800fb40:	bd38      	pop	{r3, r4, r5, pc}
 800fb42:	0799      	lsls	r1, r3, #30
 800fb44:	bf58      	it	pl
 800fb46:	6962      	ldrpl	r2, [r4, #20]
 800fb48:	60a2      	str	r2, [r4, #8]
 800fb4a:	e7f4      	b.n	800fb36 <__swsetup_r+0x8e>
 800fb4c:	2000      	movs	r0, #0
 800fb4e:	e7f7      	b.n	800fb40 <__swsetup_r+0x98>
 800fb50:	200001a8 	.word	0x200001a8

0800fb54 <_raise_r>:
 800fb54:	291f      	cmp	r1, #31
 800fb56:	b538      	push	{r3, r4, r5, lr}
 800fb58:	4605      	mov	r5, r0
 800fb5a:	460c      	mov	r4, r1
 800fb5c:	d904      	bls.n	800fb68 <_raise_r+0x14>
 800fb5e:	2316      	movs	r3, #22
 800fb60:	6003      	str	r3, [r0, #0]
 800fb62:	f04f 30ff 	mov.w	r0, #4294967295
 800fb66:	bd38      	pop	{r3, r4, r5, pc}
 800fb68:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fb6a:	b112      	cbz	r2, 800fb72 <_raise_r+0x1e>
 800fb6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb70:	b94b      	cbnz	r3, 800fb86 <_raise_r+0x32>
 800fb72:	4628      	mov	r0, r5
 800fb74:	f000 f830 	bl	800fbd8 <_getpid_r>
 800fb78:	4622      	mov	r2, r4
 800fb7a:	4601      	mov	r1, r0
 800fb7c:	4628      	mov	r0, r5
 800fb7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb82:	f000 b817 	b.w	800fbb4 <_kill_r>
 800fb86:	2b01      	cmp	r3, #1
 800fb88:	d00a      	beq.n	800fba0 <_raise_r+0x4c>
 800fb8a:	1c59      	adds	r1, r3, #1
 800fb8c:	d103      	bne.n	800fb96 <_raise_r+0x42>
 800fb8e:	2316      	movs	r3, #22
 800fb90:	6003      	str	r3, [r0, #0]
 800fb92:	2001      	movs	r0, #1
 800fb94:	e7e7      	b.n	800fb66 <_raise_r+0x12>
 800fb96:	2100      	movs	r1, #0
 800fb98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fb9c:	4620      	mov	r0, r4
 800fb9e:	4798      	blx	r3
 800fba0:	2000      	movs	r0, #0
 800fba2:	e7e0      	b.n	800fb66 <_raise_r+0x12>

0800fba4 <raise>:
 800fba4:	4b02      	ldr	r3, [pc, #8]	@ (800fbb0 <raise+0xc>)
 800fba6:	4601      	mov	r1, r0
 800fba8:	6818      	ldr	r0, [r3, #0]
 800fbaa:	f7ff bfd3 	b.w	800fb54 <_raise_r>
 800fbae:	bf00      	nop
 800fbb0:	200001a8 	.word	0x200001a8

0800fbb4 <_kill_r>:
 800fbb4:	b538      	push	{r3, r4, r5, lr}
 800fbb6:	4d07      	ldr	r5, [pc, #28]	@ (800fbd4 <_kill_r+0x20>)
 800fbb8:	2300      	movs	r3, #0
 800fbba:	4604      	mov	r4, r0
 800fbbc:	4608      	mov	r0, r1
 800fbbe:	4611      	mov	r1, r2
 800fbc0:	602b      	str	r3, [r5, #0]
 800fbc2:	f7f3 ffc7 	bl	8003b54 <_kill>
 800fbc6:	1c43      	adds	r3, r0, #1
 800fbc8:	d102      	bne.n	800fbd0 <_kill_r+0x1c>
 800fbca:	682b      	ldr	r3, [r5, #0]
 800fbcc:	b103      	cbz	r3, 800fbd0 <_kill_r+0x1c>
 800fbce:	6023      	str	r3, [r4, #0]
 800fbd0:	bd38      	pop	{r3, r4, r5, pc}
 800fbd2:	bf00      	nop
 800fbd4:	20003ed4 	.word	0x20003ed4

0800fbd8 <_getpid_r>:
 800fbd8:	f7f3 bfba 	b.w	8003b50 <_getpid>

0800fbdc <_malloc_usable_size_r>:
 800fbdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbe0:	1f18      	subs	r0, r3, #4
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	bfbc      	itt	lt
 800fbe6:	580b      	ldrlt	r3, [r1, r0]
 800fbe8:	18c0      	addlt	r0, r0, r3
 800fbea:	4770      	bx	lr

0800fbec <__swhatbuf_r>:
 800fbec:	b570      	push	{r4, r5, r6, lr}
 800fbee:	460c      	mov	r4, r1
 800fbf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbf4:	2900      	cmp	r1, #0
 800fbf6:	b096      	sub	sp, #88	@ 0x58
 800fbf8:	4615      	mov	r5, r2
 800fbfa:	461e      	mov	r6, r3
 800fbfc:	da0d      	bge.n	800fc1a <__swhatbuf_r+0x2e>
 800fbfe:	89a3      	ldrh	r3, [r4, #12]
 800fc00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fc04:	f04f 0100 	mov.w	r1, #0
 800fc08:	bf14      	ite	ne
 800fc0a:	2340      	movne	r3, #64	@ 0x40
 800fc0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fc10:	2000      	movs	r0, #0
 800fc12:	6031      	str	r1, [r6, #0]
 800fc14:	602b      	str	r3, [r5, #0]
 800fc16:	b016      	add	sp, #88	@ 0x58
 800fc18:	bd70      	pop	{r4, r5, r6, pc}
 800fc1a:	466a      	mov	r2, sp
 800fc1c:	f000 f848 	bl	800fcb0 <_fstat_r>
 800fc20:	2800      	cmp	r0, #0
 800fc22:	dbec      	blt.n	800fbfe <__swhatbuf_r+0x12>
 800fc24:	9901      	ldr	r1, [sp, #4]
 800fc26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc2e:	4259      	negs	r1, r3
 800fc30:	4159      	adcs	r1, r3
 800fc32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc36:	e7eb      	b.n	800fc10 <__swhatbuf_r+0x24>

0800fc38 <__smakebuf_r>:
 800fc38:	898b      	ldrh	r3, [r1, #12]
 800fc3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc3c:	079d      	lsls	r5, r3, #30
 800fc3e:	4606      	mov	r6, r0
 800fc40:	460c      	mov	r4, r1
 800fc42:	d507      	bpl.n	800fc54 <__smakebuf_r+0x1c>
 800fc44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc48:	6023      	str	r3, [r4, #0]
 800fc4a:	6123      	str	r3, [r4, #16]
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	6163      	str	r3, [r4, #20]
 800fc50:	b003      	add	sp, #12
 800fc52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc54:	ab01      	add	r3, sp, #4
 800fc56:	466a      	mov	r2, sp
 800fc58:	f7ff ffc8 	bl	800fbec <__swhatbuf_r>
 800fc5c:	9f00      	ldr	r7, [sp, #0]
 800fc5e:	4605      	mov	r5, r0
 800fc60:	4639      	mov	r1, r7
 800fc62:	4630      	mov	r0, r6
 800fc64:	f7fe ff0c 	bl	800ea80 <_malloc_r>
 800fc68:	b948      	cbnz	r0, 800fc7e <__smakebuf_r+0x46>
 800fc6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc6e:	059a      	lsls	r2, r3, #22
 800fc70:	d4ee      	bmi.n	800fc50 <__smakebuf_r+0x18>
 800fc72:	f023 0303 	bic.w	r3, r3, #3
 800fc76:	f043 0302 	orr.w	r3, r3, #2
 800fc7a:	81a3      	strh	r3, [r4, #12]
 800fc7c:	e7e2      	b.n	800fc44 <__smakebuf_r+0xc>
 800fc7e:	89a3      	ldrh	r3, [r4, #12]
 800fc80:	6020      	str	r0, [r4, #0]
 800fc82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc86:	81a3      	strh	r3, [r4, #12]
 800fc88:	9b01      	ldr	r3, [sp, #4]
 800fc8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fc8e:	b15b      	cbz	r3, 800fca8 <__smakebuf_r+0x70>
 800fc90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc94:	4630      	mov	r0, r6
 800fc96:	f000 f81d 	bl	800fcd4 <_isatty_r>
 800fc9a:	b128      	cbz	r0, 800fca8 <__smakebuf_r+0x70>
 800fc9c:	89a3      	ldrh	r3, [r4, #12]
 800fc9e:	f023 0303 	bic.w	r3, r3, #3
 800fca2:	f043 0301 	orr.w	r3, r3, #1
 800fca6:	81a3      	strh	r3, [r4, #12]
 800fca8:	89a3      	ldrh	r3, [r4, #12]
 800fcaa:	431d      	orrs	r5, r3
 800fcac:	81a5      	strh	r5, [r4, #12]
 800fcae:	e7cf      	b.n	800fc50 <__smakebuf_r+0x18>

0800fcb0 <_fstat_r>:
 800fcb0:	b538      	push	{r3, r4, r5, lr}
 800fcb2:	4d07      	ldr	r5, [pc, #28]	@ (800fcd0 <_fstat_r+0x20>)
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	4604      	mov	r4, r0
 800fcb8:	4608      	mov	r0, r1
 800fcba:	4611      	mov	r1, r2
 800fcbc:	602b      	str	r3, [r5, #0]
 800fcbe:	f7f3 ff76 	bl	8003bae <_fstat>
 800fcc2:	1c43      	adds	r3, r0, #1
 800fcc4:	d102      	bne.n	800fccc <_fstat_r+0x1c>
 800fcc6:	682b      	ldr	r3, [r5, #0]
 800fcc8:	b103      	cbz	r3, 800fccc <_fstat_r+0x1c>
 800fcca:	6023      	str	r3, [r4, #0]
 800fccc:	bd38      	pop	{r3, r4, r5, pc}
 800fcce:	bf00      	nop
 800fcd0:	20003ed4 	.word	0x20003ed4

0800fcd4 <_isatty_r>:
 800fcd4:	b538      	push	{r3, r4, r5, lr}
 800fcd6:	4d06      	ldr	r5, [pc, #24]	@ (800fcf0 <_isatty_r+0x1c>)
 800fcd8:	2300      	movs	r3, #0
 800fcda:	4604      	mov	r4, r0
 800fcdc:	4608      	mov	r0, r1
 800fcde:	602b      	str	r3, [r5, #0]
 800fce0:	f7f3 ff6a 	bl	8003bb8 <_isatty>
 800fce4:	1c43      	adds	r3, r0, #1
 800fce6:	d102      	bne.n	800fcee <_isatty_r+0x1a>
 800fce8:	682b      	ldr	r3, [r5, #0]
 800fcea:	b103      	cbz	r3, 800fcee <_isatty_r+0x1a>
 800fcec:	6023      	str	r3, [r4, #0]
 800fcee:	bd38      	pop	{r3, r4, r5, pc}
 800fcf0:	20003ed4 	.word	0x20003ed4

0800fcf4 <_init>:
 800fcf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcf6:	bf00      	nop
 800fcf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcfa:	bc08      	pop	{r3}
 800fcfc:	469e      	mov	lr, r3
 800fcfe:	4770      	bx	lr

0800fd00 <_fini>:
 800fd00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd02:	bf00      	nop
 800fd04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd06:	bc08      	pop	{r3}
 800fd08:	469e      	mov	lr, r3
 800fd0a:	4770      	bx	lr
