Implementation of a CPU using the WISC-S24 instruction set

Implementation 1
![Implementation 1](./images/cpu_single_cycle_draft.png)

Implementation 2
![Implementation 2](./images/Screen%20Shot%202024-03-02%20at%205.27.13%20PM.png)

Pipelined 
![Pipelined](./images/CPU_pipeline.png)

Cache
![Cache](./images/cache.jpg)

Pipelined + Cache 
![Cache](./images/CPU_cache.png)
