{"vcs1":{"timestamp_begin":1759464937.227518013, "rt":0.86, "ut":0.36, "st":0.16}}
{"vcselab":{"timestamp_begin":1759464938.161288785, "rt":0.54, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759464938.753947481, "rt":0.20, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759464936.856329299}
{"VCS_COMP_START_TIME": 1759464936.856329299}
{"VCS_COMP_END_TIME": 1759464939.703489756}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371692}}
{"vcselab": {"peak_mem": 229972}}
