"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\i2c_slave.vhd" VHDL work 1 0 0 -02
"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\ack_gen.vhd" VHDL work 1 0 0 -02
"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\top_test_bench_4k.vhd" VHDL work 2 0 0 -02
"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\clk_reset.vhd" VHDL work 2 0 0 -02
"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\top_test_bench.vhd" VHDL work 2 0 0 -02
"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\pullup.vhd" VHDL work 2 0 0 -02
"C:\Users\SEC29\Desktop\i2s_iot\rd1005_i2c_master_controller\rd1005\project\xo3l\verilog\test1\..\..\..\..\testbench\verilog\up_model.vhd" VHDL work 2 0 0 -02
. . 0 0 0