#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17bde40 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x17f1490_0 .var "clock", 0 0;
v0x17f1660_0 .net "decode_in_alu_out", 31 0, v0x17eef40_0;  1 drivers
v0x17f1700_0 .net "decode_in_forwardAD", 0 0, v0x17e6170_0;  1 drivers
v0x17f17a0_0 .net "decode_in_forwardBD", 0 0, v0x17e6370_0;  1 drivers
v0x17f1840_0 .net "decode_in_instrD", 31 0, v0x17eae10_0;  1 drivers
v0x17f1930_0 .net "decode_in_pc_plus_4", 31 0, v0x17eaee0_0;  1 drivers
v0x17f1a60_0 .net "decode_in_regWriteW", 0 0, v0x17efe10_0;  1 drivers
v0x17f1b00_0 .net "decode_in_write_from_wb", 31 0, v0x17f0cc0_0;  1 drivers
v0x17f1c50_0 .net "decode_reg_in_clr", 0 0, L_0x1807850;  1 drivers
v0x17f1d80_0 .net "decode_reg_in_enable", 0 0, v0x17e6c90_0;  1 drivers
v0x17f1e20_0 .net "decode_reg_in_instr", 31 0, v0x17e5020_0;  1 drivers
v0x17f1ee0_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x17e5800_0;  1 drivers
v0x17f1ff0_0 .net "execute_in_ALUControlE", 2 0, v0x17ed140_0;  1 drivers
v0x17f20b0_0 .net "execute_in_ALUSrcE", 0 0, v0x17ed250_0;  1 drivers
v0x17f2150_0 .net "execute_in_ForwardAE", 1 0, v0x17e6280_0;  1 drivers
v0x17f2210_0 .net "execute_in_ForwardBE", 1 0, v0x17e6460_0;  1 drivers
o0x7ff58a1e2328 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x17f22d0_0 .net "execute_in_ForwardExecVal", 31 0, o0x7ff58a1e2328;  0 drivers
o0x7ff58a1e22f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x17f2480_0 .net "execute_in_ForwardMemVal", 31 0, o0x7ff58a1e22f8;  0 drivers
v0x17f2520_0 .net "execute_in_RdE", 4 0, v0x17ec940_0;  1 drivers
v0x17f25c0_0 .net "execute_in_RegDstE", 0 0, v0x17ed340_0;  1 drivers
v0x17f2660_0 .net "execute_in_RsE", 4 0, v0x17ed750_0;  1 drivers
v0x17f2750_0 .net "execute_in_RtE", 4 0, v0x17ec850_0;  1 drivers
v0x17f2810_0 .net "execute_in_SignImmE", 31 0, v0x17eca50_0;  1 drivers
v0x17f28d0_0 .net "execute_in_reg1", 31 0, v0x17ec650_0;  1 drivers
v0x17f2990_0 .net "execute_in_reg2", 31 0, v0x17ed640_0;  1 drivers
v0x17f2a50_0 .net "execute_reg_in_a0", 31 0, v0x17d8d30_0;  1 drivers
v0x17f2b10_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x17d6c00_0;  1 drivers
v0x17f2bd0_0 .net "execute_reg_in_alu_src", 0 0, v0x17d6d00_0;  1 drivers
v0x17f2c70_0 .net "execute_reg_in_clr", 0 0, v0x17e6090_0;  1 drivers
v0x17f2d60_0 .net "execute_reg_in_instruction", 31 0, L_0x1806fc0;  1 drivers
v0x17f2e70_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x17d7280_0;  1 drivers
v0x17f2f10_0 .net "execute_reg_in_mem_write", 0 0, v0x17d73d0_0;  1 drivers
v0x17f2fb0_0 .net "execute_reg_in_rd1", 31 0, v0x17d9080_0;  1 drivers
v0x17f3260_0 .net "execute_reg_in_rd2", 31 0, v0x17d9170_0;  1 drivers
v0x17f3390_0 .net "execute_reg_in_rdE", 4 0, L_0x1807030;  1 drivers
v0x17f3430_0 .net "execute_reg_in_reg_dst", 0 0, v0x17d7570_0;  1 drivers
v0x17f34d0_0 .net "execute_reg_in_reg_write", 0 0, v0x17d7630_0;  1 drivers
v0x17f3570_0 .net "execute_reg_in_rsD", 4 0, L_0x1806d80;  1 drivers
v0x17f3660_0 .net "execute_reg_in_rtD", 4 0, L_0x1806f20;  1 drivers
v0x17f3770_0 .net "execute_reg_in_sign_immediate", 31 0, v0x17da350_0;  1 drivers
v0x17f3830_0 .net "execute_reg_in_syscall", 0 0, v0x17d76f0_0;  1 drivers
v0x17f38d0_0 .net "execute_reg_in_v0", 31 0, v0x17d9b00_0;  1 drivers
v0x17f3990_0 .net "fetch_in_branch", 0 0, L_0x1806c70;  1 drivers
v0x17f3ac0_0 .net "fetch_in_branch_addr", 31 0, v0x1793750_0;  1 drivers
v0x17f3c10_0 .net "fetch_in_enable", 0 0, v0x17e6d30_0;  1 drivers
v0x17f3cb0_0 .net "fetch_in_jump", 0 0, v0x17d7040_0;  1 drivers
v0x17f3de0_0 .net "fetch_in_jump_addr", 31 0, L_0x18075f0;  1 drivers
v0x17f3ea0_0 .net "fetch_in_jump_reg", 0 0, v0x17d7100_0;  1 drivers
v0x17f3fd0_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0x18073d0;  1 drivers
v0x17f4090_0 .net "hazard_in_MemtoRegE", 0 0, v0x17ecec0_0;  1 drivers
v0x17f4130_0 .net "hazard_in_MemtoRegM", 0 0, v0x17eeb10_0;  1 drivers
v0x17f41d0_0 .net "hazard_in_RegWriteE", 0 0, v0x17ecf60_0;  1 drivers
v0x17f4270_0 .net "hazard_in_RegWriteM", 0 0, v0x17eebb0_0;  1 drivers
v0x17f4310_0 .net "hazard_in_RegWriteW", 0 0, v0x17f0290_0;  1 drivers
v0x17f4400_0 .net "hazard_in_RsD", 4 0, L_0x1806ce0;  1 drivers
v0x17f4510_0 .net "hazard_in_RsE", 4 0, v0x17e1180_0;  1 drivers
v0x17f4620_0 .net "hazard_in_RtD", 4 0, L_0x1806e80;  1 drivers
v0x17f4730_0 .net "hazard_in_RtE", 4 0, v0x17e1320_0;  1 drivers
v0x17f4840_0 .net "hazard_in_WriteRegE", 4 0, v0x17e0e10_0;  1 drivers
v0x17f4950_0 .net "hazard_in_WriteRegM", 4 0, L_0x1807930;  1 drivers
v0x17f4a60_0 .net "hazard_in_WriteRegW", 4 0, L_0x1807c80;  1 drivers
v0x17f4b70_0 .net "hazard_in_branchD", 0 0, v0x17d6dc0_0;  1 drivers
v0x17f4ca0_0 .net "memory_in_MemToRegM", 0 0, v0x17eecf0_0;  1 drivers
v0x17f4d40_0 .net "memory_in_MemWriteM", 0 0, v0x17eeea0_0;  1 drivers
v0x17f4de0_0 .net "memory_in_RegWriteM", 0 0, v0x17eec50_0;  1 drivers
v0x17f3050_0 .net "memory_in_WriteRegM", 4 0, v0x17ef0d0_0;  1 drivers
v0x17f3160_0 .net "memory_in_WritedataM", 31 0, v0x17eefe0_0;  1 drivers
v0x17f5290_0 .net "memory_in_a0", 31 0, v0x17ef170_0;  1 drivers
v0x17f5330_0 .net "memory_in_instruction", 31 0, v0x17eea20_0;  1 drivers
v0x17f53d0_0 .net "memory_in_syscall", 0 0, v0x17ee980_0;  1 drivers
v0x17f5470_0 .net "memory_in_v0", 31 0, v0x17ef260_0;  1 drivers
v0x17f5510_0 .net "memory_reg_in_ALUOutput", 31 0, v0x17de360_0;  1 drivers
v0x17f55b0_0 .net "memory_reg_in_WriteDataE", 31 0, v0x17e1720_0;  1 drivers
v0x17f5650_0 .net "memory_reg_in_WriteRegE", 4 0, v0x17e17e0_0;  1 drivers
v0x17f56f0_0 .net "memory_reg_in_a0", 31 0, v0x17ecc20_0;  1 drivers
v0x17f57e0_0 .net "memory_reg_in_instruction", 31 0, v0x17ecde0_0;  1 drivers
v0x17f58d0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x17ed0a0_0;  1 drivers
v0x17f59c0_0 .net "memory_reg_in_mem_write", 0 0, v0x17ecb60_0;  1 drivers
v0x17f5ab0_0 .net "memory_reg_in_reg_write", 0 0, v0x17ed000_0;  1 drivers
v0x17f5ba0_0 .net "memory_reg_in_syscall", 0 0, v0x17ec7b0_0;  1 drivers
v0x17f5c90_0 .net "memory_reg_in_v0", 31 0, v0x17ecd00_0;  1 drivers
v0x17f5d80_0 .net "wb_in_ALUOutW", 31 0, v0x17f00d0_0;  1 drivers
v0x17f5e20_0 .net "wb_in_MemToRegW", 0 0, v0x17eff00_0;  1 drivers
v0x17f5ec0_0 .net "wb_in_ReadDataW", 31 0, v0x17effa0_0;  1 drivers
v0x17f5f60_0 .net "wb_in_WriteRegW", 4 0, v0x17f01b0_0;  1 drivers
v0x17f6050_0 .net "wb_reg_in_ALUOut", 31 0, L_0x1807a30;  1 drivers
v0x17f6140_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x1807aa0;  1 drivers
v0x17f6230_0 .net "wb_reg_in_RD", 31 0, v0x17e8a60_0;  1 drivers
v0x17f62d0_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x1807c10;  1 drivers
v0x17f63c0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x18078c0;  1 drivers
S_0x17c1a90 .scope module, "decode_module" "decode" 2 138, 3 54 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc_plus_4_decoded"
    .port_info 2 /INPUT 32 "instrD"
    .port_info 3 /INPUT 32 "write_from_wb"
    .port_info 4 /INPUT 32 "alu_out"
    .port_info 5 /INPUT 1 "forwardAD"
    .port_info 6 /INPUT 1 "forwardBD"
    .port_info 7 /INPUT 1 "regWriteW"
    .port_info 8 /OUTPUT 1 "out1"
    .port_info 9 /OUTPUT 32 "out1a"
    .port_info 10 /OUTPUT 32 "out1b"
    .port_info 11 /OUTPUT 32 "out1c"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 3 "out4"
    .port_info 15 /OUTPUT 1 "out5"
    .port_info 16 /OUTPUT 1 "out6"
    .port_info 17 /OUTPUT 32 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 5 "out9"
    .port_info 20 /OUTPUT 5 "out10"
    .port_info 21 /OUTPUT 5 "out11"
    .port_info 22 /OUTPUT 32 "out12"
    .port_info 23 /OUTPUT 1 "out13"
    .port_info 24 /OUTPUT 32 "out14"
    .port_info 25 /OUTPUT 1 "out15"
    .port_info 26 /OUTPUT 1 "out15a"
    .port_info 27 /OUTPUT 1 "out16"
    .port_info 28 /OUTPUT 1 "out17"
    .port_info 29 /OUTPUT 1 "out18"
    .port_info 30 /OUTPUT 32 "out19"
    .port_info 31 /OUTPUT 32 "out20"
    .port_info 32 /OUTPUT 5 "out21"
    .port_info 33 /OUTPUT 5 "out22"
L_0x18066e0 .functor NOT 1, v0x17f1490_0, C4<0>, C4<0>, C4<0>;
L_0x1806fc0 .functor BUFZ 32, v0x17eae10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x17d93e0_31 .array/port v0x17d93e0, 31;
L_0x18073d0 .functor BUFZ 32, v0x17d93e0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1807850 .functor BUFZ 1, L_0x1806c70, C4<0>, C4<0>, C4<0>;
v0x17dac00_0 .net *"_s16", 29 0, L_0x1806ae0;  1 drivers
L_0x7ff58a197060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17dad00_0 .net *"_s18", 1 0, L_0x7ff58a197060;  1 drivers
v0x17dade0_0 .net *"_s33", 25 0, L_0x18070d0;  1 drivers
v0x17daea0_0 .net *"_s34", 31 0, L_0x18071f0;  1 drivers
L_0x7ff58a1970f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x17daf80_0 .net *"_s37", 5 0, L_0x7ff58a1970f0;  1 drivers
v0x17db0b0_0 .net *"_s38", 31 0, L_0x18074b0;  1 drivers
v0x17db190_0 .net *"_s40", 29 0, L_0x18072e0;  1 drivers
L_0x7ff58a197138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17db270_0 .net *"_s42", 1 0, L_0x7ff58a197138;  1 drivers
v0x17db350_0 .net "alu_out", 31 0, v0x17eef40_0;  alias, 1 drivers
v0x17db4a0_0 .net "clk", 0 0, v0x17f1490_0;  1 drivers
v0x17db560_0 .net "equalD_rs_input", 31 0, v0x17d7fe0_0;  1 drivers
v0x17db670_0 .net "equalD_rt_input", 31 0, v0x17d8790_0;  1 drivers
v0x17db780_0 .net "equals_output", 0 0, v0x17d6480_0;  1 drivers
v0x17db870_0 .net "forwardAD", 0 0, v0x17e6170_0;  alias, 1 drivers
v0x17db910_0 .net "forwardBD", 0 0, v0x17e6370_0;  alias, 1 drivers
v0x17db9b0_0 .net "instrD", 31 0, v0x17eae10_0;  alias, 1 drivers
v0x17dba50_0 .net "jal", 0 0, v0x17d6f30_0;  1 drivers
v0x17dbc00_0 .net "jal_address", 31 0, v0x17d58b0_0;  1 drivers
v0x17dbca0_0 .net "memRead", 0 0, v0x17d71c0_0;  1 drivers
v0x17dbd40_0 .net "out1", 0 0, v0x17d76f0_0;  alias, 1 drivers
v0x17dbde0_0 .net "out10", 20 16, L_0x1806f20;  alias, 1 drivers
v0x17dbe80_0 .net "out11", 15 11, L_0x1807030;  alias, 1 drivers
v0x17dbf40_0 .net "out12", 31 0, v0x17da350_0;  alias, 1 drivers
v0x17dc000_0 .net "out13", 0 0, v0x17d73d0_0;  alias, 1 drivers
v0x17dc0a0_0 .net "out14", 31 0, v0x1793750_0;  alias, 1 drivers
v0x17dc170_0 .net "out15", 0 0, L_0x1806c70;  alias, 1 drivers
v0x17dc240_0 .net "out15a", 0 0, L_0x1807850;  alias, 1 drivers
v0x17dc2e0_0 .net "out16", 0 0, v0x17d7040_0;  alias, 1 drivers
v0x17dc3b0_0 .net "out17", 0 0, v0x17d7100_0;  alias, 1 drivers
v0x17dc480_0 .net "out18", 0 0, v0x17d6dc0_0;  alias, 1 drivers
v0x17dc570_0 .net "out19", 31 0, L_0x18073d0;  alias, 1 drivers
v0x17dc610_0 .net "out1a", 31 0, L_0x1806fc0;  alias, 1 drivers
v0x17dc6b0_0 .net "out1b", 31 0, v0x17d8d30_0;  alias, 1 drivers
v0x17dbb10_0 .net "out1c", 31 0, v0x17d9b00_0;  alias, 1 drivers
v0x17dc960_0 .net "out2", 0 0, v0x17d7630_0;  alias, 1 drivers
v0x17dca30_0 .net "out20", 31 0, L_0x18075f0;  alias, 1 drivers
v0x17dcad0_0 .net "out21", 25 21, L_0x1806ce0;  alias, 1 drivers
v0x17dcb90_0 .net "out22", 20 16, L_0x1806e80;  alias, 1 drivers
v0x17dcc70_0 .net "out3", 0 0, v0x17d7280_0;  alias, 1 drivers
v0x17dcd40_0 .net "out4", 2 0, v0x17d6c00_0;  alias, 1 drivers
v0x17dce10_0 .net "out5", 0 0, v0x17d6d00_0;  alias, 1 drivers
v0x17dcee0_0 .net "out6", 0 0, v0x17d7570_0;  alias, 1 drivers
v0x17dcfb0_0 .net "out7", 31 0, v0x17d9080_0;  alias, 1 drivers
v0x17dd050_0 .net "out8", 31 0, v0x17d9170_0;  alias, 1 drivers
v0x17dd0f0_0 .net "out9", 25 21, L_0x1806d80;  alias, 1 drivers
v0x17dd190_0 .net "pc_plus_4_decoded", 31 0, v0x17eaee0_0;  alias, 1 drivers
v0x17dd2a0_0 .net "regWriteW", 0 0, v0x17efe10_0;  alias, 1 drivers
v0x17dd340_0 .net "write_data", 31 0, v0x17daa80_0;  1 drivers
v0x17dd430_0 .net "write_from_wb", 31 0, v0x17f0cc0_0;  alias, 1 drivers
L_0x1806510 .part v0x17eae10_0, 26, 6;
L_0x18065b0 .part v0x17eae10_0, 0, 6;
L_0x1806750 .part v0x17eae10_0, 21, 5;
L_0x18067f0 .part v0x17eae10_0, 16, 5;
L_0x1806890 .part v0x17eae10_0, 0, 5;
L_0x1806930 .part v0x17eae10_0, 0, 16;
L_0x1806ae0 .part v0x17da350_0, 0, 30;
L_0x1806b80 .concat [ 2 30 0 0], L_0x7ff58a197060, L_0x1806ae0;
L_0x1806ce0 .part v0x17eae10_0, 21, 5;
L_0x1806d80 .part v0x17eae10_0, 21, 5;
L_0x1806e80 .part v0x17eae10_0, 16, 5;
L_0x1806f20 .part v0x17eae10_0, 16, 5;
L_0x1807030 .part v0x17eae10_0, 11, 5;
L_0x18070d0 .part v0x17eae10_0, 0, 26;
L_0x18071f0 .concat [ 26 6 0 0], L_0x18070d0, L_0x7ff58a1970f0;
L_0x18072e0 .part L_0x18071f0, 0, 30;
L_0x18074b0 .concat [ 2 30 0 0], L_0x7ff58a197138, L_0x18072e0;
L_0x18075f0 .arith/sum 32, L_0x18074b0, v0x17eaee0_0;
S_0x17c0a20 .scope module, "add_for_branch" "adder" 3 108, 4 11 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x1793750_0 .var "adder_out", 31 0;
v0x17d53c0_0 .net "in1", 31 0, L_0x1806b80;  1 drivers
v0x17d54a0_0 .net "in2", 31 0, v0x17eaee0_0;  alias, 1 drivers
E_0x17a8950 .event edge, v0x17d53c0_0;
S_0x17d5610 .scope module, "add_for_jal" "adder" 3 109, 4 11 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x17d58b0_0 .var "adder_out", 31 0;
v0x17d59b0_0 .net "in1", 31 0, v0x17eaee0_0;  alias, 1 drivers
L_0x7ff58a1970a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x17d5aa0_0 .net "in2", 31 0, L_0x7ff58a1970a8;  1 drivers
E_0x17d5830 .event edge, v0x17d54a0_0;
S_0x17d5bf0 .scope module, "branch_and" "and_gate" 3 114, 5 11 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x1806c70 .functor AND 1, v0x17d6480_0, v0x17d6dc0_0, C4<1>, C4<1>;
v0x17d5e40_0 .net "a", 0 0, v0x17d6480_0;  alias, 1 drivers
v0x17d5f00_0 .net "b", 0 0, v0x17d6dc0_0;  alias, 1 drivers
v0x17d5fc0_0 .net "c", 0 0, L_0x1806c70;  alias, 1 drivers
S_0x17d6110 .scope module, "branch_logic" "equals" 3 113, 6 10 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_0"
    .port_info 1 /INPUT 32 "input_1"
    .port_info 2 /OUTPUT 1 "equal_inputs"
P_0x17d62e0 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000011111>;
v0x17d6480_0 .var "equal_inputs", 0 0;
v0x17d6570_0 .net "input_0", 31 0, v0x17d7fe0_0;  alias, 1 drivers
v0x17d6630_0 .net "input_1", 31 0, v0x17d8790_0;  alias, 1 drivers
E_0x17d63d0 .event edge, v0x17d6570_0, v0x17d6630_0;
S_0x17d67a0 .scope module, "controller" "control" 3 105, 7 23 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jal"
    .port_info 5 /OUTPUT 1 "jumpRegister"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "memRead"
    .port_info 8 /OUTPUT 1 "memToReg"
    .port_info 9 /OUTPUT 3 "aluOp"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "aluSrc"
    .port_info 12 /OUTPUT 1 "regWrite"
    .port_info 13 /OUTPUT 1 "syscall"
v0x17d6c00_0 .var "aluOp", 2 0;
v0x17d6d00_0 .var "aluSrc", 0 0;
v0x17d6dc0_0 .var "branch", 0 0;
v0x17d6e90_0 .net "funcCode", 5 0, L_0x18065b0;  1 drivers
v0x17d6f30_0 .var "jal", 0 0;
v0x17d7040_0 .var "jump", 0 0;
v0x17d7100_0 .var "jumpRegister", 0 0;
v0x17d71c0_0 .var "memRead", 0 0;
v0x17d7280_0 .var "memToReg", 0 0;
v0x17d73d0_0 .var "memWrite", 0 0;
v0x17d7490_0 .net "opcode", 31 26, L_0x1806510;  1 drivers
v0x17d7570_0 .var "regDst", 0 0;
v0x17d7630_0 .var "regWrite", 0 0;
v0x17d76f0_0 .var "syscall", 0 0;
E_0x17d6ba0 .event edge, v0x17d7490_0, v0x17d6e90_0;
S_0x17d79f0 .scope module, "rd1_mux" "mux" 3 111, 8 12 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17d7b70 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17d7d30_0 .net "ctrl", 0 0, v0x17e6170_0;  alias, 1 drivers
v0x17d7e10_0 .net "input_one", 31 0, v0x17eef40_0;  alias, 1 drivers
v0x17d7ef0_0 .net "input_zero", 31 0, v0x17d9080_0;  alias, 1 drivers
v0x17d7fe0_0 .var "out", 31 0;
E_0x17d7cb0 .event edge, v0x17d7d30_0, v0x17d7ef0_0, v0x17d7e10_0;
S_0x17d8160 .scope module, "rd2_mux" "mux" 3 112, 8 12 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17d8330 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17d84f0_0 .net "ctrl", 0 0, v0x17e6370_0;  alias, 1 drivers
v0x17d85d0_0 .net "input_one", 31 0, v0x17eef40_0;  alias, 1 drivers
v0x17d86c0_0 .net "input_zero", 31 0, v0x17d9170_0;  alias, 1 drivers
v0x17d8790_0 .var "out", 31 0;
E_0x17d8470 .event edge, v0x17d84f0_0, v0x17d86c0_0, v0x17d7e10_0;
S_0x17d8910 .scope module, "regs" "registers" 3 106, 9 22 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "reg1"
    .port_info 4 /INPUT 5 "reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read1"
    .port_info 8 /OUTPUT 32 "read2"
    .port_info 9 /OUTPUT 32 "v0"
    .port_info 10 /OUTPUT 32 "a0"
v0x17d8d30_0 .var "a0", 31 0;
v0x17d8e30_0 .net "clk", 0 0, L_0x18066e0;  1 drivers
v0x17d8ef0_0 .var/i "i", 31 0;
v0x17d8fb0_0 .net "jal", 0 0, v0x17d6f30_0;  alias, 1 drivers
v0x17d9080_0 .var "read1", 31 0;
v0x17d9170_0 .var "read2", 31 0;
v0x17d9240_0 .net "reg1", 25 21, L_0x1806750;  1 drivers
v0x17d9300_0 .net "reg2", 20 16, L_0x18067f0;  1 drivers
v0x17d93e0 .array "reg_mem", 0 31, 31 0;
v0x17d9a40_0 .net "reg_write", 0 0, v0x17efe10_0;  alias, 1 drivers
v0x17d9b00_0 .var "v0", 31 0;
v0x17d9be0_0 .net "write_data", 31 0, v0x17daa80_0;  alias, 1 drivers
v0x17d9cc0_0 .net "write_reg", 4 0, L_0x1806890;  1 drivers
E_0x17d8c50 .event negedge, v0x17d8e30_0;
E_0x17d8cd0 .event posedge, v0x17d8e30_0;
S_0x17d9f60 .scope module, "signs" "sign_extend" 3 107, 10 11 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x17da250_0 .net "in", 15 0, L_0x1806930;  1 drivers
v0x17da350_0 .var "out", 31 0;
E_0x17da1d0 .event edge, v0x17da250_0;
S_0x17da490 .scope module, "write_mux" "mux" 3 110, 8 12 0, S_0x17c1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17da610 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17da7e0_0 .net "ctrl", 0 0, v0x17d6f30_0;  alias, 1 drivers
v0x17da8f0_0 .net "input_one", 31 0, v0x17d58b0_0;  alias, 1 drivers
v0x17da9b0_0 .net "input_zero", 31 0, v0x17f0cc0_0;  alias, 1 drivers
v0x17daa80_0 .var "out", 31 0;
E_0x17da6e0 .event edge, v0x17d6f30_0, v0x17da9b0_0, v0x17d58b0_0;
S_0x17dda30 .scope module, "execute_module" "execute" 2 160, 11 3 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControlE"
    .port_info 1 /INPUT 1 "ALUSrcE"
    .port_info 2 /INPUT 1 "RegDstE"
    .port_info 3 /INPUT 32 "reg1"
    .port_info 4 /INPUT 32 "reg2"
    .port_info 5 /INPUT 5 "RsE"
    .port_info 6 /INPUT 5 "RtE"
    .port_info 7 /INPUT 5 "RdE"
    .port_info 8 /INPUT 32 "SignImmE"
    .port_info 9 /INPUT 2 "ForwardAE"
    .port_info 10 /INPUT 2 "ForwardBE"
    .port_info 11 /INPUT 32 "ForwardMemVal"
    .port_info 12 /INPUT 32 "ForwardExecVal"
    .port_info 13 /OUTPUT 5 "RsEHazard"
    .port_info 14 /OUTPUT 5 "RtEHazard"
    .port_info 15 /OUTPUT 32 "ALUOutput"
    .port_info 16 /OUTPUT 32 "WriteDataE"
    .port_info 17 /OUTPUT 5 "WriteRegE"
    .port_info 18 /OUTPUT 5 "Hazard_WriteRegE"
v0x17e06d0_0 .net "ALUControlE", 2 0, v0x17ed140_0;  alias, 1 drivers
v0x17e07b0_0 .net "ALUOutput", 31 0, v0x17de360_0;  alias, 1 drivers
v0x17e0880_0 .net "ALUSrcE", 0 0, v0x17ed250_0;  alias, 1 drivers
v0x17e0980_0 .net "ForwardAE", 1 0, v0x17e6280_0;  alias, 1 drivers
v0x17e0a50_0 .net "ForwardBE", 1 0, v0x17e6460_0;  alias, 1 drivers
v0x17e0b40_0 .net "ForwardExecVal", 31 0, o0x7ff58a1e2328;  alias, 0 drivers
v0x17e0c30_0 .net "ForwardHandlingReg2ALU", 31 0, v0x17df580_0;  1 drivers
v0x17e0d20_0 .net "ForwardMemVal", 31 0, o0x7ff58a1e22f8;  alias, 0 drivers
v0x17e0e10_0 .var "Hazard_WriteRegE", 4 0;
v0x17e0f80_0 .net "RdE", 4 0, v0x17ec940_0;  alias, 1 drivers
v0x17e1040_0 .net "RegDstE", 0 0, v0x17ed340_0;  alias, 1 drivers
v0x17e10e0_0 .net "RsE", 4 0, v0x17ed750_0;  alias, 1 drivers
v0x17e1180_0 .var "RsEHazard", 4 0;
v0x17e1260_0 .net "RtE", 4 0, v0x17ec850_0;  alias, 1 drivers
v0x17e1320_0 .var "RtEHazard", 4 0;
v0x17e13e0_0 .net "SignImmE", 31 0, v0x17eca50_0;  alias, 1 drivers
v0x17e14d0_0 .net "SrcAE", 31 0, v0x17dec50_0;  1 drivers
v0x17e1680_0 .net "SrcBE", 31 0, v0x17dfd80_0;  1 drivers
v0x17e1720_0 .var "WriteDataE", 31 0;
v0x17e17e0_0 .var "WriteRegE", 4 0;
v0x17e18c0_0 .net "WriteRegE_internal", 4 0, v0x17e0540_0;  1 drivers
v0x17e1980_0 .net "reg1", 31 0, v0x17ec650_0;  alias, 1 drivers
v0x17e1a20_0 .net "reg2", 31 0, v0x17ed640_0;  alias, 1 drivers
E_0x17ddd80 .event edge, v0x17df580_0, v0x17e0540_0;
S_0x17ddde0 .scope module, "ALUE" "alu" 11 51, 12 13 0, S_0x17dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
v0x17de0c0_0 .net "aluop", 2 0, v0x17ed140_0;  alias, 1 drivers
v0x17de1c0_0 .net "read_data1", 31 0, v0x17dec50_0;  alias, 1 drivers
v0x17de2a0_0 .net "read_data2", 31 0, v0x17dfd80_0;  alias, 1 drivers
v0x17de360_0 .var "result", 31 0;
E_0x17de040 .event edge, v0x17de0c0_0, v0x17de1c0_0, v0x17de2a0_0;
S_0x17de4f0 .scope module, "Mux3SrcAE" "mux3" 11 48, 13 13 0, S_0x17dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x17de6e0 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x17de8a0_0 .net "ctrl", 1 0, v0x17e6280_0;  alias, 1 drivers
v0x17de9a0_0 .net "input_00", 31 0, v0x17ec650_0;  alias, 1 drivers
v0x17dea80_0 .net "input_01", 31 0, o0x7ff58a1e22f8;  alias, 0 drivers
v0x17deb70_0 .net "input_10", 31 0, o0x7ff58a1e2328;  alias, 0 drivers
v0x17dec50_0 .var "out", 31 0;
E_0x17de830 .event edge, v0x17de8a0_0, v0x17de9a0_0, v0x17dea80_0, v0x17deb70_0;
S_0x17dee10 .scope module, "Mux3SrcBe" "mux3" 11 49, 13 13 0, S_0x17dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x17defe0 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x17df1f0_0 .net "ctrl", 1 0, v0x17e6460_0;  alias, 1 drivers
v0x17df2d0_0 .net "input_00", 31 0, v0x17ed640_0;  alias, 1 drivers
v0x17df3b0_0 .net "input_01", 31 0, o0x7ff58a1e22f8;  alias, 0 drivers
v0x17df4b0_0 .net "input_10", 31 0, o0x7ff58a1e2328;  alias, 0 drivers
v0x17df580_0 .var "out", 31 0;
E_0x17df0b0 .event edge, v0x17df1f0_0, v0x17df2d0_0, v0x17dea80_0, v0x17deb70_0;
S_0x17df730 .scope module, "MuxSrcBE" "mux" 11 50, 8 12 0, S_0x17dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17df900 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17dfac0_0 .net "ctrl", 0 0, v0x17ed250_0;  alias, 1 drivers
v0x17dfba0_0 .net "input_one", 31 0, v0x17eca50_0;  alias, 1 drivers
v0x17dfc80_0 .net "input_zero", 31 0, v0x17df580_0;  alias, 1 drivers
v0x17dfd80_0 .var "out", 31 0;
E_0x17dfa40 .event edge, v0x17dfac0_0, v0x17df580_0, v0x17dfba0_0;
S_0x17dfee0 .scope module, "MuxWriteRegE" "mux" 11 47, 8 12 0, S_0x17dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 5 "input_zero"
    .port_info 2 /INPUT 5 "input_one"
    .port_info 3 /OUTPUT 5 "out"
P_0x17e0100 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000000100>;
v0x17e0290_0 .net "ctrl", 0 0, v0x17ed340_0;  alias, 1 drivers
v0x17e0370_0 .net "input_one", 4 0, v0x17ec940_0;  alias, 1 drivers
v0x17e0450_0 .net "input_zero", 4 0, v0x17ec850_0;  alias, 1 drivers
v0x17e0540_0 .var "out", 4 0;
E_0x17e0210 .event edge, v0x17e0290_0, v0x17e0450_0, v0x17e0370_0;
S_0x17e1dd0 .scope module, "fetch_module" "fetch" 2 126, 14 20 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump"
    .port_info 1 /INPUT 1 "jump_reg"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 32 "branch_addr"
    .port_info 4 /INPUT 32 "jump_reg_addr"
    .port_info 5 /INPUT 32 "jump_addr"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "instr"
    .port_info 9 /OUTPUT 32 "pc_plus_4"
v0x17e4b30_0 .net "branch", 0 0, L_0x1806c70;  alias, 1 drivers
v0x17e4bf0_0 .net "branch_addr", 31 0, v0x1793750_0;  alias, 1 drivers
v0x17e4cb0_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
L_0x7ff58a197018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x17e4da0_0 .net "constant_four", 31 0, L_0x7ff58a197018;  1 drivers
v0x17e4e40_0 .net "enable", 0 0, v0x17e6d30_0;  alias, 1 drivers
v0x17e4f30_0 .net "if_jump", 31 0, v0x17e3600_0;  1 drivers
v0x17e5020_0 .var "instr", 31 0;
v0x17e50e0_0 .net "instr_internal", 31 0, v0x17e24c0_0;  1 drivers
v0x17e51a0_0 .net "jump", 0 0, v0x17d7040_0;  alias, 1 drivers
v0x17e52d0_0 .net "jump_addr", 31 0, L_0x18075f0;  alias, 1 drivers
v0x17e5370_0 .net "jump_or_not", 31 0, v0x17e2e00_0;  1 drivers
v0x17e5480_0 .net "jump_reg", 0 0, v0x17d7100_0;  alias, 1 drivers
v0x17e5520_0 .net "jump_reg_addr", 31 0, L_0x18073d0;  alias, 1 drivers
v0x17e5630_0 .net "pc", 31 0, v0x17e3d90_0;  1 drivers
v0x17e5740_0 .net "pc_f", 31 0, v0x17e49c0_0;  1 drivers
v0x17e5800_0 .var "pc_plus_4", 31 0;
v0x17e58e0_0 .net "pc_plus_4_internal", 31 0, v0x17e4190_0;  1 drivers
E_0x17e20b0 .event edge, v0x17e2d40_0, v0x17e24c0_0;
S_0x17e20f0 .scope module, "instr_mem" "instruction_memory" 14 60, 15 11 0, S_0x17e1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x17e23c0_0 .net "addr", 31 0, v0x17e49c0_0;  alias, 1 drivers
v0x17e24c0_0 .var "instruction", 31 0;
v0x17e25a0 .array "memory", 1052672 1048576, 31 0;
v0x17e2670_0 .var "real_addr", 31 0;
E_0x17e2340 .event edge, v0x17e23c0_0;
S_0x17e27b0 .scope module, "jump_mux" "mux" 14 56, 8 12 0, S_0x17e1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17e2980 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17e2b50_0 .net "ctrl", 0 0, v0x17d7040_0;  alias, 1 drivers
v0x17e2c60_0 .net "input_one", 31 0, v0x17e3600_0;  alias, 1 drivers
v0x17e2d40_0 .net "input_zero", 31 0, v0x17e4190_0;  alias, 1 drivers
v0x17e2e00_0 .var "out", 31 0;
E_0x17e2a50 .event edge, v0x17d7040_0, v0x17e2d40_0, v0x17e2c60_0;
S_0x17e2f90 .scope module, "jump_reg_mux" "mux" 14 55, 8 12 0, S_0x17e1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17e3160 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17e3330_0 .net "ctrl", 0 0, v0x17d7100_0;  alias, 1 drivers
v0x17e3440_0 .net "input_one", 31 0, L_0x18073d0;  alias, 1 drivers
v0x17e3500_0 .net "input_zero", 31 0, L_0x18075f0;  alias, 1 drivers
v0x17e3600_0 .var "out", 31 0;
E_0x17e3230 .event edge, v0x17d7100_0, v0x17dca30_0, v0x17dc570_0;
S_0x17e3740 .scope module, "next_pc" "mux" 14 57, 8 12 0, S_0x17e1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17e3910 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17e3ad0_0 .net "ctrl", 0 0, L_0x1806c70;  alias, 1 drivers
v0x17e3be0_0 .net "input_one", 31 0, v0x1793750_0;  alias, 1 drivers
v0x17e3cf0_0 .net "input_zero", 31 0, v0x17e2e00_0;  alias, 1 drivers
v0x17e3d90_0 .var "out", 31 0;
E_0x17e3a50 .event edge, v0x17d5fc0_0, v0x17e2e00_0, v0x1793750_0;
S_0x17e3f00 .scope module, "plus_4" "adder_four" 14 54, 16 11 0, S_0x17e1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x17e4190_0 .var "adder_out", 31 0;
v0x17e4270_0 .net "in1", 31 0, v0x17e49c0_0;  alias, 1 drivers
v0x17e4310_0 .net "in2", 31 0, L_0x7ff58a197018;  alias, 1 drivers
S_0x17e4460 .scope module, "so_fetch" "reg_f" 14 58, 17 12 0, S_0x17e1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /OUTPUT 32 "out1"
v0x17e4730_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
v0x17e4820_0 .net "enable", 0 0, v0x17e6d30_0;  alias, 1 drivers
v0x17e48c0_0 .net "in1", 31 0, v0x17e3d90_0;  alias, 1 drivers
v0x17e49c0_0 .var "out1", 31 0;
E_0x17e46d0 .event posedge, v0x17db4a0_0;
S_0x17e5c10 .scope module, "hazard_module" "hazard" 2 190, 18 31 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "branchD"
    .port_info 2 /INPUT 5 "RsD"
    .port_info 3 /INPUT 5 "RtD"
    .port_info 4 /INPUT 5 "RsE"
    .port_info 5 /INPUT 5 "RtE"
    .port_info 6 /INPUT 1 "MemToRegE"
    .port_info 7 /INPUT 1 "RegWriteE"
    .port_info 8 /INPUT 5 "WriteRegE"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /INPUT 1 "MemToRegM"
    .port_info 11 /INPUT 1 "RegWriteM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "RegWriteW"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
L_0x1807cf0 .functor AND 1, v0x17d6dc0_0, v0x17ecf60_0, C4<1>, C4<1>;
L_0x1808050 .functor OR 1, L_0x1807d60, L_0x1807e90, C4<0>, C4<0>;
L_0x18080c0 .functor AND 1, L_0x1807cf0, L_0x1808050, C4<1>, C4<1>;
L_0x1808130 .functor AND 1, v0x17d6dc0_0, v0x17eeb10_0, C4<1>, C4<1>;
L_0x1808370 .functor OR 1, L_0x18081a0, L_0x18082d0, C4<0>, C4<0>;
L_0x18083e0 .functor AND 1, L_0x1808130, L_0x1808370, C4<1>, C4<1>;
L_0x18084a0 .functor OR 1, L_0x18080c0, L_0x18083e0, C4<0>, C4<0>;
L_0x18087c0 .functor OR 1, L_0x18085b0, L_0x1808650, C4<0>, C4<0>;
L_0x18088d0 .functor AND 1, L_0x18087c0, v0x17ecec0_0, C4<1>, C4<1>;
v0x17e6090_0 .var "FlushE", 0 0;
v0x17e6170_0 .var "ForwardAD", 0 0;
v0x17e6280_0 .var "ForwardAE", 1 0;
v0x17e6370_0 .var "ForwardBD", 0 0;
v0x17e6460_0 .var "ForwardBE", 1 0;
v0x17e65a0_0 .net "MemToRegE", 0 0, v0x17ecec0_0;  alias, 1 drivers
v0x17e6660_0 .net "MemToRegM", 0 0, v0x17eeb10_0;  alias, 1 drivers
v0x17e6720_0 .net "RegWriteE", 0 0, v0x17ecf60_0;  alias, 1 drivers
v0x17e67e0_0 .net "RegWriteM", 0 0, v0x17eebb0_0;  alias, 1 drivers
v0x17e6930_0 .net "RegWriteW", 0 0, v0x17f0290_0;  alias, 1 drivers
v0x17e69f0_0 .net "RsD", 4 0, L_0x1806ce0;  alias, 1 drivers
v0x17e6ab0_0 .net "RsE", 4 0, v0x17e1180_0;  alias, 1 drivers
v0x17e6b50_0 .net "RtD", 4 0, L_0x1806e80;  alias, 1 drivers
v0x17e6bf0_0 .net "RtE", 4 0, v0x17e1320_0;  alias, 1 drivers
v0x17e6c90_0 .var "StallD", 0 0;
v0x17e6d30_0 .var "StallF", 0 0;
v0x17e6dd0_0 .net "WriteRegE", 4 0, v0x17e0e10_0;  alias, 1 drivers
v0x17e6f80_0 .net "WriteRegM", 4 0, L_0x1807930;  alias, 1 drivers
v0x17e7020_0 .net "WriteRegW", 4 0, L_0x1807c80;  alias, 1 drivers
v0x17e70c0_0 .net *"_s0", 0 0, L_0x1807cf0;  1 drivers
v0x17e7180_0 .net *"_s10", 0 0, L_0x1808130;  1 drivers
v0x17e7240_0 .net *"_s12", 0 0, L_0x18081a0;  1 drivers
v0x17e7300_0 .net *"_s14", 0 0, L_0x18082d0;  1 drivers
v0x17e73c0_0 .net *"_s16", 0 0, L_0x1808370;  1 drivers
v0x17e7480_0 .net *"_s18", 0 0, L_0x18083e0;  1 drivers
v0x17e7540_0 .net *"_s2", 0 0, L_0x1807d60;  1 drivers
v0x17e7600_0 .net *"_s22", 0 0, L_0x18085b0;  1 drivers
v0x17e76c0_0 .net *"_s24", 0 0, L_0x1808650;  1 drivers
v0x17e7780_0 .net *"_s26", 0 0, L_0x18087c0;  1 drivers
v0x17e7840_0 .net *"_s4", 0 0, L_0x1807e90;  1 drivers
v0x17e7900_0 .net *"_s6", 0 0, L_0x1808050;  1 drivers
v0x17e79c0_0 .net *"_s8", 0 0, L_0x18080c0;  1 drivers
v0x17e7a80_0 .net "branchD", 0 0, v0x17d6dc0_0;  alias, 1 drivers
v0x17e6e70_0 .net "branchStall", 0 0, L_0x18084a0;  1 drivers
v0x17e7d30_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
v0x17e7dd0_0 .net "lwStall", 0 0, L_0x18088d0;  1 drivers
L_0x1807d60 .cmp/eq 5, v0x17e0e10_0, L_0x1806ce0;
L_0x1807e90 .cmp/eq 5, v0x17e0e10_0, L_0x1806e80;
L_0x18081a0 .cmp/eq 5, L_0x1807930, L_0x1806ce0;
L_0x18082d0 .cmp/eq 5, L_0x1807930, L_0x1806e80;
L_0x18085b0 .cmp/eq 5, L_0x1806ce0, v0x17e1320_0;
L_0x1808650 .cmp/eq 5, L_0x1806e80, v0x17e1320_0;
S_0x17e81a0 .scope module, "memory_module" "memory" 2 175, 19 29 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /INPUT 32 "v0"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /INPUT 32 "ALUOutM"
    .port_info 8 /INPUT 32 "WriteDataM"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /OUTPUT 1 "RegWriteW"
    .port_info 11 /OUTPUT 1 "MemtoRegM_out"
    .port_info 12 /OUTPUT 32 "RD"
    .port_info 13 /OUTPUT 5 "WriteRegM_out"
    .port_info 14 /OUTPUT 5 "WriteRegM_out_hazard"
    .port_info 15 /OUTPUT 32 "ALUOutW"
L_0x18078c0 .functor BUFZ 5, v0x17ef0d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1807930 .functor BUFZ 5, v0x17ef0d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1807a30 .functor BUFZ 32, v0x17eef40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1807aa0 .functor BUFZ 1, v0x17eecf0_0, C4<0>, C4<0>, C4<0>;
L_0x1807b10 .functor BUFZ 1, v0x17ee980_0, C4<0>, C4<0>, C4<0>;
L_0x1807c10 .functor BUFZ 1, v0x17eec50_0, C4<0>, C4<0>, C4<0>;
v0x17e96a0_0 .net "ALUOutM", 31 0, v0x17eef40_0;  alias, 1 drivers
v0x17e9810_0 .net "ALUOutW", 31 0, L_0x1807a30;  alias, 1 drivers
v0x17e98f0_0 .net "MemToRegM", 0 0, v0x17eecf0_0;  alias, 1 drivers
v0x17e9990_0 .net "MemWriteM", 0 0, v0x17eeea0_0;  alias, 1 drivers
v0x17e9a30_0 .net "MemtoRegM_out", 0 0, L_0x1807aa0;  alias, 1 drivers
v0x17e9ad0_0 .net "RD", 31 0, v0x17e8a60_0;  alias, 1 drivers
v0x17e9b90_0 .net "RegWriteM", 0 0, v0x17eec50_0;  alias, 1 drivers
v0x17e9c30_0 .net "RegWriteW", 0 0, L_0x1807c10;  alias, 1 drivers
v0x17e9cf0_0 .net "WriteDataM", 31 0, v0x17eefe0_0;  alias, 1 drivers
v0x17e9e40_0 .net "WriteRegM", 4 0, v0x17ef0d0_0;  alias, 1 drivers
v0x17e9f00_0 .net "WriteRegM_out", 4 0, L_0x18078c0;  alias, 1 drivers
v0x17e9fe0_0 .net "WriteRegM_out_hazard", 4 0, L_0x1807930;  alias, 1 drivers
v0x17ea0d0_0 .net "a0", 31 0, v0x17ef170_0;  alias, 1 drivers
v0x17ea1a0_0 .net "instruction", 31 0, v0x17eea20_0;  alias, 1 drivers
v0x17ea270_0 .net "syscall", 0 0, v0x17ee980_0;  alias, 1 drivers
v0x17ea340_0 .net "syscall_out", 0 0, L_0x1807b10;  1 drivers
v0x17ea3e0_0 .net "v0", 31 0, v0x17ef260_0;  alias, 1 drivers
S_0x17e8540 .scope module, "my_data_memory" "data_memory" 19 48, 20 13 0, S_0x17e81a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "read_data"
v0x17e8820_0 .net "address", 31 0, v0x17eef40_0;  alias, 1 drivers
v0x17e8900 .array "data_mem", 2147483644 2147418112, 31 0;
v0x17e89c0_0 .net "mem_write", 0 0, v0x17eeea0_0;  alias, 1 drivers
v0x17e8a60_0 .var "read_data", 31 0;
v0x17e8b40_0 .net "write_data", 31 0, v0x17eefe0_0;  alias, 1 drivers
E_0x17e87a0 .event edge, v0x17d7e10_0, v0x17e89c0_0;
S_0x17e8cf0 .scope module, "my_sys_call" "system_call" 19 49, 21 11 0, S_0x17e81a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
v0x17e8ff0_0 .net "a0", 31 0, v0x17ef170_0;  alias, 1 drivers
v0x17e90f0_0 .var/i "clk_counter", 31 0;
v0x17e91d0_0 .net "instruction", 31 0, v0x17eea20_0;  alias, 1 drivers
v0x17e9290_0 .var/i "num_instructions", 31 0;
v0x17e9370_0 .net "syscall_control", 0 0, v0x17ee980_0;  alias, 1 drivers
v0x17e9480_0 .var/real "time_var", 0 0;
v0x17e9540_0 .net "v0", 31 0, v0x17ef260_0;  alias, 1 drivers
E_0x17e8f50 .event edge, v0x17e91d0_0;
E_0x17e8fb0/0 .event edge, v0x17e90f0_0, v0x17e91d0_0, v0x17e9370_0, v0x17e9540_0;
E_0x17e8fb0/1 .event edge, v0x17e8ff0_0;
E_0x17e8fb0 .event/or E_0x17e8fb0/0, E_0x17e8fb0/1;
S_0x17ea7a0 .scope module, "reg_d_module" "reg_d" 2 134, 22 15 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0x17ea9d0_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
v0x17eab00_0 .net "clr", 0 0, L_0x1807850;  alias, 1 drivers
v0x17eabd0_0 .net "enable", 0 0, v0x17e6c90_0;  alias, 1 drivers
v0x17eaca0_0 .net "in1", 31 0, v0x17e5020_0;  alias, 1 drivers
v0x17ead70_0 .net "in2", 31 0, v0x17e5800_0;  alias, 1 drivers
v0x17eae10_0 .var "out1", 31 0;
v0x17eaee0_0 .var "out2", 31 0;
S_0x17eb060 .scope module, "reg_e_module" "reg_e" 2 150, 23 47 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 3 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /INPUT 32 "in14"
    .port_info 16 /INPUT 32 "in15"
    .port_info 17 /INPUT 32 "in16"
    .port_info 18 /OUTPUT 1 "out1"
    .port_info 19 /OUTPUT 1 "out2"
    .port_info 20 /OUTPUT 1 "out3"
    .port_info 21 /OUTPUT 3 "out4"
    .port_info 22 /OUTPUT 1 "out5"
    .port_info 23 /OUTPUT 1 "out6"
    .port_info 24 /OUTPUT 32 "out7"
    .port_info 25 /OUTPUT 32 "out8"
    .port_info 26 /OUTPUT 5 "out9"
    .port_info 27 /OUTPUT 5 "out10"
    .port_info 28 /OUTPUT 5 "out11"
    .port_info 29 /OUTPUT 32 "out12"
    .port_info 30 /OUTPUT 1 "out13"
    .port_info 31 /OUTPUT 32 "out14"
    .port_info 32 /OUTPUT 32 "out15"
    .port_info 33 /OUTPUT 32 "out16"
    .port_info 34 /OUTPUT 1 "out17"
    .port_info 35 /OUTPUT 1 "out18"
v0x17eb6d0_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
v0x17eb790_0 .net "clr", 0 0, v0x17e6090_0;  alias, 1 drivers
v0x17eb880_0 .net "in1", 0 0, v0x17d76f0_0;  alias, 1 drivers
v0x17eb9a0_0 .net "in10", 20 16, L_0x1806f20;  alias, 1 drivers
v0x17eba40_0 .net "in11", 15 11, L_0x1807030;  alias, 1 drivers
v0x17ebb30_0 .net "in12", 31 0, v0x17da350_0;  alias, 1 drivers
v0x17ebc20_0 .net "in13", 0 0, v0x17d73d0_0;  alias, 1 drivers
v0x17ebd10_0 .net "in14", 31 0, v0x17d8d30_0;  alias, 1 drivers
v0x17ebe00_0 .net "in15", 31 0, v0x17d9b00_0;  alias, 1 drivers
v0x17ebf30_0 .net "in16", 31 0, L_0x1806fc0;  alias, 1 drivers
v0x17ebff0_0 .net "in2", 0 0, v0x17d7630_0;  alias, 1 drivers
v0x17ec0e0_0 .net "in3", 0 0, v0x17d7280_0;  alias, 1 drivers
v0x17ec1d0_0 .net "in4", 2 0, v0x17d6c00_0;  alias, 1 drivers
v0x17ec2c0_0 .net "in5", 0 0, v0x17d6d00_0;  alias, 1 drivers
v0x17ec3b0_0 .net "in6", 0 0, v0x17d7570_0;  alias, 1 drivers
v0x17ec4a0_0 .net "in7", 31 0, v0x17d9080_0;  alias, 1 drivers
v0x17ec560_0 .net "in8", 31 0, v0x17d9170_0;  alias, 1 drivers
v0x17ec710_0 .net "in9", 25 21, L_0x1806d80;  alias, 1 drivers
v0x17ec7b0_0 .var "out1", 0 0;
v0x17ec850_0 .var "out10", 20 16;
v0x17ec940_0 .var "out11", 15 11;
v0x17eca50_0 .var "out12", 31 0;
v0x17ecb60_0 .var "out13", 0 0;
v0x17ecc20_0 .var "out14", 31 0;
v0x17ecd00_0 .var "out15", 31 0;
v0x17ecde0_0 .var "out16", 31 0;
v0x17ecec0_0 .var "out17", 0 0;
v0x17ecf60_0 .var "out18", 0 0;
v0x17ed000_0 .var "out2", 0 0;
v0x17ed0a0_0 .var "out3", 0 0;
v0x17ed140_0 .var "out4", 2 0;
v0x17ed250_0 .var "out5", 0 0;
v0x17ed340_0 .var "out6", 0 0;
v0x17ec650_0 .var "out7", 31 0;
v0x17ed640_0 .var "out8", 31 0;
v0x17ed750_0 .var "out9", 25 21;
S_0x17edda0 .scope module, "reg_m_module" "reg_m" 2 167, 24 32 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /INPUT 32 "in8"
    .port_info 9 /INPUT 32 "in9"
    .port_info 10 /INPUT 32 "in10"
    .port_info 11 /OUTPUT 1 "out1"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 1 "out4"
    .port_info 15 /OUTPUT 32 "out5"
    .port_info 16 /OUTPUT 32 "out6"
    .port_info 17 /OUTPUT 5 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 32 "out9"
    .port_info 20 /OUTPUT 32 "out10"
    .port_info 21 /OUTPUT 1 "out11"
    .port_info 22 /OUTPUT 1 "out12"
v0x17ee150_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
v0x17ee1f0_0 .net "in1", 0 0, v0x17ec7b0_0;  alias, 1 drivers
v0x17ee2b0_0 .net "in10", 31 0, v0x17ecde0_0;  alias, 1 drivers
v0x17ee350_0 .net "in2", 0 0, v0x17ed000_0;  alias, 1 drivers
v0x17ee3f0_0 .net "in3", 0 0, v0x17ed0a0_0;  alias, 1 drivers
v0x17ee4e0_0 .net "in4", 0 0, v0x17ecb60_0;  alias, 1 drivers
v0x17ee580_0 .net "in5", 31 0, v0x17de360_0;  alias, 1 drivers
v0x17ee670_0 .net "in6", 31 0, v0x17e1720_0;  alias, 1 drivers
v0x17ee710_0 .net "in7", 4 0, v0x17e17e0_0;  alias, 1 drivers
v0x17ee840_0 .net "in8", 31 0, v0x17ecc20_0;  alias, 1 drivers
v0x17ee8e0_0 .net "in9", 31 0, v0x17ecd00_0;  alias, 1 drivers
v0x17ee980_0 .var "out1", 0 0;
v0x17eea20_0 .var "out10", 31 0;
v0x17eeb10_0 .var "out11", 0 0;
v0x17eebb0_0 .var "out12", 0 0;
v0x17eec50_0 .var "out2", 0 0;
v0x17eecf0_0 .var "out3", 0 0;
v0x17eeea0_0 .var "out4", 0 0;
v0x17eef40_0 .var "out5", 31 0;
v0x17eefe0_0 .var "out6", 31 0;
v0x17ef0d0_0 .var "out7", 4 0;
v0x17ef170_0 .var "out8", 31 0;
v0x17ef260_0 .var "out9", 31 0;
S_0x17ef630 .scope module, "reg_w_module" "reg_w" 2 181, 25 23 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /INPUT 1 "in3"
    .port_info 3 /INPUT 32 "in4"
    .port_info 4 /INPUT 32 "in5"
    .port_info 5 /INPUT 5 "in6"
    .port_info 6 /OUTPUT 1 "out2"
    .port_info 7 /OUTPUT 1 "out3"
    .port_info 8 /OUTPUT 32 "out4"
    .port_info 9 /OUTPUT 32 "out5"
    .port_info 10 /OUTPUT 5 "out6"
    .port_info 11 /OUTPUT 1 "out7"
v0x17ef970_0 .net "clk", 0 0, v0x17f1490_0;  alias, 1 drivers
v0x17efa30_0 .net "in2", 0 0, L_0x1807c10;  alias, 1 drivers
v0x17efaf0_0 .net "in3", 0 0, L_0x1807aa0;  alias, 1 drivers
v0x17efb90_0 .net "in4", 31 0, v0x17e8a60_0;  alias, 1 drivers
v0x17efc80_0 .net "in5", 31 0, L_0x1807a30;  alias, 1 drivers
v0x17efd70_0 .net "in6", 4 0, L_0x18078c0;  alias, 1 drivers
v0x17efe10_0 .var "out2", 0 0;
v0x17eff00_0 .var "out3", 0 0;
v0x17effa0_0 .var "out4", 31 0;
v0x17f00d0_0 .var "out5", 31 0;
v0x17f01b0_0 .var "out6", 4 0;
v0x17f0290_0 .var "out7", 0 0;
S_0x17f0500 .scope module, "wb_module" "writeback" 2 186, 26 18 0, S_0x17bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemToRegW"
    .port_info 1 /INPUT 32 "ReadDataW"
    .port_info 2 /INPUT 32 "ALUOutW"
    .port_info 3 /INPUT 5 "WriteRegW"
    .port_info 4 /OUTPUT 5 "WriteRegW_out"
    .port_info 5 /OUTPUT 32 "ResultW"
L_0x1807c80 .functor BUFZ 5, v0x17f01b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x17f0e10_0 .net "ALUOutW", 31 0, v0x17f00d0_0;  alias, 1 drivers
v0x17f0f40_0 .net "MemToRegW", 0 0, v0x17eff00_0;  alias, 1 drivers
v0x17f1050_0 .net "ReadDataW", 31 0, v0x17effa0_0;  alias, 1 drivers
v0x17f1140_0 .net "ResultW", 31 0, v0x17f0cc0_0;  alias, 1 drivers
v0x17f11e0_0 .net "WriteRegW", 4 0, v0x17f01b0_0;  alias, 1 drivers
v0x17f12f0_0 .net "WriteRegW_out", 4 0, L_0x1807c80;  alias, 1 drivers
S_0x17f0720 .scope module, "my_mux" "mux" 26 27, 8 12 0, S_0x17f0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x17f0910 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x17f0a30_0 .net "ctrl", 0 0, v0x17eff00_0;  alias, 1 drivers
v0x17f0af0_0 .net "input_one", 31 0, v0x17effa0_0;  alias, 1 drivers
v0x17f0bc0_0 .net "input_zero", 31 0, v0x17f00d0_0;  alias, 1 drivers
v0x17f0cc0_0 .var "out", 31 0;
E_0x17f09b0 .event edge, v0x17eff00_0, v0x17f00d0_0, v0x17effa0_0;
    .scope S_0x17e3f00;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %assign/vec4 v0x17e4190_0, 0;
    %end;
    .thread T_0;
    .scope S_0x17e3f00;
T_1 ;
    %wait E_0x17e2340;
    %load/vec4 v0x17e4270_0;
    %load/vec4 v0x17e4310_0;
    %add;
    %assign/vec4 v0x17e4190_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x17e2f90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17e3600_0, 0;
    %end;
    .thread T_2;
    .scope S_0x17e2f90;
T_3 ;
    %wait E_0x17e3230;
    %load/vec4 v0x17e3330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x17e3500_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x17e3440_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x17e3600_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17e27b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17e2e00_0, 0;
    %end;
    .thread T_4;
    .scope S_0x17e27b0;
T_5 ;
    %wait E_0x17e2a50;
    %load/vec4 v0x17e2b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x17e2d40_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x17e2c60_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x17e2e00_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x17e3740;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17e3d90_0, 0;
    %end;
    .thread T_6;
    .scope S_0x17e3740;
T_7 ;
    %wait E_0x17e3a50;
    %load/vec4 v0x17e3ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x17e3cf0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x17e3be0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x17e3d90_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x17e4460;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x17e49c0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x17e4460;
T_9 ;
    %wait E_0x17e46d0;
    %load/vec4 v0x17e48c0_0;
    %assign/vec4 v0x17e49c0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x17e20f0;
T_10 ;
    %end;
    .thread T_10;
    .scope S_0x17e20f0;
T_11 ;
    %wait E_0x17e2340;
    %load/vec4 v0x17e23c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17e24c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x17e23c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x17e2670_0, 0;
    %load/vec4 v0x17e2670_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x17e25a0, 4;
    %assign/vec4 v0x17e24c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x17e20f0;
T_12 ;
    %vpi_call 15 38 "$readmemh", "add_test.v", v0x17e25a0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x17e1dd0;
T_13 ;
    %pushi/vec4 262146, 0, 32;
    %assign/vec4 v0x17e5800_0, 0;
    %end;
    .thread T_13;
    .scope S_0x17e1dd0;
T_14 ;
    %wait E_0x17e20b0;
    %load/vec4 v0x17e58e0_0;
    %assign/vec4 v0x17e5800_0, 0;
    %load/vec4 v0x17e50e0_0;
    %assign/vec4 v0x17e5020_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x17ea7a0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eae10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eaee0_0, 0;
    %end;
    .thread T_15;
    .scope S_0x17ea7a0;
T_16 ;
    %wait E_0x17e46d0;
    %load/vec4 v0x17eab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eae10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eaee0_0, 0;
T_16.0 ;
    %load/vec4 v0x17eabd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x17eaca0_0;
    %assign/vec4 v0x17eae10_0, 0;
    %load/vec4 v0x17ead70_0;
    %assign/vec4 v0x17eaee0_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x17d67a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d7040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d6f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d7100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d6dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d71c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d7280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17d6c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d73d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d7630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d76f0_0, 0;
    %end;
    .thread T_17;
    .scope S_0x17d67a0;
T_18 ;
    %wait E_0x17d6ba0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17d7570_0, 0;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %assign/vec4 v0x17d7040_0, 0;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %pad/s 1;
    %assign/vec4 v0x17d6f30_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17d7100_0, 0;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %pad/s 1;
    %assign/vec4 v0x17d6dc0_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17d71c0_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17d7280_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17d73d0_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x17d6d00_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x17d7630_0, 0;
    %load/vec4 v0x17d7490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d6e90_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %pad/s 1;
    %assign/vec4 v0x17d76f0_0, 0;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d6e90_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17d6c00_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d6e90_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17d6c00_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d6e90_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x17d6c00_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x17d7490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17d6e90_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x17d7490_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x17d6c00_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x17d6c00_0, 0;
T_18.15 ;
T_18.13 ;
T_18.11 ;
T_18.9 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x17d8910;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d9080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d9170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d8d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d9b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d8ef0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x17d8ef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x17d8ef0_0;
    %store/vec4a v0x17d93e0, 4, 0;
    %load/vec4 v0x17d8ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17d8ef0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x17d8910;
T_20 ;
    %wait E_0x17d8cd0;
    %load/vec4 v0x17d9240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x17d93e0, 4;
    %assign/vec4 v0x17d9080_0, 0;
    %load/vec4 v0x17d9300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x17d93e0, 4;
    %assign/vec4 v0x17d9170_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x17d93e0, 4;
    %assign/vec4 v0x17d9b00_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x17d93e0, 4;
    %assign/vec4 v0x17d8d30_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x17d8910;
T_21 ;
    %wait E_0x17d8c50;
    %load/vec4 v0x17d8fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x17d9be0_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17d93e0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x17d9a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x17d9be0_0;
    %load/vec4 v0x17d9cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17d93e0, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x17d9f60;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17da350_0, 0;
    %end;
    .thread T_22;
    .scope S_0x17d9f60;
T_23 ;
    %wait E_0x17da1d0;
    %load/vec4 v0x17da250_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x17da250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x17da350_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x17c0a20;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1793750_0, 0;
    %end;
    .thread T_24;
    .scope S_0x17c0a20;
T_25 ;
    %wait E_0x17a8950;
    %load/vec4 v0x17d53c0_0;
    %load/vec4 v0x17d54a0_0;
    %add;
    %assign/vec4 v0x1793750_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x17d5610;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17d58b0_0, 0;
    %end;
    .thread T_26;
    .scope S_0x17d5610;
T_27 ;
    %wait E_0x17d5830;
    %load/vec4 v0x17d59b0_0;
    %load/vec4 v0x17d5aa0_0;
    %add;
    %assign/vec4 v0x17d58b0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x17da490;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17daa80_0, 0;
    %end;
    .thread T_28;
    .scope S_0x17da490;
T_29 ;
    %wait E_0x17da6e0;
    %load/vec4 v0x17da7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x17da9b0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x17da8f0_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v0x17daa80_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x17d79f0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17d7fe0_0, 0;
    %end;
    .thread T_30;
    .scope S_0x17d79f0;
T_31 ;
    %wait E_0x17d7cb0;
    %load/vec4 v0x17d7d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x17d7ef0_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x17d7e10_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %assign/vec4 v0x17d7fe0_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x17d8160;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17d8790_0, 0;
    %end;
    .thread T_32;
    .scope S_0x17d8160;
T_33 ;
    %wait E_0x17d8470;
    %load/vec4 v0x17d84f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0x17d86c0_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x17d85d0_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %assign/vec4 v0x17d8790_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x17d6110;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17d6480_0, 0;
    %end;
    .thread T_34;
    .scope S_0x17d6110;
T_35 ;
    %wait E_0x17d63d0;
    %load/vec4 v0x17d6570_0;
    %load/vec4 v0x17d6630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17d6480_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x17eb060;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ec7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed0a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17ed140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ec650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ed640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ed750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ec850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ec940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ecb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ecc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ecd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ecde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ecec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ecf60_0, 0;
    %end;
    .thread T_36;
    .scope S_0x17eb060;
T_37 ;
    %wait E_0x17e46d0;
    %load/vec4 v0x17eb790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ec7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed0a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17ed140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ed340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ec650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ed640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ed750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ec850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ec940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ecb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ecc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ecd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ecde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ecec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ecf60_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x17eb880_0;
    %assign/vec4 v0x17ec7b0_0, 0;
    %load/vec4 v0x17ebff0_0;
    %assign/vec4 v0x17ed000_0, 0;
    %load/vec4 v0x17ec0e0_0;
    %assign/vec4 v0x17ed0a0_0, 0;
    %load/vec4 v0x17ec1d0_0;
    %assign/vec4 v0x17ed140_0, 0;
    %load/vec4 v0x17ec2c0_0;
    %assign/vec4 v0x17ed250_0, 0;
    %load/vec4 v0x17ec3b0_0;
    %assign/vec4 v0x17ed340_0, 0;
    %load/vec4 v0x17ec4a0_0;
    %assign/vec4 v0x17ec650_0, 0;
    %load/vec4 v0x17ec560_0;
    %assign/vec4 v0x17ed640_0, 0;
    %load/vec4 v0x17ec710_0;
    %assign/vec4 v0x17ed750_0, 0;
    %load/vec4 v0x17eb9a0_0;
    %assign/vec4 v0x17ec850_0, 0;
    %load/vec4 v0x17eba40_0;
    %assign/vec4 v0x17ec940_0, 0;
    %load/vec4 v0x17ebb30_0;
    %assign/vec4 v0x17eca50_0, 0;
    %load/vec4 v0x17ebc20_0;
    %assign/vec4 v0x17ecb60_0, 0;
    %load/vec4 v0x17ec0e0_0;
    %assign/vec4 v0x17ecec0_0, 0;
    %load/vec4 v0x17ebff0_0;
    %assign/vec4 v0x17ecf60_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x17dfee0;
T_38 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17e0540_0, 0;
    %end;
    .thread T_38;
    .scope S_0x17dfee0;
T_39 ;
    %wait E_0x17e0210;
    %load/vec4 v0x17e0290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0x17e0450_0;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x17e0370_0;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %assign/vec4 v0x17e0540_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x17de4f0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17dec50_0, 0;
    %end;
    .thread T_40;
    .scope S_0x17de4f0;
T_41 ;
    %wait E_0x17de830;
    %load/vec4 v0x17de8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x17de9a0_0;
    %assign/vec4 v0x17dec50_0, 0;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x17dea80_0;
    %assign/vec4 v0x17dec50_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x17deb70_0;
    %assign/vec4 v0x17dec50_0, 0;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x17dee10;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17df580_0, 0;
    %end;
    .thread T_42;
    .scope S_0x17dee10;
T_43 ;
    %wait E_0x17df0b0;
    %load/vec4 v0x17df1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v0x17df2d0_0;
    %assign/vec4 v0x17df580_0, 0;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v0x17df3b0_0;
    %assign/vec4 v0x17df580_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x17df4b0_0;
    %assign/vec4 v0x17df580_0, 0;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x17df730;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17dfd80_0, 0;
    %end;
    .thread T_44;
    .scope S_0x17df730;
T_45 ;
    %wait E_0x17dfa40;
    %load/vec4 v0x17dfac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x17dfc80_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x17dfba0_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %assign/vec4 v0x17dfd80_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x17ddde0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17de360_0, 0;
    %end;
    .thread T_46;
    .scope S_0x17ddde0;
T_47 ;
    %wait E_0x17de040;
    %load/vec4 v0x17de0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17de360_0, 0;
    %jmp T_47.6;
T_47.0 ;
    %load/vec4 v0x17de1c0_0;
    %load/vec4 v0x17de2a0_0;
    %and;
    %assign/vec4 v0x17de360_0, 0;
    %jmp T_47.6;
T_47.1 ;
    %load/vec4 v0x17de1c0_0;
    %load/vec4 v0x17de2a0_0;
    %or;
    %assign/vec4 v0x17de360_0, 0;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0x17de1c0_0;
    %load/vec4 v0x17de2a0_0;
    %add;
    %assign/vec4 v0x17de360_0, 0;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0x17de1c0_0;
    %load/vec4 v0x17de2a0_0;
    %sub;
    %assign/vec4 v0x17de360_0, 0;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0x17de1c0_0;
    %load/vec4 v0x17de2a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_47.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_47.8, 8;
T_47.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_47.8, 8;
 ; End of false expr.
    %blend;
T_47.8;
    %assign/vec4 v0x17de360_0, 0;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x17dda30;
T_48 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17e1320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17e1180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17e17e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17e0e10_0, 0;
    %end;
    .thread T_48;
    .scope S_0x17dda30;
T_49 ;
    %wait E_0x17ddd80;
    %load/vec4 v0x17e0c30_0;
    %assign/vec4 v0x17e1720_0, 0;
    %load/vec4 v0x17e18c0_0;
    %assign/vec4 v0x17e17e0_0, 0;
    %load/vec4 v0x17e18c0_0;
    %assign/vec4 v0x17e0e10_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x17edda0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17ee980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eecf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eeea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eefe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17ef0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ef170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17ef260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17eea20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eeb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eebb0_0, 0;
    %end;
    .thread T_50;
    .scope S_0x17edda0;
T_51 ;
    %wait E_0x17e46d0;
    %load/vec4 v0x17ee1f0_0;
    %assign/vec4 v0x17ee980_0, 0;
    %load/vec4 v0x17ee350_0;
    %assign/vec4 v0x17eec50_0, 0;
    %load/vec4 v0x17ee3f0_0;
    %assign/vec4 v0x17eecf0_0, 0;
    %load/vec4 v0x17ee4e0_0;
    %assign/vec4 v0x17eeea0_0, 0;
    %load/vec4 v0x17ee580_0;
    %assign/vec4 v0x17eef40_0, 0;
    %load/vec4 v0x17ee670_0;
    %assign/vec4 v0x17eefe0_0, 0;
    %load/vec4 v0x17ee710_0;
    %assign/vec4 v0x17ef0d0_0, 0;
    %load/vec4 v0x17ee840_0;
    %assign/vec4 v0x17ef170_0, 0;
    %load/vec4 v0x17ef260_0;
    %assign/vec4 v0x17ef260_0, 0;
    %load/vec4 v0x17eea20_0;
    %assign/vec4 v0x17eea20_0, 0;
    %load/vec4 v0x17ee3f0_0;
    %assign/vec4 v0x17eeb10_0, 0;
    %load/vec4 v0x17ee350_0;
    %assign/vec4 v0x17eebb0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x17e8540;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17e8a60_0, 0;
    %end;
    .thread T_52;
    .scope S_0x17e8540;
T_53 ;
    %wait E_0x17e87a0;
    %load/vec4 v0x17e89c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x17e8b40_0;
    %load/vec4 v0x17e8820_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17e8900, 0, 4;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x17e8820_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x17e8900, 4;
    %assign/vec4 v0x17e8a60_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x17e8cf0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17e90f0_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0x17e8cf0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17e9290_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x17e8cf0;
T_56 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x17e9480_0;
    %end;
    .thread T_56;
    .scope S_0x17e8cf0;
T_57 ;
    %vpi_call 21 22 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000010, "ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 21 23 "$realtime" {0 0 0};
    %store/real v0x17e9480_0;
    %end;
    .thread T_57;
    .scope S_0x17e8cf0;
T_58 ;
    %wait E_0x17e8fb0;
    %load/vec4 v0x17e90f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17e90f0_0, 0, 32;
    %load/vec4 v0x17e91d0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x17e9370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x17e9540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %vpi_call 21 44 "$display", "DEFAULT CASE IN SYSTEM_CALL" {0 0 0};
    %jmp T_58.5;
T_58.2 ;
    %vpi_call 21 32 "$display", "a0 is: %d", v0x17e8ff0_0 {0 0 0};
    %jmp T_58.5;
T_58.3 ;
    %vpi_call 21 42 "$finish" {0 0 0};
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x17e8cf0;
T_59 ;
    %wait E_0x17e8f50;
    %load/vec4 v0x17e9290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17e9290_0, 0, 32;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x17ef630;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17efe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eff00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17effa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17f00d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x17f01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f0290_0, 0;
    %end;
    .thread T_60;
    .scope S_0x17ef630;
T_61 ;
    %wait E_0x17e46d0;
    %load/vec4 v0x17efa30_0;
    %assign/vec4 v0x17efe10_0, 0;
    %load/vec4 v0x17efaf0_0;
    %assign/vec4 v0x17eff00_0, 0;
    %load/vec4 v0x17efb90_0;
    %assign/vec4 v0x17effa0_0, 0;
    %load/vec4 v0x17efc80_0;
    %assign/vec4 v0x17f00d0_0, 0;
    %load/vec4 v0x17efd70_0;
    %assign/vec4 v0x17f01b0_0, 0;
    %load/vec4 v0x17efa30_0;
    %assign/vec4 v0x17f0290_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x17f0720;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x17f0cc0_0, 0;
    %end;
    .thread T_62;
    .scope S_0x17f0720;
T_63 ;
    %wait E_0x17f09b0;
    %load/vec4 v0x17f0a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %load/vec4 v0x17f0bc0_0;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x17f0af0_0;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %assign/vec4 v0x17f0cc0_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x17e5c10;
T_64 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17e6d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17e6c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17e6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17e6370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17e6460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17e6280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17e6090_0, 0;
    %end;
    .thread T_64;
    .scope S_0x17e5c10;
T_65 ;
    %wait E_0x17e46d0;
    %load/vec4 v0x17e6ab0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x17e6ab0_0;
    %load/vec4 v0x17e6f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x17e67e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17e6280_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x17e6ab0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x17e6ab0_0;
    %load/vec4 v0x17e7020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x17e6930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17e6280_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17e6280_0, 0;
T_65.3 ;
T_65.1 ;
    %load/vec4 v0x17e6bf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x17e6bf0_0;
    %load/vec4 v0x17e6f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x17e67e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x17e6460_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x17e6bf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x17e6bf0_0;
    %load/vec4 v0x17e7020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x17e6930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17e6460_0, 0;
    %jmp T_65.7;
T_65.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x17e6460_0, 0;
T_65.7 ;
T_65.5 ;
    %load/vec4 v0x17e69f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x17e69f0_0;
    %load/vec4 v0x17e6f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x17e67e0_0;
    %and;
    %assign/vec4 v0x17e6170_0, 0;
    %load/vec4 v0x17e6b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x17e6b50_0;
    %load/vec4 v0x17e6f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x17e67e0_0;
    %and;
    %assign/vec4 v0x17e6370_0, 0;
    %load/vec4 v0x17e6e70_0;
    %load/vec4 v0x17e7dd0_0;
    %or;
    %nor/r;
    %assign/vec4 v0x17e6d30_0, 0;
    %load/vec4 v0x17e6e70_0;
    %load/vec4 v0x17e7dd0_0;
    %or;
    %nor/r;
    %assign/vec4 v0x17e6c90_0, 0;
    %load/vec4 v0x17e6e70_0;
    %load/vec4 v0x17e7dd0_0;
    %or;
    %assign/vec4 v0x17e6090_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x17bde40;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f1490_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x17bde40;
T_67 ;
    %delay 10, 0;
    %load/vec4 v0x17f1490_0;
    %inv;
    %store/vec4 v0x17f1490_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x17bde40;
T_68 ;
    %vpi_call 2 214 "$dumpfile", "pipeline_overview.vcd" {0 0 0};
    %vpi_call 2 215 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x17bde40 {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/decode.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/equals.v";
    "src/control.v";
    "src/mux.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/execute.v";
    "src/alu.v";
    "src/mux3.v";
    "src/fetch.v";
    "src/instruction_memory.v";
    "src/adder_four.v";
    "src/reg_f.v";
    "src/hazard.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/system_call.v";
    "src/reg_d.v";
    "src/reg_e.v";
    "src/reg_m.v";
    "src/reg_w.v";
    "src/writeback.v";
