{"vcs1":{"timestamp_begin":1677634734.907720170, "rt":0.46, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1677634735.424948428, "rt":0.39, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1677634735.869053130, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677634734.611543324}
{"VCS_COMP_START_TIME": 1677634734.611543324}
{"VCS_COMP_END_TIME": 1677634736.138694862}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338128}}
{"stitch_vcselab": {"peak_mem": 238984}}
