// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLBroadcast(
  input         clock,
                reset,
  output        auto_in_3_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_3_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_3_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_3_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_3_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_3_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_3_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_3_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_3_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_3_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_3_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_3_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_3_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_3_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_3_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_3_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_3_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_3_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_3_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_3_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_3_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_3_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_2_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_2_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_2_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_2_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_2_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_2_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_2_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_2_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_2_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_2_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_2_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_0_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_0_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_0_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_3_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_3_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_3_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_3_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_3_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_3_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_3_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_3_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _TLBroadcastTracker_15_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_15_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_15_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_15_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_15_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_15_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_15_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_15_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_15_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_15_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_15_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_15_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_15_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_15_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_14_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_14_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_14_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_14_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_14_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_14_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_14_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_14_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_14_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_14_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_14_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_14_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_14_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_14_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_13_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_13_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_13_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_13_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_13_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_13_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_13_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_13_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_13_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_13_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_13_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_13_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_13_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_13_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_12_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_12_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_12_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_12_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_12_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_12_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_12_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_12_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_12_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_12_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_12_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_12_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_12_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_12_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _filter_3_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_3_io_response_valid;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [31:0] _filter_3_io_response_bits_address;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_3_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_3_io_response_bits_needT;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _TLBroadcastTracker_11_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_11_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_11_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_11_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_11_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_11_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_11_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_11_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_11_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_11_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_11_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_11_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_11_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_11_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_10_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_10_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_10_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_10_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_10_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_10_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_10_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_10_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_10_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_10_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_10_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_10_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_10_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_10_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_9_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_9_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_9_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_9_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_9_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_9_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_9_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_9_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_9_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_9_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_9_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_9_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_9_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_9_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_8_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_8_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_8_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_8_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_8_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_8_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_8_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_8_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_8_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_8_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_8_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_8_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_8_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_8_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _filter_2_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_2_io_response_valid;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [31:0] _filter_2_io_response_bits_address;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_2_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_2_io_response_bits_needT;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _TLBroadcastTracker_7_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_7_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_7_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_7_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_7_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_7_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_7_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_7_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_7_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_7_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_7_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_7_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_7_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_7_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_6_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_6_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_6_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_6_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_6_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_6_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_6_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_6_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_6_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_6_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_6_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_6_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_6_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_6_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_5_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_5_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_5_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_5_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_5_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_5_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_5_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_5_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_5_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_5_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_5_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_5_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_5_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_5_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_4_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_4_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_4_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_4_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_4_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_4_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_4_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_4_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_4_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_4_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_4_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_4_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_4_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_4_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _filter_1_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_1_io_response_valid;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [31:0] _filter_1_io_response_bits_address;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_1_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_1_io_response_bits_needT;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _TLBroadcastTracker_3_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_3_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_3_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_3_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_3_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_3_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_3_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_2_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_2_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_2_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_2_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_2_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_2_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_1_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_1_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_1_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_1_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_1_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_1_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _filter_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_valid;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [31:0] _filter_io_response_bits_address;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_bits_needT;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        auto_in_3_a_valid_0 = auto_in_3_a_valid;
  wire [2:0]  auto_in_3_a_bits_opcode_0 = auto_in_3_a_bits_opcode;
  wire [2:0]  auto_in_3_a_bits_param_0 = auto_in_3_a_bits_param;
  wire [2:0]  auto_in_3_a_bits_size_0 = auto_in_3_a_bits_size;
  wire [4:0]  auto_in_3_a_bits_source_0 = auto_in_3_a_bits_source;
  wire [31:0] auto_in_3_a_bits_address_0 = auto_in_3_a_bits_address;
  wire [7:0]  auto_in_3_a_bits_mask_0 = auto_in_3_a_bits_mask;
  wire [63:0] auto_in_3_a_bits_data_0 = auto_in_3_a_bits_data;
  wire        auto_in_3_a_bits_corrupt_0 = auto_in_3_a_bits_corrupt;
  wire        auto_in_3_b_ready_0 = auto_in_3_b_ready;
  wire        auto_in_3_c_valid_0 = auto_in_3_c_valid;
  wire [2:0]  auto_in_3_c_bits_opcode_0 = auto_in_3_c_bits_opcode;
  wire [2:0]  auto_in_3_c_bits_param_0 = auto_in_3_c_bits_param;
  wire [2:0]  auto_in_3_c_bits_size_0 = auto_in_3_c_bits_size;
  wire [4:0]  auto_in_3_c_bits_source_0 = auto_in_3_c_bits_source;
  wire [31:0] auto_in_3_c_bits_address_0 = auto_in_3_c_bits_address;
  wire [63:0] auto_in_3_c_bits_data_0 = auto_in_3_c_bits_data;
  wire        auto_in_3_c_bits_corrupt_0 = auto_in_3_c_bits_corrupt;
  wire        auto_in_3_d_ready_0 = auto_in_3_d_ready;
  wire        auto_in_3_e_valid_0 = auto_in_3_e_valid;
  wire [1:0]  auto_in_3_e_bits_sink_0 = auto_in_3_e_bits_sink;
  wire        auto_in_2_a_valid_0 = auto_in_2_a_valid;
  wire [2:0]  auto_in_2_a_bits_opcode_0 = auto_in_2_a_bits_opcode;
  wire [2:0]  auto_in_2_a_bits_param_0 = auto_in_2_a_bits_param;
  wire [2:0]  auto_in_2_a_bits_size_0 = auto_in_2_a_bits_size;
  wire [4:0]  auto_in_2_a_bits_source_0 = auto_in_2_a_bits_source;
  wire [31:0] auto_in_2_a_bits_address_0 = auto_in_2_a_bits_address;
  wire [7:0]  auto_in_2_a_bits_mask_0 = auto_in_2_a_bits_mask;
  wire [63:0] auto_in_2_a_bits_data_0 = auto_in_2_a_bits_data;
  wire        auto_in_2_a_bits_corrupt_0 = auto_in_2_a_bits_corrupt;
  wire        auto_in_2_b_ready_0 = auto_in_2_b_ready;
  wire        auto_in_2_c_valid_0 = auto_in_2_c_valid;
  wire [2:0]  auto_in_2_c_bits_opcode_0 = auto_in_2_c_bits_opcode;
  wire [2:0]  auto_in_2_c_bits_param_0 = auto_in_2_c_bits_param;
  wire [2:0]  auto_in_2_c_bits_size_0 = auto_in_2_c_bits_size;
  wire [4:0]  auto_in_2_c_bits_source_0 = auto_in_2_c_bits_source;
  wire [31:0] auto_in_2_c_bits_address_0 = auto_in_2_c_bits_address;
  wire [63:0] auto_in_2_c_bits_data_0 = auto_in_2_c_bits_data;
  wire        auto_in_2_c_bits_corrupt_0 = auto_in_2_c_bits_corrupt;
  wire        auto_in_2_d_ready_0 = auto_in_2_d_ready;
  wire        auto_in_2_e_valid_0 = auto_in_2_e_valid;
  wire [1:0]  auto_in_2_e_bits_sink_0 = auto_in_2_e_bits_sink;
  wire        auto_in_1_a_valid_0 = auto_in_1_a_valid;
  wire [2:0]  auto_in_1_a_bits_opcode_0 = auto_in_1_a_bits_opcode;
  wire [2:0]  auto_in_1_a_bits_param_0 = auto_in_1_a_bits_param;
  wire [2:0]  auto_in_1_a_bits_size_0 = auto_in_1_a_bits_size;
  wire [4:0]  auto_in_1_a_bits_source_0 = auto_in_1_a_bits_source;
  wire [31:0] auto_in_1_a_bits_address_0 = auto_in_1_a_bits_address;
  wire [7:0]  auto_in_1_a_bits_mask_0 = auto_in_1_a_bits_mask;
  wire [63:0] auto_in_1_a_bits_data_0 = auto_in_1_a_bits_data;
  wire        auto_in_1_a_bits_corrupt_0 = auto_in_1_a_bits_corrupt;
  wire        auto_in_1_b_ready_0 = auto_in_1_b_ready;
  wire        auto_in_1_c_valid_0 = auto_in_1_c_valid;
  wire [2:0]  auto_in_1_c_bits_opcode_0 = auto_in_1_c_bits_opcode;
  wire [2:0]  auto_in_1_c_bits_param_0 = auto_in_1_c_bits_param;
  wire [2:0]  auto_in_1_c_bits_size_0 = auto_in_1_c_bits_size;
  wire [4:0]  auto_in_1_c_bits_source_0 = auto_in_1_c_bits_source;
  wire [31:0] auto_in_1_c_bits_address_0 = auto_in_1_c_bits_address;
  wire [63:0] auto_in_1_c_bits_data_0 = auto_in_1_c_bits_data;
  wire        auto_in_1_c_bits_corrupt_0 = auto_in_1_c_bits_corrupt;
  wire        auto_in_1_d_ready_0 = auto_in_1_d_ready;
  wire        auto_in_1_e_valid_0 = auto_in_1_e_valid;
  wire [1:0]  auto_in_1_e_bits_sink_0 = auto_in_1_e_bits_sink;
  wire        auto_in_0_a_valid_0 = auto_in_0_a_valid;
  wire [2:0]  auto_in_0_a_bits_opcode_0 = auto_in_0_a_bits_opcode;
  wire [2:0]  auto_in_0_a_bits_param_0 = auto_in_0_a_bits_param;
  wire [2:0]  auto_in_0_a_bits_size_0 = auto_in_0_a_bits_size;
  wire [4:0]  auto_in_0_a_bits_source_0 = auto_in_0_a_bits_source;
  wire [31:0] auto_in_0_a_bits_address_0 = auto_in_0_a_bits_address;
  wire [7:0]  auto_in_0_a_bits_mask_0 = auto_in_0_a_bits_mask;
  wire [63:0] auto_in_0_a_bits_data_0 = auto_in_0_a_bits_data;
  wire        auto_in_0_a_bits_corrupt_0 = auto_in_0_a_bits_corrupt;
  wire        auto_in_0_b_ready_0 = auto_in_0_b_ready;
  wire        auto_in_0_c_valid_0 = auto_in_0_c_valid;
  wire [2:0]  auto_in_0_c_bits_opcode_0 = auto_in_0_c_bits_opcode;
  wire [2:0]  auto_in_0_c_bits_param_0 = auto_in_0_c_bits_param;
  wire [2:0]  auto_in_0_c_bits_size_0 = auto_in_0_c_bits_size;
  wire [4:0]  auto_in_0_c_bits_source_0 = auto_in_0_c_bits_source;
  wire [31:0] auto_in_0_c_bits_address_0 = auto_in_0_c_bits_address;
  wire [63:0] auto_in_0_c_bits_data_0 = auto_in_0_c_bits_data;
  wire        auto_in_0_c_bits_corrupt_0 = auto_in_0_c_bits_corrupt;
  wire        auto_in_0_d_ready_0 = auto_in_0_d_ready;
  wire        auto_in_0_e_valid_0 = auto_in_0_e_valid;
  wire [1:0]  auto_in_0_e_bits_sink_0 = auto_in_0_e_bits_sink;
  wire        auto_out_3_a_ready_0 = auto_out_3_a_ready;
  wire        auto_out_3_d_valid_0 = auto_out_3_d_valid;
  wire [2:0]  auto_out_3_d_bits_opcode_0 = auto_out_3_d_bits_opcode;
  wire [2:0]  auto_out_3_d_bits_size_0 = auto_out_3_d_bits_size;
  wire [6:0]  auto_out_3_d_bits_source_0 = auto_out_3_d_bits_source;
  wire        auto_out_3_d_bits_denied_0 = auto_out_3_d_bits_denied;
  wire [63:0] auto_out_3_d_bits_data_0 = auto_out_3_d_bits_data;
  wire        auto_out_3_d_bits_corrupt_0 = auto_out_3_d_bits_corrupt;
  wire        auto_out_2_a_ready_0 = auto_out_2_a_ready;
  wire        auto_out_2_d_valid_0 = auto_out_2_d_valid;
  wire [2:0]  auto_out_2_d_bits_opcode_0 = auto_out_2_d_bits_opcode;
  wire [2:0]  auto_out_2_d_bits_size_0 = auto_out_2_d_bits_size;
  wire [6:0]  auto_out_2_d_bits_source_0 = auto_out_2_d_bits_source;
  wire        auto_out_2_d_bits_denied_0 = auto_out_2_d_bits_denied;
  wire [63:0] auto_out_2_d_bits_data_0 = auto_out_2_d_bits_data;
  wire        auto_out_2_d_bits_corrupt_0 = auto_out_2_d_bits_corrupt;
  wire        auto_out_1_a_ready_0 = auto_out_1_a_ready;
  wire        auto_out_1_d_valid_0 = auto_out_1_d_valid;
  wire [2:0]  auto_out_1_d_bits_opcode_0 = auto_out_1_d_bits_opcode;
  wire [2:0]  auto_out_1_d_bits_size_0 = auto_out_1_d_bits_size;
  wire [6:0]  auto_out_1_d_bits_source_0 = auto_out_1_d_bits_source;
  wire        auto_out_1_d_bits_denied_0 = auto_out_1_d_bits_denied;
  wire [63:0] auto_out_1_d_bits_data_0 = auto_out_1_d_bits_data;
  wire        auto_out_1_d_bits_corrupt_0 = auto_out_1_d_bits_corrupt;
  wire        auto_out_0_a_ready_0 = auto_out_0_a_ready;
  wire        auto_out_0_d_valid_0 = auto_out_0_d_valid;
  wire [2:0]  auto_out_0_d_bits_opcode_0 = auto_out_0_d_bits_opcode;
  wire [2:0]  auto_out_0_d_bits_size_0 = auto_out_0_d_bits_size;
  wire [6:0]  auto_out_0_d_bits_source_0 = auto_out_0_d_bits_source;
  wire        auto_out_0_d_bits_denied_0 = auto_out_0_d_bits_denied;
  wire [63:0] auto_out_0_d_bits_data_0 = auto_out_0_d_bits_data;
  wire        auto_out_0_d_bits_corrupt_0 = auto_out_0_d_bits_corrupt;
  wire [2:0]  auto_in_3_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_3_b_bits_size = 3'h6;
  wire [2:0]  auto_in_2_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_2_b_bits_size = 3'h6;
  wire [2:0]  auto_in_1_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_1_b_bits_size = 3'h6;
  wire [2:0]  auto_in_0_b_bits_opcode = 3'h6;
  wire [2:0]  auto_in_0_b_bits_size = 3'h6;
  wire [2:0]  nodeIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_b_bits_size = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_b_bits_size = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_b_bits_size = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_b_bits_size = 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  releaseack_bits_opcode = 3'h6;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire [2:0]  releaseack_bits_d_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  nodeIn_b_bits_b_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  nodeIn_b_bits_b_size = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  releaseack_1_bits_opcode = 3'h6;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire [2:0]  releaseack_bits_d_1_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  nodeIn_b_bits_b_1_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  nodeIn_b_bits_b_1_size = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  releaseack_2_bits_opcode = 3'h6;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire [2:0]  releaseack_bits_d_2_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  nodeIn_b_bits_b_2_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  nodeIn_b_bits_b_2_size = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  releaseack_3_bits_opcode = 3'h6;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire [2:0]  releaseack_bits_d_3_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  nodeIn_b_bits_b_3_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  nodeIn_b_bits_b_3_size = 3'h6;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [2:0]  nodeIn_b_bits_b_mask_sizeOH = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire [2:0]  nodeIn_b_bits_b_mask_sizeOH_1 = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire [2:0]  nodeIn_b_bits_b_mask_sizeOH_2 = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire [2:0]  nodeIn_b_bits_b_mask_sizeOH_3 = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire [2:0]  putfull_bits_opcode = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_bits_param = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_bits_a_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  putfull_bits_a_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  maskedBeats_0 = 3'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_1 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  putfull_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_1_bits_param = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_bits_a_1_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  putfull_bits_a_1_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  maskedBeats_0_2 = 3'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_2 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_3 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  putfull_2_bits_opcode = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_2_bits_param = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_bits_a_2_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  putfull_bits_a_2_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  maskedBeats_0_4 = 3'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_4 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_5 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  putfull_3_bits_opcode = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_3_bits_param = 3'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire [2:0]  putfull_bits_a_3_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  putfull_bits_a_3_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]  maskedBeats_0_6 = 3'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_6 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_7 = 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56
  wire        auto_in_3_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_3_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_2_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_1_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_in_0_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_3_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_3_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_3_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_2_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_2_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_1_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_1_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_0_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        auto_out_0_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_1_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_2_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_b_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_3_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeOut_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_1_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_1_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_1_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_2_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_2_a_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        x1_nodeOut_2_d_bits_sink = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        opdata = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_size_1 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_1 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_bit_2 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        leaveB = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        sack = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_1_bits_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_1_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_1_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_1_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_1_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_1_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_1_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        opdata_7 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_1_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_3 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_size_4 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_4 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_bit_5 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        leaveB_1 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        sack_1 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_2_bits_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_2_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_2_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_2_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_2_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_2_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_2_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        opdata_14 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_2_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_6 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_size_7 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_7 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_bit_8 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        leaveB_2 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        sack_2 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_3_bits_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_3_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_3_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_3_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_3_denied = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        releaseack_bits_d_3_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_3_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        opdata_21 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_3_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_9 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_size_10 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_10 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        nodeIn_b_bits_b_mask_bit_11 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, :210:26
  wire        leaveB_3 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire        sack_3 = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  nodeIn_b_bits_b_mask_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_lo_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_hi_1 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_lo_2 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_hi_2 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_lo_2 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_hi_2 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_lo_3 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_hi_3 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_lo_3 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_hi_3 = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_sizeOH_shiftAmount = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25
  wire [1:0]  nodeIn_b_bits_b_mask_sizeOH_shiftAmount_1 = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25
  wire [1:0]  nodeIn_b_bits_b_mask_sizeOH_shiftAmount_2 = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25
  wire [1:0]  nodeIn_b_bits_b_mask_sizeOH_shiftAmount_3 = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25
  wire [1:0]  auto_out_3_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  auto_out_2_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  auto_out_1_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  auto_out_0_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  nodeOut_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  x1_nodeOut_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  x1_nodeOut_1_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  x1_nodeOut_2_d_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_1_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_1_bits_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_1_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_1_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_2_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_2_bits_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_2_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_2_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_3_bits_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_3_bits_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_3_param = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_3_sink = 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [3:0]  nodeIn_b_bits_b_mask_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_lo_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_hi_1 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_lo_2 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_hi_2 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_lo_3 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_hi_3 = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire        auto_in_3_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        auto_in_2_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        auto_in_1_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        auto_in_0_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_1_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_2_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_3_e_ready = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        d_allow = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_bits_user_amba_prot_readalloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_bits_user_amba_prot_writealloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        opdata_2 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_1_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_legal = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_1 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_2 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_3 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_4 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_5 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_2 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_6 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_7 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_8 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_9 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_10 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_11 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_12 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_13 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        responseCache = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        d_allow_1 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_1_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_1_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_1_bits_user_amba_prot_readalloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_1_bits_user_amba_prot_writealloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_1_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_1_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_2_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        opdata_9 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_3_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_legal_1 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_3 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_14 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_15 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_16 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_17 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_18 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_19 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_5 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_20 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_21 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_22 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_23 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_24 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_25 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_26 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_27 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        responseCache_1 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        d_allow_2 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_2_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_2_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_2_bits_user_amba_prot_readalloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_2_bits_user_amba_prot_writealloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_2_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_2_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_4_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        opdata_16 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_5_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_legal_2 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_6 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_28 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_29 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_30 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_31 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_32 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_33 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_8 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_34 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_35 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_36 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_37 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_38 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_39 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_40 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_41 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        responseCache_2 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        d_allow_3 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_3_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_3_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_3_bits_user_amba_prot_readalloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_3_bits_user_amba_prot_writealloc = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_3_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        putfull_3_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_6_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        opdata_23 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        readys_7_0 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:68:27, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_legal_3 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_9 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_42 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_43 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_44 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_45 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_46 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_47 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_size_11 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_48 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_49 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_50 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_51 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_52 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_53 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_54 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        nodeIn_b_bits_b_mask_acc_55 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire        responseCache_3 = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29
  wire [4:0]  auto_in_3_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  auto_in_2_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  auto_in_1_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  auto_in_0_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_1_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_2_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_3_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_b_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_b_1_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_b_2_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_b_3_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [7:0]  auto_in_3_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  auto_in_2_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  auto_in_1_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  auto_in_0_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_1_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_2_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_3_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_b_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_b_1_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_b_2_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_b_3_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [63:0] auto_in_3_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] auto_in_2_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] auto_in_1_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] auto_in_0_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_1_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_2_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_3_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_d_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_b_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_1_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_d_1_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_b_1_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_2_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_d_2_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_b_2_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_3_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_d_3_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_b_3_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeIn_3_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_a_valid = auto_in_3_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_a_bits_opcode = auto_in_3_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_a_bits_param = auto_in_3_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_a_bits_size = auto_in_3_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_3_a_bits_source = auto_in_3_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_3_a_bits_address = auto_in_3_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_3_a_bits_mask = auto_in_3_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_a_bits_data = auto_in_3_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_a_bits_corrupt = auto_in_3_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_b_ready = auto_in_3_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_3_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_c_valid = auto_in_3_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_c_bits_opcode = auto_in_3_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_c_bits_param = auto_in_3_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_c_bits_size = auto_in_3_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_3_c_bits_source = auto_in_3_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_3_c_bits_address = auto_in_3_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_c_bits_data = auto_in_3_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_c_bits_corrupt = auto_in_3_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_ready = auto_in_3_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_3_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_3_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_3_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_3_e_valid = auto_in_3_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_3_e_bits_sink = auto_in_3_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_a_valid = auto_in_2_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_a_bits_opcode = auto_in_2_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_a_bits_param = auto_in_2_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_a_bits_size = auto_in_2_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_2_a_bits_source = auto_in_2_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_2_a_bits_address = auto_in_2_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_2_a_bits_mask = auto_in_2_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_a_bits_data = auto_in_2_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_a_bits_corrupt = auto_in_2_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_b_ready = auto_in_2_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_2_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_c_valid = auto_in_2_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_c_bits_opcode = auto_in_2_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_c_bits_param = auto_in_2_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_c_bits_size = auto_in_2_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_2_c_bits_source = auto_in_2_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_2_c_bits_address = auto_in_2_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_c_bits_data = auto_in_2_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_c_bits_corrupt = auto_in_2_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_ready = auto_in_2_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_2_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_2_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_2_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_2_e_valid = auto_in_2_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_2_e_bits_sink = auto_in_2_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_valid = auto_in_1_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_opcode = auto_in_1_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_param = auto_in_1_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_a_bits_size = auto_in_1_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_1_a_bits_source = auto_in_1_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_a_bits_address = auto_in_1_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_1_a_bits_mask = auto_in_1_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_a_bits_data = auto_in_1_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_a_bits_corrupt = auto_in_1_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_b_ready = auto_in_1_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_valid = auto_in_1_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_opcode = auto_in_1_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_param = auto_in_1_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_c_bits_size = auto_in_1_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_1_c_bits_source = auto_in_1_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_1_c_bits_address = auto_in_1_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_c_bits_data = auto_in_1_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_c_bits_corrupt = auto_in_1_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_ready = auto_in_1_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_1_e_valid = auto_in_1_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_1_e_bits_sink = auto_in_1_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_0_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_0_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_0_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_size = auto_in_0_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_a_bits_source = auto_in_0_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_address = auto_in_0_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_0_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_0_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_0_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_0_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_valid = auto_in_0_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_opcode = auto_in_0_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_param = auto_in_0_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_size = auto_in_0_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_c_bits_source = auto_in_0_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_c_bits_address = auto_in_0_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_c_bits_data = auto_in_0_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_corrupt = auto_in_0_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_0_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_e_valid = auto_in_0_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_e_bits_sink = auto_in_0_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_2_a_ready = auto_out_3_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_2_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_2_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_2_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_2_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_2_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_2_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_2_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_d_valid = auto_out_3_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_2_d_bits_opcode = auto_out_3_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_2_d_bits_size = auto_out_3_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_2_d_bits_source = auto_out_3_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_d_bits_denied = auto_out_3_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_2_d_bits_data = auto_out_3_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_2_d_bits_corrupt = auto_out_3_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_ready = auto_out_2_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_valid = auto_out_2_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_d_bits_opcode = auto_out_2_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_1_d_bits_size = auto_out_2_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_1_d_bits_source = auto_out_2_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_denied = auto_out_2_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_1_d_bits_data = auto_out_2_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_1_d_bits_corrupt = auto_out_2_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_ready = auto_out_1_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_valid = auto_out_1_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_opcode = auto_out_1_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_size = auto_out_1_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_d_bits_source = auto_out_1_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_denied = auto_out_1_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] x1_nodeOut_d_bits_data = auto_out_1_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_corrupt = auto_out_1_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_ready = auto_out_0_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_0_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_0_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_size = auto_out_0_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_d_bits_source = auto_out_0_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_0_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_0_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_0_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_0_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        probe_busy;	// src/main/scala/tilelink/Broadcast.scala:219:35
  wire        auto_in_0_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_b_param;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  auto_in_0_b_bits_param_0 = nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_b_address;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [31:0] auto_in_0_b_bits_address_0 = nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_0_c_ready_0 = nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  releaseack_bits_d_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  putfull_bits_a_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [4:0]  releaseack_bits_d_source = nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] putfull_bits_a_address = nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_a_data = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        auto_in_0_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_0_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_0_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_0_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_in_0_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_0_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_0_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_0_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_0_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_1_a_ready_0 = nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        probe_busy_1;	// src/main/scala/tilelink/Broadcast.scala:219:35
  wire        auto_in_1_b_valid_0 = nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_b_1_param;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  auto_in_1_b_bits_param_0 = nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_b_1_address;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [31:0] auto_in_1_b_bits_address_0 = nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_1_c_ready_0 = nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  releaseack_bits_d_1_size = nodeIn_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  putfull_bits_a_1_size = nodeIn_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [4:0]  releaseack_bits_d_1_source = nodeIn_1_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] putfull_bits_a_1_address = nodeIn_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_a_1_data = nodeIn_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        auto_in_1_d_valid_0 = nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_1_d_bits_opcode_0 = nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_1_d_bits_param_0 = nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_1_d_bits_size_0 = nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_in_1_d_bits_source_0 = nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_1_d_bits_sink_0 = nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_1_d_bits_denied_0 = nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_1_d_bits_data_0 = nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_1_d_bits_corrupt_0 = nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_2_a_ready_0 = nodeIn_2_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        probe_busy_2;	// src/main/scala/tilelink/Broadcast.scala:219:35
  wire        auto_in_2_b_valid_0 = nodeIn_2_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_b_2_param;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  auto_in_2_b_bits_param_0 = nodeIn_2_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_b_2_address;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [31:0] auto_in_2_b_bits_address_0 = nodeIn_2_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_2_c_ready_0 = nodeIn_2_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  releaseack_bits_d_2_size = nodeIn_2_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  putfull_bits_a_2_size = nodeIn_2_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [4:0]  releaseack_bits_d_2_source = nodeIn_2_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] putfull_bits_a_2_address = nodeIn_2_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_a_2_data = nodeIn_2_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        auto_in_2_d_valid_0 = nodeIn_2_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_2_d_bits_opcode_0 = nodeIn_2_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_2_d_bits_param_0 = nodeIn_2_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_2_d_bits_size_0 = nodeIn_2_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_in_2_d_bits_source_0 = nodeIn_2_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_2_d_bits_sink_0 = nodeIn_2_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_2_d_bits_denied_0 = nodeIn_2_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_2_d_bits_data_0 = nodeIn_2_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_2_d_bits_corrupt_0 = nodeIn_2_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_3_a_ready_0 = nodeIn_3_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        probe_busy_3;	// src/main/scala/tilelink/Broadcast.scala:219:35
  wire        auto_in_3_b_valid_0 = nodeIn_3_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_b_3_param;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  auto_in_3_b_bits_param_0 = nodeIn_3_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_b_3_address;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [31:0] auto_in_3_b_bits_address_0 = nodeIn_3_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_3_c_ready_0 = nodeIn_3_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  releaseack_bits_d_3_size = nodeIn_3_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  putfull_bits_a_3_size = nodeIn_3_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [4:0]  releaseack_bits_d_3_source = nodeIn_3_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] putfull_bits_a_3_address = nodeIn_3_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_a_3_data = nodeIn_3_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        auto_in_3_d_valid_0 = nodeIn_3_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_3_d_bits_opcode_0 = nodeIn_3_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_3_d_bits_param_0 = nodeIn_3_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_3_d_bits_size_0 = nodeIn_3_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_in_3_d_bits_source_0 = nodeIn_3_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_3_d_bits_sink_0 = nodeIn_3_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_3_d_bits_denied_0 = nodeIn_3_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_3_d_bits_data_0 = nodeIn_3_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_3_d_bits_corrupt_0 = nodeIn_3_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_0_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_0_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_0_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_0_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  auto_out_0_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_0_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:89:25
  wire        auto_out_0_a_bits_user_amba_prot_bufferable_0 =
    nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_0_a_bits_user_amba_prot_modifiable_0 =
    nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_0_a_bits_user_amba_prot_readalloc_0 =
    nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_0_a_bits_user_amba_prot_writealloc_0 =
    nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_0_a_bits_user_amba_prot_privileged_0 =
    nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_0_a_bits_user_amba_prot_secure_0 =
    nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_0_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_0_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_0_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  d_normal_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [63:0] d_normal_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        auto_out_1_a_valid_0 = x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_a_bits_opcode_0 = x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_a_bits_param_0 = x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_1_a_bits_size_0 = x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  auto_out_1_a_bits_source_0 = x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_1_a_bits_address_0 = x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        muxState_3_0;	// src/main/scala/tilelink/Arbiter.scala:89:25
  wire        auto_out_1_a_bits_user_amba_prot_bufferable_0 =
    x1_nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_1_a_bits_user_amba_prot_modifiable_0 =
    x1_nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_1_a_bits_user_amba_prot_readalloc_0 =
    x1_nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_1_a_bits_user_amba_prot_writealloc_0 =
    x1_nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_1_a_bits_user_amba_prot_privileged_0 =
    x1_nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_1_a_bits_user_amba_prot_secure_0 =
    x1_nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_1_a_bits_mask_0 = x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_1_a_bits_data_0 = x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_1_d_ready_0 = x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  d_normal_1_bits_size = x1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_1_bits_denied = x1_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [63:0] d_normal_1_bits_data = x1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_1_bits_corrupt = x1_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        auto_out_2_a_valid_0 = x1_nodeOut_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_2_a_bits_opcode_0 = x1_nodeOut_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_2_a_bits_param_0 = x1_nodeOut_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_2_a_bits_size_0 = x1_nodeOut_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  auto_out_2_a_bits_source_0 = x1_nodeOut_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_2_a_bits_address_0 = x1_nodeOut_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        muxState_5_0;	// src/main/scala/tilelink/Arbiter.scala:89:25
  wire        auto_out_2_a_bits_user_amba_prot_bufferable_0 =
    x1_nodeOut_1_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_2_a_bits_user_amba_prot_modifiable_0 =
    x1_nodeOut_1_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_2_a_bits_user_amba_prot_readalloc_0 =
    x1_nodeOut_1_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_2_a_bits_user_amba_prot_writealloc_0 =
    x1_nodeOut_1_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_2_a_bits_user_amba_prot_privileged_0 =
    x1_nodeOut_1_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_2_a_bits_user_amba_prot_secure_0 =
    x1_nodeOut_1_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_2_a_bits_mask_0 = x1_nodeOut_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_2_a_bits_data_0 = x1_nodeOut_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_2_d_ready_0 = x1_nodeOut_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  d_normal_2_bits_size = x1_nodeOut_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_2_bits_denied = x1_nodeOut_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [63:0] d_normal_2_bits_data = x1_nodeOut_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_2_bits_corrupt = x1_nodeOut_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        auto_out_3_a_valid_0 = x1_nodeOut_2_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_3_a_bits_opcode_0 = x1_nodeOut_2_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_3_a_bits_param_0 = x1_nodeOut_2_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_3_a_bits_size_0 = x1_nodeOut_2_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  auto_out_3_a_bits_source_0 = x1_nodeOut_2_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_3_a_bits_address_0 = x1_nodeOut_2_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        muxState_7_0;	// src/main/scala/tilelink/Arbiter.scala:89:25
  wire        auto_out_3_a_bits_user_amba_prot_bufferable_0 =
    x1_nodeOut_2_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_3_a_bits_user_amba_prot_modifiable_0 =
    x1_nodeOut_2_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_3_a_bits_user_amba_prot_readalloc_0 =
    x1_nodeOut_2_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_3_a_bits_user_amba_prot_writealloc_0 =
    x1_nodeOut_2_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_3_a_bits_user_amba_prot_privileged_0 =
    x1_nodeOut_2_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_3_a_bits_user_amba_prot_secure_0 =
    x1_nodeOut_2_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_3_a_bits_mask_0 = x1_nodeOut_2_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_3_a_bits_data_0 = x1_nodeOut_2_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_3_d_ready_0 = x1_nodeOut_2_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  d_normal_3_bits_size = x1_nodeOut_2_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_3_bits_denied = x1_nodeOut_2_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [63:0] d_normal_3_bits_data = x1_nodeOut_2_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_3_bits_corrupt = x1_nodeOut_2_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_what = nodeOut_d_bits_source[6:5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37
  wire        d_drop = d_what == 2'h1;	// src/main/scala/tilelink/Broadcast.scala:118:37, :119:27, :133:51
  wire        d_hasData = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_mshr;	// src/main/scala/chisel3/util/OneHot.scala:32:10
  wire        d_normal_ready;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_valid;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        _GEN = d_normal_ready & d_normal_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _GEN_0 = {10'h0, d_normal_bits_size};	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/util/package.scala:243:71
  wire [12:0] _beats1_decode_T_1 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  beats1_decode = ~(_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [2:0]  d_normal_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        beats1_opdata = d_normal_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire        opdata_1 = d_normal_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  beats1 = beats1_opdata ? beats1_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [2:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  counter1 = counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first = counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_last = counter == 3'h1 | beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        done = d_last & _GEN;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  count = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [4:0]  d_normal_bits_source;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_trackerOH_lo =
    {_TLBroadcastTracker_1_io_need_d
       & _TLBroadcastTracker_1_io_source == d_normal_bits_source,
     _TLBroadcastTracker_io_need_d
       & _TLBroadcastTracker_io_source == d_normal_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [1:0]  d_trackerOH_hi =
    {_TLBroadcastTracker_3_io_need_d
       & _TLBroadcastTracker_3_io_source == d_normal_bits_source,
     _TLBroadcastTracker_2_io_need_d
       & _TLBroadcastTracker_2_io_source == d_normal_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [3:0]  _d_trackerOH_T_8 = {d_trackerOH_hi, d_trackerOH_lo};	// src/main/scala/tilelink/Broadcast.scala:123:102
  reg  [3:0]  d_trackerOH_r;	// src/main/scala/util/package.scala:88:63
  wire [3:0]  d_trackerOH = d_first ? _d_trackerOH_T_8 : d_trackerOH_r;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:88:{42,63}
  assign nodeOut_d_ready = d_normal_ready | d_drop;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :128:50
  assign d_normal_valid = nodeOut_d_valid & ~d_drop;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :129:48
  assign d_normal_bits_source = nodeOut_d_bits_source[4:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26, :130:21
  assign d_normal_bits_opcode =
    d_what[1] ? (d_hasData ? 3'h5 : 3'h6) : nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37, :121:26, :130:21, :131:{19,24}, :132:{30,36}, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_normal_bits_param = d_what[1] & d_hasData ? {1'h0, ~(d_what[0])} : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :118:37, :121:26, :130:21, :131:{19,24}, :133:{30,36,51,58}, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  d_mshr_hi = d_trackerOH[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:88:42
  wire [1:0]  d_mshr_lo = d_trackerOH[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:88:42
  assign d_mshr = {|d_mshr_hi, d_mshr_hi[1] | d_mshr_lo[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [1:0]  d_normal_bits_sink = d_mshr;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_response = d_hasData | ~(d_what[1]);	// src/main/scala/tilelink/Broadcast.scala:118:37, :131:19, :140:{34,37}, src/main/scala/tilelink/Edges.scala:107:36
  wire        _GEN_1 = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        c_probeack = nodeIn_c_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45
  wire        c_probeackdata = nodeIn_c_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45
  wire        c_releasedata = &nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45
  wire        c_release = nodeIn_c_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45
  wire        c_trackerOH_0 = _TLBroadcastTracker_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_1 =
    _TLBroadcastTracker_1_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_2 =
    _TLBroadcastTracker_2_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_3 =
    _TLBroadcastTracker_3_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire [4:0]  c_trackerSrc =
    (c_trackerOH_0 ? _TLBroadcastTracker_io_source : 5'h0)
    | (c_trackerOH_1 ? _TLBroadcastTracker_1_io_source : 5'h0)
    | (c_trackerOH_2 ? _TLBroadcastTracker_2_io_source : 5'h0)
    | (c_trackerOH_3 ? _TLBroadcastTracker_3_io_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :162:55
  wire        whoC = nodeIn_c_bits_source == 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        CisN =
    nodeIn_c_bits_param == 3'h1 | nodeIn_c_bits_param == 3'h2
    | nodeIn_c_bits_param == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:167:34, :168:{34,57}, :169:34
  wire        _c_first_T = nodeIn_c_ready & nodeIn_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        _clearOH_T_1 = c_probeack | c_probeackdata;	// src/main/scala/tilelink/Broadcast.scala:158:45, :159:45, :170:50
  wire        clearOH = _c_first_T & _clearOH_T_1 & CisN & whoC;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Broadcast.scala:168:57, :170:{24,50}
  wire        _GEN_2 = _c_first_T & c_probeack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:158:45, :175:40
  wire        _filter_io_release_bits_keepB_T = nodeIn_c_bits_param == 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:27
  wire        _GEN_3 = _filter_io_release_bits_keepB_T | nodeIn_c_bits_param == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:{27,50}, :178:27
  wire [6:0]  putfull_bits_a_source;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_a_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        releaseack_ready;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        putfull_ready;	// src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeIn_c_ready = c_probeack | (c_release ? releaseack_ready : putfull_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :161:45, :181:28, :182:25, :184:{32,38}
  wire [12:0] _c_first_beats1_decode_T_1 = 13'h3F << nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  c_first_beats1_decode = ~(_c_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        c_first_beats1_opdata = nodeIn_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [2:0]  c_first_beats1 = c_first_beats1_opdata ? c_first_beats1_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [2:0]  c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  c_first_counter1 = c_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        c_first = c_first_counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        c_first_last = c_first_counter == 3'h1 | c_first_beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        c_first_done = c_first_last & _c_first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  c_first_count = c_first_beats1 & ~c_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        releaseack_valid = nodeIn_c_valid & c_release;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45, :181:28, :192:79
  wire [2:0]  releaseack_bits_size = releaseack_bits_d_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [4:0]  releaseack_bits_source = releaseack_bits_d_source;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  put_what = c_releasedata ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:133:51, :160:45, :195:25
  wire [4:0]  put_who = c_releasedata ? nodeIn_c_bits_source : c_trackerSrc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :196:25
  wire        putfull_valid = nodeIn_c_valid & (c_probeackdata | c_releasedata);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45, :160:45, :182:25, :197:{35,54}
  assign putfull_bits_a_source = {put_what, put_who};	// src/main/scala/tilelink/Broadcast.scala:195:25, :196:25, :198:38, src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_legal = nodeIn_c_bits_size != 3'h7;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Parameters.scala:673:26
  wire [2:0]  putfull_bits_size = putfull_bits_a_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [6:0]  putfull_bits_source = putfull_bits_a_source;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0] putfull_bits_address = putfull_bits_a_address;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_mask = putfull_bits_a_mask;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_data = putfull_bits_a_data;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  putfull_bits_a_mask_sizeOH_shiftAmount = nodeIn_c_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  _putfull_bits_a_mask_sizeOH_T_1 =
    4'h1 << putfull_bits_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:58:35, :64:49, :65:12
  wire [2:0]  putfull_bits_a_mask_sizeOH = {_putfull_bits_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:202:81, :209:26, :215:29
  wire        _putfull_bits_a_mask_T = nodeIn_c_bits_size > 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:206:21
  wire        putfull_bits_a_mask_size = putfull_bits_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit = nodeIn_c_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_eq_1 = putfull_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_nbit = ~putfull_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq = putfull_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc =
    _putfull_bits_a_mask_T | putfull_bits_a_mask_size & putfull_bits_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_acc_1 =
    _putfull_bits_a_mask_T | putfull_bits_a_mask_size & putfull_bits_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_1 = putfull_bits_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_1 = nodeIn_c_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_1 = ~putfull_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_2 =
    putfull_bits_a_mask_eq & putfull_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_2 =
    putfull_bits_a_mask_acc | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_3 =
    putfull_bits_a_mask_eq & putfull_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_3 =
    putfull_bits_a_mask_acc | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_4 =
    putfull_bits_a_mask_eq_1 & putfull_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_4 =
    putfull_bits_a_mask_acc_1 | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_5 =
    putfull_bits_a_mask_eq_1 & putfull_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_5 =
    putfull_bits_a_mask_acc_1 | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_2 = putfull_bits_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_2 = nodeIn_c_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_2 = ~putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_6 =
    putfull_bits_a_mask_eq_2 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_6 =
    putfull_bits_a_mask_acc_2 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_7 =
    putfull_bits_a_mask_eq_2 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_7 =
    putfull_bits_a_mask_acc_2 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_8 =
    putfull_bits_a_mask_eq_3 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_8 =
    putfull_bits_a_mask_acc_3 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_9 =
    putfull_bits_a_mask_eq_3 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_9 =
    putfull_bits_a_mask_acc_3 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_10 =
    putfull_bits_a_mask_eq_4 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_10 =
    putfull_bits_a_mask_acc_4 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_11 =
    putfull_bits_a_mask_eq_4 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_11 =
    putfull_bits_a_mask_acc_4 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_12 =
    putfull_bits_a_mask_eq_5 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_12 =
    putfull_bits_a_mask_acc_5 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_13 =
    putfull_bits_a_mask_eq_5 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_13 =
    putfull_bits_a_mask_acc_5 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  putfull_bits_a_mask_lo_lo =
    {putfull_bits_a_mask_acc_7, putfull_bits_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_lo_hi =
    {putfull_bits_a_mask_acc_9, putfull_bits_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_lo =
    {putfull_bits_a_mask_lo_hi, putfull_bits_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  putfull_bits_a_mask_hi_lo =
    {putfull_bits_a_mask_acc_11, putfull_bits_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_hi_hi =
    {putfull_bits_a_mask_acc_13, putfull_bits_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_hi =
    {putfull_bits_a_mask_hi_hi, putfull_bits_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  assign putfull_bits_a_mask = {putfull_bits_a_mask_hi, putfull_bits_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire [12:0] _decode_T_1 = 13'h3F << releaseack_bits_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode = ~(_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_5 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_1 = ~(_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  reg  [2:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_1 = ~releaseack_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_0 = readys_0 & releaseack_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_1 = readys_1 & d_normal_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeIn_d_valid_T = releaseack_valid | d_normal_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  wire [2:0]  maskedBeats_1 = winner_1 & opdata_1 ? decode_1 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [2:0]  initBeats = maskedBeats_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign releaseack_ready = nodeIn_d_ready & allowed_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:181:28
  assign d_normal_ready = nodeIn_d_ready & allowed_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_valid =
    idle ? _nodeIn_d_valid_T : state_0 & releaseack_valid | state_1 & d_normal_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_d_bits_corrupt = muxState_1 & d_normal_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_bits_data = muxState_1 ? d_normal_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeIn_d_bits_denied = muxState_1 & d_normal_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_bits_sink = muxState_1 ? d_normal_bits_sink : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_d_bits_source =
    (muxState_0 ? releaseack_bits_source : 5'h0)
    | (muxState_1 ? d_normal_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_d_bits_size =
    (muxState_0 ? releaseack_bits_size : 3'h0) | (muxState_1 ? d_normal_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_d_bits_param = muxState_1 ? d_normal_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_d_bits_opcode =
    (muxState_0 ? 3'h6 : 3'h0) | (muxState_1 ? d_normal_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _decode_T_9 = 13'h3F << putfull_bits_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_2 = ~(_decode_T_9[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_13 = 13'h3F << _TLBroadcastTracker_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_3 = ~(_decode_T_13[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_3 = ~(_TLBroadcastTracker_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_17 = 13'h3F << _TLBroadcastTracker_1_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_4 = ~(_decode_T_17[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_4 = ~(_TLBroadcastTracker_1_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_21 = 13'h3F << _TLBroadcastTracker_2_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_5 = ~(_decode_T_21[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_5 = ~(_TLBroadcastTracker_2_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_25 = 13'h3F << _TLBroadcastTracker_3_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_6 = ~(_decode_T_25[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_6 = ~(_TLBroadcastTracker_3_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [2:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_1 = idle_1 & nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_lo = {_TLBroadcastTracker_io_out_a_valid, putfull_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [1:0]  readys_hi_hi =
    {_TLBroadcastTracker_3_io_out_a_valid, _TLBroadcastTracker_2_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  readys_hi = {readys_hi_hi, _TLBroadcastTracker_1_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        readys_1_4 = ~(readys_hi[1] | readys_hi[0] | (|readys_lo));	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_1_3 = ~(readys_hi[0] | readys_lo[1] | readys_lo[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_1_2 = ~(|readys_lo);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        readys_1_1 = ~(readys_lo[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        winner_1_0 = readys_1_0 & putfull_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:182:25
  wire        winner_1_1 = readys_1_1 & _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_1_2 = readys_1_2 & _TLBroadcastTracker_1_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_1_3 = readys_1_3 & _TLBroadcastTracker_2_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_1_4 = readys_1_4 & _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        prefixOR_1_1 = winner_1_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2 = prefixOR_1_1 | winner_1_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3 = prefixOR_2 | winner_1_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4 = prefixOR_3 | winner_1_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T = putfull_valid | _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [2:0]  maskedBeats_0_1 = winner_1_0 ? decode_2 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [2:0]  maskedBeats_1_1 = winner_1_1 & opdata_3 ? decode_3 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_2 = winner_1_2 & opdata_4 ? decode_4 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_3 = winner_1_3 & opdata_5 ? decode_5 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_4 = winner_1_4 & opdata_6 ? decode_6 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  initBeats_1 =
    maskedBeats_0_1 | maskedBeats_1_1 | maskedBeats_2 | maskedBeats_3 | maskedBeats_4;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  assign muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_2 = idle_1 ? winner_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_3 = idle_1 ? winner_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_4 = idle_1 ? winner_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  assign nodeOut_a_bits_user_amba_prot_bufferable = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_modifiable = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_readalloc = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_writealloc = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_privileged = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_secure = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        allowed_1_0 = idle_1 ? readys_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_1 = idle_1 ? readys_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_2 = idle_1 ? readys_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_3 = idle_1 ? readys_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_4 = idle_1 ? readys_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign putfull_ready = nodeOut_a_ready & allowed_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeOut_a_valid =
    idle_1
      ? _nodeOut_a_valid_T | _TLBroadcastTracker_1_io_out_a_valid
        | _TLBroadcastTracker_2_io_out_a_valid | _TLBroadcastTracker_3_io_out_a_valid
      : state_1_0 & putfull_valid | state_1_1 & _TLBroadcastTracker_io_out_a_valid
        | state_1_2 & _TLBroadcastTracker_1_io_out_a_valid | state_1_3
        & _TLBroadcastTracker_2_io_out_a_valid | state_1_4
        & _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign nodeOut_a_bits_data =
    (muxState_1_0 ? putfull_bits_data : 64'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_data : 64'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_data : 64'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_data : 64'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeOut_a_bits_mask =
    (muxState_1_0 ? putfull_bits_mask : 8'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_mask : 8'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_mask : 8'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_mask : 8'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign nodeOut_a_bits_address =
    (muxState_1_0 ? putfull_bits_address : 32'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_address : 32'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_address : 32'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_address : 32'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign nodeOut_a_bits_source =
    (muxState_1_0 ? putfull_bits_source : 7'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_source : 7'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_source : 7'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_source : 7'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_source : 7'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign nodeOut_a_bits_size =
    (muxState_1_0 ? putfull_bits_size : 3'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_size : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_size : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_size : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign nodeOut_a_bits_param =
    (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_param : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_param : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_param : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign nodeOut_a_bits_opcode =
    (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  reg         probe_todo;	// src/main/scala/tilelink/Broadcast.scala:215:31
  assign probe_busy = probe_todo;	// src/main/scala/tilelink/Broadcast.scala:215:31, :219:35
  reg  [25:0] probe_line;	// src/main/scala/tilelink/Broadcast.scala:216:27
  reg  [1:0]  probe_perms;	// src/main/scala/tilelink/Broadcast.scala:217:28
  assign nodeIn_b_bits_b_param = probe_perms;	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  probe_next = {1'h0, probe_todo};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :218:35, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  assign nodeIn_b_valid = probe_busy;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:219:35
  assign nodeIn_b_bits_b_address = {probe_line, 6'h0};	// src/main/scala/tilelink/Broadcast.scala:216:27, :225:46, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_b_bits_param = nodeIn_b_bits_b_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_b_bits_address = nodeIn_b_bits_b_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  wire        nodeIn_b_bits_b_mask_eq_1 = nodeIn_b_bits_b_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit = ~nodeIn_b_bits_b_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq = nodeIn_b_bits_b_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_1 = ~nodeIn_b_bits_b_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_2 =
    nodeIn_b_bits_b_mask_eq & nodeIn_b_bits_b_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_3 =
    nodeIn_b_bits_b_mask_eq & nodeIn_b_bits_b_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_4 =
    nodeIn_b_bits_b_mask_eq_1 & nodeIn_b_bits_b_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_5 =
    nodeIn_b_bits_b_mask_eq_1 & nodeIn_b_bits_b_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_2 = ~nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_6 =
    nodeIn_b_bits_b_mask_eq_2 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_7 =
    nodeIn_b_bits_b_mask_eq_2 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_8 =
    nodeIn_b_bits_b_mask_eq_3 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_9 =
    nodeIn_b_bits_b_mask_eq_3 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_10 =
    nodeIn_b_bits_b_mask_eq_4 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_11 =
    nodeIn_b_bits_b_mask_eq_4 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_12 =
    nodeIn_b_bits_b_mask_eq_5 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_13 =
    nodeIn_b_bits_b_mask_eq_5 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        _a_first_T = nodeIn_a_ready & nodeIn_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [12:0] _a_first_beats1_decode_T_1 = 13'h3F << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  a_first_beats1_decode = ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        a_first_beats1_opdata = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [2:0]  a_first_beats1 = a_first_beats1_opdata ? a_first_beats1_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [2:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  a_first_counter1 = a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        a_first = a_first_counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_first_last = a_first_counter == 3'h1 | a_first_beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        a_first_done = a_first_last & _a_first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  a_first_count = a_first_beats1 & ~a_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [1:0]  freeTrackers_lo =
    {_TLBroadcastTracker_1_io_idle, _TLBroadcastTracker_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [1:0]  freeTrackers_hi =
    {_TLBroadcastTracker_3_io_idle, _TLBroadcastTracker_2_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [3:0]  freeTrackers = {freeTrackers_hi, freeTrackers_lo};	// src/main/scala/tilelink/Broadcast.scala:234:64
  wire        freeTracker = |freeTrackers;	// src/main/scala/tilelink/Broadcast.scala:234:64, :235:38
  wire [1:0]  matchTrackers_lo =
    {_TLBroadcastTracker_1_io_line == nodeIn_a_bits_address[31:6],
     _TLBroadcastTracker_io_line == nodeIn_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [1:0]  matchTrackers_hi =
    {_TLBroadcastTracker_3_io_line == nodeIn_a_bits_address[31:6],
     _TLBroadcastTracker_2_io_line == nodeIn_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [3:0]  matchTrackers = {matchTrackers_hi, matchTrackers_lo};	// src/main/scala/tilelink/Broadcast.scala:236:100
  wire        matchTracker = |matchTrackers;	// src/main/scala/tilelink/Broadcast.scala:236:100, :237:40
  wire [2:0]  _allocTracker_T_2 = freeTrackers[2:0] | {freeTrackers[1:0], 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :234:64, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  allocTracker =
    {1'h0, {~(_allocTracker_T_2 | {_allocTracker_T_2[0], 2'h0}), 1'h1} & freeTrackers};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :181:28, :182:25, :192:66, :197:100, :234:64, :238:{39,41}, :256:51, :267:59, :270:52, src/main/scala/tilelink/Edges.scala:93:28, :107:36, :473:17, :616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  selectTracker = matchTracker ? {1'h0, matchTrackers} : allocTracker;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :236:100, :237:40, :238:39, :239:30, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  trackerReadys_lo =
    {_TLBroadcastTracker_1_io_in_a_ready, _TLBroadcastTracker_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [1:0]  trackerReadys_hi =
    {_TLBroadcastTracker_3_io_in_a_ready, _TLBroadcastTracker_2_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [3:0]  trackerReadys = {trackerReadys_hi, trackerReadys_lo};	// src/main/scala/tilelink/Broadcast.scala:240:63
  wire [3:0]  filter_io_request_bits_mshr_lo = selectTracker[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:239:30, :241:41
  wire        trackerReady = |(filter_io_request_bits_mshr_lo & trackerReadys);	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:240:63, :241:{41,58}
  assign nodeIn_a_ready = (~a_first | _filter_io_request_ready) & trackerReady;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :241:58, :243:{22,31,59}, src/main/scala/tilelink/Edges.scala:232:25
  wire        filter_io_request_bits_mshr_hi = selectTracker[4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35
  wire        _GEN_4 = ~a_first | _filter_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26, :243:22, :245:59, src/main/scala/tilelink/Edges.scala:232:25
  wire [3:0]  _filter_io_request_bits_mshr_T_1 =
    {3'h0, filter_io_request_bits_mshr_hi} | filter_io_request_bits_mshr_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_hi_1 = _filter_io_request_bits_mshr_T_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_lo_1 = _filter_io_request_bits_mshr_T_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire        filter_io_request_bits_needT_acq_needT =
    nodeIn_a_bits_param == 3'h2 | nodeIn_a_bits_param == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        others = ~_filter_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:{52,54}
  wire        todo = others;	// src/main/scala/tilelink/Broadcast.scala:257:52, :258:21
  wire        responseCount = todo;	// src/main/scala/tilelink/Broadcast.scala:258:21, :268:35
  wire        _sack_T = ~probe_busy & _filter_io_response_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :219:35, :259:35
  wire [1:0]  responseMSHR_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire        responseMSHR_0 = responseMSHR_shiftAmount == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, :269:85, src/main/scala/tilelink/Edges.scala:658:17
  wire        responseMSHR_1 = responseMSHR_shiftAmount == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:133:51, :269:85
  wire        responseMSHR_2 = responseMSHR_shiftAmount == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25, :269:85
  wire        responseMSHR_3 = &responseMSHR_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  wire [1:0]  d_what_1 = x1_nodeOut_d_bits_source[6:5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37
  wire        d_drop_1 = d_what_1 == 2'h1;	// src/main/scala/tilelink/Broadcast.scala:118:37, :119:27, :133:51
  wire        d_hasData_1 = x1_nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_mshr_1;	// src/main/scala/chisel3/util/OneHot.scala:32:10
  wire        d_normal_1_ready;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_1_valid;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        _GEN_5 = d_normal_1_ready & d_normal_1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _GEN_6 = {10'h0, d_normal_1_bits_size};	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/util/package.scala:243:71
  wire [12:0] _beats1_decode_T_5 = 13'h3F << _GEN_6;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  beats1_decode_1 = ~(_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [2:0]  d_normal_1_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        beats1_opdata_1 = d_normal_1_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire        opdata_8 = d_normal_1_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  beats1_1 = beats1_opdata_1 ? beats1_decode_1 : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [2:0]  counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  counter1_1 = counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first_1 = counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_last_1 = counter_1 == 3'h1 | beats1_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        done_1 = d_last_1 & _GEN_5;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  count_1 = beats1_1 & ~counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [4:0]  d_normal_1_bits_source;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_trackerOH_lo_1 =
    {_TLBroadcastTracker_5_io_need_d
       & _TLBroadcastTracker_5_io_source == d_normal_1_bits_source,
     _TLBroadcastTracker_4_io_need_d
       & _TLBroadcastTracker_4_io_source == d_normal_1_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [1:0]  d_trackerOH_hi_1 =
    {_TLBroadcastTracker_7_io_need_d
       & _TLBroadcastTracker_7_io_source == d_normal_1_bits_source,
     _TLBroadcastTracker_6_io_need_d
       & _TLBroadcastTracker_6_io_source == d_normal_1_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [3:0]  _d_trackerOH_T_17 = {d_trackerOH_hi_1, d_trackerOH_lo_1};	// src/main/scala/tilelink/Broadcast.scala:123:102
  reg  [3:0]  d_trackerOH_r_1;	// src/main/scala/util/package.scala:88:63
  wire [3:0]  d_trackerOH_1 = d_first_1 ? _d_trackerOH_T_17 : d_trackerOH_r_1;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:88:{42,63}
  assign x1_nodeOut_d_ready = d_normal_1_ready | d_drop_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :128:50
  assign d_normal_1_valid = x1_nodeOut_d_valid & ~d_drop_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :129:48
  assign d_normal_1_bits_source = x1_nodeOut_d_bits_source[4:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26, :130:21
  assign d_normal_1_bits_opcode =
    d_what_1[1] ? (d_hasData_1 ? 3'h5 : 3'h6) : x1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37, :121:26, :130:21, :131:{19,24}, :132:{30,36}, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_normal_1_bits_param =
    d_what_1[1] & d_hasData_1 ? {1'h0, ~(d_what_1[0])} : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :118:37, :121:26, :130:21, :131:{19,24}, :133:{30,36,51,58}, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  d_mshr_hi_1 = d_trackerOH_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:88:42
  wire [1:0]  d_mshr_lo_1 = d_trackerOH_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:88:42
  assign d_mshr_1 = {|d_mshr_hi_1, d_mshr_hi_1[1] | d_mshr_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [1:0]  d_normal_1_bits_sink = d_mshr_1;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_response_1 = d_hasData_1 | ~(d_what_1[1]);	// src/main/scala/tilelink/Broadcast.scala:118:37, :131:19, :140:{34,37}, src/main/scala/tilelink/Edges.scala:107:36
  wire        _GEN_7 = x1_nodeOut_d_ready & x1_nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        c_probeack_1 = nodeIn_1_c_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45
  wire        c_probeackdata_1 = nodeIn_1_c_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45
  wire        c_releasedata_1 = &nodeIn_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45
  wire        c_release_1 = nodeIn_1_c_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45
  wire        c_trackerOH_0_1 =
    _TLBroadcastTracker_4_io_line == nodeIn_1_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_1_1 =
    _TLBroadcastTracker_5_io_line == nodeIn_1_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_2_1 =
    _TLBroadcastTracker_6_io_line == nodeIn_1_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_3_1 =
    _TLBroadcastTracker_7_io_line == nodeIn_1_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire [4:0]  c_trackerSrc_1 =
    (c_trackerOH_0_1 ? _TLBroadcastTracker_4_io_source : 5'h0)
    | (c_trackerOH_1_1 ? _TLBroadcastTracker_5_io_source : 5'h0)
    | (c_trackerOH_2_1 ? _TLBroadcastTracker_6_io_source : 5'h0)
    | (c_trackerOH_3_1 ? _TLBroadcastTracker_7_io_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :162:55
  wire        whoC_1 = nodeIn_1_c_bits_source == 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        CisN_1 =
    nodeIn_1_c_bits_param == 3'h1 | nodeIn_1_c_bits_param == 3'h2
    | nodeIn_1_c_bits_param == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:167:34, :168:{34,57}, :169:34
  wire        _c_first_T_1 = nodeIn_1_c_ready & nodeIn_1_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        _clearOH_T_5 = c_probeack_1 | c_probeackdata_1;	// src/main/scala/tilelink/Broadcast.scala:158:45, :159:45, :170:50
  wire        clearOH_1 = _c_first_T_1 & _clearOH_T_5 & CisN_1 & whoC_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Broadcast.scala:168:57, :170:{24,50}
  wire        _GEN_8 = _c_first_T_1 & c_probeack_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:158:45, :175:40
  wire        _filter_io_release_bits_keepB_T_1 = nodeIn_1_c_bits_param == 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:27
  wire        _GEN_9 = _filter_io_release_bits_keepB_T_1 | nodeIn_1_c_bits_param == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:{27,50}, :178:27
  wire [6:0]  putfull_bits_a_1_source;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_a_1_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        releaseack_1_ready;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        putfull_1_ready;	// src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeIn_1_c_ready =
    c_probeack_1 | (c_release_1 ? releaseack_1_ready : putfull_1_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :161:45, :181:28, :182:25, :184:{32,38}
  wire [12:0] _c_first_beats1_decode_T_5 = 13'h3F << nodeIn_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  c_first_beats1_decode_1 = ~(_c_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        c_first_beats1_opdata_1 = nodeIn_1_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [2:0]  c_first_beats1_1 = c_first_beats1_opdata_1 ? c_first_beats1_decode_1 : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [2:0]  c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  c_first_counter1_1 = c_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        c_first_1 = c_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        c_first_last_1 = c_first_counter_1 == 3'h1 | c_first_beats1_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        c_first_done_1 = c_first_last_1 & _c_first_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  c_first_count_1 = c_first_beats1_1 & ~c_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        releaseack_1_valid = nodeIn_1_c_valid & c_release_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45, :181:28, :192:79
  wire [2:0]  releaseack_1_bits_size = releaseack_bits_d_1_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [4:0]  releaseack_1_bits_source = releaseack_bits_d_1_source;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  put_what_1 = c_releasedata_1 ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:133:51, :160:45, :195:25
  wire [4:0]  put_who_1 = c_releasedata_1 ? nodeIn_1_c_bits_source : c_trackerSrc_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :196:25
  wire        putfull_1_valid = nodeIn_1_c_valid & (c_probeackdata_1 | c_releasedata_1);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45, :160:45, :182:25, :197:{35,54}
  assign putfull_bits_a_1_source = {put_what_1, put_who_1};	// src/main/scala/tilelink/Broadcast.scala:195:25, :196:25, :198:38, src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_legal_1 = nodeIn_1_c_bits_size != 3'h7;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Parameters.scala:673:26
  wire [2:0]  putfull_1_bits_size = putfull_bits_a_1_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [6:0]  putfull_1_bits_source = putfull_bits_a_1_source;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0] putfull_1_bits_address = putfull_bits_a_1_address;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_1_bits_mask = putfull_bits_a_1_mask;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_1_bits_data = putfull_bits_a_1_data;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  putfull_bits_a_mask_sizeOH_shiftAmount_1 = nodeIn_1_c_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  _putfull_bits_a_mask_sizeOH_T_4 =
    4'h1 << putfull_bits_a_mask_sizeOH_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, :64:49, :65:12
  wire [2:0]  putfull_bits_a_mask_sizeOH_1 = {_putfull_bits_a_mask_sizeOH_T_4[2:1], 1'h1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:202:81, :209:26, :215:29
  wire        _putfull_bits_a_mask_T_2 = nodeIn_1_c_bits_size > 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:206:21
  wire        putfull_bits_a_mask_size_3 = putfull_bits_a_mask_sizeOH_1[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_3 = nodeIn_1_c_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_eq_15 = putfull_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_nbit_3 = ~putfull_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_14 = putfull_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_14 =
    _putfull_bits_a_mask_T_2 | putfull_bits_a_mask_size_3 & putfull_bits_a_mask_eq_14;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_acc_15 =
    _putfull_bits_a_mask_T_2 | putfull_bits_a_mask_size_3 & putfull_bits_a_mask_eq_15;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_4 = putfull_bits_a_mask_sizeOH_1[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_4 = nodeIn_1_c_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_4 = ~putfull_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_16 =
    putfull_bits_a_mask_eq_14 & putfull_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_16 =
    putfull_bits_a_mask_acc_14 | putfull_bits_a_mask_size_4 & putfull_bits_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_17 =
    putfull_bits_a_mask_eq_14 & putfull_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_17 =
    putfull_bits_a_mask_acc_14 | putfull_bits_a_mask_size_4 & putfull_bits_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_18 =
    putfull_bits_a_mask_eq_15 & putfull_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_18 =
    putfull_bits_a_mask_acc_15 | putfull_bits_a_mask_size_4 & putfull_bits_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_19 =
    putfull_bits_a_mask_eq_15 & putfull_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_19 =
    putfull_bits_a_mask_acc_15 | putfull_bits_a_mask_size_4 & putfull_bits_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_5 = putfull_bits_a_mask_sizeOH_1[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_5 = nodeIn_1_c_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_5 = ~putfull_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_20 =
    putfull_bits_a_mask_eq_16 & putfull_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_20 =
    putfull_bits_a_mask_acc_16 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_21 =
    putfull_bits_a_mask_eq_16 & putfull_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_21 =
    putfull_bits_a_mask_acc_16 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_22 =
    putfull_bits_a_mask_eq_17 & putfull_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_22 =
    putfull_bits_a_mask_acc_17 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_23 =
    putfull_bits_a_mask_eq_17 & putfull_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_23 =
    putfull_bits_a_mask_acc_17 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_24 =
    putfull_bits_a_mask_eq_18 & putfull_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_24 =
    putfull_bits_a_mask_acc_18 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_25 =
    putfull_bits_a_mask_eq_18 & putfull_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_25 =
    putfull_bits_a_mask_acc_18 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_26 =
    putfull_bits_a_mask_eq_19 & putfull_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_26 =
    putfull_bits_a_mask_acc_19 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_27 =
    putfull_bits_a_mask_eq_19 & putfull_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_27 =
    putfull_bits_a_mask_acc_19 | putfull_bits_a_mask_size_5 & putfull_bits_a_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  putfull_bits_a_mask_lo_lo_1 =
    {putfull_bits_a_mask_acc_21, putfull_bits_a_mask_acc_20};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_lo_hi_1 =
    {putfull_bits_a_mask_acc_23, putfull_bits_a_mask_acc_22};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_lo_1 =
    {putfull_bits_a_mask_lo_hi_1, putfull_bits_a_mask_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  putfull_bits_a_mask_hi_lo_1 =
    {putfull_bits_a_mask_acc_25, putfull_bits_a_mask_acc_24};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_hi_hi_1 =
    {putfull_bits_a_mask_acc_27, putfull_bits_a_mask_acc_26};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_hi_1 =
    {putfull_bits_a_mask_hi_hi_1, putfull_bits_a_mask_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  assign putfull_bits_a_1_mask = {putfull_bits_a_mask_hi_1, putfull_bits_a_mask_lo_1};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire [12:0] _decode_T_29 = 13'h3F << releaseack_1_bits_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_7 = ~(_decode_T_29[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_33 = 13'h3F << _GEN_6;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_8 = ~(_decode_T_33[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  reg  [2:0]  beatsLeft_2;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_2 = beatsLeft_2 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_2 = idle_2 & nodeIn_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_2_1 = ~releaseack_1_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_2_0 = readys_2_0 & releaseack_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_2_1 = readys_2_1 & d_normal_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        prefixOR_1_2 = winner_2_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeIn_d_valid_T_5 = releaseack_1_valid | d_normal_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  wire [2:0]  maskedBeats_1_2 = winner_2_1 & opdata_8 ? decode_8 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [2:0]  initBeats_2 = maskedBeats_1_2;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_2_0 = idle_2 ? winner_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_2_0 = idle_2 ? readys_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_2_1 = idle_2 ? readys_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign releaseack_1_ready = nodeIn_1_d_ready & allowed_2_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:181:28
  assign d_normal_1_ready = nodeIn_1_d_ready & allowed_2_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_1_d_valid =
    idle_2
      ? _nodeIn_d_valid_T_5
      : state_2_0 & releaseack_1_valid | state_2_1 & d_normal_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_1_d_bits_corrupt = muxState_2_1 & d_normal_1_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_1_d_bits_data = muxState_2_1 ? d_normal_1_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeIn_1_d_bits_denied = muxState_2_1 & d_normal_1_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_1_d_bits_sink = muxState_2_1 ? d_normal_1_bits_sink : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_1_d_bits_source =
    (muxState_2_0 ? releaseack_1_bits_source : 5'h0)
    | (muxState_2_1 ? d_normal_1_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_1_d_bits_size =
    (muxState_2_0 ? releaseack_1_bits_size : 3'h0)
    | (muxState_2_1 ? d_normal_1_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_1_d_bits_param = muxState_2_1 ? d_normal_1_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_1_d_bits_opcode =
    (muxState_2_0 ? 3'h6 : 3'h0) | (muxState_2_1 ? d_normal_1_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _decode_T_37 = 13'h3F << putfull_1_bits_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_9 = ~(_decode_T_37[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_41 = 13'h3F << _TLBroadcastTracker_4_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_10 = ~(_decode_T_41[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_10 = ~(_TLBroadcastTracker_4_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_45 = 13'h3F << _TLBroadcastTracker_5_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_11 = ~(_decode_T_45[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_11 = ~(_TLBroadcastTracker_5_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_49 = 13'h3F << _TLBroadcastTracker_6_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_12 = ~(_decode_T_49[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_12 = ~(_TLBroadcastTracker_6_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_53 = 13'h3F << _TLBroadcastTracker_7_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_13 = ~(_decode_T_53[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_13 = ~(_TLBroadcastTracker_7_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [2:0]  beatsLeft_3;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_3 = beatsLeft_3 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_3 = idle_3 & x1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_lo_1 = {_TLBroadcastTracker_4_io_out_a_valid, putfull_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [1:0]  readys_hi_hi_1 =
    {_TLBroadcastTracker_7_io_out_a_valid, _TLBroadcastTracker_6_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  readys_hi_1 = {readys_hi_hi_1, _TLBroadcastTracker_5_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        readys_3_4 = ~(readys_hi_1[1] | readys_hi_1[0] | (|readys_lo_1));	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_3_3 = ~(readys_hi_1[0] | readys_lo_1[1] | readys_lo_1[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_3_2 = ~(|readys_lo_1);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        readys_3_1 = ~(readys_lo_1[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        winner_3_0 = readys_3_0 & putfull_1_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:182:25
  wire        winner_3_1 = readys_3_1 & _TLBroadcastTracker_4_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_3_2 = readys_3_2 & _TLBroadcastTracker_5_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_3_3 = readys_3_3 & _TLBroadcastTracker_6_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_3_4 = readys_3_4 & _TLBroadcastTracker_7_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        prefixOR_1_3 = winner_3_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_1 = prefixOR_1_3 | winner_3_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_1 = prefixOR_2_1 | winner_3_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_1 = prefixOR_3_1 | winner_3_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T_14 =
    putfull_1_valid | _TLBroadcastTracker_4_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [2:0]  maskedBeats_0_3 = winner_3_0 ? decode_9 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [2:0]  maskedBeats_1_3 = winner_3_1 & opdata_10 ? decode_10 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_2_1 = winner_3_2 & opdata_11 ? decode_11 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_3_1 = winner_3_3 & opdata_12 ? decode_12 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_4_1 = winner_3_4 & opdata_13 ? decode_13 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  initBeats_3 =
    maskedBeats_0_3 | maskedBeats_1_3 | maskedBeats_2_1 | maskedBeats_3_1
    | maskedBeats_4_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  assign muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_3 = idle_3 ? winner_3_3 : state_3_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_3_4 = idle_3 ? winner_3_4 : state_3_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  assign x1_nodeOut_a_bits_user_amba_prot_bufferable = muxState_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_a_bits_user_amba_prot_modifiable = muxState_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_a_bits_user_amba_prot_readalloc = muxState_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_a_bits_user_amba_prot_writealloc = muxState_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_a_bits_user_amba_prot_privileged = muxState_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_a_bits_user_amba_prot_secure = muxState_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        allowed_3_0 = idle_3 ? readys_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3_1 = idle_3 ? readys_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3_2 = idle_3 ? readys_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3_3 = idle_3 ? readys_3_3 : state_3_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_3_4 = idle_3 ? readys_3_4 : state_3_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign putfull_1_ready = x1_nodeOut_a_ready & allowed_3_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:182:25
  assign x1_nodeOut_a_valid =
    idle_3
      ? _nodeOut_a_valid_T_14 | _TLBroadcastTracker_5_io_out_a_valid
        | _TLBroadcastTracker_6_io_out_a_valid | _TLBroadcastTracker_7_io_out_a_valid
      : state_3_0 & putfull_1_valid | state_3_1 & _TLBroadcastTracker_4_io_out_a_valid
        | state_3_2 & _TLBroadcastTracker_5_io_out_a_valid | state_3_3
        & _TLBroadcastTracker_6_io_out_a_valid | state_3_4
        & _TLBroadcastTracker_7_io_out_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign x1_nodeOut_a_bits_data =
    (muxState_3_0 ? putfull_1_bits_data : 64'h0)
    | (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_data : 64'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_data : 64'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_data : 64'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign x1_nodeOut_a_bits_mask =
    (muxState_3_0 ? putfull_1_bits_mask : 8'h0)
    | (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_mask : 8'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_mask : 8'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_mask : 8'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_a_bits_address =
    (muxState_3_0 ? putfull_1_bits_address : 32'h0)
    | (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_address : 32'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_address : 32'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_address : 32'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_a_bits_source =
    (muxState_3_0 ? putfull_1_bits_source : 7'h0)
    | (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_source : 7'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_source : 7'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_source : 7'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_source : 7'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_a_bits_size =
    (muxState_3_0 ? putfull_1_bits_size : 3'h0)
    | (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_size : 3'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_size : 3'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_size : 3'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign x1_nodeOut_a_bits_param =
    (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_param : 3'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_param : 3'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_param : 3'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign x1_nodeOut_a_bits_opcode =
    (muxState_3_1 ? _TLBroadcastTracker_4_io_out_a_bits_opcode : 3'h0)
    | (muxState_3_2 ? _TLBroadcastTracker_5_io_out_a_bits_opcode : 3'h0)
    | (muxState_3_3 ? _TLBroadcastTracker_6_io_out_a_bits_opcode : 3'h0)
    | (muxState_3_4 ? _TLBroadcastTracker_7_io_out_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  reg         probe_todo_1;	// src/main/scala/tilelink/Broadcast.scala:215:31
  assign probe_busy_1 = probe_todo_1;	// src/main/scala/tilelink/Broadcast.scala:215:31, :219:35
  reg  [25:0] probe_line_1;	// src/main/scala/tilelink/Broadcast.scala:216:27
  reg  [1:0]  probe_perms_1;	// src/main/scala/tilelink/Broadcast.scala:217:28
  assign nodeIn_b_bits_b_1_param = probe_perms_1;	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  probe_next_1 = {1'h0, probe_todo_1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :218:35, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  assign nodeIn_1_b_valid = probe_busy_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:219:35
  assign nodeIn_b_bits_b_1_address = {probe_line_1, 6'h0};	// src/main/scala/tilelink/Broadcast.scala:216:27, :225:46, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_1_b_bits_param = nodeIn_b_bits_b_1_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_1_b_bits_address = nodeIn_b_bits_b_1_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  wire        nodeIn_b_bits_b_mask_eq_15 = nodeIn_b_bits_b_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_3 = ~nodeIn_b_bits_b_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_14 = nodeIn_b_bits_b_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_4 = ~nodeIn_b_bits_b_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_16 =
    nodeIn_b_bits_b_mask_eq_14 & nodeIn_b_bits_b_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_17 =
    nodeIn_b_bits_b_mask_eq_14 & nodeIn_b_bits_b_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_18 =
    nodeIn_b_bits_b_mask_eq_15 & nodeIn_b_bits_b_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_19 =
    nodeIn_b_bits_b_mask_eq_15 & nodeIn_b_bits_b_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_5 = ~nodeIn_b_bits_b_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_20 =
    nodeIn_b_bits_b_mask_eq_16 & nodeIn_b_bits_b_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_21 =
    nodeIn_b_bits_b_mask_eq_16 & nodeIn_b_bits_b_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_22 =
    nodeIn_b_bits_b_mask_eq_17 & nodeIn_b_bits_b_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_23 =
    nodeIn_b_bits_b_mask_eq_17 & nodeIn_b_bits_b_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_24 =
    nodeIn_b_bits_b_mask_eq_18 & nodeIn_b_bits_b_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_25 =
    nodeIn_b_bits_b_mask_eq_18 & nodeIn_b_bits_b_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_26 =
    nodeIn_b_bits_b_mask_eq_19 & nodeIn_b_bits_b_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_27 =
    nodeIn_b_bits_b_mask_eq_19 & nodeIn_b_bits_b_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        _a_first_T_1 = nodeIn_1_a_ready & nodeIn_1_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [12:0] _a_first_beats1_decode_T_5 = 13'h3F << nodeIn_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  a_first_beats1_decode_1 = ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        a_first_beats1_opdata_1 = ~(nodeIn_1_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [2:0]  a_first_beats1_1 = a_first_beats1_opdata_1 ? a_first_beats1_decode_1 : 3'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [2:0]  a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  a_first_counter1_1 = a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_first_last_1 = a_first_counter_1 == 3'h1 | a_first_beats1_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        a_first_done_1 = a_first_last_1 & _a_first_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  a_first_count_1 = a_first_beats1_1 & ~a_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [1:0]  freeTrackers_lo_1 =
    {_TLBroadcastTracker_5_io_idle, _TLBroadcastTracker_4_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [1:0]  freeTrackers_hi_1 =
    {_TLBroadcastTracker_7_io_idle, _TLBroadcastTracker_6_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [3:0]  freeTrackers_1 = {freeTrackers_hi_1, freeTrackers_lo_1};	// src/main/scala/tilelink/Broadcast.scala:234:64
  wire        freeTracker_1 = |freeTrackers_1;	// src/main/scala/tilelink/Broadcast.scala:234:64, :235:38
  wire [1:0]  matchTrackers_lo_1 =
    {_TLBroadcastTracker_5_io_line == nodeIn_1_a_bits_address[31:6],
     _TLBroadcastTracker_4_io_line == nodeIn_1_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [1:0]  matchTrackers_hi_1 =
    {_TLBroadcastTracker_7_io_line == nodeIn_1_a_bits_address[31:6],
     _TLBroadcastTracker_6_io_line == nodeIn_1_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [3:0]  matchTrackers_1 = {matchTrackers_hi_1, matchTrackers_lo_1};	// src/main/scala/tilelink/Broadcast.scala:236:100
  wire        matchTracker_1 = |matchTrackers_1;	// src/main/scala/tilelink/Broadcast.scala:236:100, :237:40
  wire [2:0]  _allocTracker_T_11 = freeTrackers_1[2:0] | {freeTrackers_1[1:0], 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :234:64, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  allocTracker_1 =
    {1'h0,
     {~(_allocTracker_T_11 | {_allocTracker_T_11[0], 2'h0}), 1'h1} & freeTrackers_1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :181:28, :182:25, :192:66, :197:100, :234:64, :238:{39,41}, :256:51, :267:59, :270:52, src/main/scala/tilelink/Edges.scala:93:28, :107:36, :473:17, :616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  selectTracker_1 = matchTracker_1 ? {1'h0, matchTrackers_1} : allocTracker_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :236:100, :237:40, :238:39, :239:30, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  trackerReadys_lo_1 =
    {_TLBroadcastTracker_5_io_in_a_ready, _TLBroadcastTracker_4_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [1:0]  trackerReadys_hi_1 =
    {_TLBroadcastTracker_7_io_in_a_ready, _TLBroadcastTracker_6_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [3:0]  trackerReadys_1 = {trackerReadys_hi_1, trackerReadys_lo_1};	// src/main/scala/tilelink/Broadcast.scala:240:63
  wire [3:0]  filter_io_request_bits_mshr_lo_2 = selectTracker_1[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:239:30, :241:41
  wire        trackerReady_1 = |(filter_io_request_bits_mshr_lo_2 & trackerReadys_1);	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:240:63, :241:{41,58}
  assign nodeIn_1_a_ready = (~a_first_1 | _filter_1_io_request_ready) & trackerReady_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :241:58, :243:{22,31,59}, src/main/scala/tilelink/Edges.scala:232:25
  wire        filter_io_request_bits_mshr_hi_2 = selectTracker_1[4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35
  wire        _GEN_10 = ~a_first_1 | _filter_1_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26, :243:22, :245:59, src/main/scala/tilelink/Edges.scala:232:25
  wire [3:0]  _filter_io_request_bits_mshr_T_8 =
    {3'h0, filter_io_request_bits_mshr_hi_2} | filter_io_request_bits_mshr_lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_hi_3 = _filter_io_request_bits_mshr_T_8[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_lo_3 = _filter_io_request_bits_mshr_T_8[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire        filter_io_request_bits_needT_acq_needT_1 =
    nodeIn_1_a_bits_param == 3'h2 | nodeIn_1_a_bits_param == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        others_1 = ~_filter_1_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:{52,54}
  wire        todo_1 = others_1;	// src/main/scala/tilelink/Broadcast.scala:257:52, :258:21
  wire        responseCount_1 = todo_1;	// src/main/scala/tilelink/Broadcast.scala:258:21, :268:35
  wire        _sack_T_3 = ~probe_busy_1 & _filter_1_io_response_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :219:35, :259:35
  wire [1:0]  responseMSHR_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire        responseMSHR_0_1 = responseMSHR_shiftAmount_1 == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, :269:85, src/main/scala/tilelink/Edges.scala:658:17
  wire        responseMSHR_1_1 = responseMSHR_shiftAmount_1 == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:133:51, :269:85
  wire        responseMSHR_2_1 = responseMSHR_shiftAmount_1 == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25, :269:85
  wire        responseMSHR_3_1 = &responseMSHR_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  wire [1:0]  d_what_2 = x1_nodeOut_1_d_bits_source[6:5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37
  wire        d_drop_2 = d_what_2 == 2'h1;	// src/main/scala/tilelink/Broadcast.scala:118:37, :119:27, :133:51
  wire        d_hasData_2 = x1_nodeOut_1_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_mshr_2;	// src/main/scala/chisel3/util/OneHot.scala:32:10
  wire        d_normal_2_ready;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_2_valid;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        _GEN_11 = d_normal_2_ready & d_normal_2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _GEN_12 = {10'h0, d_normal_2_bits_size};	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/util/package.scala:243:71
  wire [12:0] _beats1_decode_T_9 = 13'h3F << _GEN_12;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  beats1_decode_2 = ~(_beats1_decode_T_9[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [2:0]  d_normal_2_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        beats1_opdata_2 = d_normal_2_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire        opdata_15 = d_normal_2_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  beats1_2 = beats1_opdata_2 ? beats1_decode_2 : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [2:0]  counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  counter1_2 = counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first_2 = counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_last_2 = counter_2 == 3'h1 | beats1_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        done_2 = d_last_2 & _GEN_11;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  count_2 = beats1_2 & ~counter1_2;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [4:0]  d_normal_2_bits_source;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_trackerOH_lo_2 =
    {_TLBroadcastTracker_9_io_need_d
       & _TLBroadcastTracker_9_io_source == d_normal_2_bits_source,
     _TLBroadcastTracker_8_io_need_d
       & _TLBroadcastTracker_8_io_source == d_normal_2_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [1:0]  d_trackerOH_hi_2 =
    {_TLBroadcastTracker_11_io_need_d
       & _TLBroadcastTracker_11_io_source == d_normal_2_bits_source,
     _TLBroadcastTracker_10_io_need_d
       & _TLBroadcastTracker_10_io_source == d_normal_2_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [3:0]  _d_trackerOH_T_26 = {d_trackerOH_hi_2, d_trackerOH_lo_2};	// src/main/scala/tilelink/Broadcast.scala:123:102
  reg  [3:0]  d_trackerOH_r_2;	// src/main/scala/util/package.scala:88:63
  wire [3:0]  d_trackerOH_2 = d_first_2 ? _d_trackerOH_T_26 : d_trackerOH_r_2;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:88:{42,63}
  assign x1_nodeOut_1_d_ready = d_normal_2_ready | d_drop_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :128:50
  assign d_normal_2_valid = x1_nodeOut_1_d_valid & ~d_drop_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :129:48
  assign d_normal_2_bits_source = x1_nodeOut_1_d_bits_source[4:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26, :130:21
  assign d_normal_2_bits_opcode =
    d_what_2[1] ? (d_hasData_2 ? 3'h5 : 3'h6) : x1_nodeOut_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37, :121:26, :130:21, :131:{19,24}, :132:{30,36}, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_normal_2_bits_param =
    d_what_2[1] & d_hasData_2 ? {1'h0, ~(d_what_2[0])} : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :118:37, :121:26, :130:21, :131:{19,24}, :133:{30,36,51,58}, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  d_mshr_hi_2 = d_trackerOH_2[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:88:42
  wire [1:0]  d_mshr_lo_2 = d_trackerOH_2[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:88:42
  assign d_mshr_2 = {|d_mshr_hi_2, d_mshr_hi_2[1] | d_mshr_lo_2[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [1:0]  d_normal_2_bits_sink = d_mshr_2;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_response_2 = d_hasData_2 | ~(d_what_2[1]);	// src/main/scala/tilelink/Broadcast.scala:118:37, :131:19, :140:{34,37}, src/main/scala/tilelink/Edges.scala:107:36
  wire        _GEN_13 = x1_nodeOut_1_d_ready & x1_nodeOut_1_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        c_probeack_2 = nodeIn_2_c_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45
  wire        c_probeackdata_2 = nodeIn_2_c_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45
  wire        c_releasedata_2 = &nodeIn_2_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45
  wire        c_release_2 = nodeIn_2_c_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45
  wire        c_trackerOH_0_2 =
    _TLBroadcastTracker_8_io_line == nodeIn_2_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_1_2 =
    _TLBroadcastTracker_9_io_line == nodeIn_2_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_2_2 =
    _TLBroadcastTracker_10_io_line == nodeIn_2_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_3_2 =
    _TLBroadcastTracker_11_io_line == nodeIn_2_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire [4:0]  c_trackerSrc_2 =
    (c_trackerOH_0_2 ? _TLBroadcastTracker_8_io_source : 5'h0)
    | (c_trackerOH_1_2 ? _TLBroadcastTracker_9_io_source : 5'h0)
    | (c_trackerOH_2_2 ? _TLBroadcastTracker_10_io_source : 5'h0)
    | (c_trackerOH_3_2 ? _TLBroadcastTracker_11_io_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :162:55
  wire        whoC_2 = nodeIn_2_c_bits_source == 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        CisN_2 =
    nodeIn_2_c_bits_param == 3'h1 | nodeIn_2_c_bits_param == 3'h2
    | nodeIn_2_c_bits_param == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:167:34, :168:{34,57}, :169:34
  wire        _c_first_T_2 = nodeIn_2_c_ready & nodeIn_2_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        _clearOH_T_9 = c_probeack_2 | c_probeackdata_2;	// src/main/scala/tilelink/Broadcast.scala:158:45, :159:45, :170:50
  wire        clearOH_2 = _c_first_T_2 & _clearOH_T_9 & CisN_2 & whoC_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Broadcast.scala:168:57, :170:{24,50}
  wire        _GEN_14 = _c_first_T_2 & c_probeack_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:158:45, :175:40
  wire        _filter_io_release_bits_keepB_T_2 = nodeIn_2_c_bits_param == 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:27
  wire        _GEN_15 = _filter_io_release_bits_keepB_T_2 | nodeIn_2_c_bits_param == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:{27,50}, :178:27
  wire [6:0]  putfull_bits_a_2_source;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_a_2_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        releaseack_2_ready;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        putfull_2_ready;	// src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeIn_2_c_ready =
    c_probeack_2 | (c_release_2 ? releaseack_2_ready : putfull_2_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :161:45, :181:28, :182:25, :184:{32,38}
  wire [12:0] _c_first_beats1_decode_T_9 = 13'h3F << nodeIn_2_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  c_first_beats1_decode_2 = ~(_c_first_beats1_decode_T_9[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        c_first_beats1_opdata_2 = nodeIn_2_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [2:0]  c_first_beats1_2 = c_first_beats1_opdata_2 ? c_first_beats1_decode_2 : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [2:0]  c_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  c_first_counter1_2 = c_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        c_first_2 = c_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        c_first_last_2 = c_first_counter_2 == 3'h1 | c_first_beats1_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        c_first_done_2 = c_first_last_2 & _c_first_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  c_first_count_2 = c_first_beats1_2 & ~c_first_counter1_2;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        releaseack_2_valid = nodeIn_2_c_valid & c_release_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45, :181:28, :192:79
  wire [2:0]  releaseack_2_bits_size = releaseack_bits_d_2_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [4:0]  releaseack_2_bits_source = releaseack_bits_d_2_source;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  put_what_2 = c_releasedata_2 ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:133:51, :160:45, :195:25
  wire [4:0]  put_who_2 = c_releasedata_2 ? nodeIn_2_c_bits_source : c_trackerSrc_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :196:25
  wire        putfull_2_valid = nodeIn_2_c_valid & (c_probeackdata_2 | c_releasedata_2);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45, :160:45, :182:25, :197:{35,54}
  assign putfull_bits_a_2_source = {put_what_2, put_who_2};	// src/main/scala/tilelink/Broadcast.scala:195:25, :196:25, :198:38, src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_legal_2 = nodeIn_2_c_bits_size != 3'h7;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Parameters.scala:673:26
  wire [2:0]  putfull_2_bits_size = putfull_bits_a_2_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [6:0]  putfull_2_bits_source = putfull_bits_a_2_source;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0] putfull_2_bits_address = putfull_bits_a_2_address;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_2_bits_mask = putfull_bits_a_2_mask;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_2_bits_data = putfull_bits_a_2_data;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  putfull_bits_a_mask_sizeOH_shiftAmount_2 = nodeIn_2_c_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  _putfull_bits_a_mask_sizeOH_T_7 =
    4'h1 << putfull_bits_a_mask_sizeOH_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35, :64:49, :65:12
  wire [2:0]  putfull_bits_a_mask_sizeOH_2 = {_putfull_bits_a_mask_sizeOH_T_7[2:1], 1'h1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:202:81, :209:26, :215:29
  wire        _putfull_bits_a_mask_T_4 = nodeIn_2_c_bits_size > 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:206:21
  wire        putfull_bits_a_mask_size_6 = putfull_bits_a_mask_sizeOH_2[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_6 = nodeIn_2_c_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_eq_29 = putfull_bits_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_nbit_6 = ~putfull_bits_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_28 = putfull_bits_a_mask_nbit_6;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_28 =
    _putfull_bits_a_mask_T_4 | putfull_bits_a_mask_size_6 & putfull_bits_a_mask_eq_28;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_acc_29 =
    _putfull_bits_a_mask_T_4 | putfull_bits_a_mask_size_6 & putfull_bits_a_mask_eq_29;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_7 = putfull_bits_a_mask_sizeOH_2[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_7 = nodeIn_2_c_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_7 = ~putfull_bits_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_30 =
    putfull_bits_a_mask_eq_28 & putfull_bits_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_30 =
    putfull_bits_a_mask_acc_28 | putfull_bits_a_mask_size_7 & putfull_bits_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_31 =
    putfull_bits_a_mask_eq_28 & putfull_bits_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_31 =
    putfull_bits_a_mask_acc_28 | putfull_bits_a_mask_size_7 & putfull_bits_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_32 =
    putfull_bits_a_mask_eq_29 & putfull_bits_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_32 =
    putfull_bits_a_mask_acc_29 | putfull_bits_a_mask_size_7 & putfull_bits_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_33 =
    putfull_bits_a_mask_eq_29 & putfull_bits_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_33 =
    putfull_bits_a_mask_acc_29 | putfull_bits_a_mask_size_7 & putfull_bits_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_8 = putfull_bits_a_mask_sizeOH_2[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_8 = nodeIn_2_c_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_8 = ~putfull_bits_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_34 =
    putfull_bits_a_mask_eq_30 & putfull_bits_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_34 =
    putfull_bits_a_mask_acc_30 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_35 =
    putfull_bits_a_mask_eq_30 & putfull_bits_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_35 =
    putfull_bits_a_mask_acc_30 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_36 =
    putfull_bits_a_mask_eq_31 & putfull_bits_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_36 =
    putfull_bits_a_mask_acc_31 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_37 =
    putfull_bits_a_mask_eq_31 & putfull_bits_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_37 =
    putfull_bits_a_mask_acc_31 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_38 =
    putfull_bits_a_mask_eq_32 & putfull_bits_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_38 =
    putfull_bits_a_mask_acc_32 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_39 =
    putfull_bits_a_mask_eq_32 & putfull_bits_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_39 =
    putfull_bits_a_mask_acc_32 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_40 =
    putfull_bits_a_mask_eq_33 & putfull_bits_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_40 =
    putfull_bits_a_mask_acc_33 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_41 =
    putfull_bits_a_mask_eq_33 & putfull_bits_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_41 =
    putfull_bits_a_mask_acc_33 | putfull_bits_a_mask_size_8 & putfull_bits_a_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  putfull_bits_a_mask_lo_lo_2 =
    {putfull_bits_a_mask_acc_35, putfull_bits_a_mask_acc_34};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_lo_hi_2 =
    {putfull_bits_a_mask_acc_37, putfull_bits_a_mask_acc_36};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_lo_2 =
    {putfull_bits_a_mask_lo_hi_2, putfull_bits_a_mask_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  putfull_bits_a_mask_hi_lo_2 =
    {putfull_bits_a_mask_acc_39, putfull_bits_a_mask_acc_38};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_hi_hi_2 =
    {putfull_bits_a_mask_acc_41, putfull_bits_a_mask_acc_40};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_hi_2 =
    {putfull_bits_a_mask_hi_hi_2, putfull_bits_a_mask_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  assign putfull_bits_a_2_mask = {putfull_bits_a_mask_hi_2, putfull_bits_a_mask_lo_2};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire [12:0] _decode_T_57 = 13'h3F << releaseack_2_bits_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_14 = ~(_decode_T_57[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_61 = 13'h3F << _GEN_12;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_15 = ~(_decode_T_61[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  reg  [2:0]  beatsLeft_4;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_4 = beatsLeft_4 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_4 = idle_4 & nodeIn_2_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_4_1 = ~releaseack_2_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_4_0 = readys_4_0 & releaseack_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_4_1 = readys_4_1 & d_normal_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        prefixOR_1_4 = winner_4_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeIn_d_valid_T_10 = releaseack_2_valid | d_normal_2_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  wire [2:0]  maskedBeats_1_4 = winner_4_1 & opdata_15 ? decode_15 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [2:0]  initBeats_4 = maskedBeats_1_4;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_4_1 = idle_4 ? winner_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_4_0 = idle_4 ? readys_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_4_1 = idle_4 ? readys_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign releaseack_2_ready = nodeIn_2_d_ready & allowed_4_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:181:28
  assign d_normal_2_ready = nodeIn_2_d_ready & allowed_4_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_2_d_valid =
    idle_4
      ? _nodeIn_d_valid_T_10
      : state_4_0 & releaseack_2_valid | state_4_1 & d_normal_2_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_2_d_bits_corrupt = muxState_4_1 & d_normal_2_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_2_d_bits_data = muxState_4_1 ? d_normal_2_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeIn_2_d_bits_denied = muxState_4_1 & d_normal_2_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_2_d_bits_sink = muxState_4_1 ? d_normal_2_bits_sink : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_2_d_bits_source =
    (muxState_4_0 ? releaseack_2_bits_source : 5'h0)
    | (muxState_4_1 ? d_normal_2_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_2_d_bits_size =
    (muxState_4_0 ? releaseack_2_bits_size : 3'h0)
    | (muxState_4_1 ? d_normal_2_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_2_d_bits_param = muxState_4_1 ? d_normal_2_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_2_d_bits_opcode =
    (muxState_4_0 ? 3'h6 : 3'h0) | (muxState_4_1 ? d_normal_2_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _decode_T_65 = 13'h3F << putfull_2_bits_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_16 = ~(_decode_T_65[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_69 = 13'h3F << _TLBroadcastTracker_8_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_17 = ~(_decode_T_69[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_17 = ~(_TLBroadcastTracker_8_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_73 = 13'h3F << _TLBroadcastTracker_9_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_18 = ~(_decode_T_73[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_18 = ~(_TLBroadcastTracker_9_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_77 = 13'h3F << _TLBroadcastTracker_10_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_19 = ~(_decode_T_77[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_19 = ~(_TLBroadcastTracker_10_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_81 = 13'h3F << _TLBroadcastTracker_11_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_20 = ~(_decode_T_81[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_20 = ~(_TLBroadcastTracker_11_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [2:0]  beatsLeft_5;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_5 = beatsLeft_5 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_5 = idle_5 & x1_nodeOut_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_lo_2 = {_TLBroadcastTracker_8_io_out_a_valid, putfull_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [1:0]  readys_hi_hi_2 =
    {_TLBroadcastTracker_11_io_out_a_valid, _TLBroadcastTracker_10_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  readys_hi_2 = {readys_hi_hi_2, _TLBroadcastTracker_9_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        readys_5_4 = ~(readys_hi_2[1] | readys_hi_2[0] | (|readys_lo_2));	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_5_3 = ~(readys_hi_2[0] | readys_lo_2[1] | readys_lo_2[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_5_2 = ~(|readys_lo_2);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        readys_5_1 = ~(readys_lo_2[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        winner_5_0 = readys_5_0 & putfull_2_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:182:25
  wire        winner_5_1 = readys_5_1 & _TLBroadcastTracker_8_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_5_2 = readys_5_2 & _TLBroadcastTracker_9_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_5_3 = readys_5_3 & _TLBroadcastTracker_10_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_5_4 = readys_5_4 & _TLBroadcastTracker_11_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        prefixOR_1_5 = winner_5_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_2 = prefixOR_1_5 | winner_5_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_2 = prefixOR_2_2 | winner_5_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_2 = prefixOR_3_2 | winner_5_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T_28 =
    putfull_2_valid | _TLBroadcastTracker_8_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [2:0]  maskedBeats_0_5 = winner_5_0 ? decode_16 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [2:0]  maskedBeats_1_5 = winner_5_1 & opdata_17 ? decode_17 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_2_2 = winner_5_2 & opdata_18 ? decode_18 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_3_2 = winner_5_3 & opdata_19 ? decode_19 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_4_2 = winner_5_4 & opdata_20 ? decode_20 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  initBeats_5 =
    maskedBeats_0_5 | maskedBeats_1_5 | maskedBeats_2_2 | maskedBeats_3_2
    | maskedBeats_4_2;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_5_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_5_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  assign muxState_5_0 = idle_5 ? winner_5_0 : state_5_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5_1 = idle_5 ? winner_5_1 : state_5_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5_2 = idle_5 ? winner_5_2 : state_5_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5_3 = idle_5 ? winner_5_3 : state_5_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_5_4 = idle_5 ? winner_5_4 : state_5_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  assign x1_nodeOut_1_a_bits_user_amba_prot_bufferable = muxState_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_1_a_bits_user_amba_prot_modifiable = muxState_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_1_a_bits_user_amba_prot_readalloc = muxState_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_1_a_bits_user_amba_prot_writealloc = muxState_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_1_a_bits_user_amba_prot_privileged = muxState_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_1_a_bits_user_amba_prot_secure = muxState_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        allowed_5_0 = idle_5 ? readys_5_0 : state_5_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5_1 = idle_5 ? readys_5_1 : state_5_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5_2 = idle_5 ? readys_5_2 : state_5_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5_3 = idle_5 ? readys_5_3 : state_5_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_5_4 = idle_5 ? readys_5_4 : state_5_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign putfull_2_ready = x1_nodeOut_1_a_ready & allowed_5_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:182:25
  assign x1_nodeOut_1_a_valid =
    idle_5
      ? _nodeOut_a_valid_T_28 | _TLBroadcastTracker_9_io_out_a_valid
        | _TLBroadcastTracker_10_io_out_a_valid | _TLBroadcastTracker_11_io_out_a_valid
      : state_5_0 & putfull_2_valid | state_5_1 & _TLBroadcastTracker_8_io_out_a_valid
        | state_5_2 & _TLBroadcastTracker_9_io_out_a_valid | state_5_3
        & _TLBroadcastTracker_10_io_out_a_valid | state_5_4
        & _TLBroadcastTracker_11_io_out_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign x1_nodeOut_1_a_bits_data =
    (muxState_5_0 ? putfull_2_bits_data : 64'h0)
    | (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_data : 64'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_data : 64'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_data : 64'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign x1_nodeOut_1_a_bits_mask =
    (muxState_5_0 ? putfull_2_bits_mask : 8'h0)
    | (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_mask : 8'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_mask : 8'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_mask : 8'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_1_a_bits_address =
    (muxState_5_0 ? putfull_2_bits_address : 32'h0)
    | (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_address : 32'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_address : 32'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_address : 32'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_1_a_bits_source =
    (muxState_5_0 ? putfull_2_bits_source : 7'h0)
    | (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_source : 7'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_source : 7'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_source : 7'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_source : 7'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_1_a_bits_size =
    (muxState_5_0 ? putfull_2_bits_size : 3'h0)
    | (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_size : 3'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_size : 3'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_size : 3'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign x1_nodeOut_1_a_bits_param =
    (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_param : 3'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_param : 3'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_param : 3'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign x1_nodeOut_1_a_bits_opcode =
    (muxState_5_1 ? _TLBroadcastTracker_8_io_out_a_bits_opcode : 3'h0)
    | (muxState_5_2 ? _TLBroadcastTracker_9_io_out_a_bits_opcode : 3'h0)
    | (muxState_5_3 ? _TLBroadcastTracker_10_io_out_a_bits_opcode : 3'h0)
    | (muxState_5_4 ? _TLBroadcastTracker_11_io_out_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  reg         probe_todo_2;	// src/main/scala/tilelink/Broadcast.scala:215:31
  assign probe_busy_2 = probe_todo_2;	// src/main/scala/tilelink/Broadcast.scala:215:31, :219:35
  reg  [25:0] probe_line_2;	// src/main/scala/tilelink/Broadcast.scala:216:27
  reg  [1:0]  probe_perms_2;	// src/main/scala/tilelink/Broadcast.scala:217:28
  assign nodeIn_b_bits_b_2_param = probe_perms_2;	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  probe_next_2 = {1'h0, probe_todo_2};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :218:35, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  assign nodeIn_2_b_valid = probe_busy_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:219:35
  assign nodeIn_b_bits_b_2_address = {probe_line_2, 6'h0};	// src/main/scala/tilelink/Broadcast.scala:216:27, :225:46, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_2_b_bits_param = nodeIn_b_bits_b_2_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_2_b_bits_address = nodeIn_b_bits_b_2_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  wire        nodeIn_b_bits_b_mask_eq_29 = nodeIn_b_bits_b_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_6 = ~nodeIn_b_bits_b_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_28 = nodeIn_b_bits_b_mask_nbit_6;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_7 = ~nodeIn_b_bits_b_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_30 =
    nodeIn_b_bits_b_mask_eq_28 & nodeIn_b_bits_b_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_31 =
    nodeIn_b_bits_b_mask_eq_28 & nodeIn_b_bits_b_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_32 =
    nodeIn_b_bits_b_mask_eq_29 & nodeIn_b_bits_b_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_33 =
    nodeIn_b_bits_b_mask_eq_29 & nodeIn_b_bits_b_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_8 = ~nodeIn_b_bits_b_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_34 =
    nodeIn_b_bits_b_mask_eq_30 & nodeIn_b_bits_b_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_35 =
    nodeIn_b_bits_b_mask_eq_30 & nodeIn_b_bits_b_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_36 =
    nodeIn_b_bits_b_mask_eq_31 & nodeIn_b_bits_b_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_37 =
    nodeIn_b_bits_b_mask_eq_31 & nodeIn_b_bits_b_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_38 =
    nodeIn_b_bits_b_mask_eq_32 & nodeIn_b_bits_b_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_39 =
    nodeIn_b_bits_b_mask_eq_32 & nodeIn_b_bits_b_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_40 =
    nodeIn_b_bits_b_mask_eq_33 & nodeIn_b_bits_b_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_41 =
    nodeIn_b_bits_b_mask_eq_33 & nodeIn_b_bits_b_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        _a_first_T_2 = nodeIn_2_a_ready & nodeIn_2_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [12:0] _a_first_beats1_decode_T_9 = 13'h3F << nodeIn_2_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  a_first_beats1_decode_2 = ~(_a_first_beats1_decode_T_9[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        a_first_beats1_opdata_2 = ~(nodeIn_2_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [2:0]  a_first_beats1_2 = a_first_beats1_opdata_2 ? a_first_beats1_decode_2 : 3'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [2:0]  a_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  a_first_counter1_2 = a_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        a_first_2 = a_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_first_last_2 = a_first_counter_2 == 3'h1 | a_first_beats1_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        a_first_done_2 = a_first_last_2 & _a_first_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  a_first_count_2 = a_first_beats1_2 & ~a_first_counter1_2;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [1:0]  freeTrackers_lo_2 =
    {_TLBroadcastTracker_9_io_idle, _TLBroadcastTracker_8_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [1:0]  freeTrackers_hi_2 =
    {_TLBroadcastTracker_11_io_idle, _TLBroadcastTracker_10_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [3:0]  freeTrackers_2 = {freeTrackers_hi_2, freeTrackers_lo_2};	// src/main/scala/tilelink/Broadcast.scala:234:64
  wire        freeTracker_2 = |freeTrackers_2;	// src/main/scala/tilelink/Broadcast.scala:234:64, :235:38
  wire [1:0]  matchTrackers_lo_2 =
    {_TLBroadcastTracker_9_io_line == nodeIn_2_a_bits_address[31:6],
     _TLBroadcastTracker_8_io_line == nodeIn_2_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [1:0]  matchTrackers_hi_2 =
    {_TLBroadcastTracker_11_io_line == nodeIn_2_a_bits_address[31:6],
     _TLBroadcastTracker_10_io_line == nodeIn_2_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [3:0]  matchTrackers_2 = {matchTrackers_hi_2, matchTrackers_lo_2};	// src/main/scala/tilelink/Broadcast.scala:236:100
  wire        matchTracker_2 = |matchTrackers_2;	// src/main/scala/tilelink/Broadcast.scala:236:100, :237:40
  wire [2:0]  _allocTracker_T_20 = freeTrackers_2[2:0] | {freeTrackers_2[1:0], 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :234:64, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  allocTracker_2 =
    {1'h0,
     {~(_allocTracker_T_20 | {_allocTracker_T_20[0], 2'h0}), 1'h1} & freeTrackers_2};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :181:28, :182:25, :192:66, :197:100, :234:64, :238:{39,41}, :256:51, :267:59, :270:52, src/main/scala/tilelink/Edges.scala:93:28, :107:36, :473:17, :616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  selectTracker_2 = matchTracker_2 ? {1'h0, matchTrackers_2} : allocTracker_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :236:100, :237:40, :238:39, :239:30, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  trackerReadys_lo_2 =
    {_TLBroadcastTracker_9_io_in_a_ready, _TLBroadcastTracker_8_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [1:0]  trackerReadys_hi_2 =
    {_TLBroadcastTracker_11_io_in_a_ready, _TLBroadcastTracker_10_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [3:0]  trackerReadys_2 = {trackerReadys_hi_2, trackerReadys_lo_2};	// src/main/scala/tilelink/Broadcast.scala:240:63
  wire [3:0]  filter_io_request_bits_mshr_lo_4 = selectTracker_2[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:239:30, :241:41
  wire        trackerReady_2 = |(filter_io_request_bits_mshr_lo_4 & trackerReadys_2);	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:240:63, :241:{41,58}
  assign nodeIn_2_a_ready = (~a_first_2 | _filter_2_io_request_ready) & trackerReady_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :241:58, :243:{22,31,59}, src/main/scala/tilelink/Edges.scala:232:25
  wire        filter_io_request_bits_mshr_hi_4 = selectTracker_2[4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35
  wire        _GEN_16 = ~a_first_2 | _filter_2_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26, :243:22, :245:59, src/main/scala/tilelink/Edges.scala:232:25
  wire [3:0]  _filter_io_request_bits_mshr_T_15 =
    {3'h0, filter_io_request_bits_mshr_hi_4} | filter_io_request_bits_mshr_lo_4;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_hi_5 = _filter_io_request_bits_mshr_T_15[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_lo_5 = _filter_io_request_bits_mshr_T_15[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire        filter_io_request_bits_needT_acq_needT_2 =
    nodeIn_2_a_bits_param == 3'h2 | nodeIn_2_a_bits_param == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        others_2 = ~_filter_2_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:{52,54}
  wire        todo_2 = others_2;	// src/main/scala/tilelink/Broadcast.scala:257:52, :258:21
  wire        responseCount_2 = todo_2;	// src/main/scala/tilelink/Broadcast.scala:258:21, :268:35
  wire        _sack_T_6 = ~probe_busy_2 & _filter_2_io_response_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :219:35, :259:35
  wire [1:0]  responseMSHR_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire        responseMSHR_0_2 = responseMSHR_shiftAmount_2 == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, :269:85, src/main/scala/tilelink/Edges.scala:658:17
  wire        responseMSHR_1_2 = responseMSHR_shiftAmount_2 == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:133:51, :269:85
  wire        responseMSHR_2_2 = responseMSHR_shiftAmount_2 == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25, :269:85
  wire        responseMSHR_3_2 = &responseMSHR_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  wire [1:0]  d_what_3 = x1_nodeOut_2_d_bits_source[6:5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37
  wire        d_drop_3 = d_what_3 == 2'h1;	// src/main/scala/tilelink/Broadcast.scala:118:37, :119:27, :133:51
  wire        d_hasData_3 = x1_nodeOut_2_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_mshr_3;	// src/main/scala/chisel3/util/OneHot.scala:32:10
  wire        d_normal_3_ready;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_3_valid;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        _GEN_17 = d_normal_3_ready & d_normal_3_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _GEN_18 = {10'h0, d_normal_3_bits_size};	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/util/package.scala:243:71
  wire [12:0] _beats1_decode_T_13 = 13'h3F << _GEN_18;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  beats1_decode_3 = ~(_beats1_decode_T_13[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [2:0]  d_normal_3_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        beats1_opdata_3 = d_normal_3_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire        opdata_22 = d_normal_3_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  beats1_3 = beats1_opdata_3 ? beats1_decode_3 : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [2:0]  counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  counter1_3 = counter_3 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first_3 = counter_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_last_3 = counter_3 == 3'h1 | beats1_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        done_3 = d_last_3 & _GEN_17;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  count_3 = beats1_3 & ~counter1_3;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [4:0]  d_normal_3_bits_source;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_trackerOH_lo_3 =
    {_TLBroadcastTracker_13_io_need_d
       & _TLBroadcastTracker_13_io_source == d_normal_3_bits_source,
     _TLBroadcastTracker_12_io_need_d
       & _TLBroadcastTracker_12_io_source == d_normal_3_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [1:0]  d_trackerOH_hi_3 =
    {_TLBroadcastTracker_15_io_need_d
       & _TLBroadcastTracker_15_io_source == d_normal_3_bits_source,
     _TLBroadcastTracker_14_io_need_d
       & _TLBroadcastTracker_14_io_source == d_normal_3_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [3:0]  _d_trackerOH_T_35 = {d_trackerOH_hi_3, d_trackerOH_lo_3};	// src/main/scala/tilelink/Broadcast.scala:123:102
  reg  [3:0]  d_trackerOH_r_3;	// src/main/scala/util/package.scala:88:63
  wire [3:0]  d_trackerOH_3 = d_first_3 ? _d_trackerOH_T_35 : d_trackerOH_r_3;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:88:{42,63}
  assign x1_nodeOut_2_d_ready = d_normal_3_ready | d_drop_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :128:50
  assign d_normal_3_valid = x1_nodeOut_2_d_valid & ~d_drop_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :129:48
  assign d_normal_3_bits_source = x1_nodeOut_2_d_bits_source[4:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26, :130:21
  assign d_normal_3_bits_opcode =
    d_what_3[1] ? (d_hasData_3 ? 3'h5 : 3'h6) : x1_nodeOut_2_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37, :121:26, :130:21, :131:{19,24}, :132:{30,36}, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_normal_3_bits_param =
    d_what_3[1] & d_hasData_3 ? {1'h0, ~(d_what_3[0])} : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :118:37, :121:26, :130:21, :131:{19,24}, :133:{30,36,51,58}, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  d_mshr_hi_3 = d_trackerOH_3[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:88:42
  wire [1:0]  d_mshr_lo_3 = d_trackerOH_3[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:88:42
  assign d_mshr_3 = {|d_mshr_hi_3, d_mshr_hi_3[1] | d_mshr_lo_3[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [1:0]  d_normal_3_bits_sink = d_mshr_3;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_response_3 = d_hasData_3 | ~(d_what_3[1]);	// src/main/scala/tilelink/Broadcast.scala:118:37, :131:19, :140:{34,37}, src/main/scala/tilelink/Edges.scala:107:36
  wire        _GEN_19 = x1_nodeOut_2_d_ready & x1_nodeOut_2_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        c_probeack_3 = nodeIn_3_c_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45
  wire        c_probeackdata_3 = nodeIn_3_c_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45
  wire        c_releasedata_3 = &nodeIn_3_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45
  wire        c_release_3 = nodeIn_3_c_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45
  wire        c_trackerOH_0_3 =
    _TLBroadcastTracker_12_io_line == nodeIn_3_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_1_3 =
    _TLBroadcastTracker_13_io_line == nodeIn_3_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_2_3 =
    _TLBroadcastTracker_14_io_line == nodeIn_3_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_3_3 =
    _TLBroadcastTracker_15_io_line == nodeIn_3_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire [4:0]  c_trackerSrc_3 =
    (c_trackerOH_0_3 ? _TLBroadcastTracker_12_io_source : 5'h0)
    | (c_trackerOH_1_3 ? _TLBroadcastTracker_13_io_source : 5'h0)
    | (c_trackerOH_2_3 ? _TLBroadcastTracker_14_io_source : 5'h0)
    | (c_trackerOH_3_3 ? _TLBroadcastTracker_15_io_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :162:55
  wire        whoC_3 = nodeIn_3_c_bits_source == 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        CisN_3 =
    nodeIn_3_c_bits_param == 3'h1 | nodeIn_3_c_bits_param == 3'h2
    | nodeIn_3_c_bits_param == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:167:34, :168:{34,57}, :169:34
  wire        _c_first_T_3 = nodeIn_3_c_ready & nodeIn_3_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        _clearOH_T_13 = c_probeack_3 | c_probeackdata_3;	// src/main/scala/tilelink/Broadcast.scala:158:45, :159:45, :170:50
  wire        clearOH_3 = _c_first_T_3 & _clearOH_T_13 & CisN_3 & whoC_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Broadcast.scala:168:57, :170:{24,50}
  wire        _GEN_20 = _c_first_T_3 & c_probeack_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:158:45, :175:40
  wire        _filter_io_release_bits_keepB_T_3 = nodeIn_3_c_bits_param == 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:27
  wire        _GEN_21 = _filter_io_release_bits_keepB_T_3 | nodeIn_3_c_bits_param == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:177:{27,50}, :178:27
  wire [6:0]  putfull_bits_a_3_source;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_a_3_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        releaseack_3_ready;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        putfull_3_ready;	// src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeIn_3_c_ready =
    c_probeack_3 | (c_release_3 ? releaseack_3_ready : putfull_3_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :161:45, :181:28, :182:25, :184:{32,38}
  wire [12:0] _c_first_beats1_decode_T_13 = 13'h3F << nodeIn_3_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  c_first_beats1_decode_3 = ~(_c_first_beats1_decode_T_13[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        c_first_beats1_opdata_3 = nodeIn_3_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [2:0]  c_first_beats1_3 = c_first_beats1_opdata_3 ? c_first_beats1_decode_3 : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [2:0]  c_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  c_first_counter1_3 = c_first_counter_3 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        c_first_3 = c_first_counter_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        c_first_last_3 = c_first_counter_3 == 3'h1 | c_first_beats1_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        c_first_done_3 = c_first_last_3 & _c_first_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  c_first_count_3 = c_first_beats1_3 & ~c_first_counter1_3;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        releaseack_3_valid = nodeIn_3_c_valid & c_release_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45, :181:28, :192:79
  wire [2:0]  releaseack_3_bits_size = releaseack_bits_d_3_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [4:0]  releaseack_3_bits_source = releaseack_bits_d_3_source;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  put_what_3 = c_releasedata_3 ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:133:51, :160:45, :195:25
  wire [4:0]  put_who_3 = c_releasedata_3 ? nodeIn_3_c_bits_source : c_trackerSrc_3;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :196:25
  wire        putfull_3_valid = nodeIn_3_c_valid & (c_probeackdata_3 | c_releasedata_3);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45, :160:45, :182:25, :197:{35,54}
  assign putfull_bits_a_3_source = {put_what_3, put_who_3};	// src/main/scala/tilelink/Broadcast.scala:195:25, :196:25, :198:38, src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_legal_3 = nodeIn_3_c_bits_size != 3'h7;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Parameters.scala:673:26
  wire [2:0]  putfull_3_bits_size = putfull_bits_a_3_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [6:0]  putfull_3_bits_source = putfull_bits_a_3_source;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0] putfull_3_bits_address = putfull_bits_a_3_address;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_3_bits_mask = putfull_bits_a_3_mask;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_3_bits_data = putfull_bits_a_3_data;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  putfull_bits_a_mask_sizeOH_shiftAmount_3 = nodeIn_3_c_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  _putfull_bits_a_mask_sizeOH_T_10 =
    4'h1 << putfull_bits_a_mask_sizeOH_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35, :64:49, :65:12
  wire [2:0]  putfull_bits_a_mask_sizeOH_3 =
    {_putfull_bits_a_mask_sizeOH_T_10[2:1], 1'h1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :182:25, :192:66, :197:100, :267:59, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:202:81, :209:26, :215:29
  wire        _putfull_bits_a_mask_T_6 = nodeIn_3_c_bits_size > 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:206:21
  wire        putfull_bits_a_mask_size_9 = putfull_bits_a_mask_sizeOH_3[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_9 = nodeIn_3_c_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_eq_43 = putfull_bits_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_nbit_9 = ~putfull_bits_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_42 = putfull_bits_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_42 =
    _putfull_bits_a_mask_T_6 | putfull_bits_a_mask_size_9 & putfull_bits_a_mask_eq_42;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_acc_43 =
    _putfull_bits_a_mask_T_6 | putfull_bits_a_mask_size_9 & putfull_bits_a_mask_eq_43;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_10 = putfull_bits_a_mask_sizeOH_3[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_10 = nodeIn_3_c_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_10 = ~putfull_bits_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_44 =
    putfull_bits_a_mask_eq_42 & putfull_bits_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_44 =
    putfull_bits_a_mask_acc_42 | putfull_bits_a_mask_size_10 & putfull_bits_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_45 =
    putfull_bits_a_mask_eq_42 & putfull_bits_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_45 =
    putfull_bits_a_mask_acc_42 | putfull_bits_a_mask_size_10 & putfull_bits_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_46 =
    putfull_bits_a_mask_eq_43 & putfull_bits_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_46 =
    putfull_bits_a_mask_acc_43 | putfull_bits_a_mask_size_10 & putfull_bits_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_47 =
    putfull_bits_a_mask_eq_43 & putfull_bits_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_47 =
    putfull_bits_a_mask_acc_43 | putfull_bits_a_mask_size_10 & putfull_bits_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_11 = putfull_bits_a_mask_sizeOH_3[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_11 = nodeIn_3_c_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_11 = ~putfull_bits_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_48 =
    putfull_bits_a_mask_eq_44 & putfull_bits_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_48 =
    putfull_bits_a_mask_acc_44 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_49 =
    putfull_bits_a_mask_eq_44 & putfull_bits_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_49 =
    putfull_bits_a_mask_acc_44 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_50 =
    putfull_bits_a_mask_eq_45 & putfull_bits_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_50 =
    putfull_bits_a_mask_acc_45 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_51 =
    putfull_bits_a_mask_eq_45 & putfull_bits_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_51 =
    putfull_bits_a_mask_acc_45 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_52 =
    putfull_bits_a_mask_eq_46 & putfull_bits_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_52 =
    putfull_bits_a_mask_acc_46 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_53 =
    putfull_bits_a_mask_eq_46 & putfull_bits_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_53 =
    putfull_bits_a_mask_acc_46 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_54 =
    putfull_bits_a_mask_eq_47 & putfull_bits_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_54 =
    putfull_bits_a_mask_acc_47 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_55 =
    putfull_bits_a_mask_eq_47 & putfull_bits_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_55 =
    putfull_bits_a_mask_acc_47 | putfull_bits_a_mask_size_11 & putfull_bits_a_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  putfull_bits_a_mask_lo_lo_3 =
    {putfull_bits_a_mask_acc_49, putfull_bits_a_mask_acc_48};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_lo_hi_3 =
    {putfull_bits_a_mask_acc_51, putfull_bits_a_mask_acc_50};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_lo_3 =
    {putfull_bits_a_mask_lo_hi_3, putfull_bits_a_mask_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  putfull_bits_a_mask_hi_lo_3 =
    {putfull_bits_a_mask_acc_53, putfull_bits_a_mask_acc_52};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_hi_hi_3 =
    {putfull_bits_a_mask_acc_55, putfull_bits_a_mask_acc_54};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_hi_3 =
    {putfull_bits_a_mask_hi_hi_3, putfull_bits_a_mask_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  assign putfull_bits_a_3_mask = {putfull_bits_a_mask_hi_3, putfull_bits_a_mask_lo_3};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire [12:0] _decode_T_85 = 13'h3F << releaseack_3_bits_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_21 = ~(_decode_T_85[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_89 = 13'h3F << _GEN_18;	// src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_22 = ~(_decode_T_89[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  reg  [2:0]  beatsLeft_6;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_6 = beatsLeft_6 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_6 = idle_6 & nodeIn_3_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_6_1 = ~releaseack_3_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_6_0 = readys_6_0 & releaseack_3_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_6_1 = readys_6_1 & d_normal_3_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        prefixOR_1_6 = winner_6_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeIn_d_valid_T_15 = releaseack_3_valid | d_normal_3_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  wire [2:0]  maskedBeats_1_6 = winner_6_1 & opdata_22 ? decode_22 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  wire [2:0]  initBeats_6 = maskedBeats_1_6;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_6_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_6_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_6_0 = idle_6 ? winner_6_0 : state_6_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_6_1 = idle_6 ? winner_6_1 : state_6_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_6_0 = idle_6 ? readys_6_0 : state_6_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_6_1 = idle_6 ? readys_6_1 : state_6_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign releaseack_3_ready = nodeIn_3_d_ready & allowed_6_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:181:28
  assign d_normal_3_ready = nodeIn_3_d_ready & allowed_6_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_3_d_valid =
    idle_6
      ? _nodeIn_d_valid_T_15
      : state_6_0 & releaseack_3_valid | state_6_1 & d_normal_3_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_3_d_bits_corrupt = muxState_6_1 & d_normal_3_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_3_d_bits_data = muxState_6_1 ? d_normal_3_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeIn_3_d_bits_denied = muxState_6_1 & d_normal_3_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_3_d_bits_sink = muxState_6_1 ? d_normal_3_bits_sink : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_3_d_bits_source =
    (muxState_6_0 ? releaseack_3_bits_source : 5'h0)
    | (muxState_6_1 ? d_normal_3_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_3_d_bits_size =
    (muxState_6_0 ? releaseack_3_bits_size : 3'h0)
    | (muxState_6_1 ? d_normal_3_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_3_d_bits_param = muxState_6_1 ? d_normal_3_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:658:17
  assign nodeIn_3_d_bits_opcode =
    (muxState_6_0 ? 3'h6 : 3'h0) | (muxState_6_1 ? d_normal_3_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _decode_T_93 = 13'h3F << putfull_3_bits_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_23 = ~(_decode_T_93[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [12:0] _decode_T_97 = 13'h3F << _TLBroadcastTracker_12_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_24 = ~(_decode_T_97[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_24 = ~(_TLBroadcastTracker_12_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_101 = 13'h3F << _TLBroadcastTracker_13_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_25 = ~(_decode_T_101[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_25 = ~(_TLBroadcastTracker_13_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_105 = 13'h3F << _TLBroadcastTracker_14_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_26 = ~(_decode_T_105[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_26 = ~(_TLBroadcastTracker_14_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_109 = 13'h3F << _TLBroadcastTracker_15_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:243:71
  wire [2:0]  decode_27 = ~(_decode_T_109[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        opdata_27 = ~(_TLBroadcastTracker_15_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [2:0]  beatsLeft_7;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_7 = beatsLeft_7 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch_7 = idle_7 & x1_nodeOut_2_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_lo_3 = {_TLBroadcastTracker_12_io_out_a_valid, putfull_3_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [1:0]  readys_hi_hi_3 =
    {_TLBroadcastTracker_15_io_out_a_valid, _TLBroadcastTracker_14_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  readys_hi_3 = {readys_hi_hi_3, _TLBroadcastTracker_13_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        readys_7_4 = ~(readys_hi_3[1] | readys_hi_3[0] | (|readys_lo_3));	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_7_3 = ~(readys_hi_3[0] | readys_lo_3[1] | readys_lo_3[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:{43,53}
  wire        readys_7_2 = ~(|readys_lo_3);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        readys_7_1 = ~(readys_lo_3[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:253:43
  wire        winner_7_0 = readys_7_0 & putfull_3_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:182:25
  wire        winner_7_1 = readys_7_1 & _TLBroadcastTracker_12_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_7_2 = readys_7_2 & _TLBroadcastTracker_13_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_7_3 = readys_7_3 & _TLBroadcastTracker_14_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_7_4 = readys_7_4 & _TLBroadcastTracker_15_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        prefixOR_1_7 = winner_7_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2_3 = prefixOR_1_7 | winner_7_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3_3 = prefixOR_2_3 | winner_7_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4_3 = prefixOR_3_3 | winner_7_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T_42 =
    putfull_3_valid | _TLBroadcastTracker_12_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Broadcast.scala:125:14
    always @(posedge clock) begin	// src/main/scala/tilelink/Broadcast.scala:125:14
      if (~reset & ~(~nodeOut_d_valid | ~d_drop | nodeOut_d_bits_opcode == 3'h0)) begin	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :125:{14,15,31,39,60}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $error("Assertion failed\n    at Broadcast.scala:125 assert (!out.d.valid || !d_drop || out.d.bits.opcode === TLMessages.AccessAck)\n");	// src/main/scala/tilelink/Broadcast.scala:125:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:125:14
      end
      if (~reset
          & ~(~d_normal_valid | (|d_trackerOH) | d_normal_bits_opcode == 3'h6)) begin	// src/main/scala/tilelink/Broadcast.scala:121:26, :125:14, :137:{14,15,31,47,75}, src/main/scala/util/package.scala:88:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $error("Assertion failed\n    at Broadcast.scala:137 assert (!d_normal.valid || (d_trackerOH.orR || d_normal.bits.opcode === TLMessages.ReleaseAck))\n");	// src/main/scala/tilelink/Broadcast.scala:137:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:137:14
      end
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeIn_d_valid_T | winner_0 | winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~((~prefixOR_1_1 | ~winner_1_1) & (~prefixOR_2 | ~winner_1_2)
              & (~prefixOR_3 | ~winner_1_3) & (~prefixOR_4 | ~winner_1_4))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_nodeOut_a_valid_T | _TLBroadcastTracker_1_io_out_a_valid
                | _TLBroadcastTracker_2_io_out_a_valid
                | _TLBroadcastTracker_3_io_out_a_valid) | winner_1_0 | winner_1_1
              | winner_1_2 | winner_1_3 | winner_1_4)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:107:15, :125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~(~x1_nodeOut_d_valid | ~d_drop_1 | x1_nodeOut_d_bits_opcode == 3'h0)) begin	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :125:{14,15,31,39,60}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $error("Assertion failed\n    at Broadcast.scala:125 assert (!out.d.valid || !d_drop || out.d.bits.opcode === TLMessages.AccessAck)\n");	// src/main/scala/tilelink/Broadcast.scala:125:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:125:14
      end
      if (~reset
          & ~(~d_normal_1_valid | (|d_trackerOH_1)
              | d_normal_1_bits_opcode == 3'h6)) begin	// src/main/scala/tilelink/Broadcast.scala:121:26, :125:14, :137:{14,15,31,47,75}, src/main/scala/util/package.scala:88:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $error("Assertion failed\n    at Broadcast.scala:137 assert (!d_normal.valid || (d_trackerOH.orR || d_normal.bits.opcode === TLMessages.ReleaseAck))\n");	// src/main/scala/tilelink/Broadcast.scala:137:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:137:14
      end
      if (~reset & ~(~prefixOR_1_2 | ~winner_2_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeIn_d_valid_T_5 | winner_2_0 | winner_2_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~((~prefixOR_1_3 | ~winner_3_1) & (~prefixOR_2_1 | ~winner_3_2)
              & (~prefixOR_3_1 | ~winner_3_3) & (~prefixOR_4_1 | ~winner_3_4))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_nodeOut_a_valid_T_14 | _TLBroadcastTracker_5_io_out_a_valid
                | _TLBroadcastTracker_6_io_out_a_valid
                | _TLBroadcastTracker_7_io_out_a_valid) | winner_3_0 | winner_3_1
              | winner_3_2 | winner_3_3 | winner_3_4)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:107:15, :125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~(~x1_nodeOut_1_d_valid | ~d_drop_2
              | x1_nodeOut_1_d_bits_opcode == 3'h0)) begin	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :125:{14,15,31,39,60}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $error("Assertion failed\n    at Broadcast.scala:125 assert (!out.d.valid || !d_drop || out.d.bits.opcode === TLMessages.AccessAck)\n");	// src/main/scala/tilelink/Broadcast.scala:125:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:125:14
      end
      if (~reset
          & ~(~d_normal_2_valid | (|d_trackerOH_2)
              | d_normal_2_bits_opcode == 3'h6)) begin	// src/main/scala/tilelink/Broadcast.scala:121:26, :125:14, :137:{14,15,31,47,75}, src/main/scala/util/package.scala:88:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $error("Assertion failed\n    at Broadcast.scala:137 assert (!d_normal.valid || (d_trackerOH.orR || d_normal.bits.opcode === TLMessages.ReleaseAck))\n");	// src/main/scala/tilelink/Broadcast.scala:137:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:137:14
      end
      if (~reset & ~(~prefixOR_1_4 | ~winner_4_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeIn_d_valid_T_10 | winner_4_0 | winner_4_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~((~prefixOR_1_5 | ~winner_5_1) & (~prefixOR_2_2 | ~winner_5_2)
              & (~prefixOR_3_2 | ~winner_5_3) & (~prefixOR_4_2 | ~winner_5_4))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_nodeOut_a_valid_T_28 | _TLBroadcastTracker_9_io_out_a_valid
                | _TLBroadcastTracker_10_io_out_a_valid
                | _TLBroadcastTracker_11_io_out_a_valid) | winner_5_0 | winner_5_1
              | winner_5_2 | winner_5_3 | winner_5_4)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:107:15, :125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~(~x1_nodeOut_2_d_valid | ~d_drop_3
              | x1_nodeOut_2_d_bits_opcode == 3'h0)) begin	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :125:{14,15,31,39,60}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $error("Assertion failed\n    at Broadcast.scala:125 assert (!out.d.valid || !d_drop || out.d.bits.opcode === TLMessages.AccessAck)\n");	// src/main/scala/tilelink/Broadcast.scala:125:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:125:14
      end
      if (~reset
          & ~(~d_normal_3_valid | (|d_trackerOH_3)
              | d_normal_3_bits_opcode == 3'h6)) begin	// src/main/scala/tilelink/Broadcast.scala:121:26, :125:14, :137:{14,15,31,47,75}, src/main/scala/util/package.scala:88:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $error("Assertion failed\n    at Broadcast.scala:137 assert (!d_normal.valid || (d_trackerOH.orR || d_normal.bits.opcode === TLMessages.ReleaseAck))\n");	// src/main/scala/tilelink/Broadcast.scala:137:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:137:14
      end
      if (~reset & ~(~prefixOR_1_6 | ~winner_6_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeIn_d_valid_T_15 | winner_6_0 | winner_6_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~((~prefixOR_1_7 | ~winner_7_1) & (~prefixOR_2_3 | ~winner_7_2)
              & (~prefixOR_3_3 | ~winner_7_3) & (~prefixOR_4_3 | ~winner_7_4))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_nodeOut_a_valid_T_42 | _TLBroadcastTracker_13_io_out_a_valid
                | _TLBroadcastTracker_14_io_out_a_valid
                | _TLBroadcastTracker_15_io_out_a_valid) | winner_7_0 | winner_7_1
              | winner_7_2 | winner_7_3 | winner_7_4)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:107:15, :125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]  maskedBeats_0_7 = winner_7_0 ? decode_23 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [2:0]  maskedBeats_1_7 = winner_7_1 & opdata_24 ? decode_24 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_2_3 = winner_7_2 & opdata_25 ? decode_25 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_3_3 = winner_7_3 & opdata_26 ? decode_26 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  maskedBeats_4_3 = winner_7_4 & opdata_27 ? decode_27 : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [2:0]  initBeats_7 =
    maskedBeats_0_7 | maskedBeats_1_7 | maskedBeats_2_3 | maskedBeats_3_3
    | maskedBeats_4_3;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_7_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_7_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  assign muxState_7_0 = idle_7 ? winner_7_0 : state_7_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7_1 = idle_7 ? winner_7_1 : state_7_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7_2 = idle_7 ? winner_7_2 : state_7_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7_3 = idle_7 ? winner_7_3 : state_7_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_7_4 = idle_7 ? winner_7_4 : state_7_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  assign x1_nodeOut_2_a_bits_user_amba_prot_bufferable = muxState_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_2_a_bits_user_amba_prot_modifiable = muxState_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_2_a_bits_user_amba_prot_readalloc = muxState_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_2_a_bits_user_amba_prot_writealloc = muxState_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_2_a_bits_user_amba_prot_privileged = muxState_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign x1_nodeOut_2_a_bits_user_amba_prot_secure = muxState_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        allowed_7_0 = idle_7 ? readys_7_0 : state_7_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7_1 = idle_7 ? readys_7_1 : state_7_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7_2 = idle_7 ? readys_7_2 : state_7_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7_3 = idle_7 ? readys_7_3 : state_7_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_7_4 = idle_7 ? readys_7_4 : state_7_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign putfull_3_ready = x1_nodeOut_2_a_ready & allowed_7_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:182:25
  assign x1_nodeOut_2_a_valid =
    idle_7
      ? _nodeOut_a_valid_T_42 | _TLBroadcastTracker_13_io_out_a_valid
        | _TLBroadcastTracker_14_io_out_a_valid | _TLBroadcastTracker_15_io_out_a_valid
      : state_7_0 & putfull_3_valid | state_7_1 & _TLBroadcastTracker_12_io_out_a_valid
        | state_7_2 & _TLBroadcastTracker_13_io_out_a_valid | state_7_3
        & _TLBroadcastTracker_14_io_out_a_valid | state_7_4
        & _TLBroadcastTracker_15_io_out_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign x1_nodeOut_2_a_bits_data =
    (muxState_7_0 ? putfull_3_bits_data : 64'h0)
    | (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_data : 64'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_data : 64'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_data : 64'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign x1_nodeOut_2_a_bits_mask =
    (muxState_7_0 ? putfull_3_bits_mask : 8'h0)
    | (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_mask : 8'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_mask : 8'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_mask : 8'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_2_a_bits_address =
    (muxState_7_0 ? putfull_3_bits_address : 32'h0)
    | (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_address : 32'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_address : 32'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_address : 32'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_2_a_bits_source =
    (muxState_7_0 ? putfull_3_bits_source : 7'h0)
    | (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_source : 7'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_source : 7'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_source : 7'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_source : 7'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign x1_nodeOut_2_a_bits_size =
    (muxState_7_0 ? putfull_3_bits_size : 3'h0)
    | (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_size : 3'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_size : 3'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_size : 3'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign x1_nodeOut_2_a_bits_param =
    (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_param : 3'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_param : 3'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_param : 3'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign x1_nodeOut_2_a_bits_opcode =
    (muxState_7_1 ? _TLBroadcastTracker_12_io_out_a_bits_opcode : 3'h0)
    | (muxState_7_2 ? _TLBroadcastTracker_13_io_out_a_bits_opcode : 3'h0)
    | (muxState_7_3 ? _TLBroadcastTracker_14_io_out_a_bits_opcode : 3'h0)
    | (muxState_7_4 ? _TLBroadcastTracker_15_io_out_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  reg         probe_todo_3;	// src/main/scala/tilelink/Broadcast.scala:215:31
  assign probe_busy_3 = probe_todo_3;	// src/main/scala/tilelink/Broadcast.scala:215:31, :219:35
  reg  [25:0] probe_line_3;	// src/main/scala/tilelink/Broadcast.scala:216:27
  reg  [1:0]  probe_perms_3;	// src/main/scala/tilelink/Broadcast.scala:217:28
  assign nodeIn_b_bits_b_3_param = probe_perms_3;	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  probe_next_3 = {1'h0, probe_todo_3};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :218:35, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  assign nodeIn_3_b_valid = probe_busy_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:219:35
  assign nodeIn_b_bits_b_3_address = {probe_line_3, 6'h0};	// src/main/scala/tilelink/Broadcast.scala:216:27, :225:46, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_3_b_bits_param = nodeIn_b_bits_b_3_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_3_b_bits_address = nodeIn_b_bits_b_3_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  wire        nodeIn_b_bits_b_mask_eq_43 = nodeIn_b_bits_b_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_9 = ~nodeIn_b_bits_b_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_42 = nodeIn_b_bits_b_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_10 = ~nodeIn_b_bits_b_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_44 =
    nodeIn_b_bits_b_mask_eq_42 & nodeIn_b_bits_b_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_45 =
    nodeIn_b_bits_b_mask_eq_42 & nodeIn_b_bits_b_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_46 =
    nodeIn_b_bits_b_mask_eq_43 & nodeIn_b_bits_b_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_47 =
    nodeIn_b_bits_b_mask_eq_43 & nodeIn_b_bits_b_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_11 = ~nodeIn_b_bits_b_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_48 =
    nodeIn_b_bits_b_mask_eq_44 & nodeIn_b_bits_b_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_49 =
    nodeIn_b_bits_b_mask_eq_44 & nodeIn_b_bits_b_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_50 =
    nodeIn_b_bits_b_mask_eq_45 & nodeIn_b_bits_b_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_51 =
    nodeIn_b_bits_b_mask_eq_45 & nodeIn_b_bits_b_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_52 =
    nodeIn_b_bits_b_mask_eq_46 & nodeIn_b_bits_b_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_53 =
    nodeIn_b_bits_b_mask_eq_46 & nodeIn_b_bits_b_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_54 =
    nodeIn_b_bits_b_mask_eq_47 & nodeIn_b_bits_b_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_55 =
    nodeIn_b_bits_b_mask_eq_47 & nodeIn_b_bits_b_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        _a_first_T_3 = nodeIn_3_a_ready & nodeIn_3_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [12:0] _a_first_beats1_decode_T_13 = 13'h3F << nodeIn_3_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [2:0]  a_first_beats1_decode_3 = ~(_a_first_beats1_decode_T_13[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        a_first_beats1_opdata_3 = ~(nodeIn_3_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [2:0]  a_first_beats1_3 = a_first_beats1_opdata_3 ? a_first_beats1_decode_3 : 3'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [2:0]  a_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  a_first_counter1_3 = a_first_counter_3 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        a_first_3 = a_first_counter_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_first_last_3 = a_first_counter_3 == 3'h1 | a_first_beats1_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        a_first_done_3 = a_first_last_3 & _a_first_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  a_first_count_3 = a_first_beats1_3 & ~a_first_counter1_3;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [1:0]  freeTrackers_lo_3 =
    {_TLBroadcastTracker_13_io_idle, _TLBroadcastTracker_12_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [1:0]  freeTrackers_hi_3 =
    {_TLBroadcastTracker_15_io_idle, _TLBroadcastTracker_14_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [3:0]  freeTrackers_3 = {freeTrackers_hi_3, freeTrackers_lo_3};	// src/main/scala/tilelink/Broadcast.scala:234:64
  wire        freeTracker_3 = |freeTrackers_3;	// src/main/scala/tilelink/Broadcast.scala:234:64, :235:38
  wire [1:0]  matchTrackers_lo_3 =
    {_TLBroadcastTracker_13_io_line == nodeIn_3_a_bits_address[31:6],
     _TLBroadcastTracker_12_io_line == nodeIn_3_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [1:0]  matchTrackers_hi_3 =
    {_TLBroadcastTracker_15_io_line == nodeIn_3_a_bits_address[31:6],
     _TLBroadcastTracker_14_io_line == nodeIn_3_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [3:0]  matchTrackers_3 = {matchTrackers_hi_3, matchTrackers_lo_3};	// src/main/scala/tilelink/Broadcast.scala:236:100
  wire        matchTracker_3 = |matchTrackers_3;	// src/main/scala/tilelink/Broadcast.scala:236:100, :237:40
  wire [2:0]  _allocTracker_T_29 = freeTrackers_3[2:0] | {freeTrackers_3[1:0], 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :234:64, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  allocTracker_3 =
    {1'h0,
     {~(_allocTracker_T_29 | {_allocTracker_T_29[0], 2'h0}), 1'h1} & freeTrackers_3};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :107:15, :127:25, :146:56, :181:28, :182:25, :192:66, :197:100, :234:64, :238:{39,41}, :256:51, :267:59, :270:52, src/main/scala/tilelink/Edges.scala:93:28, :107:36, :473:17, :616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:209:26, :215:29, src/main/scala/util/package.scala:253:{43,53}
  wire [4:0]  selectTracker_3 = matchTracker_3 ? {1'h0, matchTrackers_3} : allocTracker_3;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :236:100, :237:40, :238:39, :239:30, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
  wire [1:0]  trackerReadys_lo_3 =
    {_TLBroadcastTracker_13_io_in_a_ready, _TLBroadcastTracker_12_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [1:0]  trackerReadys_hi_3 =
    {_TLBroadcastTracker_15_io_in_a_ready, _TLBroadcastTracker_14_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [3:0]  trackerReadys_3 = {trackerReadys_hi_3, trackerReadys_lo_3};	// src/main/scala/tilelink/Broadcast.scala:240:63
  wire [3:0]  filter_io_request_bits_mshr_lo_6 = selectTracker_3[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:239:30, :241:41
  wire        trackerReady_3 = |(filter_io_request_bits_mshr_lo_6 & trackerReadys_3);	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:240:63, :241:{41,58}
  assign nodeIn_3_a_ready = (~a_first_3 | _filter_3_io_request_ready) & trackerReady_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :241:58, :243:{22,31,59}, src/main/scala/tilelink/Edges.scala:232:25
  wire        filter_io_request_bits_mshr_hi_6 = selectTracker_3[4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35
  wire        _GEN_22 = ~a_first_3 | _filter_3_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26, :243:22, :245:59, src/main/scala/tilelink/Edges.scala:232:25
  wire [3:0]  _filter_io_request_bits_mshr_T_22 =
    {3'h0, filter_io_request_bits_mshr_hi_6} | filter_io_request_bits_mshr_lo_6;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_hi_7 = _filter_io_request_bits_mshr_T_22[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_lo_7 = _filter_io_request_bits_mshr_T_22[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire        filter_io_request_bits_needT_acq_needT_3 =
    nodeIn_3_a_bits_param == 3'h2 | nodeIn_3_a_bits_param == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        others_3 = ~_filter_3_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:{52,54}
  wire        todo_3 = others_3;	// src/main/scala/tilelink/Broadcast.scala:257:52, :258:21
  wire        responseCount_3 = todo_3;	// src/main/scala/tilelink/Broadcast.scala:258:21, :268:35
  wire        _sack_T_9 = ~probe_busy_3 & _filter_3_io_response_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :219:35, :259:35
  wire [1:0]  responseMSHR_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire        responseMSHR_0_3 = responseMSHR_shiftAmount_3 == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:181:28, :269:85, src/main/scala/tilelink/Edges.scala:658:17
  wire        responseMSHR_1_3 = responseMSHR_shiftAmount_3 == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:133:51, :269:85
  wire        responseMSHR_2_3 = responseMSHR_shiftAmount_3 == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:195:25, :269:85
  wire        responseMSHR_3_3 = &responseMSHR_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  always @(posedge clock) begin
    if (reset) begin
      counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      beatsLeft_1 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_1_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_1_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_1_2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_1_3 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_1_4 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      probe_todo <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft_2 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_2_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_2_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      beatsLeft_3 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_3_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_3_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_3_2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_3_3 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_3_4 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      probe_todo_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft_4 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_4_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_4_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      beatsLeft_5 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_5_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_5_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_5_2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_5_3 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_5_4 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      probe_todo_2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      a_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      counter_3 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter_3 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft_6 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_6_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_6_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      beatsLeft_7 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_7_0 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_7_1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_7_2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_7_3 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      state_7_4 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      probe_todo_3 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, :215:31, :256:51, :270:52, src/main/scala/tilelink/Edges.scala:107:36, :473:17, :616:17, :658:17, src/main/scala/util/Misc.scala:209:26
      a_first_counter_3 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_c_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <= c_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <= c_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {2'h0, nodeIn_d_ready & nodeIn_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_1)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= initBeats_1;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {2'h0, nodeOut_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_1_0 <= muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_1 <= muxState_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_2 <= muxState_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_3 <= muxState_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_4 <= muxState_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_sack_T)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo <= todo;	// src/main/scala/tilelink/Broadcast.scala:215:31, :258:21
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo <=
          (~(nodeIn_b_ready & nodeIn_b_valid) | ~(probe_next[0])) & probe_todo;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:215:31, :218:35, :227:{24,37,53}
      if (_a_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_5) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (latch_2)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= initBeats_2;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= beatsLeft_2 - {2'h0, nodeIn_1_d_ready & nodeIn_1_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_2_0 <= muxState_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_2_1 <= muxState_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_3)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_3 <= initBeats_3;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_3 <= beatsLeft_3 - {2'h0, x1_nodeOut_a_ready & x1_nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_3_0 <= muxState_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_1 <= muxState_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_2 <= muxState_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_3 <= muxState_3_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_3_4 <= muxState_3_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_sack_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo_1 <= todo_1;	// src/main/scala/tilelink/Broadcast.scala:215:31, :258:21
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo_1 <=
          (~(nodeIn_1_b_ready & nodeIn_1_b_valid) | ~(probe_next_1[0])) & probe_todo_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:215:31, :218:35, :227:{24,37,53}
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_11) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          counter_2 <= beats1_2;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter_2 <= counter1_2;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_c_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_2 <= c_first_beats1_2;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_2 <= c_first_counter1_2;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (latch_4)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= initBeats_4;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= beatsLeft_4 - {2'h0, nodeIn_2_d_ready & nodeIn_2_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_4_0 <= muxState_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_4_1 <= muxState_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_5)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_5 <= initBeats_5;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_5 <= beatsLeft_5 - {2'h0, x1_nodeOut_1_a_ready & x1_nodeOut_1_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_5_0 <= muxState_5_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5_1 <= muxState_5_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5_2 <= muxState_5_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5_3 <= muxState_5_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_5_4 <= muxState_5_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_sack_T_6)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo_2 <= todo_2;	// src/main/scala/tilelink/Broadcast.scala:215:31, :258:21
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo_2 <=
          (~(nodeIn_2_b_ready & nodeIn_2_b_valid) | ~(probe_next_2[0])) & probe_todo_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:215:31, :218:35, :227:{24,37,53}
      if (_a_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_2 <= a_first_beats1_2;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_2 <= a_first_counter1_2;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_17) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          counter_3 <= beats1_3;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter_3 <= counter1_3;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_c_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_3 <= c_first_beats1_3;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_3 <= c_first_counter1_3;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (latch_6)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_6 <= initBeats_6;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_6 <= beatsLeft_6 - {2'h0, nodeIn_3_d_ready & nodeIn_3_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_6_0 <= muxState_6_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_6_1 <= muxState_6_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_7)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_7 <= initBeats_7;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_7 <= beatsLeft_7 - {2'h0, x1_nodeOut_2_a_ready & x1_nodeOut_2_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
      state_7_0 <= muxState_7_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7_1 <= muxState_7_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7_2 <= muxState_7_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7_3 <= muxState_7_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_7_4 <= muxState_7_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_sack_T_9)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo_3 <= todo_3;	// src/main/scala/tilelink/Broadcast.scala:215:31, :258:21
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo_3 <=
          (~(nodeIn_3_b_ready & nodeIn_3_b_valid) | ~(probe_next_3[0])) & probe_todo_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:215:31, :218:35, :227:{24,37,53}
      if (_a_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_3 <= a_first_beats1_3;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_3 <= a_first_counter1_3;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
      d_trackerOH_r <= _d_trackerOH_T_8;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/util/package.scala:88:63
    if (_sack_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_line <= _filter_io_response_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:99:26, :216:27, :262:56
      probe_perms <= _filter_io_response_bits_needT ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:99:26, :133:51, :195:25, :217:28, :263:27
    end
    if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
      d_trackerOH_r_1 <= _d_trackerOH_T_17;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/util/package.scala:88:63
    if (_sack_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_line_1 <= _filter_1_io_response_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:99:26, :216:27, :262:56
      probe_perms_1 <= _filter_1_io_response_bits_needT ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:99:26, :133:51, :195:25, :217:28, :263:27
    end
    if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
      d_trackerOH_r_2 <= _d_trackerOH_T_26;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/util/package.scala:88:63
    if (_sack_T_6) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_line_2 <= _filter_2_io_response_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:99:26, :216:27, :262:56
      probe_perms_2 <= _filter_2_io_response_bits_needT ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:99:26, :133:51, :195:25, :217:28, :263:27
    end
    if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
      d_trackerOH_r_3 <= _d_trackerOH_T_35;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/util/package.scala:88:63
    if (_sack_T_9) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_line_3 <= _filter_3_io_response_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:99:26, :216:27, :262:56
      probe_perms_3 <= _filter_3_io_response_bits_needT ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:99:26, :133:51, :195:25, :217:28, :263:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:6];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        counter = _RANDOM[3'h0][2:0];	// src/main/scala/tilelink/Edges.scala:230:27
        d_trackerOH_r = _RANDOM[3'h0][6:3];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:88:63
        c_first_counter = _RANDOM[3'h0][9:7];	// src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft = _RANDOM[3'h0][12:10];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_0 = _RANDOM[3'h0][13];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1 = _RANDOM[3'h0][14];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_1 = _RANDOM[3'h0][17:15];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_1_0 = _RANDOM[3'h0][18];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_1 = _RANDOM[3'h0][19];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_2 = _RANDOM[3'h0][20];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_3 = _RANDOM[3'h0][21];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_4 = _RANDOM[3'h0][22];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        probe_todo = _RANDOM[3'h0][23];	// src/main/scala/tilelink/Broadcast.scala:215:31, src/main/scala/tilelink/Edges.scala:230:27
        probe_line = {_RANDOM[3'h0][31:24], _RANDOM[3'h1][17:0]};	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        probe_perms = _RANDOM[3'h1][19:18];	// src/main/scala/tilelink/Broadcast.scala:216:27, :217:28
        a_first_counter = _RANDOM[3'h1][22:20];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        counter_1 = _RANDOM[3'h1][25:23];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        d_trackerOH_r_1 = _RANDOM[3'h1][29:26];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/util/package.scala:88:63
        c_first_counter_1 = {_RANDOM[3'h1][31:30], _RANDOM[3'h2][0]};	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_2 = _RANDOM[3'h2][3:1];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_2_0 = _RANDOM[3'h2][4];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_2_1 = _RANDOM[3'h2][5];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_3 = _RANDOM[3'h2][8:6];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_3_0 = _RANDOM[3'h2][9];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_3_1 = _RANDOM[3'h2][10];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_3_2 = _RANDOM[3'h2][11];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_3_3 = _RANDOM[3'h2][12];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_3_4 = _RANDOM[3'h2][13];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        probe_todo_1 = _RANDOM[3'h2][14];	// src/main/scala/tilelink/Broadcast.scala:215:31, src/main/scala/tilelink/Edges.scala:230:27
        probe_line_1 = {_RANDOM[3'h2][31:15], _RANDOM[3'h3][8:0]};	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        probe_perms_1 = _RANDOM[3'h3][10:9];	// src/main/scala/tilelink/Broadcast.scala:216:27, :217:28
        a_first_counter_1 = _RANDOM[3'h3][13:11];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        counter_2 = _RANDOM[3'h3][16:14];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        d_trackerOH_r_2 = _RANDOM[3'h3][20:17];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/util/package.scala:88:63
        c_first_counter_2 = _RANDOM[3'h3][23:21];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_4 = _RANDOM[3'h3][26:24];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Broadcast.scala:216:27
        state_4_0 = _RANDOM[3'h3][27];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:216:27
        state_4_1 = _RANDOM[3'h3][28];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:216:27
        beatsLeft_5 = _RANDOM[3'h3][31:29];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Broadcast.scala:216:27
        state_5_0 = _RANDOM[3'h4][0];	// src/main/scala/tilelink/Arbiter.scala:88:26
        state_5_1 = _RANDOM[3'h4][1];	// src/main/scala/tilelink/Arbiter.scala:88:26
        state_5_2 = _RANDOM[3'h4][2];	// src/main/scala/tilelink/Arbiter.scala:88:26
        state_5_3 = _RANDOM[3'h4][3];	// src/main/scala/tilelink/Arbiter.scala:88:26
        state_5_4 = _RANDOM[3'h4][4];	// src/main/scala/tilelink/Arbiter.scala:88:26
        probe_todo_2 = _RANDOM[3'h4][5];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:215:31
        probe_line_2 = _RANDOM[3'h4][31:6];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:216:27
        probe_perms_2 = _RANDOM[3'h5][1:0];	// src/main/scala/tilelink/Broadcast.scala:217:28
        a_first_counter_2 = _RANDOM[3'h5][4:2];	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:230:27
        counter_3 = _RANDOM[3'h5][7:5];	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:230:27
        d_trackerOH_r_3 = _RANDOM[3'h5][11:8];	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/util/package.scala:88:63
        c_first_counter_3 = _RANDOM[3'h5][14:12];	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_6 = _RANDOM[3'h5][17:15];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Broadcast.scala:217:28
        state_6_0 = _RANDOM[3'h5][18];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        state_6_1 = _RANDOM[3'h5][19];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        beatsLeft_7 = _RANDOM[3'h5][22:20];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Broadcast.scala:217:28
        state_7_0 = _RANDOM[3'h5][23];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        state_7_1 = _RANDOM[3'h5][24];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        state_7_2 = _RANDOM[3'h5][25];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        state_7_3 = _RANDOM[3'h5][26];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        state_7_4 = _RANDOM[3'h5][27];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:217:28
        probe_todo_3 = _RANDOM[3'h5][28];	// src/main/scala/tilelink/Broadcast.scala:215:31, :217:28
        probe_line_3 = {_RANDOM[3'h5][31:29], _RANDOM[3'h6][22:0]};	// src/main/scala/tilelink/Broadcast.scala:216:27, :217:28
        probe_perms_3 = _RANDOM[3'h6][24:23];	// src/main/scala/tilelink/Broadcast.scala:216:27, :217:28
        a_first_counter_3 = _RANDOM[3'h6][27:25];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_30 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  TLMonitor_31 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_1_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_1_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_1_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_1_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_1_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_1_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_1_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_1_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_1_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_1_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_1_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_1_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_1_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_1_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_1_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_1_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_1_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_1_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_1_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_1_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_1_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_1_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_1_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_1_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_1_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_1_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_1_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  TLMonitor_32 monitor_2 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_2_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_2_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_2_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_2_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_2_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_2_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_2_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_2_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_2_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_2_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_2_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_2_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_2_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_2_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_2_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_2_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_2_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_2_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_2_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_2_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_2_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_2_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_2_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_2_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_2_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_2_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_2_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_2_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_2_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_2_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_2_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_2_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_2_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_2_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  TLMonitor_33 monitor_3 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_3_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_3_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_3_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_3_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_3_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_3_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_3_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_3_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_3_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_3_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_3_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_3_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_3_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_3_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_3_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_3_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_3_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_3_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_3_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_3_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_3_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_3_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_3_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_3_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_3_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_3_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_3_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_3_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_3_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_3_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_3_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_3_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_3_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_3_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  BroadcastFilter filter (	// src/main/scala/tilelink/Broadcast.scala:99:26
    .io_request_ready         (_filter_io_request_ready),
    .io_request_valid         (nodeIn_a_valid & a_first & trackerReady),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:241:58, :250:56, src/main/scala/tilelink/Edges.scala:232:25
    .io_request_bits_mshr
      ({|filter_io_request_bits_mshr_hi_1,
        filter_io_request_bits_mshr_hi_1[1] | filter_io_request_bits_mshr_lo_1[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, src/main/scala/tilelink/Broadcast.scala:251:38
    .io_request_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_request_bits_allocOH  (nodeIn_a_bits_source == 5'h10),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
    .io_request_bits_needT
      ((&nodeIn_a_bits_opcode) | nodeIn_a_bits_opcode == 3'h6
         ? filter_io_request_bits_needT_acq_needT
         : nodeIn_a_bits_opcode == 3'h5
             ? nodeIn_a_bits_param == 3'h1
             : nodeIn_a_bits_opcode != 3'h4),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_response_ready        (~probe_busy),	// src/main/scala/tilelink/Broadcast.scala:219:35, :259:35
    .io_response_valid        (_filter_io_response_valid),
    .io_response_bits_mshr    (responseMSHR_shiftAmount),
    .io_response_bits_address (_filter_io_response_bits_address),
    .io_response_bits_allocOH (_filter_io_response_bits_allocOH),
    .io_response_bits_needT   (_filter_io_response_bits_needT),
    .io_update_valid
      (nodeOut_d_valid & d_normal_ready & ~d_drop & d_response & d_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :140:34, :147:88, src/main/scala/tilelink/Edges.scala:233:33
    .io_update_bits_mshr      (d_mshr),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_update_bits_gaveT     (&d_what),	// src/main/scala/tilelink/Broadcast.scala:118:37, :149:45
    .io_update_bits_cacheOH
      (d_trackerOH[0] & _TLBroadcastTracker_io_cacheOH | d_trackerOH[1]
       & _TLBroadcastTracker_1_io_cacheOH | d_trackerOH[2]
       & _TLBroadcastTracker_2_io_cacheOH | d_trackerOH[3]
       & _TLBroadcastTracker_3_io_cacheOH),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :141:33, src/main/scala/util/package.scala:88:42
    .io_release_valid         (nodeIn_c_valid & c_first & (c_releasedata | c_release)),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :161:45, :187:{56,74}, src/main/scala/tilelink/Edges.scala:232:25
    .io_release_bits_address  (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_release_bits_keepB    (_filter_io_release_bits_keepB_T),	// src/main/scala/tilelink/Broadcast.scala:177:27
    .io_release_bits_cacheOH  (whoC)	// src/main/scala/diplomacy/Parameters.scala:46:9
  );
  TLBroadcastTracker TLBroadcastTracker (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[0] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_0),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_0),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[0] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T & c_trackerOH_0 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[0] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_e_bits_sink == 2'h0 & nodeIn_e_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :181:28, src/main/scala/tilelink/Edges.scala:658:17
    .io_source             (_TLBroadcastTracker_io_source),
    .io_line               (_TLBroadcastTracker_io_line),
    .io_idle               (_TLBroadcastTracker_io_idle),
    .io_need_d             (_TLBroadcastTracker_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_io_cacheOH),
    .io_clearOH            (c_trackerOH_0 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_1 TLBroadcastTracker_1 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_1_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[1] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_1_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_1_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_1_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_1_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_1_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_1_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_1_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_1_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[1] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T & c_trackerOH_1 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[1] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_e_bits_sink == 2'h1 & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :133:51
    .io_source             (_TLBroadcastTracker_1_io_source),
    .io_line               (_TLBroadcastTracker_1_io_line),
    .io_idle               (_TLBroadcastTracker_1_io_idle),
    .io_need_d             (_TLBroadcastTracker_1_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_1_io_cacheOH),
    .io_clearOH            (c_trackerOH_1 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_2 TLBroadcastTracker_2 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_2_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[2] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_2_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_2_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_2_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_2_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_2_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_2_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_2_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_2_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[2] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T & c_trackerOH_2 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[2] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_e_bits_sink == 2'h2 & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :195:25
    .io_source             (_TLBroadcastTracker_2_io_source),
    .io_line               (_TLBroadcastTracker_2_io_line),
    .io_idle               (_TLBroadcastTracker_2_io_idle),
    .io_need_d             (_TLBroadcastTracker_2_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_2_io_cacheOH),
    .io_clearOH            (c_trackerOH_2 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_3 TLBroadcastTracker_3 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_3_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[3] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_3_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_3_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_3_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_3_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_3_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_3_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_3_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_3_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[3] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T & c_trackerOH_3 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[3] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             ((&nodeIn_e_bits_sink) & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_3_io_source),
    .io_line               (_TLBroadcastTracker_3_io_line),
    .io_idle               (_TLBroadcastTracker_3_io_idle),
    .io_need_d             (_TLBroadcastTracker_3_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_3_io_cacheOH),
    .io_clearOH            (c_trackerOH_3 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  BroadcastFilter filter_1 (	// src/main/scala/tilelink/Broadcast.scala:99:26
    .io_request_ready         (_filter_1_io_request_ready),
    .io_request_valid         (nodeIn_1_a_valid & a_first_1 & trackerReady_1),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:241:58, :250:56, src/main/scala/tilelink/Edges.scala:232:25
    .io_request_bits_mshr
      ({|filter_io_request_bits_mshr_hi_3,
        filter_io_request_bits_mshr_hi_3[1] | filter_io_request_bits_mshr_lo_3[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, src/main/scala/tilelink/Broadcast.scala:251:38
    .io_request_bits_address  (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_request_bits_allocOH  (nodeIn_1_a_bits_source == 5'h10),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
    .io_request_bits_needT
      ((&nodeIn_1_a_bits_opcode) | nodeIn_1_a_bits_opcode == 3'h6
         ? filter_io_request_bits_needT_acq_needT_1
         : nodeIn_1_a_bits_opcode == 3'h5
             ? nodeIn_1_a_bits_param == 3'h1
             : nodeIn_1_a_bits_opcode != 3'h4),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_response_ready        (~probe_busy_1),	// src/main/scala/tilelink/Broadcast.scala:219:35, :259:35
    .io_response_valid        (_filter_1_io_response_valid),
    .io_response_bits_mshr    (responseMSHR_shiftAmount_1),
    .io_response_bits_address (_filter_1_io_response_bits_address),
    .io_response_bits_allocOH (_filter_1_io_response_bits_allocOH),
    .io_response_bits_needT   (_filter_1_io_response_bits_needT),
    .io_update_valid
      (x1_nodeOut_d_valid & d_normal_1_ready & ~d_drop_1 & d_response_1 & d_last_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :140:34, :147:88, src/main/scala/tilelink/Edges.scala:233:33
    .io_update_bits_mshr      (d_mshr_1),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_update_bits_gaveT     (&d_what_1),	// src/main/scala/tilelink/Broadcast.scala:118:37, :149:45
    .io_update_bits_cacheOH
      (d_trackerOH_1[0] & _TLBroadcastTracker_4_io_cacheOH | d_trackerOH_1[1]
       & _TLBroadcastTracker_5_io_cacheOH | d_trackerOH_1[2]
       & _TLBroadcastTracker_6_io_cacheOH | d_trackerOH_1[3]
       & _TLBroadcastTracker_7_io_cacheOH),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :141:33, src/main/scala/util/package.scala:88:42
    .io_release_valid
      (nodeIn_1_c_valid & c_first_1 & (c_releasedata_1 | c_release_1)),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :161:45, :187:{56,74}, src/main/scala/tilelink/Edges.scala:232:25
    .io_release_bits_address  (nodeIn_1_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_release_bits_keepB    (_filter_io_release_bits_keepB_T_1),	// src/main/scala/tilelink/Broadcast.scala:177:27
    .io_release_bits_cacheOH  (whoC_1)	// src/main/scala/diplomacy/Parameters.scala:46:9
  );
  TLBroadcastTracker TLBroadcastTracker_4 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_1),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_4_io_in_a_ready),
    .io_in_a_valid         (nodeIn_1_a_valid & selectTracker_1[0] & _GEN_10),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_a_ready & allowed_3_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_4_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_4_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_4_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_4_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_4_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_4_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_4_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_4_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_3 & responseMSHR_0_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_1),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_8 & c_trackerOH_0_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_1[0] & _GEN_7 & d_drop_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_1 & c_trackerOH_0_1 & _clearOH_T_5 & _GEN_9),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_1[0] & _GEN_5 & d_response_1 & d_last_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_1_e_bits_sink == 2'h0 & nodeIn_1_e_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :181:28, src/main/scala/tilelink/Edges.scala:658:17
    .io_source             (_TLBroadcastTracker_4_io_source),
    .io_line               (_TLBroadcastTracker_4_io_line),
    .io_idle               (_TLBroadcastTracker_4_io_idle),
    .io_need_d             (_TLBroadcastTracker_4_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_4_io_cacheOH),
    .io_clearOH            (c_trackerOH_0_1 & clearOH_1)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_1 TLBroadcastTracker_5 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_1),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_5_io_in_a_ready),
    .io_in_a_valid         (nodeIn_1_a_valid & selectTracker_1[1] & _GEN_10),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_a_ready & allowed_3_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_5_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_5_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_5_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_5_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_5_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_5_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_5_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_5_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_3 & responseMSHR_1_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_1),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_8 & c_trackerOH_1_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_1[1] & _GEN_7 & d_drop_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_1 & c_trackerOH_1_1 & _clearOH_T_5 & _GEN_9),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_1[1] & _GEN_5 & d_response_1 & d_last_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_1_e_bits_sink == 2'h1 & nodeIn_1_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :133:51
    .io_source             (_TLBroadcastTracker_5_io_source),
    .io_line               (_TLBroadcastTracker_5_io_line),
    .io_idle               (_TLBroadcastTracker_5_io_idle),
    .io_need_d             (_TLBroadcastTracker_5_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_5_io_cacheOH),
    .io_clearOH            (c_trackerOH_1_1 & clearOH_1)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_2 TLBroadcastTracker_6 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_1),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_6_io_in_a_ready),
    .io_in_a_valid         (nodeIn_1_a_valid & selectTracker_1[2] & _GEN_10),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_a_ready & allowed_3_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_6_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_6_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_6_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_6_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_6_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_6_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_6_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_6_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_3 & responseMSHR_2_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_1),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_8 & c_trackerOH_2_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_1[2] & _GEN_7 & d_drop_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_1 & c_trackerOH_2_1 & _clearOH_T_5 & _GEN_9),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_1[2] & _GEN_5 & d_response_1 & d_last_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_1_e_bits_sink == 2'h2 & nodeIn_1_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :195:25
    .io_source             (_TLBroadcastTracker_6_io_source),
    .io_line               (_TLBroadcastTracker_6_io_line),
    .io_idle               (_TLBroadcastTracker_6_io_idle),
    .io_need_d             (_TLBroadcastTracker_6_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_6_io_cacheOH),
    .io_clearOH            (c_trackerOH_2_1 & clearOH_1)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_3 TLBroadcastTracker_7 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_1),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_7_io_in_a_ready),
    .io_in_a_valid         (nodeIn_1_a_valid & selectTracker_1[3] & _GEN_10),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_1_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_1_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_1_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_1_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_1_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_1_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_1_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_1_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_a_ready & allowed_3_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_7_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_7_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_7_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_7_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_7_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_7_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_7_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_7_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_3 & responseMSHR_3_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_1),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_8 & c_trackerOH_3_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_1[3] & _GEN_7 & d_drop_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_1 & c_trackerOH_3_1 & _clearOH_T_5 & _GEN_9),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_1[3] & _GEN_5 & d_response_1 & d_last_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             ((&nodeIn_1_e_bits_sink) & nodeIn_1_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_7_io_source),
    .io_line               (_TLBroadcastTracker_7_io_line),
    .io_idle               (_TLBroadcastTracker_7_io_idle),
    .io_need_d             (_TLBroadcastTracker_7_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_7_io_cacheOH),
    .io_clearOH            (c_trackerOH_3_1 & clearOH_1)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  BroadcastFilter filter_2 (	// src/main/scala/tilelink/Broadcast.scala:99:26
    .io_request_ready         (_filter_2_io_request_ready),
    .io_request_valid         (nodeIn_2_a_valid & a_first_2 & trackerReady_2),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:241:58, :250:56, src/main/scala/tilelink/Edges.scala:232:25
    .io_request_bits_mshr
      ({|filter_io_request_bits_mshr_hi_5,
        filter_io_request_bits_mshr_hi_5[1] | filter_io_request_bits_mshr_lo_5[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, src/main/scala/tilelink/Broadcast.scala:251:38
    .io_request_bits_address  (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_request_bits_allocOH  (nodeIn_2_a_bits_source == 5'h10),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
    .io_request_bits_needT
      ((&nodeIn_2_a_bits_opcode) | nodeIn_2_a_bits_opcode == 3'h6
         ? filter_io_request_bits_needT_acq_needT_2
         : nodeIn_2_a_bits_opcode == 3'h5
             ? nodeIn_2_a_bits_param == 3'h1
             : nodeIn_2_a_bits_opcode != 3'h4),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_response_ready        (~probe_busy_2),	// src/main/scala/tilelink/Broadcast.scala:219:35, :259:35
    .io_response_valid        (_filter_2_io_response_valid),
    .io_response_bits_mshr    (responseMSHR_shiftAmount_2),
    .io_response_bits_address (_filter_2_io_response_bits_address),
    .io_response_bits_allocOH (_filter_2_io_response_bits_allocOH),
    .io_response_bits_needT   (_filter_2_io_response_bits_needT),
    .io_update_valid
      (x1_nodeOut_1_d_valid & d_normal_2_ready & ~d_drop_2 & d_response_2 & d_last_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :140:34, :147:88, src/main/scala/tilelink/Edges.scala:233:33
    .io_update_bits_mshr      (d_mshr_2),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_update_bits_gaveT     (&d_what_2),	// src/main/scala/tilelink/Broadcast.scala:118:37, :149:45
    .io_update_bits_cacheOH
      (d_trackerOH_2[0] & _TLBroadcastTracker_8_io_cacheOH | d_trackerOH_2[1]
       & _TLBroadcastTracker_9_io_cacheOH | d_trackerOH_2[2]
       & _TLBroadcastTracker_10_io_cacheOH | d_trackerOH_2[3]
       & _TLBroadcastTracker_11_io_cacheOH),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :141:33, src/main/scala/util/package.scala:88:42
    .io_release_valid
      (nodeIn_2_c_valid & c_first_2 & (c_releasedata_2 | c_release_2)),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :161:45, :187:{56,74}, src/main/scala/tilelink/Edges.scala:232:25
    .io_release_bits_address  (nodeIn_2_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_release_bits_keepB    (_filter_io_release_bits_keepB_T_2),	// src/main/scala/tilelink/Broadcast.scala:177:27
    .io_release_bits_cacheOH  (whoC_2)	// src/main/scala/diplomacy/Parameters.scala:46:9
  );
  TLBroadcastTracker TLBroadcastTracker_8 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_2),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_8_io_in_a_ready),
    .io_in_a_valid         (nodeIn_2_a_valid & selectTracker_2[0] & _GEN_16),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_2_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_2_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_2_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_2_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_2_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_2_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_2_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_1_a_ready & allowed_5_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_8_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_8_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_8_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_8_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_8_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_8_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_8_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_8_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_6 & responseMSHR_0_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_2),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_14 & c_trackerOH_0_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_2[0] & _GEN_13 & d_drop_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_2 & c_trackerOH_0_2 & _clearOH_T_9 & _GEN_15),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_2[0] & _GEN_11 & d_response_2 & d_last_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_2_e_bits_sink == 2'h0 & nodeIn_2_e_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :181:28, src/main/scala/tilelink/Edges.scala:658:17
    .io_source             (_TLBroadcastTracker_8_io_source),
    .io_line               (_TLBroadcastTracker_8_io_line),
    .io_idle               (_TLBroadcastTracker_8_io_idle),
    .io_need_d             (_TLBroadcastTracker_8_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_8_io_cacheOH),
    .io_clearOH            (c_trackerOH_0_2 & clearOH_2)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_1 TLBroadcastTracker_9 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_2),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_9_io_in_a_ready),
    .io_in_a_valid         (nodeIn_2_a_valid & selectTracker_2[1] & _GEN_16),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_2_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_2_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_2_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_2_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_2_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_2_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_2_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_1_a_ready & allowed_5_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_9_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_9_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_9_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_9_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_9_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_9_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_9_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_9_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_6 & responseMSHR_1_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_2),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_14 & c_trackerOH_1_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_2[1] & _GEN_13 & d_drop_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_2 & c_trackerOH_1_2 & _clearOH_T_9 & _GEN_15),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_2[1] & _GEN_11 & d_response_2 & d_last_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_2_e_bits_sink == 2'h1 & nodeIn_2_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :133:51
    .io_source             (_TLBroadcastTracker_9_io_source),
    .io_line               (_TLBroadcastTracker_9_io_line),
    .io_idle               (_TLBroadcastTracker_9_io_idle),
    .io_need_d             (_TLBroadcastTracker_9_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_9_io_cacheOH),
    .io_clearOH            (c_trackerOH_1_2 & clearOH_2)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_2 TLBroadcastTracker_10 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_2),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_10_io_in_a_ready),
    .io_in_a_valid         (nodeIn_2_a_valid & selectTracker_2[2] & _GEN_16),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_2_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_2_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_2_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_2_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_2_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_2_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_2_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_1_a_ready & allowed_5_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_10_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_10_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_10_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_10_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_10_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_10_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_10_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_10_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_6 & responseMSHR_2_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_2),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_14 & c_trackerOH_2_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_2[2] & _GEN_13 & d_drop_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_2 & c_trackerOH_2_2 & _clearOH_T_9 & _GEN_15),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_2[2] & _GEN_11 & d_response_2 & d_last_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_2_e_bits_sink == 2'h2 & nodeIn_2_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :195:25
    .io_source             (_TLBroadcastTracker_10_io_source),
    .io_line               (_TLBroadcastTracker_10_io_line),
    .io_idle               (_TLBroadcastTracker_10_io_idle),
    .io_need_d             (_TLBroadcastTracker_10_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_10_io_cacheOH),
    .io_clearOH            (c_trackerOH_2_2 & clearOH_2)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_3 TLBroadcastTracker_11 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_2),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_11_io_in_a_ready),
    .io_in_a_valid         (nodeIn_2_a_valid & selectTracker_2[3] & _GEN_16),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_2_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_2_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_2_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_2_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_2_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_2_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_2_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_2_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_1_a_ready & allowed_5_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_11_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_11_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_11_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_11_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_11_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_11_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_11_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_11_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_6 & responseMSHR_3_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_2),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_14 & c_trackerOH_3_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_2[3] & _GEN_13 & d_drop_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_2 & c_trackerOH_3_2 & _clearOH_T_9 & _GEN_15),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_2[3] & _GEN_11 & d_response_2 & d_last_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             ((&nodeIn_2_e_bits_sink) & nodeIn_2_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_11_io_source),
    .io_line               (_TLBroadcastTracker_11_io_line),
    .io_idle               (_TLBroadcastTracker_11_io_idle),
    .io_need_d             (_TLBroadcastTracker_11_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_11_io_cacheOH),
    .io_clearOH            (c_trackerOH_3_2 & clearOH_2)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  BroadcastFilter filter_3 (	// src/main/scala/tilelink/Broadcast.scala:99:26
    .io_request_ready         (_filter_3_io_request_ready),
    .io_request_valid         (nodeIn_3_a_valid & a_first_3 & trackerReady_3),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:241:58, :250:56, src/main/scala/tilelink/Edges.scala:232:25
    .io_request_bits_mshr
      ({|filter_io_request_bits_mshr_hi_7,
        filter_io_request_bits_mshr_hi_7[1] | filter_io_request_bits_mshr_lo_7[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, src/main/scala/tilelink/Broadcast.scala:251:38
    .io_request_bits_address  (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_request_bits_allocOH  (nodeIn_3_a_bits_source == 5'h10),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
    .io_request_bits_needT
      ((&nodeIn_3_a_bits_opcode) | nodeIn_3_a_bits_opcode == 3'h6
         ? filter_io_request_bits_needT_acq_needT_3
         : nodeIn_3_a_bits_opcode == 3'h5
             ? nodeIn_3_a_bits_param == 3'h1
             : nodeIn_3_a_bits_opcode != 3'h4),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_response_ready        (~probe_busy_3),	// src/main/scala/tilelink/Broadcast.scala:219:35, :259:35
    .io_response_valid        (_filter_3_io_response_valid),
    .io_response_bits_mshr    (responseMSHR_shiftAmount_3),
    .io_response_bits_address (_filter_3_io_response_bits_address),
    .io_response_bits_allocOH (_filter_3_io_response_bits_allocOH),
    .io_response_bits_needT   (_filter_3_io_response_bits_needT),
    .io_update_valid
      (x1_nodeOut_2_d_valid & d_normal_3_ready & ~d_drop_3 & d_response_3 & d_last_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :140:34, :147:88, src/main/scala/tilelink/Edges.scala:233:33
    .io_update_bits_mshr      (d_mshr_3),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_update_bits_gaveT     (&d_what_3),	// src/main/scala/tilelink/Broadcast.scala:118:37, :149:45
    .io_update_bits_cacheOH
      (d_trackerOH_3[0] & _TLBroadcastTracker_12_io_cacheOH | d_trackerOH_3[1]
       & _TLBroadcastTracker_13_io_cacheOH | d_trackerOH_3[2]
       & _TLBroadcastTracker_14_io_cacheOH | d_trackerOH_3[3]
       & _TLBroadcastTracker_15_io_cacheOH),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :141:33, src/main/scala/util/package.scala:88:42
    .io_release_valid
      (nodeIn_3_c_valid & c_first_3 & (c_releasedata_3 | c_release_3)),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :161:45, :187:{56,74}, src/main/scala/tilelink/Edges.scala:232:25
    .io_release_bits_address  (nodeIn_3_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_release_bits_keepB    (_filter_io_release_bits_keepB_T_3),	// src/main/scala/tilelink/Broadcast.scala:177:27
    .io_release_bits_cacheOH  (whoC_3)	// src/main/scala/diplomacy/Parameters.scala:46:9
  );
  TLBroadcastTracker TLBroadcastTracker_12 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_3),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_12_io_in_a_ready),
    .io_in_a_valid         (nodeIn_3_a_valid & selectTracker_3[0] & _GEN_22),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_3_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_3_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_3_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_3_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_3_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_3_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_3_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_2_a_ready & allowed_7_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_12_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_12_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_12_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_12_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_12_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_12_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_12_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_12_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_9 & responseMSHR_0_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_3),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_20 & c_trackerOH_0_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_3[0] & _GEN_19 & d_drop_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_3 & c_trackerOH_0_3 & _clearOH_T_13 & _GEN_21),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_3[0] & _GEN_17 & d_response_3 & d_last_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_3_e_bits_sink == 2'h0 & nodeIn_3_e_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :181:28, src/main/scala/tilelink/Edges.scala:658:17
    .io_source             (_TLBroadcastTracker_12_io_source),
    .io_line               (_TLBroadcastTracker_12_io_line),
    .io_idle               (_TLBroadcastTracker_12_io_idle),
    .io_need_d             (_TLBroadcastTracker_12_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_12_io_cacheOH),
    .io_clearOH            (c_trackerOH_0_3 & clearOH_3)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_1 TLBroadcastTracker_13 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_3),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_13_io_in_a_ready),
    .io_in_a_valid         (nodeIn_3_a_valid & selectTracker_3[1] & _GEN_22),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_3_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_3_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_3_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_3_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_3_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_3_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_3_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_2_a_ready & allowed_7_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_13_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_13_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_13_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_13_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_13_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_13_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_13_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_13_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_9 & responseMSHR_1_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_3),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_20 & c_trackerOH_1_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_3[1] & _GEN_19 & d_drop_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_3 & c_trackerOH_1_3 & _clearOH_T_13 & _GEN_21),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_3[1] & _GEN_17 & d_response_3 & d_last_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_3_e_bits_sink == 2'h1 & nodeIn_3_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :133:51
    .io_source             (_TLBroadcastTracker_13_io_source),
    .io_line               (_TLBroadcastTracker_13_io_line),
    .io_idle               (_TLBroadcastTracker_13_io_idle),
    .io_need_d             (_TLBroadcastTracker_13_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_13_io_cacheOH),
    .io_clearOH            (c_trackerOH_1_3 & clearOH_3)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_2 TLBroadcastTracker_14 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_3),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_14_io_in_a_ready),
    .io_in_a_valid         (nodeIn_3_a_valid & selectTracker_3[2] & _GEN_22),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_3_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_3_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_3_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_3_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_3_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_3_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_3_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_2_a_ready & allowed_7_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_14_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_14_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_14_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_14_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_14_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_14_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_14_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_14_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_9 & responseMSHR_2_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_3),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_20 & c_trackerOH_2_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_3[2] & _GEN_19 & d_drop_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_3 & c_trackerOH_2_3 & _clearOH_T_13 & _GEN_21),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_3[2] & _GEN_17 & d_response_3 & d_last_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             (nodeIn_3_e_bits_sink == 2'h2 & nodeIn_3_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34, :195:25
    .io_source             (_TLBroadcastTracker_14_io_source),
    .io_line               (_TLBroadcastTracker_14_io_line),
    .io_idle               (_TLBroadcastTracker_14_io_idle),
    .io_need_d             (_TLBroadcastTracker_14_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_14_io_cacheOH),
    .io_clearOH            (c_trackerOH_2_3 & clearOH_3)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_3 TLBroadcastTracker_15 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first_3),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_15_io_in_a_ready),
    .io_in_a_valid         (nodeIn_3_a_valid & selectTracker_3[3] & _GEN_22),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_3_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_3_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_3_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_3_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_3_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_3_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_3_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_3_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (x1_nodeOut_2_a_ready & allowed_7_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_15_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_15_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_15_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_15_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_15_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_15_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_15_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_15_io_out_a_bits_data),
    .io_probe_valid        (_sack_T_9 & responseMSHR_3_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount_3),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_20 & c_trackerOH_3_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH_3[3] & _GEN_19 & d_drop_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:88:42
    .io_probesack          (_c_first_T_3 & c_trackerOH_3_3 & _clearOH_T_13 & _GEN_21),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH_3[3] & _GEN_17 & d_response_3 & d_last_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:88:42
    .io_e_last             ((&nodeIn_3_e_bits_sink) & nodeIn_3_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_15_io_source),
    .io_line               (_TLBroadcastTracker_15_io_line),
    .io_idle               (_TLBroadcastTracker_15_io_idle),
    .io_need_d             (_TLBroadcastTracker_15_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_15_io_cacheOH),
    .io_clearOH            (c_trackerOH_3_3 & clearOH_3)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  assign auto_in_3_a_ready = auto_in_3_a_ready_0;
  assign auto_in_3_b_valid = auto_in_3_b_valid_0;
  assign auto_in_3_b_bits_param = auto_in_3_b_bits_param_0;
  assign auto_in_3_b_bits_address = auto_in_3_b_bits_address_0;
  assign auto_in_3_c_ready = auto_in_3_c_ready_0;
  assign auto_in_3_d_valid = auto_in_3_d_valid_0;
  assign auto_in_3_d_bits_opcode = auto_in_3_d_bits_opcode_0;
  assign auto_in_3_d_bits_param = auto_in_3_d_bits_param_0;
  assign auto_in_3_d_bits_size = auto_in_3_d_bits_size_0;
  assign auto_in_3_d_bits_source = auto_in_3_d_bits_source_0;
  assign auto_in_3_d_bits_sink = auto_in_3_d_bits_sink_0;
  assign auto_in_3_d_bits_denied = auto_in_3_d_bits_denied_0;
  assign auto_in_3_d_bits_data = auto_in_3_d_bits_data_0;
  assign auto_in_3_d_bits_corrupt = auto_in_3_d_bits_corrupt_0;
  assign auto_in_2_a_ready = auto_in_2_a_ready_0;
  assign auto_in_2_b_valid = auto_in_2_b_valid_0;
  assign auto_in_2_b_bits_param = auto_in_2_b_bits_param_0;
  assign auto_in_2_b_bits_address = auto_in_2_b_bits_address_0;
  assign auto_in_2_c_ready = auto_in_2_c_ready_0;
  assign auto_in_2_d_valid = auto_in_2_d_valid_0;
  assign auto_in_2_d_bits_opcode = auto_in_2_d_bits_opcode_0;
  assign auto_in_2_d_bits_param = auto_in_2_d_bits_param_0;
  assign auto_in_2_d_bits_size = auto_in_2_d_bits_size_0;
  assign auto_in_2_d_bits_source = auto_in_2_d_bits_source_0;
  assign auto_in_2_d_bits_sink = auto_in_2_d_bits_sink_0;
  assign auto_in_2_d_bits_denied = auto_in_2_d_bits_denied_0;
  assign auto_in_2_d_bits_data = auto_in_2_d_bits_data_0;
  assign auto_in_2_d_bits_corrupt = auto_in_2_d_bits_corrupt_0;
  assign auto_in_1_a_ready = auto_in_1_a_ready_0;
  assign auto_in_1_b_valid = auto_in_1_b_valid_0;
  assign auto_in_1_b_bits_param = auto_in_1_b_bits_param_0;
  assign auto_in_1_b_bits_address = auto_in_1_b_bits_address_0;
  assign auto_in_1_c_ready = auto_in_1_c_ready_0;
  assign auto_in_1_d_valid = auto_in_1_d_valid_0;
  assign auto_in_1_d_bits_opcode = auto_in_1_d_bits_opcode_0;
  assign auto_in_1_d_bits_param = auto_in_1_d_bits_param_0;
  assign auto_in_1_d_bits_size = auto_in_1_d_bits_size_0;
  assign auto_in_1_d_bits_source = auto_in_1_d_bits_source_0;
  assign auto_in_1_d_bits_sink = auto_in_1_d_bits_sink_0;
  assign auto_in_1_d_bits_denied = auto_in_1_d_bits_denied_0;
  assign auto_in_1_d_bits_data = auto_in_1_d_bits_data_0;
  assign auto_in_1_d_bits_corrupt = auto_in_1_d_bits_corrupt_0;
  assign auto_in_0_a_ready = auto_in_0_a_ready_0;
  assign auto_in_0_b_valid = auto_in_0_b_valid_0;
  assign auto_in_0_b_bits_param = auto_in_0_b_bits_param_0;
  assign auto_in_0_b_bits_address = auto_in_0_b_bits_address_0;
  assign auto_in_0_c_ready = auto_in_0_c_ready_0;
  assign auto_in_0_d_valid = auto_in_0_d_valid_0;
  assign auto_in_0_d_bits_opcode = auto_in_0_d_bits_opcode_0;
  assign auto_in_0_d_bits_param = auto_in_0_d_bits_param_0;
  assign auto_in_0_d_bits_size = auto_in_0_d_bits_size_0;
  assign auto_in_0_d_bits_source = auto_in_0_d_bits_source_0;
  assign auto_in_0_d_bits_sink = auto_in_0_d_bits_sink_0;
  assign auto_in_0_d_bits_denied = auto_in_0_d_bits_denied_0;
  assign auto_in_0_d_bits_data = auto_in_0_d_bits_data_0;
  assign auto_in_0_d_bits_corrupt = auto_in_0_d_bits_corrupt_0;
  assign auto_out_3_a_valid = auto_out_3_a_valid_0;
  assign auto_out_3_a_bits_opcode = auto_out_3_a_bits_opcode_0;
  assign auto_out_3_a_bits_param = auto_out_3_a_bits_param_0;
  assign auto_out_3_a_bits_size = auto_out_3_a_bits_size_0;
  assign auto_out_3_a_bits_source = auto_out_3_a_bits_source_0;
  assign auto_out_3_a_bits_address = auto_out_3_a_bits_address_0;
  assign auto_out_3_a_bits_user_amba_prot_bufferable =
    auto_out_3_a_bits_user_amba_prot_bufferable_0;
  assign auto_out_3_a_bits_user_amba_prot_modifiable =
    auto_out_3_a_bits_user_amba_prot_modifiable_0;
  assign auto_out_3_a_bits_user_amba_prot_readalloc =
    auto_out_3_a_bits_user_amba_prot_readalloc_0;
  assign auto_out_3_a_bits_user_amba_prot_writealloc =
    auto_out_3_a_bits_user_amba_prot_writealloc_0;
  assign auto_out_3_a_bits_user_amba_prot_privileged =
    auto_out_3_a_bits_user_amba_prot_privileged_0;
  assign auto_out_3_a_bits_user_amba_prot_secure =
    auto_out_3_a_bits_user_amba_prot_secure_0;
  assign auto_out_3_a_bits_mask = auto_out_3_a_bits_mask_0;
  assign auto_out_3_a_bits_data = auto_out_3_a_bits_data_0;
  assign auto_out_3_d_ready = auto_out_3_d_ready_0;
  assign auto_out_2_a_valid = auto_out_2_a_valid_0;
  assign auto_out_2_a_bits_opcode = auto_out_2_a_bits_opcode_0;
  assign auto_out_2_a_bits_param = auto_out_2_a_bits_param_0;
  assign auto_out_2_a_bits_size = auto_out_2_a_bits_size_0;
  assign auto_out_2_a_bits_source = auto_out_2_a_bits_source_0;
  assign auto_out_2_a_bits_address = auto_out_2_a_bits_address_0;
  assign auto_out_2_a_bits_user_amba_prot_bufferable =
    auto_out_2_a_bits_user_amba_prot_bufferable_0;
  assign auto_out_2_a_bits_user_amba_prot_modifiable =
    auto_out_2_a_bits_user_amba_prot_modifiable_0;
  assign auto_out_2_a_bits_user_amba_prot_readalloc =
    auto_out_2_a_bits_user_amba_prot_readalloc_0;
  assign auto_out_2_a_bits_user_amba_prot_writealloc =
    auto_out_2_a_bits_user_amba_prot_writealloc_0;
  assign auto_out_2_a_bits_user_amba_prot_privileged =
    auto_out_2_a_bits_user_amba_prot_privileged_0;
  assign auto_out_2_a_bits_user_amba_prot_secure =
    auto_out_2_a_bits_user_amba_prot_secure_0;
  assign auto_out_2_a_bits_mask = auto_out_2_a_bits_mask_0;
  assign auto_out_2_a_bits_data = auto_out_2_a_bits_data_0;
  assign auto_out_2_d_ready = auto_out_2_d_ready_0;
  assign auto_out_1_a_valid = auto_out_1_a_valid_0;
  assign auto_out_1_a_bits_opcode = auto_out_1_a_bits_opcode_0;
  assign auto_out_1_a_bits_param = auto_out_1_a_bits_param_0;
  assign auto_out_1_a_bits_size = auto_out_1_a_bits_size_0;
  assign auto_out_1_a_bits_source = auto_out_1_a_bits_source_0;
  assign auto_out_1_a_bits_address = auto_out_1_a_bits_address_0;
  assign auto_out_1_a_bits_user_amba_prot_bufferable =
    auto_out_1_a_bits_user_amba_prot_bufferable_0;
  assign auto_out_1_a_bits_user_amba_prot_modifiable =
    auto_out_1_a_bits_user_amba_prot_modifiable_0;
  assign auto_out_1_a_bits_user_amba_prot_readalloc =
    auto_out_1_a_bits_user_amba_prot_readalloc_0;
  assign auto_out_1_a_bits_user_amba_prot_writealloc =
    auto_out_1_a_bits_user_amba_prot_writealloc_0;
  assign auto_out_1_a_bits_user_amba_prot_privileged =
    auto_out_1_a_bits_user_amba_prot_privileged_0;
  assign auto_out_1_a_bits_user_amba_prot_secure =
    auto_out_1_a_bits_user_amba_prot_secure_0;
  assign auto_out_1_a_bits_mask = auto_out_1_a_bits_mask_0;
  assign auto_out_1_a_bits_data = auto_out_1_a_bits_data_0;
  assign auto_out_1_d_ready = auto_out_1_d_ready_0;
  assign auto_out_0_a_valid = auto_out_0_a_valid_0;
  assign auto_out_0_a_bits_opcode = auto_out_0_a_bits_opcode_0;
  assign auto_out_0_a_bits_param = auto_out_0_a_bits_param_0;
  assign auto_out_0_a_bits_size = auto_out_0_a_bits_size_0;
  assign auto_out_0_a_bits_source = auto_out_0_a_bits_source_0;
  assign auto_out_0_a_bits_address = auto_out_0_a_bits_address_0;
  assign auto_out_0_a_bits_user_amba_prot_bufferable =
    auto_out_0_a_bits_user_amba_prot_bufferable_0;
  assign auto_out_0_a_bits_user_amba_prot_modifiable =
    auto_out_0_a_bits_user_amba_prot_modifiable_0;
  assign auto_out_0_a_bits_user_amba_prot_readalloc =
    auto_out_0_a_bits_user_amba_prot_readalloc_0;
  assign auto_out_0_a_bits_user_amba_prot_writealloc =
    auto_out_0_a_bits_user_amba_prot_writealloc_0;
  assign auto_out_0_a_bits_user_amba_prot_privileged =
    auto_out_0_a_bits_user_amba_prot_privileged_0;
  assign auto_out_0_a_bits_user_amba_prot_secure =
    auto_out_0_a_bits_user_amba_prot_secure_0;
  assign auto_out_0_a_bits_mask = auto_out_0_a_bits_mask_0;
  assign auto_out_0_a_bits_data = auto_out_0_a_bits_data_0;
  assign auto_out_0_d_ready = auto_out_0_d_ready_0;
endmodule

