//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_256x25m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/07/10, 18:31:30" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_7_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_24_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 25 ;
        bit_from : 24 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_256x25m4s ) {
    memory () {
        type : ram ;
        address_width : 8 ;
        word_width : 25 ;
    }
    functional_peak_current : 41537.200000;
    area : 1697.010480 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3474914, 0.3475019, 0.3475124, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3474914, 0.3475019, 0.3475124, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3127422, 0.3127517, 0.3127611, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3127422, 0.3127517, 0.3127611, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3474914, 0.3475019, 0.3475124, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3474914, 0.3475019, 0.3475124, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3127422, 0.3127517, 0.3127611, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3127422, 0.3127517, 0.3127611, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_24_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[24:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1861776, 0.1960131, 0.2065536, 0.2269528, 0.2677161",\
              "0.1905024, 0.2003379, 0.2108784, 0.2312776, 0.2720409",\
              "0.1927115, 0.2025470, 0.2130875, 0.2334867, 0.2742500",\
              "0.1938355, 0.2036710, 0.2142115, 0.2346107, 0.2753740",\
              "0.1892666, 0.1991021, 0.2096426, 0.2300418, 0.2708051"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1861776, 0.1960131, 0.2065536, 0.2269528, 0.2677161",\
              "0.1905024, 0.2003379, 0.2108784, 0.2312776, 0.2720409",\
              "0.1927115, 0.2025470, 0.2130875, 0.2334867, 0.2742500",\
              "0.1938355, 0.2036710, 0.2142115, 0.2346107, 0.2753740",\
              "0.1892666, 0.1991021, 0.2096426, 0.2300418, 0.2708051"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2282775, 0.2384373, 0.2495159, 0.2724300, 0.3170655",\
              "0.2333091, 0.2434689, 0.2545475, 0.2774616, 0.3220971",\
              "0.2360948, 0.2462546, 0.2573331, 0.2802473, 0.3248828",\
              "0.2369285, 0.2470883, 0.2581668, 0.2810810, 0.3257165",\
              "0.2369390, 0.2470988, 0.2581773, 0.2810915, 0.3257270"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2282775, 0.2384373, 0.2495159, 0.2724300, 0.3170655",\
              "0.2333091, 0.2434689, 0.2545475, 0.2774616, 0.3220971",\
              "0.2360948, 0.2462546, 0.2573331, 0.2802473, 0.3248828",\
              "0.2369285, 0.2470883, 0.2581668, 0.2810810, 0.3257165",\
              "0.2369390, 0.2470988, 0.2581773, 0.2810915, 0.3257270"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457776, 0.0618416, 0.0795066, 0.1118936, 0.1723096" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457776, 0.0618416, 0.0795066, 0.1118936, 0.1723096" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457776, 0.0618416, 0.0795066, 0.1118936, 0.1723096" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457776, 0.0618416, 0.0795066, 0.1118936, 0.1723096" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0743401, 0.0795481, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1244083, 0.1313709, 0.1359594, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3474914, 0.3475019, 0.3475124, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3474914, 0.3475019, 0.3475124, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.894230" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109481" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.863390" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111536" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.632130" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111644" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.747760" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111590" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923772, 0.0979796, 0.1032545, 0.1103307, 0.1209990",\
              "0.0923480, 0.0979505, 0.1032254, 0.1103015, 0.1209699",\
              "0.0922409, 0.0978434, 0.1031183, 0.1101944, 0.1208627",\
              "0.0918811, 0.0974836, 0.1027584, 0.1098346, 0.1205029",\
              "0.0915150, 0.0971175, 0.1023923, 0.1094685, 0.1201368"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923772, 0.0979796, 0.1032545, 0.1103307, 0.1209990",\
              "0.0923480, 0.0979505, 0.1032254, 0.1103015, 0.1209699",\
              "0.0922409, 0.0978434, 0.1031183, 0.1101944, 0.1208627",\
              "0.0918811, 0.0974836, 0.1027584, 0.1098346, 0.1205029",\
              "0.0915150, 0.0971175, 0.1023923, 0.1094685, 0.1201368"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605422, 0.0565882, 0.0533592, 0.0496542, 0.0442032",\
              "0.0669412, 0.0629872, 0.0597582, 0.0560532, 0.0506022",\
              "0.0712222, 0.0672682, 0.0640392, 0.0603342, 0.0548832",\
              "0.0766282, 0.0726742, 0.0694452, 0.0657402, 0.0602892",\
              "0.0825492, 0.0785952, 0.0753662, 0.0716612, 0.0662102"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605422, 0.0565882, 0.0533592, 0.0496542, 0.0442032",\
              "0.0669412, 0.0629872, 0.0597582, 0.0560532, 0.0506022",\
              "0.0712222, 0.0672682, 0.0640392, 0.0603342, 0.0548832",\
              "0.0766282, 0.0726742, 0.0694452, 0.0657402, 0.0602892",\
              "0.0825492, 0.0785952, 0.0753662, 0.0716612, 0.0662102"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0815438, 0.0880886, 0.0945958, 0.1043937, 0.1184160",\
              "0.0815782, 0.0881229, 0.0946301, 0.1044280, 0.1184503",\
              "0.0814315, 0.0879762, 0.0944835, 0.1042813, 0.1183037",\
              "0.0808606, 0.0874053, 0.0939125, 0.1037104, 0.1177327",\
              "0.0799568, 0.0865015, 0.0930088, 0.1028066, 0.1168289"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0815438, 0.0880886, 0.0945958, 0.1043937, 0.1184160",\
              "0.0815782, 0.0881229, 0.0946301, 0.1044280, 0.1184503",\
              "0.0814315, 0.0879762, 0.0944835, 0.1042813, 0.1183037",\
              "0.0808606, 0.0874053, 0.0939125, 0.1037104, 0.1177327",\
              "0.0799568, 0.0865015, 0.0930088, 0.1028066, 0.1168289"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0659703, 0.0623643, 0.0604373, 0.0576223, 0.0557923",\
              "0.0724393, 0.0688333, 0.0669063, 0.0640913, 0.0622613",\
              "0.0761823, 0.0725763, 0.0706493, 0.0678343, 0.0660043",\
              "0.0784273, 0.0748213, 0.0728943, 0.0700793, 0.0682493",\
              "0.0739113, 0.0703053, 0.0683783, 0.0655633, 0.0637333"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0659703, 0.0623643, 0.0604373, 0.0576223, 0.0557923",\
              "0.0724393, 0.0688333, 0.0669063, 0.0640913, 0.0622613",\
              "0.0761823, 0.0725763, 0.0706493, 0.0678343, 0.0660043",\
              "0.0784273, 0.0748213, 0.0728943, 0.0700793, 0.0682493",\
              "0.0739113, 0.0703053, 0.0683783, 0.0655633, 0.0637333"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_7_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001697 ;
        pin (A[7:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675905, 0.0723724, 0.0761944, 0.0831468, 0.0939171",\
              "0.0676217, 0.0724036, 0.0762256, 0.0831780, 0.0939483",\
              "0.0674272, 0.0722091, 0.0760311, 0.0829835, 0.0937538",\
              "0.0669145, 0.0716964, 0.0755184, 0.0824708, 0.0932411",\
              "0.0660045, 0.0707864, 0.0746084, 0.0815608, 0.0923311"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675905, 0.0723724, 0.0761944, 0.0831468, 0.0939171",\
              "0.0676217, 0.0724036, 0.0762256, 0.0831780, 0.0939483",\
              "0.0674272, 0.0722091, 0.0760311, 0.0829835, 0.0937538",\
              "0.0669145, 0.0716964, 0.0755184, 0.0824708, 0.0932411",\
              "0.0660045, 0.0707864, 0.0746084, 0.0815608, 0.0923311"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0747367, 0.0716797, 0.0697657, 0.0664247, 0.0636097",\
              "0.0810137, 0.0779567, 0.0760427, 0.0727017, 0.0698867",\
              "0.0848437, 0.0817867, 0.0798727, 0.0765317, 0.0737167",\
              "0.0871267, 0.0840697, 0.0821557, 0.0788147, 0.0759997",\
              "0.0827537, 0.0796967, 0.0777827, 0.0744417, 0.0716267"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0747367, 0.0716797, 0.0697657, 0.0664247, 0.0636097",\
              "0.0810137, 0.0779567, 0.0760427, 0.0727017, 0.0698867",\
              "0.0848437, 0.0817867, 0.0798727, 0.0765317, 0.0737167",\
              "0.0871267, 0.0840697, 0.0821557, 0.0788147, 0.0759997",\
              "0.0827537, 0.0796967, 0.0777827, 0.0744417, 0.0716267"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_24_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001028 ;
        pin ( BWEB[24:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0478051, 0.0539702, 0.0599211, 0.0696929, 0.0850922",\
              "0.0429618, 0.0491269, 0.0550778, 0.0648496, 0.0802489",\
              "0.0416119, 0.0477770, 0.0537279, 0.0634997, 0.0788990",\
              "0.0457272, 0.0518923, 0.0578432, 0.0676150, 0.0830143",\
              "0.0684137, 0.0745789, 0.0805297, 0.0903016, 0.1057009"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0478051, 0.0539702, 0.0599211, 0.0696929, 0.0850922",\
              "0.0429618, 0.0491269, 0.0550778, 0.0648496, 0.0802489",\
              "0.0416119, 0.0477770, 0.0537279, 0.0634997, 0.0788990",\
              "0.0457272, 0.0518923, 0.0578432, 0.0676150, 0.0830143",\
              "0.0684137, 0.0745789, 0.0805297, 0.0903016, 0.1057009"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0718878, 0.0777397, 0.0866097, 0.1072538, 0.1523868",\
              "0.0882268, 0.0940788, 0.1029488, 0.1235928, 0.1687258",\
              "0.1048198, 0.1106718, 0.1195418, 0.1401858, 0.1853188",\
              "0.1304488, 0.1363008, 0.1451708, 0.1658148, 0.2109478",\
              "0.1658818, 0.1717338, 0.1806038, 0.2012478, 0.2463808"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0718878, 0.0777397, 0.0866097, 0.1072538, 0.1523868",\
              "0.0882268, 0.0940788, 0.1029488, 0.1235928, 0.1687258",\
              "0.1048198, 0.1106718, 0.1195418, 0.1401858, 0.1853188",\
              "0.1304488, 0.1363008, 0.1451708, 0.1658148, 0.2109478",\
              "0.1658818, 0.1717338, 0.1806038, 0.2012478, 0.2463808"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_24_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[24:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0478051, 0.0539702, 0.0599211, 0.0696929, 0.0850922",\
              "0.0429618, 0.0491269, 0.0550778, 0.0648496, 0.0802489",\
              "0.0416119, 0.0477770, 0.0537279, 0.0634997, 0.0788990",\
              "0.0457272, 0.0518923, 0.0578432, 0.0676150, 0.0830143",\
              "0.0684137, 0.0745789, 0.0805297, 0.0903016, 0.1057009"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0478051, 0.0539702, 0.0599211, 0.0696929, 0.0850922",\
              "0.0429618, 0.0491269, 0.0550778, 0.0648496, 0.0802489",\
              "0.0416119, 0.0477770, 0.0537279, 0.0634997, 0.0788990",\
              "0.0457272, 0.0518923, 0.0578432, 0.0676150, 0.0830143",\
              "0.0684137, 0.0745789, 0.0805297, 0.0903016, 0.1057009"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0718053, 0.0776573, 0.0865273, 0.1071713, 0.1523043",\
              "0.0881443, 0.0939963, 0.1028663, 0.1235103, 0.1686433",\
              "0.1047373, 0.1105893, 0.1194593, 0.1401033, 0.1852363",\
              "0.1303663, 0.1362183, 0.1450883, 0.1657323, 0.2108653",\
              "0.1657993, 0.1716513, 0.1805213, 0.2011653, 0.2462983"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0718053, 0.0776573, 0.0865273, 0.1071713, 0.1523043",\
              "0.0881443, 0.0939963, 0.1028663, 0.1235103, 0.1686433",\
              "0.1047373, 0.1105893, 0.1194593, 0.1401033, 0.1852363",\
              "0.1303663, 0.1362183, 0.1450883, 0.1657323, 0.2108653",\
              "0.1657993, 0.1716513, 0.1805213, 0.2011653, 0.2462983"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3.605670 ;
    }
}
}
