{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712318767321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712318767321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 15:06:07 2024 " "Processing started: Fri Apr  5 15:06:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712318767321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318767321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318767321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712318767544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712318767544 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "simple_struct.qsys " "Elaborating Platform Designer system entity \"simple_struct.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318775538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:18 Progress: Loading 19_PD_VHDL/simple_struct.qsys " "2024.04.05.15:06:18 Progress: Loading 19_PD_VHDL/simple_struct.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318778841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Reading input file " "2024.04.05.15:06:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Adding DigitalFilter_0 \[DigitalFilter 1.0\] " "2024.04.05.15:06:19 Progress: Adding DigitalFilter_0 \[DigitalFilter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Parameterizing module DigitalFilter_0 " "2024.04.05.15:06:19 Progress: Parameterizing module DigitalFilter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Adding clk_0 \[clock_source 22.1\] " "2024.04.05.15:06:19 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Parameterizing module clk_0 " "2024.04.05.15:06:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Adding controller_0 \[controller 1.0\] " "2024.04.05.15:06:19 Progress: Adding controller_0 \[controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Parameterizing module controller_0 " "2024.04.05.15:06:19 Progress: Parameterizing module controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:19 Progress: Adding i2c_transcever_0 \[i2c_transcever 1.0\] " "2024.04.05.15:06:19 Progress: Adding i2c_transcever_0 \[i2c_transcever 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318779975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Parameterizing module i2c_transcever_0 " "2024.04.05.15:06:20 Progress: Parameterizing module i2c_transcever_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Adding usart_0 \[usart 1.0\] " "2024.04.05.15:06:20 Progress: Adding usart_0 \[usart 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Parameterizing module usart_0 " "2024.04.05.15:06:20 Progress: Parameterizing module usart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Building connections " "2024.04.05.15:06:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Parameterizing connections " "2024.04.05.15:06:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Validating " "2024.04.05.15:06:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.05.15:06:20 Progress: Done reading input file " "2024.04.05.15:06:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_struct: Generating simple_struct \"simple_struct\" for QUARTUS_SYNTH " "Simple_struct: Generating simple_struct \"simple_struct\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318780934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DigitalFilter_0: \"simple_struct\" instantiated DigitalFilter \"DigitalFilter_0\" " "DigitalFilter_0: \"simple_struct\" instantiated DigitalFilter \"DigitalFilter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318781764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Controller_0: \"simple_struct\" instantiated controller \"controller_0\" " "Controller_0: \"simple_struct\" instantiated controller \"controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318781766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_transcever_0: \"simple_struct\" instantiated i2c_transcever \"i2c_transcever_0\" " "I2c_transcever_0: \"simple_struct\" instantiated i2c_transcever \"i2c_transcever_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318781768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usart_0: \"simple_struct\" instantiated usart \"usart_0\" " "Usart_0: \"simple_struct\" instantiated usart \"usart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318781770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"simple_struct\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"simple_struct\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318781773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_struct: Done \"simple_struct\" with 6 modules, 9 files " "Simple_struct: Done \"simple_struct\" with 6 modules, 9 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318781775 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "simple_struct.qsys " "Finished elaborating Platform Designer system entity \"simple_struct.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pgen-RTL " "Found design unit 1: pgen-RTL" {  } { { "components/pgen.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/pgen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782862 ""} { "Info" "ISGN_ENTITY_NAME" "1 pgen " "Found entity 1: pgen" {  } { { "components/pgen.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/pgen.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/i2c_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file components/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_pkg " "Found design unit 1: i2c_pkg" {  } { { "components/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i2c_pkg-body " "Found design unit 2: i2c_pkg-body" {  } { { "components/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_pkg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "components/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782864 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "components/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/usart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/usart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart-Behavioral " "Found design unit 1: usart-Behavioral" {  } { { "components/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/usart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782866 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart " "Found entity 1: usart" {  } { { "components/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/usart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Found design unit 1: controller-behave" {  } { { "components/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/controller.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782867 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arch " "Found design unit 1: top_level-arch" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782868 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/digitalfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/digitalfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter-Behavioral " "Found design unit 1: DigitalFilter-Behavioral" {  } { { "components/DigitalFilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DigitalFilter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782869 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "components/DigitalFilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DigitalFilter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/simple_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/simple_struct/simple_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_struct " "Found entity 1: simple_struct" {  } { { "db/ip/simple_struct/simple_struct.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/digitalfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/digitalfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter-Behavioral " "Found design unit 1: DigitalFilter-Behavioral" {  } { { "db/ip/simple_struct/submodules/digitalfilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/digitalfilter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782878 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "db/ip/simple_struct/submodules/digitalfilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/digitalfilter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/simple_struct/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/simple_struct/submodules/altera_reset_controller.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/simple_struct/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/simple_struct/submodules/altera_reset_synchronizer.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Found design unit 1: controller-behave" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782892 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782899 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/i2c_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/simple_struct/submodules/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_pkg (simple_struct) " "Found design unit 1: i2c_pkg (simple_struct)" {  } { { "db/ip/simple_struct/submodules/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i2c_pkg-body " "Found design unit 2: i2c_pkg-body" {  } { { "db/ip/simple_struct/submodules/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_pkg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/usart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/usart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart-Behavioral " "Found design unit 1: usart-Behavioral" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782909 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart " "Found entity 1: usart" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712318782909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712318782939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_struct simple_struct:u0 " "Elaborating entity \"simple_struct\" for hierarchy \"simple_struct:u0\"" {  } { { "top_level.vhd" "u0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter simple_struct:u0\|DigitalFilter:digitalfilter_0 " "Elaborating entity \"DigitalFilter\" for hierarchy \"simple_struct:u0\|DigitalFilter:digitalfilter_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "digitalfilter_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller simple_struct:u0\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"simple_struct:u0\|controller:controller_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "controller_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_1Hz controller.vhd(86) " "Verilog HDL or VHDL warning at controller.vhd(86): object \"count_1Hz\" assigned a value but never read" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712318782954 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrDone controller.vhd(101) " "Verilog HDL or VHDL warning at controller.vhd(101): object \"RegWrDone\" assigned a value but never read" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712318782954 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[3..1\] controller.vhd(11) " "Using initial value X (don't care) for net \"leds\[3..1\]\" at controller.vhd(11)" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782954 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "uart_tx_data\[15..8\] controller.vhd(14) " "Using initial value X (don't care) for net \"uart_tx_data\[15..8\]\" at controller.vhd(14)" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782954 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pgen simple_struct:u0\|controller:controller_0\|pgen:start_gen " "Elaborating entity \"pgen\" for hierarchy \"simple_struct:u0\|controller:controller_0\|pgen:start_gen\"" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "start_gen" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master simple_struct:u0\|i2c_master:i2c_transcever_0 " "Elaborating entity \"i2c_master\" for hierarchy \"simple_struct:u0\|i2c_master:i2c_transcever_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "i2c_transcever_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart simple_struct:u0\|usart:usart_0 " "Elaborating entity \"usart\" for hierarchy \"simple_struct:u0\|usart:usart_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "usart_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782958 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "receive_data usart.vhd(121) " "VHDL Process Statement warning at usart.vhd(121): inferring latch(es) for signal or variable \"receive_data\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712318782959 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[11\] usart.vhd(121) " "Inferred latch for \"receive_data\[11\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782960 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[12\] usart.vhd(121) " "Inferred latch for \"receive_data\[12\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782960 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[13\] usart.vhd(121) " "Inferred latch for \"receive_data\[13\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782960 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[14\] usart.vhd(121) " "Inferred latch for \"receive_data\[14\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782960 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[15\] usart.vhd(121) " "Inferred latch for \"receive_data\[15\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318782960 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller simple_struct:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"simple_struct:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/simple_struct/simple_struct.v" "rst_controller" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/simple_struct/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/simple_struct/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318782963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712318783371 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 98 -1 0 } } { "db/ip/simple_struct/submodules/altera_reset_synchronizer.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 38 -1 0 } } { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 115 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712318783413 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712318783413 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds_out\[1\] GND " "Pin \"leds_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712318783485 "|top_level|leds_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_out\[2\] GND " "Pin \"leds_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712318783485 "|top_level|leds_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_out\[3\] GND " "Pin \"leds_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712318783485 "|top_level|leds_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712318783485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712318783543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712318783937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712318784076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712318784076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys_in\[1\] " "No output dependent on input pin \"keys_in\[1\]\"" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712318784112 "|top_level|keys_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys_in\[2\] " "No output dependent on input pin \"keys_in\[2\]\"" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712318784112 "|top_level|keys_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys_in\[3\] " "No output dependent on input pin \"keys_in\[3\]\"" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712318784112 "|top_level|keys_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD " "No output dependent on input pin \"RXD\"" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712318784112 "|top_level|RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712318784112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712318784113 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712318784113 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712318784113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712318784113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712318784113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712318784132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 15:06:24 2024 " "Processing ended: Fri Apr  5 15:06:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712318784132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712318784132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712318784132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712318784132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712318785616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712318785616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 15:06:25 2024 " "Processing started: Fri Apr  5 15:06:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712318785616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712318785616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712318785616 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712318785680 ""}
{ "Info" "0" "" "Project  = 19_PD_VHDL" {  } {  } 0 0 "Project  = 19_PD_VHDL" 0 0 "Fitter" 0 0 1712318785680 ""}
{ "Info" "0" "" "Revision = 19_PD_VHDL" {  } {  } 0 0 "Revision = 19_PD_VHDL" 0 0 "Fitter" 0 0 1712318785680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712318785725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712318785725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "19_PD_VHDL EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"19_PD_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712318785744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712318785787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712318785787 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712318785875 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712318785953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712318785953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712318785953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712318785953 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712318785956 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712318785956 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712318785956 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712318785956 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712318785956 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712318785956 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712318785957 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/gitea/github/es/pcbteach/19_pd_vhdl/db/ip/simple_struct/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/gitea/github/es/pcbteach/19_pd_vhdl/db/ip/simple_struct/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712318786308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712318786310 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712318786313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712318786314 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712318786314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712318786338 ""}  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712318786338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_struct:u0\|usart:usart_0\|bit_clk  " "Automatically promoted node simple_struct:u0\|usart:usart_0\|bit_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712318786338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_struct:u0\|usart:usart_0\|bit_clk~0 " "Destination node simple_struct:u0\|usart:usart_0\|bit_clk~0" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712318786338 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712318786338 ""}  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712318786338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node en~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712318786338 ""}  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712318786338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712318786504 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712318786505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712318786505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712318786505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712318786506 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712318786507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712318786507 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712318786507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712318786526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712318786527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712318786527 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_sel\[0\] " "Node \"dig_sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_sel\[1\] " "Node \"dig_sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_sel\[2\] " "Node \"dig_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_sel\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_sel\[3\] " "Node \"dig_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_sel\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[0\] " "Node \"seg7_code\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[1\] " "Node \"seg7_code\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[2\] " "Node \"seg7_code\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[3\] " "Node \"seg7_code\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[4\] " "Node \"seg7_code\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[5\] " "Node \"seg7_code\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[6\] " "Node \"seg7_code\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_code\[7\] " "Node \"seg7_code\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_code\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712318786541 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712318786541 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712318786541 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712318786544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712318786932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712318786992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712318787002 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712318787676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712318787676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712318787859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712318788353 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712318788353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712318788762 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712318788762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712318788766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712318788871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712318788880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712318789000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712318789001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712318789130 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712318789437 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712318789613 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[1\] 3.3-V LVTTL 89 " "Pin keys_in\[1\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[1] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[1\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[2\] 3.3-V LVTTL 90 " "Pin keys_in\[2\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[2] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[2\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[3\] 3.3-V LVTTL 91 " "Pin keys_in\[3\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[3] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[3\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD 3.3-V LVTTL 115 " "Pin RXD uses I/O standard 3.3-V LVTTL at 115" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { RXD } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVTTL 113 " "Pin SDA uses I/O standard 3.3-V LVTTL at 113" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SDA } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3-V LVTTL 112 " "Pin SCL uses I/O standard 3.3-V LVTTL at 112" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { SCL } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "en 3.3-V LVTTL 25 " "Pin en uses I/O standard 3.3-V LVTTL at 25" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { en } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "en" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_in\[0\] 3.3-V LVTTL 88 " "Pin keys_in\[0\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { keys_in[0] } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_in\[0\]" } } } } { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712318789616 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712318789616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/19_PD_VHDL.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/19_PD_VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712318789668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5547 " "Peak virtual memory: 5547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712318789934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 15:06:29 2024 " "Processing ended: Fri Apr  5 15:06:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712318789934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712318789934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712318789934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712318789934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712318791166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712318791166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 15:06:30 2024 " "Processing started: Fri Apr  5 15:06:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712318791166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712318791166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712318791166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712318791374 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712318791608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712318791622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712318791830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 15:06:31 2024 " "Processing ended: Fri Apr  5 15:06:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712318791830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712318791830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712318791830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712318791830 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712318792431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712318793076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712318793076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 15:06:32 2024 " "Processing started: Fri Apr  5 15:06:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712318793076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 19_PD_VHDL -c 19_PD_VHDL " "Command: quartus_sta 19_PD_VHDL -c 19_PD_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712318793140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712318793231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712318793231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793270 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/gitea/github/es/pcbteach/19_pd_vhdl/db/ip/simple_struct/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/gitea/github/es/pcbteach/19_pd_vhdl/db/ip/simple_struct/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712318793405 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793408 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712318793408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name simple_struct:u0\|usart:usart_0\|bit_clk simple_struct:u0\|usart:usart_0\|bit_clk " "create_clock -period 1.000 -name simple_struct:u0\|usart:usart_0\|bit_clk simple_struct:u0\|usart:usart_0\|bit_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712318793408 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793411 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712318793411 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712318793416 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712318793433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712318793433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.927 " "Worst-case setup slack is -3.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.927            -265.003 clk  " "   -3.927            -265.003 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418              -6.538 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -1.418              -6.538 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.453               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.359 " "Worst-case recovery slack is -1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359             -70.338 clk  " "   -1.359             -70.338 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582              -3.492 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -0.582              -3.492 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.961 " "Worst-case removal slack is 0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.961               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 clk  " "    0.963               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.901 clk  " "   -3.000            -185.901 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -1.487              -8.922 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793477 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712318793531 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712318793534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712318793550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712318793725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712318793783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712318793783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.637 " "Worst-case setup slack is -3.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.637            -241.091 clk  " "   -3.637            -241.091 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -5.685 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -1.205              -5.685 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 clk  " "    0.231               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.402               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.202 " "Worst-case recovery slack is -1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -60.307 clk  " "   -1.202             -60.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -2.778 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -0.463              -2.778 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.848 " "Worst-case removal slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.848               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 clk  " "    0.851               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.901 clk  " "   -3.000            -185.901 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -1.487              -8.922 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793811 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712318793863 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793863 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712318793868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318793965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712318793967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712318793967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.138 " "Worst-case setup slack is -1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138             -50.022 clk  " "   -1.138             -50.022 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.044 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -0.044              -0.044 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 clk  " "    0.043               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.187               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.102 " "Worst-case recovery slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -2.025 clk  " "   -0.102              -2.025 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.313               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.314 " "Worst-case removal slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "    0.314               0.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk  " "    0.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -162.980 clk  " "   -3.000            -162.980 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 simple_struct:u0\|usart:usart_0\|bit_clk  " "   -1.000              -6.000 simple_struct:u0\|usart:usart_0\|bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712318793992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712318793992 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712318794048 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712318794048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712318794359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712318794359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712318794430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 15:06:34 2024 " "Processing ended: Fri Apr  5 15:06:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712318794430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712318794430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712318794430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712318794430 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712318795091 ""}
