#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  9 11:16:26 2022
# Process ID: 7380
# Current directory: E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/group3/xsim_script.tcl}
# Log file: E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/xsim.log
# Journal file: E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-NOAPFMR, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16866 MB
#-----------------------------------------------------------
source xsim.dir/group3/xsim_script.tcl
# xsim {group3} -view {{group3_dataflow_ana.wcfg}} -tclbatch {group3.tcl} -protoinst {group3.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file group3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3//AESL_inst_group3_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137/grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160/grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169/grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128/grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179/grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_fu_84_activity
Time resolution is 1 ps
open_wave_config group3_dataflow_ana.wcfg
source group3.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/interrupt -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BRESP -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RRESP -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RDATA -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARADDR -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WSTRB -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WDATA -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWADDR -into $array_r__array_size__output_r__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_done -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_idle -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_ready -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_group3_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/LENGTH_array_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_group3_top/LENGTH_array_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_group3_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_group3_top/control_INTERRUPT -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_BRESP -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_BREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_BVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_RRESP -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_RDATA -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_RREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_RVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARADDR -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WSTRB -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WDATA -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_WVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWADDR -into $tb_array_r__array_size__output_r__return_group -radix hex
## save_wave_config group3.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1665000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1725 ns : File "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec  9 11:16:30 2022...
