{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601384793240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601384793253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 16:06:33 2020 " "Processing started: Tue Sep 29 16:06:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601384793253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384793253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1_soc -c de1_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1_soc -c de1_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384793254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601384794753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601384794753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_top.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Found entity 1: sm_top" {  } { { "../../../src/sm_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836380 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_debouncer " "Found entity 2: sm_debouncer" {  } { { "../../../src/sm_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836380 ""} { "Info" "ISGN_ENTITY_NAME" "3 sm_clk_divider " "Found entity 3: sm_clk_divider" {  } { { "../../../src/sm_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_ram " "Found entity 1: sm_ram" {  } { { "../../../src/sm_ram.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_pwm " "Found entity 1: sm_pwm" {  } { { "../../../src/sm_pwm.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_matrix.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_matrix " "Found entity 1: sm_matrix" {  } { { "../../../src/sm_matrix.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836429 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_matrix_decoder " "Found entity 2: sm_matrix_decoder" {  } { { "../../../src/sm_matrix.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836429 ""} { "Info" "ISGN_ENTITY_NAME" "3 sm_matrix_mux " "Found entity 3: sm_matrix_mux" {  } { { "../../../src/sm_matrix.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_hex_display_our.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_hex_display_our.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display_our " "Found entity 1: sm_hex_display_our" {  } { { "../../../src/sm_hex_display_our.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_hex_display_our.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_hex_display_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_hex_display_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display_digit " "Found entity 1: sm_hex_display_digit" {  } { { "../../../src/sm_hex_display_digit.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_hex_display_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_gpio " "Found entity 1: sm_gpio" {  } { { "../../../src/sm_gpio.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_gpio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_als.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_als.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_als " "Found entity 1: sm_als" {  } { { "../../../src/sm_als.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_als.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/board/de1_soc/de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/board/de1_soc/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc " "Found entity 1: de1_soc" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_rom " "Found entity 1: sm_rom" {  } { { "../../../src/sm_rom.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Found entity 1: sm_register" {  } { { "../../../src/sm_register.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836545 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../../../src/sm_register.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_register.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_hex_display.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Found entity 1: sm_hex_display" {  } { { "../../../src/sm_hex_display.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836563 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_hex_display_8 " "Found entity 2: sm_hex_display_8" {  } { { "../../../src/sm_hex_display.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_hex_display.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/colaa.desktop-q1njrrs/onedrive/hws/spds/labs/lab_02_1/src/sm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_cpu " "Found entity 1: sm_cpu" {  } { { "../../../src/sm_cpu.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836591 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_control " "Found entity 2: sm_control" {  } { { "../../../src/sm_cpu.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836591 ""} { "Info" "ISGN_ENTITY_NAME" "3 sm_alu " "Found entity 3: sm_alu" {  } { { "../../../src/sm_cpu.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836591 ""} { "Info" "ISGN_ENTITY_NAME" "4 sm_register_file " "Found entity 4: sm_register_file" {  } { { "../../../src/sm_cpu.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384836591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384836591 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../src/sm_clk_divider.v " "Can't analyze file -- file ../../../src/sm_clk_divider.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1601384836607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_soc " "Elaborating entity \"de1_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601384837007 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc.v(75) " "Output port \"FPGA_I2C_SCLK\" at de1_soc.v(75) has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601384837010 "|de1_soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_top sm_top:sm_top " "Elaborating entity \"sm_top\" for hierarchy \"sm_top:sm_top\"" {  } { { "../de1_soc.v" "sm_top" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_debouncer:f0 " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_debouncer:f0\"" {  } { { "../../../src/sm_top.v" "f0" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_debouncer:f1 " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_debouncer:f1\"" {  } { { "../../../src/sm_top.v" "f1" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_debouncer:f2 " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_debouncer:f2\"" {  } { { "../../../src/sm_top.v" "f2" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_clk_divider sm_top:sm_top\|sm_clk_divider:sm_clk_divider " "Elaborating entity \"sm_clk_divider\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\"" {  } { { "../../../src/sm_top.v" "sm_clk_divider" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr " "Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\"" {  } { { "../../../src/sm_top.v" "r_cntr" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_rom sm_top:sm_top\|sm_rom:reset_rom " "Elaborating entity \"sm_rom\" for hierarchy \"sm_top:sm_top\|sm_rom:reset_rom\"" {  } { { "../../../src/sm_top.v" "reset_rom" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837088 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 63 sm_rom.v(14) " "Verilog HDL warning at sm_rom.v(14): number of words (1) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../../../src/sm_rom.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_rom.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1601384837095 "|de1_soc|sm_top:sm_top|sm_rom:reset_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sm_rom.v(10) " "Net \"rom.data_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../../src/sm_rom.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601384837110 "|de1_soc|sm_top:sm_top|sm_rom:reset_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sm_rom.v(10) " "Net \"rom.waddr_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../../src/sm_rom.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601384837110 "|de1_soc|sm_top:sm_top|sm_rom:reset_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sm_rom.v(10) " "Net \"rom.we_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../../src/sm_rom.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601384837110 "|de1_soc|sm_top:sm_top|sm_rom:reset_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_matrix sm_top:sm_top\|sm_matrix:matrix " "Elaborating entity \"sm_matrix\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\"" {  } { { "../../../src/sm_top.v" "matrix" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_matrix_decoder sm_top:sm_top\|sm_matrix:matrix\|sm_matrix_decoder:decoder " "Elaborating entity \"sm_matrix_decoder\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_matrix_decoder:decoder\"" {  } { { "../../../src/sm_matrix.v" "decoder" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_matrix_mux sm_top:sm_top\|sm_matrix:matrix\|sm_matrix_mux:mux " "Elaborating entity \"sm_matrix_mux\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_matrix_mux:mux\"" {  } { { "../../../src/sm_matrix.v" "mux" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_ram sm_top:sm_top\|sm_matrix:matrix\|sm_ram:data_ram " "Elaborating entity \"sm_ram\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_ram:data_ram\"" {  } { { "../../../src/sm_matrix.v" "data_ram" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_gpio sm_top:sm_top\|sm_matrix:matrix\|sm_gpio:gpio " "Elaborating entity \"sm_gpio\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_gpio:gpio\"" {  } { { "../../../src/sm_matrix.v" "gpio" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_matrix:matrix\|sm_gpio:gpio\|sm_debouncer:debounce " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_gpio:gpio\|sm_debouncer:debounce\"" {  } { { "../../../src/sm_gpio.v" "debounce" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_gpio.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_matrix:matrix\|sm_gpio:gpio\|sm_register_we:r_output " "Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_gpio:gpio\|sm_register_we:r_output\"" {  } { { "../../../src/sm_gpio.v" "r_output" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_gpio.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_pwm sm_top:sm_top\|sm_matrix:matrix\|sm_pwm:pwm " "Elaborating entity \"sm_pwm\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_pwm:pwm\"" {  } { { "../../../src/sm_matrix.v" "pwm" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sm_pwm.v(28) " "Verilog HDL assignment warning at sm_pwm.v(28): truncated value with size 32 to match size of target (8)" {  } { { "../../../src/sm_pwm.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_pwm.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601384837275 "|de1_soc|sm_top:sm_top|sm_matrix:matrix|sm_pwm:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register sm_top:sm_top\|sm_matrix:matrix\|sm_pwm:pwm\|sm_register:r_valCounter " "Elaborating entity \"sm_register\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_pwm:pwm\|sm_register:r_valCounter\"" {  } { { "../../../src/sm_pwm.v" "r_valCounter" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_pwm.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_als sm_top:sm_top\|sm_matrix:matrix\|sm_als:als " "Elaborating entity \"sm_als\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_als:als\"" {  } { { "../../../src/sm_matrix.v" "als" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_matrix.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sm_als.v(12) " "Verilog HDL assignment warning at sm_als.v(12): truncated value with size 32 to match size of target (9)" {  } { { "../../../src/sm_als.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_als.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601384837303 "|de1_soc|sm_top:sm_top|sm_matrix:matrix|sm_als:als"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register sm_top:sm_top\|sm_matrix:matrix\|sm_als:als\|sm_register:r_counter " "Elaborating entity \"sm_register\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_als:als\|sm_register:r_counter\"" {  } { { "../../../src/sm_als.v" "r_counter" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_als.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_matrix:matrix\|sm_als:als\|sm_register_we:r_shift " "Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_matrix:matrix\|sm_als:als\|sm_register_we:r_shift\"" {  } { { "../../../src/sm_als.v" "r_shift" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_als.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_cpu sm_top:sm_top\|sm_cpu:sm_cpu " "Elaborating entity \"sm_cpu\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\"" {  } { { "../../../src/sm_top.v" "sm_cpu" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc " "Elaborating entity \"sm_register\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\"" {  } { { "../../../src/sm_cpu.v" "r_pc" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_file sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf " "Elaborating entity \"sm_register_file\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\"" {  } { { "../../../src/sm_cpu.v" "rf" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_alu sm_top:sm_top\|sm_cpu:sm_cpu\|sm_alu:alu " "Elaborating entity \"sm_alu\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_alu:alu\"" {  } { { "../../../src/sm_cpu.v" "alu" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_control sm_top:sm_top\|sm_cpu:sm_cpu\|sm_control:sm_control " "Elaborating entity \"sm_control\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_control:sm_control\"" {  } { { "../../../src/sm_cpu.v" "sm_control" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_cpu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_hex_display_our sm_hex_display_our:digit_our " "Elaborating entity \"sm_hex_display_our\" for hierarchy \"sm_hex_display_our:digit_our\"" {  } { { "../de1_soc.v" "digit_our" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_hex_display_digit sm_hex_display_digit:hex_display " "Elaborating entity \"sm_hex_display_digit\" for hierarchy \"sm_hex_display_digit:hex_display\"" {  } { { "../de1_soc.v" "hex_display" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_hex_display sm_hex_display:digit_5 " "Elaborating entity \"sm_hex_display\" for hierarchy \"sm_hex_display:digit_5\"" {  } { { "../de1_soc.v" "digit_5" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384837447 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|Mux0 " "Found clock multiplexer sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|Mux0" {  } { { "../../../src/sm_top.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_top.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1601384838387 "|de1_soc|sm_top:sm_top|sm_clk_divider:sm_clk_divider|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1601384838387 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf_rtl_0 " "Inferred dual-clock RAM node \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1601384839157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm_top:sm_top\|sm_matrix:matrix\|sm_ram:data_ram\|ram " "RAM logic \"sm_top:sm_top\|sm_matrix:matrix\|sm_ram:data_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../../src/sm_ram.v" "ram" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_ram.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1601384839157 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sm_top:sm_top\|sm_rom:reset_rom\|rom " "RAM logic \"sm_top:sm_top\|sm_rom:reset_rom\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../../../src/sm_rom.v" "rom" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/src/sm_rom.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1601384839157 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1601384839157 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/db/de1_soc.ram0_sm_rom_e96ad487.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/db/de1_soc.ram0_sm_rom_e96ad487.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1601384839164 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601384839771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1601384839771 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601384839771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384840221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601384840222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601384840222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66j1 " "Found entity 1: altsyncram_66j1" {  } { { "db/altsyncram_66j1.tdf" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/db/altsyncram_66j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601384840426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384840426 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601384840861 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1601384840909 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1601384840909 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601384840909 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1601384840909 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601384840923 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601384840923 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] VCC pin " "The pin \"GPIO_0\[7\]\" is fed by VCC" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601384840923 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[8\] VCC pin " "The pin \"GPIO_0\[8\]\" is fed by VCC" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601384840923 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601384840923 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1601384840923 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384841128 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1601384841128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601384841133 "|de1_soc|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601384841133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601384841589 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601384842443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601384843448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601384843448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384843990 "|de1_soc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601384843990 "|de1_soc|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601384843990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601384843999 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601384843999 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "73 " "Implemented 73 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1601384843999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601384843999 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1601384843999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601384843999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601384844208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 16:07:24 2020 " "Processing ended: Tue Sep 29 16:07:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601384844208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601384844208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601384844208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601384844208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1601384848171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601384848189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 16:07:27 2020 " "Processing started: Tue Sep 29 16:07:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601384848189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601384848189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1_soc -c de1_soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de1_soc -c de1_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601384848190 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1601384849057 ""}
{ "Info" "0" "" "Project  = de1_soc" {  } {  } 0 0 "Project  = de1_soc" 0 0 "Fitter" 0 0 1601384849058 ""}
{ "Info" "0" "" "Revision = de1_soc" {  } {  } 0 0 "Revision = de1_soc" 0 0 "Fitter" 0 0 1601384849058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1601384849794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601384849795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de1_soc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"de1_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601384849821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601384850021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601384850021 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601384851205 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601384851388 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601384852573 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601384852617 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1601384884009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 76 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 76 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601384884947 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1601384884947 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601384884947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601384884963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601384884964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601384884967 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601384884970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601384884971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601384884973 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_soc.sdc " "Reading SDC File: 'de1_soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601384888244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1601384888257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1601384888273 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601384888274 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601384888274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601384888274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601384888274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601384888274 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601384888274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601384888340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1601384888345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601384888345 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601384888741 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1601384888741 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601384888751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601384910266 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1601384911691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601384915054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601384921015 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601384922488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601384922489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601384927923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601384944623 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601384944623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601384945686 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601384945686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601384945686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601384945690 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.17 " "Total time spent on timing analysis during the Fitter is 2.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601384951676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601384951777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601384953827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601384953828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601384955758 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601384965322 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1601384966282 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "73 " "Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/bin/altera/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/bin/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../de1_soc.v" "" { Text "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/de1_soc.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601384966351 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1601384966351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/de1_soc.fit.smsg " "Generated suppressed messages file C:/Users/colaa.DESKTOP-Q1NJRRS/OneDrive/hws/SPDS/labs/lab_02_1/board/de1_soc/project/de1_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601384966622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 106 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6285 " "Peak virtual memory: 6285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601384968542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 16:09:28 2020 " "Processing ended: Tue Sep 29 16:09:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601384968542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601384968542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601384968542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601384968542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601384971801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601384971814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 16:09:31 2020 " "Processing started: Tue Sep 29 16:09:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601384971814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601384971814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de1_soc -c de1_soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de1_soc -c de1_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601384971815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1601384973506 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601384985538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601384986730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 16:09:46 2020 " "Processing ended: Tue Sep 29 16:09:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601384986730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601384986730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601384986730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601384986730 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601384988648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601384990156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601384990168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 16:09:49 2020 " "Processing started: Tue Sep 29 16:09:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601384990168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384990168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de1_soc -c de1_soc " "Command: quartus_sta de1_soc -c de1_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384990169 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1601384990506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384992261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384992262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384992338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384992338 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_soc.sdc " "Reading SDC File: 'de1_soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993271 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1601384993272 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601384993317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.575 " "Worst-case setup slack is 16.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.575               0.000 CLOCK_50  " "   16.575               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.989               0.000 clk  " "   29.989               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 CLOCK_50  " "    0.393               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 clk  " "    0.739               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.969 " "Worst-case minimum pulse width slack is 8.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.969               0.000 CLOCK_50  " "    8.969               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.925               0.000 clk  " "   16.925               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384993547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993547 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384993560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384993560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384993560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384993560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.045 ns " "Worst Case Available Settling Time: 18.045 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384993560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384993560 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993560 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601384993589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384993647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.508 " "Worst-case setup slack is 16.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.508               0.000 CLOCK_50  " "   16.508               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.306               0.000 clk  " "   30.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLOCK_50  " "    0.389               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 clk  " "    0.750               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.001 " "Worst-case minimum pulse width slack is 9.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.001               0.000 CLOCK_50  " "    9.001               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.871               0.000 clk  " "   16.871               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601384996669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996669 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384996682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384996682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384996682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384996682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.084 ns " "Worst Case Available Settling Time: 18.084 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384996682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601384996682 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996682 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601384996701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601384996978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385000941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.891 " "Worst-case setup slack is 17.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.891               0.000 CLOCK_50  " "   17.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.619               0.000 clk  " "   33.619               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 CLOCK_50  " "    0.246               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clk  " "    0.317               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.534 " "Worst-case minimum pulse width slack is 8.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.534               0.000 CLOCK_50  " "    8.534               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.903               0.000 clk  " "   17.903               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385001372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385001372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385001372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385001372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.687 ns " "Worst Case Available Settling Time: 18.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385001372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385001372 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001372 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601385001399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.011 " "Worst-case setup slack is 18.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.011               0.000 CLOCK_50  " "   18.011               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.315               0.000 clk  " "   34.315               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385001984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385001984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 CLOCK_50  " "    0.220               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clk  " "    0.291               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385002014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385002045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385002075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.486 " "Worst-case minimum pulse width slack is 8.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.486               0.000 CLOCK_50  " "    8.486               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.966               0.000 clk  " "   17.966               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601385002094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385002094 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385002113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385002113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385002113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385002113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.807 ns " "Worst Case Available Settling Time: 18.807 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385002113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601385002113 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385002113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385010178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385010180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601385010561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 16:10:10 2020 " "Processing ended: Tue Sep 29 16:10:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601385010561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601385010561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601385010561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385010561 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 213 s " "Quartus Prime Full Compilation was successful. 0 errors, 213 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601385012829 ""}
