Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s05/ripple_adder/test_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s05/ripple_adder/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s05/ripple_adder/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s05/ripple_adder/ripple_adder.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s05/ripple_adder/test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture gate_level of entity FA [fa_default]
Compiling architecture gatelevel of entity RCA [rca_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s05/ripple_adder/test_isim_beh.exe
Fuse Memory Usage: 36548 KB
Fuse CPU Usage: 609 ms
