{"Source Block": ["oh/elink/hdl/etx_protocol.v@133:145@HdlStmAssign", "\n   //#############################\n   //# Pipeline stall\n   //#############################\n\n   assign etx_wait = etx_cycle   |\n\t\t     etx_rd_wait | \n\t\t     etx_wr_wait;\n   \n   \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "   assign etx_wait = etx_cycle   |\n"], [139, "\t\t     etx_rd_wait | \n"], [140, "\t\t     etx_wr_wait;\n"]], "Add": [[140, "   assign etx_io_wait = ~etx_sample;\n"], [140, "   assign etx_wait    = etx_io_wait |\n"], [140, "\t\t\tetx_rd_wait |\n"], [140, "\t\t\tetx_wr_wait;\n"]]}}