Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov  6 17:52:41 2024
| Host         : SUJAN-KGP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    5           
TIMING-16  Warning   Large setup violation           642         
TIMING-18  Warning   Missing input or output delay   23          
TIMING-20  Warning   Non-clocked latch               20          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (264)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.965    -2524.093                    776                 1297        0.275        0.000                      0                 1297        4.500        0.000                       0                   699  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.965    -2524.093                    776                 1297        0.275        0.000                      0                 1297        4.500        0.000                       0                   699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          776  Failing Endpoints,  Worst Slack       -4.965ns,  Total Violation    -2524.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.965ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.829ns  (logic 2.582ns (26.270%)  route 7.247ns (73.730%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.648    20.069    DP/rb/D[30]
    SLICE_X13Y65         FDRE                                         r  DP/rb/R_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.518    14.941    DP/rb/CLK
    SLICE_X13Y65         FDRE                                         r  DP/rb/R_reg[6][30]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)       -0.061    15.103    DP/rb/R_reg[6][30]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -4.965    

Slack (VIOLATED) :        -4.945ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.784ns  (logic 2.582ns (26.389%)  route 7.202ns (73.611%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    17.893    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    18.017 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    18.474    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.598 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    18.598    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    18.810 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.307    19.117    DP/pc1/R_reg[15][29]_i_6_n_0_alias
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  DP/pc1/R[15][29]_i_1_comp/O
                         net (fo=16, routed)          0.608    20.024    DP/rb/D[29]
    SLICE_X11Y58         FDRE                                         r  DP/rb/R_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.526    14.949    DP/rb/CLK
    SLICE_X11Y58         FDRE                                         r  DP/rb/R_reg[2][29]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)       -0.093    15.079    DP/rb/R_reg[2][29]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -20.024    
  -------------------------------------------------------------------
                         slack                                 -4.945    

Slack (VIOLATED) :        -4.938ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[13][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.825ns  (logic 2.582ns (26.279%)  route 7.243ns (73.721%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    17.893    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    18.017 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    18.474    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.598 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    18.598    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    18.810 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.307    19.117    DP/pc1/R_reg[15][29]_i_6_n_0_alias
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  DP/pc1/R[15][29]_i_1_comp/O
                         net (fo=16, routed)          0.649    20.065    DP/rb/D[29]
    SLICE_X10Y58         FDRE                                         r  DP/rb/R_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.526    14.949    DP/rb/CLK
    SLICE_X10Y58         FDRE                                         r  DP/rb/R_reg[13][29]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.045    15.127    DP/rb/R_reg[13][29]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -20.065    
  -------------------------------------------------------------------
                         slack                                 -4.938    

Slack (VIOLATED) :        -4.935ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.819ns  (logic 2.582ns (26.296%)  route 7.237ns (73.704%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.638    20.059    DP/rb/D[30]
    SLICE_X15Y66         FDRE                                         r  DP/rb/R_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.517    14.940    DP/rb/CLK
    SLICE_X15Y66         FDRE                                         r  DP/rb/R_reg[9][30]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)       -0.040    15.123    DP/rb/R_reg[9][30]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -20.059    
  -------------------------------------------------------------------
                         slack                                 -4.935    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[10][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.777ns  (logic 2.582ns (26.408%)  route 7.195ns (73.592%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.596    20.017    DP/rb/D[30]
    SLICE_X14Y68         FDRE                                         r  DP/rb/R_reg[10][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.514    14.937    DP/rb/CLK
    SLICE_X14Y68         FDRE                                         r  DP/rb/R_reg[10][30]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X14Y68         FDRE (Setup_fdre_C_D)       -0.031    15.129    DP/rb/R_reg[10][30]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -20.017    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.768ns  (logic 2.582ns (26.433%)  route 7.186ns (73.567%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.587    20.008    DP/rb/D[30]
    SLICE_X13Y66         FDRE                                         r  DP/rb/R_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.517    14.940    DP/rb/CLK
    SLICE_X13Y66         FDRE                                         r  DP/rb/R_reg[5][30]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)       -0.043    15.120    DP/rb/R_reg[5][30]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.008    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.871ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.961ns  (logic 2.706ns (27.166%)  route 7.255ns (72.834%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    17.893    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    18.017 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    18.474    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.598 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    18.598    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    18.810 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.418    19.228    DP/in_reg/R_reg[15][29]_i_6_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.299    19.527 r  DP/in_reg/R[15][29]_i_3/O
                         net (fo=1, routed)           0.550    20.077    DP/in_reg/out2_reg[29]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124    20.201 r  DP/in_reg/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    20.201    DP/pc1/D[21]
    SLICE_X6Y58          FDRE                                         r  DP/pc1/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.602    15.025    DP/pc1/CLK
    SLICE_X6Y58          FDRE                                         r  DP/pc1/pc_reg[29]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.081    15.329    DP/pc1/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -20.201    
  -------------------------------------------------------------------
                         slack                                 -4.871    

Slack (VIOLATED) :        -4.870ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[8][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.769ns  (logic 2.582ns (26.431%)  route 7.187ns (73.569%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.588    20.009    DP/rb/D[30]
    SLICE_X14Y62         FDRE                                         r  DP/rb/R_reg[8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.520    14.943    DP/rb/CLK
    SLICE_X14Y62         FDRE                                         r  DP/rb/R_reg[8][30]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.028    15.138    DP/rb/R_reg[8][30]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                 -4.870    

Slack (VIOLATED) :        -4.868ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.765ns  (logic 2.582ns (26.440%)  route 7.183ns (73.560%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.584    20.005    DP/rb/D[30]
    SLICE_X14Y63         FDRE                                         r  DP/rb/R_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.519    14.942    DP/rb/CLK
    SLICE_X14Y63         FDRE                                         r  DP/rb/R_reg[2][30]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)       -0.028    15.137    DP/rb/R_reg[2][30]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                 -4.868    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 DP/rb/out1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/rb/R_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.748ns  (logic 2.582ns (26.488%)  route 7.166ns (73.512%))
  Logic Levels:           15  (LUT4=2 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.637    10.240    DP/rb/CLK
    SLICE_X9Y67          FDRE                                         r  DP/rb/out1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.459    10.699 r  DP/rb/out1_reg[2]/Q
                         net (fo=6, routed)           0.294    10.993    DP/pc1/R[15][31]_i_21[2]
    SLICE_X8Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.117 r  DP/pc1/d1_i_121/O
                         net (fo=31, routed)          0.943    12.060    DP/pc1/m2_out[2]
    SLICE_X9Y66          LUT6 (Prop_lut6_I4_O)        0.124    12.184 r  DP/pc1/d1_i_225/O
                         net (fo=3, routed)           0.314    12.498    DP/rb/cy_out_2_18
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292    12.914    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328    13.366    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310    13.800    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.924 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491    14.414    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.538 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171    14.709    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.833 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430    15.264    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.388 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    15.834    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.958 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    17.052    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.176 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    17.705    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    17.829 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    18.462    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.586 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    18.586    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.798 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    19.122    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    19.421 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.567    19.987    DP/rb/D[30]
    SLICE_X15Y67         FDRE                                         r  DP/rb/R_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.516    14.939    DP/rb/CLK
    SLICE_X15Y67         FDRE                                         r  DP/rb/R_reg[3][30]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.040    15.122    DP/rb/R_reg[3][30]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -19.987    
  -------------------------------------------------------------------
                         slack                                 -4.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.763%)  route 0.187ns (47.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.591     1.510    DP/pc1/CLK
    SLICE_X2Y74          FDRE                                         r  DP/pc1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  DP/pc1/pc_reg[3]/Q
                         net (fo=8, routed)           0.187     1.861    DP/pc1/Q[3]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.045     1.906 r  DP/pc1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    DP/pc1/npc__0[3]
    SLICE_X2Y74          FDRE                                         r  DP/pc1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X2Y74          FDRE                                         r  DP/pc1/pc_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.121     1.631    DP/pc1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.598     1.517    DP/pc1/CLK
    SLICE_X2Y67          FDRE                                         r  DP/pc1/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  DP/pc1/pc_reg[21]/Q
                         net (fo=8, routed)           0.200     1.881    DP/pc1/pc[21]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.045     1.926 r  DP/pc1/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     1.926    DP/pc1/npc__0[21]
    SLICE_X2Y67          FDRE                                         r  DP/pc1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.869     2.034    DP/pc1/CLK
    SLICE_X2Y67          FDRE                                         r  DP/pc1/pc_reg[21]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     1.637    DP/pc1/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/SD/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.183ns (44.643%)  route 0.227ns (55.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.227     1.888    CP/SD/time_step[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.042     1.930 r  CP/SD/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    CP/SD/out[2]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.872     2.037    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.107     1.627    CP/SD/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.096%)  route 0.278ns (59.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.591     1.510    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          0.278     1.929    DP/pc1/Q[0]
    SLICE_X2Y74          LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  DP/pc1/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.974    DP/pc1/npc__0[2]
    SLICE_X2Y74          FDRE                                         r  DP/pc1/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X2Y74          FDRE                                         r  DP/pc1/pc_reg[2]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.121     1.667    DP/pc1/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.659%)  route 0.213ns (53.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.592     1.511    DP/pc1/CLK
    SLICE_X0Y73          FDRE                                         r  DP/pc1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DP/pc1/pc_reg[1]/Q
                         net (fo=15, routed)          0.213     1.865    DP/pc1/Q[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.045     1.910 r  DP/pc1/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    DP/pc1/npc__0[1]
    SLICE_X0Y73          FDRE                                         r  DP/pc1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.862     2.027    DP/pc1/CLK
    SLICE_X0Y73          FDRE                                         r  DP/pc1/pc_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.602    DP/pc1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/SD/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.046%)  route 0.227ns (54.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.227     1.888    CP/SD/time_step[1]
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  CP/SD/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    CP/SD/p_0_in[1]
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.872     2.037    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.091     1.611    CP/SD/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/SD/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.829%)  route 0.229ns (55.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.229     1.890    CP/SD/time_step[1]
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.045     1.935 r  CP/SD/out[3]_i_3/O
                         net (fo=1, routed)           0.000     1.935    CP/SD/p_0_in[3]
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.872     2.037    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.612    CP/SD/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.632%)  route 0.249ns (54.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.573     1.492    DP/pc1/CLK
    SLICE_X12Y60         FDRE                                         r  DP/pc1/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  DP/pc1/pc_reg[26]/Q
                         net (fo=8, routed)           0.249     1.905    DP/pc1/pc[26]
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.950 r  DP/pc1/pc[26]_i_1/O
                         net (fo=1, routed)           0.000     1.950    DP/pc1/npc__0[26]
    SLICE_X12Y60         FDRE                                         r  DP/pc1/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.844     2.009    DP/pc1/CLK
    SLICE_X12Y60         FDRE                                         r  DP/pc1/pc_reg[26]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.121     1.613    DP/pc1/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.937%)  route 0.448ns (76.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.591     1.510    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  DP/pc1/pc_reg[10]/Q
                         net (fo=4, routed)           0.448     2.099    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.879     2.044    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.565    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.748    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/pc1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.816%)  route 0.259ns (58.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.591     1.510    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          0.259     1.910    DP/in_reg/Q[0]
    SLICE_X3Y75          LUT3 (Prop_lut3_I1_O)        0.045     1.955 r  DP/in_reg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    DP/pc1/D[0]
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.092     1.602    DP/pc1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88     CP/SD/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y60     DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y60     DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88     CP/SD/out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y60     DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y60     DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            CP/reset_SD_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.381ns  (logic 1.849ns (34.353%)  route 3.533ns (65.647%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  HALT_IBUF_inst/O
                         net (fo=3, routed)           1.834     3.310    DP/in_reg/HALT_IBUF
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.434 r  DP/in_reg/reset_SD_reg_i_4/O
                         net (fo=1, routed)           0.282     3.716    DP/in_reg/reset_SD_reg_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  DP/in_reg/reset_SD_reg_i_1/O
                         net (fo=1, routed)           0.830     4.670    CP/reset_SD_reg/D
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     4.794 r  CP/reset_SD_reg/L3_1/O
                         net (fo=1, routed)           0.587     5.381    CP/reset_SD_reg/D0
    SLICE_X2Y90          LDCE                                         r  CP/reset_SD_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            CP/LoadPC_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.149ns  (logic 1.725ns (41.569%)  route 2.424ns (58.431%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  HALT_IBUF_inst/O
                         net (fo=3, routed)           1.191     2.668    DP/in_reg/HALT_IBUF
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.792 r  DP/in_reg/LoadPC_reg_i_6/O
                         net (fo=1, routed)           0.848     3.640    DP/in_reg/LoadPC_reg_i_6_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124     3.764 r  DP/in_reg/LoadPC_reg_i_1/O
                         net (fo=1, routed)           0.385     4.149    CP/pc_reg[0]
    SLICE_X4Y87          LDCE                                         r  CP/LoadPC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CP/ResetPC_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.597ns  (logic 1.486ns (57.221%)  route 1.111ns (42.779%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_all_IBUF_inst/O
                         net (fo=282, routed)         1.111     2.597    CP/reset_all_IBUF
    SLICE_X6Y87          LDCE                                         r  CP/ResetPC_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CP/ResetPC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.254ns (36.103%)  route 0.449ns (63.897%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_all_IBUF_inst/O
                         net (fo=282, routed)         0.449     0.702    CP/reset_all_IBUF
    SLICE_X6Y87          LDCE                                         r  CP/ResetPC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            CP/LoadPC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.228ns  (logic 0.334ns (27.245%)  route 0.893ns (72.755%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  HALT_IBUF_inst/O
                         net (fo=3, routed)           0.488     0.732    DP/in_reg/HALT_IBUF
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.777 r  DP/in_reg/LoadPC_reg_i_6/O
                         net (fo=1, routed)           0.283     1.061    DP/in_reg/LoadPC_reg_i_6_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.106 r  DP/in_reg/LoadPC_reg_i_1/O
                         net (fo=1, routed)           0.122     1.228    CP/pc_reg[0]
    SLICE_X4Y87          LDCE                                         r  CP/LoadPC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            CP/reset_SD_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 0.379ns (23.366%)  route 1.245ns (76.634%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  HALT_IBUF_inst/O
                         net (fo=3, routed)           0.685     0.929    DP/in_reg/HALT_IBUF
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.974 r  DP/in_reg/reset_SD_reg_i_4/O
                         net (fo=1, routed)           0.089     1.063    DP/in_reg/reset_SD_reg_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.108 r  DP/in_reg/reset_SD_reg_i_1/O
                         net (fo=1, routed)           0.282     1.390    CP/reset_SD_reg/D
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.435 r  CP/reset_SD_reg/L3_1/O
                         net (fo=1, routed)           0.189     1.624    CP/reset_SD_reg/D0
    SLICE_X2Y90          LDCE                                         r  CP/reset_SD_reg/L7/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/Src2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 1.166ns (15.512%)  route 6.351ns (84.488%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          1.861    10.342    CP/SD/index[1]
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124    10.466 r  CP/SD/EN_reg_i_4/O
                         net (fo=1, routed)           0.162    10.628    CP/SD/EN_reg_i_4_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  CP/SD/EN_reg_i_3/O
                         net (fo=2, routed)           0.446    11.199    DP/in_reg/EN_reg_i_1
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.323 r  DP/in_reg/Src2_reg_i_2/O
                         net (fo=2, routed)           0.808    12.131    CP/SD/p_6_in__9
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.152    12.283 r  CP/SD/Src2_reg_i_1/O
                         net (fo=1, routed)           0.478    12.760    CP/SD_n_6
    SLICE_X5Y87          LDCE                                         r  CP/Src2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/reset_SD_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 1.014ns (13.536%)  route 6.477ns (86.464%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          2.182    10.664    DP/in_reg/out_ins_reg[31]_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.124    10.788 r  DP/in_reg/reset_SD_reg_i_4/O
                         net (fo=1, routed)           0.282    11.070    DP/in_reg/reset_SD_reg_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124    11.194 r  DP/in_reg/reset_SD_reg_i_1/O
                         net (fo=1, routed)           0.830    12.024    CP/reset_SD_reg/D
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124    12.148 r  CP/reset_SD_reg/L3_1/O
                         net (fo=1, routed)           0.587    12.735    CP/reset_SD_reg/D0
    SLICE_X2Y90          LDCE                                         r  CP/reset_SD_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/Src2_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 1.138ns (15.228%)  route 6.335ns (84.772%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          1.861    10.342    CP/SD/index[1]
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124    10.466 r  CP/SD/EN_reg_i_4/O
                         net (fo=1, routed)           0.162    10.628    CP/SD/EN_reg_i_4_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  CP/SD/EN_reg_i_3/O
                         net (fo=2, routed)           0.446    11.199    DP/in_reg/EN_reg_i_1
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.323 r  DP/in_reg/Src2_reg_i_2/O
                         net (fo=2, routed)           0.657    11.980    CP/SD/p_6_in__9
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.124    12.104 r  CP/SD/Src2_reg_rep_i_1/O
                         net (fo=1, routed)           0.613    12.717    CP/SD_n_12
    SLICE_X5Y87          LDCE                                         r  CP/Src2_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.009ns (57.759%)  route 2.932ns (42.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.707     5.310    DP/rb/CLK
    SLICE_X0Y76          FDRE                                         r  DP/rb/R_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  DP/rb/R_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           2.932     8.697    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.250 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.250    out[2]
    J13                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.976ns (58.774%)  route 2.789ns (41.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.707     5.310    DP/rb/CLK
    SLICE_X0Y76          FDRE                                         r  DP/rb/R_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  DP/rb/R_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.789     8.555    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.075 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.075    out[0]
    H17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/W_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 0.890ns (13.286%)  route 5.809ns (86.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          2.157    10.639    DP/in_reg/out_ins_reg[31]_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I2_O)        0.124    10.763 r  DP/in_reg/W_reg_i_2/O
                         net (fo=1, routed)           0.674    11.437    CP/SD/p_7_in__6
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124    11.561 r  CP/SD/W_reg_i_1/O
                         net (fo=1, routed)           0.381    11.942    CP/SD_n_10
    SLICE_X4Y87          LDCE                                         r  CP/W_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/EN2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 0.916ns (13.696%)  route 5.772ns (86.304%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          1.870    10.351    DP/in_reg/out_ins_reg[31]_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    10.475 r  DP/in_reg/EN2_reg_i_2/O
                         net (fo=1, routed)           0.680    11.156    CP/SD/p_3_in__5
    SLICE_X6Y89          LUT5 (Prop_lut5_I0_O)        0.150    11.306 r  CP/SD/EN2_reg_i_1/O
                         net (fo=1, routed)           0.626    11.932    CP/SD_n_7
    SLICE_X6Y87          LDCE                                         r  CP/EN2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/R_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 1.014ns (15.199%)  route 5.658ns (84.801%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          1.643    10.125    DP/in_reg/out_ins_reg[31]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124    10.249 r  DP/in_reg/R_reg_i_4/O
                         net (fo=1, routed)           0.159    10.407    DP/in_reg/R_reg_i_4_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.124    10.531 r  DP/in_reg/R_reg_i_3/O
                         net (fo=1, routed)           0.711    11.243    DP/in_reg/R_reg_i_3_n_0
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    11.367 r  DP/in_reg/R_reg_i_1/O
                         net (fo=1, routed)           0.549    11.915    CP/out2_reg[0]
    SLICE_X4Y87          LDCE                                         r  CP/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/in_reg/out_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/EN_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 1.138ns (17.069%)  route 5.529ns (82.931%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.641     5.244    DP/in_reg/CLK
    SLICE_X8Y63          FDRE                                         r  DP/in_reg/out_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  DP/in_reg/out_ins_reg[29]/Q
                         net (fo=9, routed)           2.596     8.358    DP/in_reg/out_ins[29]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.482 r  DP/in_reg/EN1_reg_i_5/O
                         net (fo=31, routed)          1.861    10.342    CP/SD/index[1]
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124    10.466 r  CP/SD/EN_reg_i_4/O
                         net (fo=1, routed)           0.162    10.628    CP/SD/EN_reg_i_4_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    10.752 r  CP/SD/EN_reg_i_3/O
                         net (fo=2, routed)           0.441    11.194    DP/in_reg/EN_reg_i_1
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  DP/in_reg/EN_reg_i_2/O
                         net (fo=1, routed)           0.469    11.787    CP/SD/p_9_in__6
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.911 r  CP/SD/EN_reg_i_1/O
                         net (fo=1, routed)           0.000    11.911    CP/SD_n_5
    SLICE_X5Y87          LDCE                                         r  CP/EN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[1][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 4.087ns (62.443%)  route 2.458ns (37.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.707     5.310    DP/rb/CLK
    SLICE_X2Y76          FDRE                                         r  DP/rb/R_reg[1][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DP/rb/R_reg[1][15]_lopt_replica/Q
                         net (fo=1, routed)           2.458     8.286    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.855 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.855    out[15]
    V11                                                               r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/SD/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/SelSignal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.104%)  route 0.226ns (54.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[0]/Q
                         net (fo=17, routed)          0.226     1.888    CP/SD/time_step[0]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.933 r  CP/SD/SelSignal_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    CP/SD_n_8
    SLICE_X4Y89          LDCE                                         r  CP/SelSignal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/W_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.406%)  route 0.286ns (60.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.168     1.829    CP/SD/time_step[1]
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.874 r  CP/SD/W_reg_i_1/O
                         net (fo=1, routed)           0.118     1.992    CP/SD_n_10
    SLICE_X4Y87          LDCE                                         r  CP/W_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/EN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.159%)  route 0.289ns (60.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.289     1.950    CP/SD/time_step[1]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.045     1.995 r  CP/SD/EN_reg_i_1/O
                         net (fo=1, routed)           0.000     1.995    CP/SD_n_5
    SLICE_X5Y87          LDCE                                         r  CP/EN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/WriteData_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.189ns (36.326%)  route 0.331ns (63.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.168     1.829    CP/SD/time_step[1]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.048     1.877 r  CP/SD/WriteData_reg_i_1/O
                         net (fo=4, routed)           0.164     2.041    CP/out_reg[0]_0
    SLICE_X2Y88          LDCE                                         r  CP/WriteData_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/WritePort_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.227ns (40.013%)  route 0.340ns (59.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  CP/SD/out_reg[2]/Q
                         net (fo=16, routed)          0.198     1.846    CP/SD/time_step[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.099     1.945 r  CP/SD/WritePort_reg_i_1/O
                         net (fo=1, routed)           0.142     2.088    CP/SD_n_9
    SLICE_X5Y87          LDCE                                         r  CP/WritePort_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/Src2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.184ns (31.477%)  route 0.401ns (68.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.229     1.890    CP/SD/time_step[1]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.043     1.933 r  CP/SD/Src2_reg_i_1/O
                         net (fo=1, routed)           0.172     2.105    CP/SD_n_6
    SLICE_X5Y87          LDCE                                         r  CP/Src2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/Src2_reg_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.186ns (29.248%)  route 0.450ns (70.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[0]/Q
                         net (fo=17, routed)          0.250     1.911    CP/SD/time_step[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.956 r  CP/SD/Src2_reg_rep_i_1/O
                         net (fo=1, routed)           0.200     2.156    CP/SD_n_12
    SLICE_X5Y87          LDCE                                         r  CP/Src2_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/EN2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.230ns (35.880%)  route 0.411ns (64.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  CP/SD/out_reg[2]/Q
                         net (fo=16, routed)          0.185     1.833    CP/SD/time_step[2]
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.102     1.935 r  CP/SD/EN2_reg_i_1/O
                         net (fo=1, routed)           0.226     2.161    CP/SD_n_7
    SLICE_X6Y87          LDCE                                         r  CP/EN2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/WEA2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.296ns (36.240%)  route 0.521ns (63.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CP/SD/out_reg[0]/Q
                         net (fo=17, routed)          0.226     1.888    CP/SD/time_step[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.048     1.936 r  CP/SD/WEA2_reg_i_2/O
                         net (fo=4, routed)           0.184     2.120    DP/in_reg/WEA2_reg
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.107     2.227 r  DP/in_reg/WEA2_reg_i_1/O
                         net (fo=1, routed)           0.110     2.337    CP/d_out_reg[31]
    SLICE_X4Y87          LDCE                                         r  CP/WEA2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CP/LoadLMD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.184ns (20.815%)  route 0.700ns (79.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.601     1.520    CP/SD/CLK
    SLICE_X5Y88          FDRE                                         r  CP/SD/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  CP/SD/out_reg[1]/Q
                         net (fo=17, routed)          0.291     1.952    CP/SD/time_step[1]
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.043     1.995 r  CP/SD/LoadLMD_reg_i_1/O
                         net (fo=7, routed)           0.409     2.404    CP/out_reg[1]_0
    SLICE_X2Y88          LDCE                                         r  CP/LoadLMD_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1588 Endpoints
Min Delay          1588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.859ns  (logic 2.952ns (19.867%)  route 11.907ns (80.133%))
  Logic Levels:           16  (LDCE=1 LUT3=1 LUT4=1 LUT6=12 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    12.551    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.675 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    13.132    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.256 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    13.256    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    13.468 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.418    13.886    DP/in_reg/R_reg[15][29]_i_6_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.299    14.185 r  DP/in_reg/R[15][29]_i_3/O
                         net (fo=1, routed)           0.550    14.735    DP/in_reg/out2_reg[29]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.124    14.859 r  DP/in_reg/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    14.859    DP/pc1/D[21]
    SLICE_X6Y58          FDRE                                         r  DP/pc1/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.602     5.025    DP/pc1/CLK
    SLICE_X6Y58          FDRE                                         r  DP/pc1/pc_reg[29]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.727ns  (logic 2.828ns (19.203%)  route 11.899ns (80.797%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    12.363    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    12.487 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    13.120    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    13.244    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    13.456 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    13.780    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    14.079 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.648    14.727    DP/rb/D[30]
    SLICE_X13Y65         FDRE                                         r  DP/rb/R_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.518     4.941    DP/rb/CLK
    SLICE_X13Y65         FDRE                                         r  DP/rb/R_reg[6][30]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[13][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.723ns  (logic 2.828ns (19.208%)  route 11.895ns (80.792%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    12.551    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.675 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    13.132    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.256 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    13.256    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    13.468 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.307    13.775    DP/pc1/R_reg[15][29]_i_6_n_0_alias
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.299    14.074 r  DP/pc1/R[15][29]_i_1_comp/O
                         net (fo=16, routed)          0.649    14.723    DP/rb/D[29]
    SLICE_X10Y58         FDRE                                         r  DP/rb/R_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.526     4.949    DP/rb/CLK
    SLICE_X10Y58         FDRE                                         r  DP/rb/R_reg[13][29]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.717ns  (logic 2.828ns (19.216%)  route 11.889ns (80.784%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    12.363    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    12.487 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    13.120    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    13.244    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    13.456 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    13.780    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    14.079 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.638    14.717    DP/rb/D[30]
    SLICE_X15Y66         FDRE                                         r  DP/rb/R_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.517     4.940    DP/rb/CLK
    SLICE_X15Y66         FDRE                                         r  DP/rb/R_reg[9][30]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.682ns  (logic 2.828ns (19.262%)  route 11.854ns (80.738%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    12.551    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.675 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    13.132    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.256 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    13.256    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    13.468 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.307    13.775    DP/pc1/R_reg[15][29]_i_6_n_0_alias
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.299    14.074 r  DP/pc1/R[15][29]_i_1_comp/O
                         net (fo=16, routed)          0.608    14.682    DP/rb/D[29]
    SLICE_X11Y58         FDRE                                         r  DP/rb/R_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.526     4.949    DP/rb/CLK
    SLICE_X11Y58         FDRE                                         r  DP/rb/R_reg[2][29]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[7][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.679ns  (logic 2.977ns (20.281%)  route 11.702ns (79.719%))
  Logic Levels:           16  (LDCE=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.320     9.812    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y63         LUT5 (Prop_lut5_I0_O)        0.124     9.936 r  DP/rb/R[15][23]_i_22/O
                         net (fo=5, routed)           0.287    10.223    DP/rb/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X13Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.347 r  DP/rb/R[15][23]_i_19/O
                         net (fo=8, routed)           0.627    10.973    DP/rb/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_1
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.124    11.097 r  DP/rb/R[15][25]_i_17/O
                         net (fo=5, routed)           0.481    11.578    DP/rb/alu/SUB/adder/upper_adder/cy_out
    SLICE_X12Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.702 r  DP/rb/R[15][28]_i_17_comp/O
                         net (fo=1, routed)           0.700    12.402    DP/rb/alu/SUB/adder1/upper_adder/upper_adder/lower_adder/B1/C2_repN
    SLICE_X7Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.526 r  DP/rb/R[15][27]_i_13_comp/O
                         net (fo=1, routed)           0.403    12.929    DP/in_reg/sub_res[4]
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124    13.053 r  DP/in_reg/R[15][27]_i_11/O
                         net (fo=1, routed)           0.000    13.053    DP/in_reg/R[15][27]_i_11_n_0
    SLICE_X7Y63          MUXF7 (Prop_muxf7_I0_O)      0.238    13.291 r  DP/in_reg/R_reg[15][27]_i_6/O
                         net (fo=2, routed)           0.301    13.592    DP/pc1/R_reg[15][27]_i_6_n_0_alias
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.298    13.890 r  DP/pc1/R[15][27]_i_1_comp/O
                         net (fo=16, routed)          0.789    14.679    DP/rb/D[27]
    SLICE_X5Y60          FDRE                                         r  DP/rb/R_reg[7][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.601     5.024    DP/rb/CLK
    SLICE_X5Y60          FDRE                                         r  DP/rb/R_reg[7][27]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[10][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.675ns  (logic 2.828ns (19.271%)  route 11.847ns (80.729%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    12.363    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    12.487 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    13.120    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    13.244    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    13.456 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    13.780    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    14.079 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.596    14.675    DP/rb/D[30]
    SLICE_X14Y68         FDRE                                         r  DP/rb/R_reg[10][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.514     4.937    DP/rb/CLK
    SLICE_X14Y68         FDRE                                         r  DP/rb/R_reg[10][30]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.671ns  (logic 2.828ns (19.276%)  route 11.843ns (80.724%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.717    12.551    DP/pc1/C2_10
    SLICE_X13Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.675 r  DP/pc1/R[15][29]_i_13_comp/O
                         net (fo=1, routed)           0.457    13.132    DP/pc1/alu/sub_res[29]
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.256 r  DP/pc1/R[15][29]_i_11/O
                         net (fo=1, routed)           0.000    13.256    DP/in_reg/R[15][29]_i_3_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    13.468 r  DP/in_reg/R_reg[15][29]_i_6/O
                         net (fo=2, routed)           0.307    13.775    DP/pc1/R_reg[15][29]_i_6_n_0_alias
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.299    14.074 r  DP/pc1/R[15][29]_i_1_comp/O
                         net (fo=16, routed)          0.597    14.671    DP/rb/D[29]
    SLICE_X8Y56          FDRE                                         r  DP/rb/R_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.524     4.947    DP/rb/CLK
    SLICE_X8Y56          FDRE                                         r  DP/rb/R_reg[6][29]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[8][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.667ns  (logic 2.828ns (19.282%)  route 11.839ns (80.718%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    12.363    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    12.487 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    13.120    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    13.244    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    13.456 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    13.780    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    14.079 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.588    14.667    DP/rb/D[30]
    SLICE_X14Y62         FDRE                                         r  DP/rb/R_reg[8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.520     4.943    DP/rb/CLK
    SLICE_X14Y62         FDRE                                         r  DP/rb/R_reg[8][30]/C

Slack:                    inf
  Source:                 CP/Src1_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.666ns  (logic 2.828ns (19.283%)  route 11.838ns (80.717%))
  Logic Levels:           15  (LDCE=1 LUT4=2 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/Src1_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  CP/Src1_reg/Q
                         net (fo=68, routed)          5.254     6.083    DP/pc1/src1
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  DP/pc1/d1_i_108/O
                         net (fo=31, routed)          0.948     7.156    DP/rb/m2_out[3]
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.292     7.572    DP/rb/alu/SUB/adder/lower_adder/lower_adder/upper_adder/B1/C2
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.696 r  DP/rb/R[15][13]_i_24/O
                         net (fo=3, routed)           0.328     8.024    DP/rb/alu/SUB/adder/lower_adder/cy_out
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.310     8.458    DP/rb/alu/SUB/adder/lower_adder/upper_adder/lower_adder/B2/C2
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  DP/rb/R[15][18]_i_24/O
                         net (fo=3, routed)           0.491     9.072    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/cy_out_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  DP/rb/R[15][23]_i_25/O
                         net (fo=1, routed)           0.171     9.367    DP/rb/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  DP/rb/R[15][23]_i_23/O
                         net (fo=3, routed)           0.430     9.922    DP/rb/alu/SUB/adder/upper_adder/lower_adder/lower_adder/cy_out_1
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.046 r  DP/rb/R[15][31]_i_35/O
                         net (fo=2, routed)           0.447    10.493    DP/pc1/C2_11
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  DP/pc1/R[15][31]_i_27_comp_2/O
                         net (fo=1, routed)           1.093    11.710    DP/rb/cy_out_0_9
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.834 r  DP/rb/R[15][31]_i_25_comp_1/O
                         net (fo=3, routed)           0.530    12.363    DP/pc1/C2_10
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.124    12.487 r  DP/pc1/R[15][30]_i_14_comp/O
                         net (fo=1, routed)           0.632    13.120    DP/in_reg/C2_5
    SLICE_X13Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    13.244    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    13.456 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=2, routed)           0.324    13.780    DP/pc1/R_reg[15][30]_i_6_n_0_alias
    SLICE_X14Y65         LUT4 (Prop_lut4_I1_O)        0.299    14.079 r  DP/pc1/R[15][30]_i_1_comp/O
                         net (fo=16, routed)          0.587    14.666    DP/rb/D[30]
    SLICE_X13Y66         FDRE                                         r  DP/rb/R_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         1.517     4.940    DP/rb/CLK
    SLICE_X13Y66         FDRE                                         r  DP/rb/R_reg[5][30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/EN1_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            DP/in_reg/out_ins_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.178ns (33.126%)  route 0.359ns (66.874%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  CP/EN1_reg/L7/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CP/EN1_reg/L7/Q
                         net (fo=13, routed)          0.359     0.537    DP/in_reg/E[0]
    SLICE_X6Y79          FDRE                                         r  DP/in_reg/out_ins_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.863     2.028    DP/in_reg/CLK
    SLICE_X6Y79          FDRE                                         r  DP/in_reg/out_ins_reg[0]/C

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.244ns (42.350%)  route 0.332ns (57.650%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.332     0.576    DP/pc1/pc_reg[0]_0[0]
    SLICE_X4Y77          FDRE                                         r  DP/pc1/pc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X4Y77          FDRE                                         r  DP/pc1/pc_reg[12]/C

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.244ns (41.761%)  route 0.340ns (58.239%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.340     0.584    DP/pc1/pc_reg[0]_0[0]
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[0]/C

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.244ns (41.761%)  route 0.340ns (58.239%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.340     0.584    DP/pc1/pc_reg[0]_0[0]
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[10]/C

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.244ns (41.761%)  route 0.340ns (58.239%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.340     0.584    DP/pc1/pc_reg[0]_0[0]
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X3Y75          FDRE                                         r  DP/pc1/pc_reg[7]/C

Slack:                    inf
  Source:                 CP/LoadLMD_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/lmd/d_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.251ns (42.624%)  route 0.338ns (57.376%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  CP/LoadLMD_reg/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  CP/LoadLMD_reg/Q
                         net (fo=32, routed)          0.338     0.589    DP/lmd/d_out_reg[0]_0[0]
    SLICE_X5Y79          FDRE                                         r  DP/lmd/d_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.863     2.028    DP/lmd/CLK
    SLICE_X5Y79          FDRE                                         r  DP/lmd/d_out_reg[13]/C

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.244ns (40.396%)  route 0.360ns (59.604%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.360     0.604    DP/pc1/pc_reg[0]_0[0]
    SLICE_X4Y78          FDRE                                         r  DP/pc1/pc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.862     2.027    DP/pc1/CLK
    SLICE_X4Y78          FDRE                                         r  DP/pc1/pc_reg[13]/C

Slack:                    inf
  Source:                 CP/LoadPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.224ns (35.647%)  route 0.404ns (64.353%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          LDCE                         0.000     0.000 r  CP/LoadPC_reg/G
    SLICE_X4Y87          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  CP/LoadPC_reg/Q
                         net (fo=33, routed)          0.404     0.628    DP/pc1/pc_reg[0]_1[0]
    SLICE_X4Y77          FDRE                                         r  DP/pc1/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/pc1/CLK
    SLICE_X4Y77          FDRE                                         r  DP/pc1/pc_reg[12]/C

Slack:                    inf
  Source:                 CP/LoadPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.224ns (35.026%)  route 0.416ns (64.974%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          LDCE                         0.000     0.000 r  CP/LoadPC_reg/G
    SLICE_X4Y87          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  CP/LoadPC_reg/Q
                         net (fo=33, routed)          0.416     0.640    DP/pc1/pc_reg[0]_1[0]
    SLICE_X4Y78          FDRE                                         r  DP/pc1/pc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.862     2.027    DP/pc1/CLK
    SLICE_X4Y78          FDRE                                         r  DP/pc1/pc_reg[13]/C

Slack:                    inf
  Source:                 CP/LoadLMD_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/lmd/d_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.251ns (38.040%)  route 0.409ns (61.960%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          LDCE                         0.000     0.000 r  CP/LoadLMD_reg/G
    SLICE_X2Y88          LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  CP/LoadLMD_reg/Q
                         net (fo=32, routed)          0.409     0.660    DP/lmd/d_out_reg[0]_0[0]
    SLICE_X5Y77          FDRE                                         r  DP/lmd/d_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=698, routed)         0.861     2.026    DP/lmd/CLK
    SLICE_X5Y77          FDRE                                         r  DP/lmd/d_out_reg[20]/C





