#include <riscv_vector.h>
#include <stdint.h>

typedef _Float16 float16_t;
typedef float float32_t;
typedef double float64_t;
vint8mf8_t test_vnsra_wv_i8mf8(vint16mf4_t vs2, vuint8mf8_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint8mf8_t test_vnsra_wx_i8mf8(vint16mf4_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint8mf4_t test_vnsra_wv_i8mf4(vint16mf2_t vs2, vuint8mf4_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint8mf4_t test_vnsra_wx_i8mf4(vint16mf2_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint8mf2_t test_vnsra_wv_i8mf2(vint16m1_t vs2, vuint8mf2_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint8mf2_t test_vnsra_wx_i8mf2(vint16m1_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint8m1_t test_vnsra_wv_i8m1(vint16m2_t vs2, vuint8m1_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint8m1_t test_vnsra_wx_i8m1(vint16m2_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint8m2_t test_vnsra_wv_i8m2(vint16m4_t vs2, vuint8m2_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint8m2_t test_vnsra_wx_i8m2(vint16m4_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint8m4_t test_vnsra_wv_i8m4(vint16m8_t vs2, vuint8m4_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint8m4_t test_vnsra_wx_i8m4(vint16m8_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint16mf4_t test_vnsra_wv_i16mf4(vint32mf2_t vs2, vuint16mf4_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint16mf4_t test_vnsra_wx_i16mf4(vint32mf2_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint16mf2_t test_vnsra_wv_i16mf2(vint32m1_t vs2, vuint16mf2_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint16mf2_t test_vnsra_wx_i16mf2(vint32m1_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint16m1_t test_vnsra_wv_i16m1(vint32m2_t vs2, vuint16m1_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint16m1_t test_vnsra_wx_i16m1(vint32m2_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint16m2_t test_vnsra_wv_i16m2(vint32m4_t vs2, vuint16m2_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint16m2_t test_vnsra_wx_i16m2(vint32m4_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint16m4_t test_vnsra_wv_i16m4(vint32m8_t vs2, vuint16m4_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint16m4_t test_vnsra_wx_i16m4(vint32m8_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint32mf2_t test_vnsra_wv_i32mf2(vint64m1_t vs2, vuint32mf2_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint32mf2_t test_vnsra_wx_i32mf2(vint64m1_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint32m1_t test_vnsra_wv_i32m1(vint64m2_t vs2, vuint32m1_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint32m1_t test_vnsra_wx_i32m1(vint64m2_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint32m2_t test_vnsra_wv_i32m2(vint64m4_t vs2, vuint32m2_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint32m2_t test_vnsra_wx_i32m2(vint64m4_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint32m4_t test_vnsra_wv_i32m4(vint64m8_t vs2, vuint32m4_t vs1, size_t vl) {
  return __riscv_vnsra(vs2, vs1, vl);
}

vint32m4_t test_vnsra_wx_i32m4(vint64m8_t vs2, size_t rs1, size_t vl) {
  return __riscv_vnsra(vs2, rs1, vl);
}

vint8mf8_t test_vnsra_wv_i8mf8_m(vbool64_t vm, vint16mf4_t vs2, vuint8mf8_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint8mf8_t test_vnsra_wx_i8mf8_m(vbool64_t vm, vint16mf4_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint8mf4_t test_vnsra_wv_i8mf4_m(vbool32_t vm, vint16mf2_t vs2, vuint8mf4_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint8mf4_t test_vnsra_wx_i8mf4_m(vbool32_t vm, vint16mf2_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint8mf2_t test_vnsra_wv_i8mf2_m(vbool16_t vm, vint16m1_t vs2, vuint8mf2_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint8mf2_t test_vnsra_wx_i8mf2_m(vbool16_t vm, vint16m1_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint8m1_t test_vnsra_wv_i8m1_m(vbool8_t vm, vint16m2_t vs2, vuint8m1_t vs1,
                               size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint8m1_t test_vnsra_wx_i8m1_m(vbool8_t vm, vint16m2_t vs2, size_t rs1,
                               size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint8m2_t test_vnsra_wv_i8m2_m(vbool4_t vm, vint16m4_t vs2, vuint8m2_t vs1,
                               size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint8m2_t test_vnsra_wx_i8m2_m(vbool4_t vm, vint16m4_t vs2, size_t rs1,
                               size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint8m4_t test_vnsra_wv_i8m4_m(vbool2_t vm, vint16m8_t vs2, vuint8m4_t vs1,
                               size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint8m4_t test_vnsra_wx_i8m4_m(vbool2_t vm, vint16m8_t vs2, size_t rs1,
                               size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint16mf4_t test_vnsra_wv_i16mf4_m(vbool64_t vm, vint32mf2_t vs2,
                                   vuint16mf4_t vs1, size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint16mf4_t test_vnsra_wx_i16mf4_m(vbool64_t vm, vint32mf2_t vs2, size_t rs1,
                                   size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint16mf2_t test_vnsra_wv_i16mf2_m(vbool32_t vm, vint32m1_t vs2,
                                   vuint16mf2_t vs1, size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint16mf2_t test_vnsra_wx_i16mf2_m(vbool32_t vm, vint32m1_t vs2, size_t rs1,
                                   size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint16m1_t test_vnsra_wv_i16m1_m(vbool16_t vm, vint32m2_t vs2, vuint16m1_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint16m1_t test_vnsra_wx_i16m1_m(vbool16_t vm, vint32m2_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint16m2_t test_vnsra_wv_i16m2_m(vbool8_t vm, vint32m4_t vs2, vuint16m2_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint16m2_t test_vnsra_wx_i16m2_m(vbool8_t vm, vint32m4_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint16m4_t test_vnsra_wv_i16m4_m(vbool4_t vm, vint32m8_t vs2, vuint16m4_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint16m4_t test_vnsra_wx_i16m4_m(vbool4_t vm, vint32m8_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint32mf2_t test_vnsra_wv_i32mf2_m(vbool64_t vm, vint64m1_t vs2,
                                   vuint32mf2_t vs1, size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint32mf2_t test_vnsra_wx_i32mf2_m(vbool64_t vm, vint64m1_t vs2, size_t rs1,
                                   size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint32m1_t test_vnsra_wv_i32m1_m(vbool32_t vm, vint64m2_t vs2, vuint32m1_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint32m1_t test_vnsra_wx_i32m1_m(vbool32_t vm, vint64m2_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint32m2_t test_vnsra_wv_i32m2_m(vbool16_t vm, vint64m4_t vs2, vuint32m2_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint32m2_t test_vnsra_wx_i32m2_m(vbool16_t vm, vint64m4_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}

vint32m4_t test_vnsra_wv_i32m4_m(vbool8_t vm, vint64m8_t vs2, vuint32m4_t vs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, vs1, vl);
}

vint32m4_t test_vnsra_wx_i32m4_m(vbool8_t vm, vint64m8_t vs2, size_t rs1,
                                 size_t vl) {
  return __riscv_vnsra(vm, vs2, rs1, vl);
}
