// Seed: 3737986718
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd17,
    parameter id_8 = 32'd23
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7[id_8 : 1],
    _id_8,
    id_9[id_3 : 1],
    id_10
);
  inout wire id_10;
  output logic [7:0] id_9;
  inout wire _id_8;
  output logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  logic id_11;
  assign id_7  = id_2;
  assign id_11 = -1;
endmodule
