{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606246849851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 13:40:49 2020 " "Processing started: Tue Nov 24 13:40:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606246849857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246849857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246849857 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1606246850022 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246850073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606246850217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606246850217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-structure " "Found design unit 1: ALU32-structure" {  } { { "../ModelSimWork/src/ALU32.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856699 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "../ModelSimWork/src/ALU32.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246856699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter-structural " "Found design unit 1: BarrelShifter-structural" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856762 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246856762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/branchlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/branchlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchLogic-behavioural " "Found design unit 1: BranchLogic-behavioural" {  } { { "../ModelSimWork/src/BranchLogic.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856834 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchLogic " "Found entity 1: BranchLogic" {  } { { "../ModelSimWork/src/BranchLogic.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246856834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/clm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/clm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLM-dataflow " "Found design unit 1: CLM-dataflow" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856891 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLM " "Found entity 1: CLM" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246856891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/fa_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/fa_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_struct-structure " "Found design unit 1: FA_struct-structure" {  } { { "../ModelSimWork/src/FA_struct.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856945 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_struct " "Found entity 1: FA_struct" {  } { { "../ModelSimWork/src/FA_struct.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246856945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU-behaviour " "Found design unit 1: MIPS_ALU-behaviour" {  } { { "../ModelSimWork/src/MIPS_ALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856996 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU " "Found entity 1: MIPS_ALU" {  } { { "../ModelSimWork/src/MIPS_ALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246856996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246856996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857119 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux21_structn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux21_structn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21_structN-structure " "Found design unit 1: MUX21_structN-structure" {  } { { "../ModelSimWork/src/MUX21_structN.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857176 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21_structN " "Found entity 1: MUX21_structN" {  } { { "../ModelSimWork/src/MUX21_structN.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-mixed " "Found design unit 1: PC_reg-mixed" {  } { { "../ModelSimWork/src/PC_reg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857230 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "../ModelSimWork/src/PC_reg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/q1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/q1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1A-structure " "Found design unit 1: Q1A-structure" {  } { { "../ModelSimWork/src/Q1A.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1A " "Found entity 1: Q1A" {  } { { "../ModelSimWork/src/Q1A.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/reg29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/reg29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg29-mixed " "Found design unit 1: Reg29-mixed" {  } { { "../ModelSimWork/src/Reg29.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg29 " "Found entity 1: Reg29" {  } { { "../ModelSimWork/src/Reg29.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_1bit-mixed " "Found design unit 1: Register_1bit-mixed" {  } { { "../ModelSimWork/src/Register_1bit.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_1bit " "Found entity 1: Register_1bit" {  } { { "../ModelSimWork/src/Register_1bit.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Nbits-mixed " "Found design unit 1: Register_Nbits-mixed" {  } { { "../ModelSimWork/src/Register_Nbits.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Nbits " "Found entity 1: Register_Nbits" {  } { { "../ModelSimWork/src/Register_Nbits.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_nbits_falledgeclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_nbits_falledgeclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Nbits_FallEdgeClock-mixed " "Found design unit 1: Register_Nbits_FallEdgeClock-mixed" {  } { { "../ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Nbits_FallEdgeClock " "Found entity 1: Register_Nbits_FallEdgeClock" {  } { { "../ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/andg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/andg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg-behavior " "Found design unit 1: andg-behavior" {  } { { "../ModelSimWork/src/andg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857569 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg " "Found entity 1: andg" {  } { { "../ModelSimWork/src/andg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857629 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/decoder_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/decoder_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_5_32-mixed " "Found design unit 1: Decoder_5_32-mixed" {  } { { "../ModelSimWork/src/decoder_5_32.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857685 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_5_32 " "Found entity 1: Decoder_5_32" {  } { { "../ModelSimWork/src/decoder_5_32.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857685 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1606246857745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-mixed " "Found design unit 1: dff-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-structure " "Found design unit 1: ex_mem-structure" {  } { { "../ModelSimWork/src/ex_mem.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "../ModelSimWork/src/ex_mem.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-behavioural " "Found design unit 1: extender-behavioural" {  } { { "../ModelSimWork/src/extender.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857865 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../ModelSimWork/src/extender.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-structure " "Found design unit 1: id_ex-structure" {  } { { "../ModelSimWork/src/id_ex.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857928 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../ModelSimWork/src/id_ex.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-structure " "Found design unit 1: if_id-structure" {  } { { "../ModelSimWork/src/if_id.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857990 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../ModelSimWork/src/if_id.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246857990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246857990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858048 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858108 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-structure " "Found design unit 1: mem_wb-structure" {  } { { "../ModelSimWork/src/mem_wb.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858162 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "../ModelSimWork/src/mem_wb.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-mixed " "Found design unit 1: mux32to1-mixed" {  } { { "../ModelSimWork/src/mux32to1.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858219 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../ModelSimWork/src/mux32to1.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behaviour " "Found design unit 1: mux_2to1-behaviour" {  } { { "../ModelSimWork/src/mux_2to1.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858279 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../ModelSimWork/src/mux_2to1.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/nandg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/nandg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nandg-behavior " "Found design unit 1: nandg-behavior" {  } { { "../ModelSimWork/src/nandg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858333 ""} { "Info" "ISGN_ENTITY_NAME" "1 nandg " "Found entity 1: nandg" {  } { { "../ModelSimWork/src/nandg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/nbitr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/nbitr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitR-structure " "Found design unit 1: nbitR-structure" {  } { { "../ModelSimWork/src/nbitR.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858393 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitR " "Found entity 1: nbitR" {  } { { "../ModelSimWork/src/nbitR.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/norg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/norg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg-behavior " "Found design unit 1: norg-behavior" {  } { { "../ModelSimWork/src/norg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858450 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg " "Found entity 1: norg" {  } { { "../ModelSimWork/src/norg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/onebitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/onebitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitALU-dataflow " "Found design unit 1: oneBitALU-dataflow" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858507 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitALU " "Found entity 1: oneBitALU" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/onebitalu_withset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/onebitalu_withset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitALU_withSet-dataflow " "Found design unit 1: oneBitALU_withSet-dataflow" {  } { { "../ModelSimWork/src/oneBitALU_withSet.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858561 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitALU_withSet " "Found entity 1: oneBitALU_withSet" {  } { { "../ModelSimWork/src/oneBitALU_withSet.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/org.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/org.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org-behavior " "Found design unit 1: org-behavior" {  } { { "../ModelSimWork/src/org.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858618 ""} { "Info" "ISGN_ENTITY_NAME" "1 org " "Found entity 1: org" {  } { { "../ModelSimWork/src/org.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858672 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "../ModelSimWork/src/regfile.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858789 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ModelSimWork/src/regfile.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/xorg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/xorg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg-behavior " "Found design unit 1: xorg-behavior" {  } { { "../ModelSimWork/src/xorg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858852 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg " "Found entity 1: xorg" {  } { { "../ModelSimWork/src/xorg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858909 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mips_processor/pipelined processor/pipeline tests/modelsimwork/src/zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-behavior " "Found design unit 1: zero-behavior" {  } { { "../ModelSimWork/src/zero.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858965 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "../ModelSimWork/src/zero.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246858965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246858965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606246859007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606246859010 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemReadEnable MIPS_Processor.vhd(339) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(339): object \"s_MemReadEnable\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606246859010 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21_structN MUX21_structN:Jr_Mux " "Elaborating entity \"MUX21_structN\" for hierarchy \"MUX21_structN:Jr_Mux\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "Jr_Mux" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 MUX21_structN:Jr_Mux\|andg2:\\G1:0:g_AND1 " "Elaborating entity \"andg2\" for hierarchy \"MUX21_structN:Jr_Mux\|andg2:\\G1:0:g_AND1\"" {  } { { "../ModelSimWork/src/MUX21_structN.vhd" "\\G1:0:g_AND1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg MUX21_structN:Jr_Mux\|invg:\\G1:0:g_NOT1 " "Elaborating entity \"invg\" for hierarchy \"MUX21_structN:Jr_Mux\|invg:\\G1:0:g_NOT1\"" {  } { { "../ModelSimWork/src/MUX21_structN.vhd" "\\G1:0:g_NOT1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 MUX21_structN:Jr_Mux\|org2:\\G1:0:g_OR1 " "Elaborating entity \"org2\" for hierarchy \"MUX21_structN:Jr_Mux\|org2:\\G1:0:g_OR1\"" {  } { { "../ModelSimWork/src/MUX21_structN.vhd" "\\G1:0:g_OR1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:PC " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:PC\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "PC" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_struct FA_struct:AddFour " "Elaborating entity \"FA_struct\" for hierarchy \"FA_struct:AddFour\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "AddFour" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 FA_struct:AddFour\|xorg2:\\G1:0:g_XOR1 " "Elaborating entity \"xorg2\" for hierarchy \"FA_struct:AddFour\|xorg2:\\G1:0:g_XOR1\"" {  } { { "../ModelSimWork/src/FA_struct.vhd" "\\G1:0:g_XOR1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:IFID " "Elaborating entity \"if_id\" for hierarchy \"if_id:IFID\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IFID" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246859973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Nbits if_id:IFID\|Register_Nbits:if_id_iMem_reg " "Elaborating entity \"Register_Nbits\" for hierarchy \"if_id:IFID\|Register_Nbits:if_id_iMem_reg\"" {  } { { "../ModelSimWork/src/if_id.vhd" "if_id_iMem_reg" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLM CLM:Control " "Elaborating entity \"CLM\" for hierarchy \"CLM:Control\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "Control" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860123 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst CLM.vhd(118) " "Inferred latch for \"RegDst\" at CLM.vhd(118)" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860126 "|MIPS_Processor|CLM:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] CLM.vhd(35) " "Inferred latch for \"ALUControl\[0\]\" at CLM.vhd(35)" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860129 "|MIPS_Processor|CLM:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] CLM.vhd(35) " "Inferred latch for \"ALUControl\[1\]\" at CLM.vhd(35)" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860132 "|MIPS_Processor|CLM:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] CLM.vhd(35) " "Inferred latch for \"ALUControl\[2\]\" at CLM.vhd(35)" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860132 "|MIPS_Processor|CLM:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] CLM.vhd(35) " "Inferred latch for \"ALUControl\[3\]\" at CLM.vhd(35)" {  } { { "../ModelSimWork/src/CLM.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860132 "|MIPS_Processor|CLM:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter BarrelShifter:ShiftLeftTwo_Instruction " "Elaborating entity \"BarrelShifter\" for hierarchy \"BarrelShifter:ShiftLeftTwo_Instruction\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ShiftLeftTwo_Instruction" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860201 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[0\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860225 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[1\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860225 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[2\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860228 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[3\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860228 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[4\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860228 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[5\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860231 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[6\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860231 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[7\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860231 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[8\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860231 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[9\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860234 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[10\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860234 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[11\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860234 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[12\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860234 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[13\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860237 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[14\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860237 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[15\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860240 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[16\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860240 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[17\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860240 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[18\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860240 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[19\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860240 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[20\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860243 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[21\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860243 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[22\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860243 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[23\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860246 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[24\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860246 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[25\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860246 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[26\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860246 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[27\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860249 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[28\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860249 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[29\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860249 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[30\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860252 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] BarrelShifter.vhd(136) " "Inferred latch for \"data_out\[31\]\" at BarrelShifter.vhd(136)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860252 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[0\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860252 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[1\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860255 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[2\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860255 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[3\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860255 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[4\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860255 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[5\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860258 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[6\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860258 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[7\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860258 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[8\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860258 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[9\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860261 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[10\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860261 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[11\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860264 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[12\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860264 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[13\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860264 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[14\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860264 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[15\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860267 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[16\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860267 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[17\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860267 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[18\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860270 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[19\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860270 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[20\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860270 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[21\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860270 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[22\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860273 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[23\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860273 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[24\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860273 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[25\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860276 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[26\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860276 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[27\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860276 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[28\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860279 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[29\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860279 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[30\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860279 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] BarrelShifter.vhd(44) " "Inferred latch for \"temp\[31\]\" at BarrelShifter.vhd(44)" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246860279 "|MIPS_Processor|BarrelShifter:ShiftLeftTwo_Instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 BarrelShifter:ShiftLeftTwo_Instruction\|mux_2to1:\\GEN_1stMuxRow:0:First30Muxes:M0_30 " "Elaborating entity \"mux_2to1\" for hierarchy \"BarrelShifter:ShiftLeftTwo_Instruction\|mux_2to1:\\GEN_1stMuxRow:0:First30Muxes:M0_30\"" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "\\GEN_1stMuxRow:0:First30Muxes:M0_30" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchLogic BranchLogic:BranchLogicBlock " "Elaborating entity \"BranchLogic\" for hierarchy \"BranchLogic:BranchLogicBlock\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "BranchLogicBlock" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:SignExtend " "Elaborating entity \"extender\" for hierarchy \"extender:SignExtend\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "SignExtend" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21_structN MUX21_structN:RegDst_Mux " "Elaborating entity \"MUX21_structN\" for hierarchy \"MUX21_structN:RegDst_Mux\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "RegDst_Mux" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246860995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RegisterFile " "Elaborating entity \"regfile\" for hierarchy \"regfile:RegisterFile\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "RegisterFile" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_5_32 regfile:RegisterFile\|Decoder_5_32:g_Decoder5to32_1 " "Elaborating entity \"Decoder_5_32\" for hierarchy \"regfile:RegisterFile\|Decoder_5_32:g_Decoder5to32_1\"" {  } { { "../ModelSimWork/src/regfile.vhd" "g_Decoder5to32_1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 regfile:RegisterFile\|mux32to1:g_mux32to1_1 " "Elaborating entity \"mux32to1\" for hierarchy \"regfile:RegisterFile\|mux32to1:g_mux32to1_1\"" {  } { { "../ModelSimWork/src/regfile.vhd" "g_mux32to1_1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex id_ex:IDEX " "Elaborating entity \"id_ex\" for hierarchy \"id_ex:IDEX\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IDEX" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Nbits id_ex:IDEX\|Register_Nbits:id_ex_RegWrAdrr " "Elaborating entity \"Register_Nbits\" for hierarchy \"id_ex:IDEX\|Register_Nbits:id_ex_RegWrAdrr\"" {  } { { "../ModelSimWork/src/id_ex.vhd" "id_ex_RegWrAdrr" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Nbits id_ex:IDEX\|Register_Nbits:id_ex_ALUOp_reg " "Elaborating entity \"Register_Nbits\" for hierarchy \"id_ex:IDEX\|Register_Nbits:id_ex_ALUOp_reg\"" {  } { { "../ModelSimWork/src/id_ex.vhd" "id_ex_ALUOp_reg" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_1bit id_ex:IDEX\|Register_1bit:id_ex_jal_reg " "Elaborating entity \"Register_1bit\" for hierarchy \"id_ex:IDEX\|Register_1bit:id_ex_jal_reg\"" {  } { { "../ModelSimWork/src/id_ex.vhd" "id_ex_jal_reg" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_ALU MIPS_ALU:ALU " "Elaborating entity \"MIPS_ALU\" for hierarchy \"MIPS_ALU:ALU\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALU" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 MIPS_ALU:ALU\|ALU32:g_ALU " "Elaborating entity \"ALU32\" for hierarchy \"MIPS_ALU:ALU\|ALU32:g_ALU\"" {  } { { "../ModelSimWork/src/MIPS_ALU.vhd" "g_ALU" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitALU MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:A1 " "Elaborating entity \"oneBitALU\" for hierarchy \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:A1\"" {  } { { "../ModelSimWork/src/ALU32.vhd" "A1" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861907 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOut oneBitALU.vhd(71) " "Inferred latch for \"oOut\" at oneBitALU.vhd(71)" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246861910 "|MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_B_in oneBitALU.vhd(52) " "Inferred latch for \"s_B_in\" at oneBitALU.vhd(52)" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246861910 "|MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitALU_withSet MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU_withSet:A32 " "Elaborating entity \"oneBitALU_withSet\" for hierarchy \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU_withSet:A32\"" {  } { { "../ModelSimWork/src/ALU32.vhd" "A32" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246861991 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oOut oneBitALU_withSet.vhd(74) " "Inferred latch for \"oOut\" at oneBitALU_withSet.vhd(74)" {  } { { "../ModelSimWork/src/oneBitALU_withSet.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246861991 "|MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_B_in oneBitALU_withSet.vhd(52) " "Inferred latch for \"s_B_in\" at oneBitALU_withSet.vhd(52)" {  } { { "../ModelSimWork/src/oneBitALU_withSet.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246861991 "|MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem ex_mem:EXMEM " "Elaborating entity \"ex_mem\" for hierarchy \"ex_mem:EXMEM\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "EXMEM" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246862048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:MEMWB " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:MEMWB\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "MEMWB" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246862120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[1\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[1\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[2\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[2\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[3\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[3\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[4\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[4\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[5\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[5\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[6\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[6\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[7\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[7\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[8\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[8\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[9\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[9\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[10\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[10\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[11\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[11\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[12\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[12\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[13\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[13\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[14\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[14\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[15\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[15\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[16\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[16\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[17\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[17\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[18\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[18\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[19\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[19\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[20\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[20\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[21\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[21\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[22\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[22\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[23\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[23\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[24\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[24\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[25\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[25\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[26\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[26\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[27\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[27\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[28\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[28\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[29\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[29\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[30\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[30\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[31\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|temp\[31\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[1\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[1\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[2\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[2\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[3\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[3\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[4\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[4\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[5\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[5\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[6\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[6\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[7\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[7\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[8\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[8\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[9\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[9\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[10\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[10\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[11\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[11\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[12\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[12\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[13\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[13\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[14\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[14\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[15\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[15\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[16\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[16\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[17\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[17\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[18\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[18\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[19\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[19\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[20\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[20\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[21\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[21\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[22\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[22\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[23\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[23\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[24\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[24\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[25\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[25\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[26\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[26\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[27\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[27\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[28\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[28\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[29\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[29\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[30\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[30\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|temp\[31\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|temp\[31\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[2\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[2\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[3\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[3\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[4\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[4\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[5\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[5\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[6\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[6\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[7\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[7\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[8\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[8\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[9\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[9\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[10\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[10\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[11\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[11\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[12\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[12\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[13\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[13\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[14\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[14\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[15\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[15\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[16\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[16\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[17\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[17\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[18\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[18\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[19\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[19\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[20\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[20\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[21\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[21\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[22\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[22\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[23\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[23\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[24\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[24\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[25\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[25\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[26\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[26\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[27\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[27\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[28\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[28\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[29\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[29\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[30\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[30\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[31\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_SignExtend\|data_out\[31\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[2\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[2\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[3\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[3\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[4\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[4\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[5\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[5\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[6\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[6\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[7\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[7\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[8\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[8\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[9\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[9\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[10\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[10\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[11\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[11\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[12\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[12\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[13\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[13\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[14\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[14\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[15\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[15\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[16\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[16\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[17\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[17\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[18\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[18\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[19\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[19\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[20\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[20\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[21\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[21\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[22\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[22\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[23\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[23\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[24\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[24\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[25\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[25\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[26\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[26\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[27\] " "LATCH primitive \"BarrelShifter:ShiftLeftTwo_Instruction\|data_out\[27\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[0\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[0\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[1\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[1\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[2\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[2\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[3\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[3\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[4\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[4\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[5\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[5\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[6\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[6\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[7\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[7\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[8\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[8\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[9\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[9\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[10\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[10\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[11\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[11\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[12\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[12\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[13\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[13\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[14\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[14\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[15\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[15\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[16\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[16\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[17\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[17\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[18\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[18\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[19\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[19\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[20\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[20\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[21\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[21\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[22\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[22\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[23\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[23\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[24\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[24\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[25\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[25\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[26\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[26\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[27\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[27\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[28\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[28\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[29\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[29\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[30\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[30\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[31\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|data_out\[31\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 136 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[31\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[31\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[30\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[30\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[29\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[29\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[28\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[28\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[27\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[27\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[26\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[26\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[25\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[25\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[24\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[24\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[23\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[23\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[22\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[22\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[21\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[21\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[20\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[20\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[19\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[19\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[18\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[18\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[17\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[17\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[16\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[16\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[15\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[15\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[14\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[14\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[13\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[13\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[12\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[12\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[11\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[11\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[10\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[10\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[9\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[9\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[8\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[8\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[7\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[7\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[6\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[6\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[5\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[5\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[4\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[4\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[3\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[3\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[2\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[2\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[1\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[1\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[0\] " "LATCH primitive \"MIPS_ALU:ALU\|BarrelShifter:g_BarrelShifter0\|temp\[0\]\" is permanently enabled" {  } { { "../ModelSimWork/src/BarrelShifter.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246863742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU_withSet:A32\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU_withSet:A32\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU_withSet.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:A1\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:A1\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:30:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:30:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:1:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:1:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:29:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:29:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:2:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:2:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:28:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:28:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:3:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:3:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:27:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:27:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:4:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:4:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:26:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:26:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:5:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:5:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:25:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:25:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:6:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:6:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:24:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:24:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:7:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:7:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:23:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:23:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:8:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:8:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:22:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:22:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:9:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:9:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:21:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:21:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:10:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:10:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:20:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:20:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:11:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:11:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:19:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:19:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:12:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:12:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:18:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:18:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:13:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:13:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:17:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:17:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:14:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:14:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:16:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:16:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:15:ALUs\|oOut " "LATCH primitive \"MIPS_ALU:ALU\|ALU32:g_ALU\|oneBitALU:\\G1:15:ALUs\|oOut\" is permanently enabled" {  } { { "../ModelSimWork/src/oneBitALU.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606246864209 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 40 " "Parameter WIDTH set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606246864581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246864581 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606246864581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246864869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246864869 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606246864869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246865040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246865040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246865463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246865465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246865465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 40 " "Parameter \"WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246865465 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606246865465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/shift_taps_bkm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246865571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246865571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r861 " "Found entity 1: altsyncram_r861" {  } { { "db/altsyncram_r861.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/altsyncram_r861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246865775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246865775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246865943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246865943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246866102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246866102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246866258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246866258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246866392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246866392 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_bkm.tdf" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/shift_taps_bkm.tdf" 42 2 0 } } { "../ModelSimWork/src/PC_reg.vhd" "" { Text "U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606246866989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606246866989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606246867966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606246871174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246871174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3758 " "Implemented 3758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606246871800 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606246871800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3555 " "Implemented 3555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606246871800 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606246871800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606246871800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 218 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606246871956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 13:41:11 2020 " "Processing ended: Tue Nov 24 13:41:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606246871956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606246871956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606246871956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246871956 ""}
