LPC18XX_CCU_AUTO	,	V_26
base_name	,	V_12
parent	,	V_27
of_clk_add_provider	,	F_27
LPC18XX_CCU_RUN	,	V_25
data	,	V_4
num	,	V_11
LPC18XX_CCU_DIV	,	V_24
__iomem	,	T_2
shift	,	V_41
CLK_CPU_CORE	,	V_47
CLK_DIVIDER_READ_ONLY	,	V_40
branch	,	V_31
clk_branches	,	V_10
hw	,	V_17
clk_data	,	V_6
u32	,	T_1
reg	,	V_22
enable	,	V_18
pr_warn	,	F_19
lpc18xx_ccu_register_branch_clks	,	F_21
to_clk_gate	,	F_6
clk_hw_is_enabled	,	F_13
"%s: failed to map address range\n"	,	L_3
of_property_count_strings	,	F_24
clk_hw_get_parent	,	F_12
clk_divider	,	V_35
ARRAY_SIZE	,	F_2
val	,	V_21
clk_register_composite	,	F_16
lpc18xx_ccu_init	,	F_22
ret	,	V_53
lpc18xx_clk_branch	,	V_30
"clock-names"	,	L_4
clk	,	V_1
"%s: failed to get clock name at idx %d\n"	,	L_5
offset	,	V_7
"%s: invalid clock offset %d\n"	,	L_1
CLK_CPU_EMCDIV	,	V_49
clkspec	,	V_3
lpc18xx_ccu_gate_ops	,	V_45
of_property_read_string_index	,	F_26
__func__	,	V_14
"%s: failed to register %s\n"	,	L_2
name	,	V_13
pr_err	,	F_3
GFP_KERNEL	,	V_39
lpc18xx_ccu_branch_clk_get	,	F_1
lpc18xx_branch_clk_data	,	V_5
lpc18xx_ccu_gate_is_enabled	,	F_11
np	,	V_52
div_ops	,	V_34
kfree	,	F_18
CLK_CPU_EMC	,	V_46
flags	,	V_37
device_node	,	V_51
lpc18xx_ccu_gate_endisable	,	F_5
lpc18xx_ccu_gate_enable	,	F_9
is_enabled	,	V_29
CLK_CPU_CREG	,	V_48
LPC18XX_CCU_DIVSTAT	,	V_23
kzalloc	,	F_15
bit_idx	,	V_44
CCU_BRANCH_IS_BUS	,	V_50
of_phandle_args	,	V_2
reg_base	,	V_32
clk_divider_ops	,	V_43
div_hw	,	V_36
clk_prepare_enable	,	F_20
clk_hw	,	V_16
lpc18xx_ccu_gate_disable	,	F_10
i	,	V_8
kcalloc	,	F_25
j	,	V_9
EINVAL	,	V_15
clk_writel	,	F_8
clk_ops	,	V_33
clk_gate_ops	,	V_28
width	,	V_42
__init	,	T_3
of_iomap	,	F_23
lpc18xx_ccu_register_branch_gate_div	,	F_14
gate	,	V_20
clk_readl	,	F_7
CCU_BRANCH_HAVE_DIV2	,	V_38
clk_gate	,	V_19
ERR_PTR	,	F_4
IS_ERR	,	F_17
