$date
	Sun Oct 23 02:18:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#742007
b110 !
1"
#742010
b110 &
b110 %
1$
#742011
0"
#742014
b11 &
b11 %
#742018
b1010 &
b1010 %
#742022
b101 &
b101 %
#742026
b10000 &
b10000 %
#742030
b1000 &
b1000 %
#742034
b100 &
b100 %
#742038
b10 &
b10 %
#742042
b1 &
b1 %
1#
#742046
b0 &
0#
b0 %
0$
#1672115
b11000 !
1"
#1672118
b11000 &
b11000 %
1$
#1672119
0"
#1672122
b1100 &
b1100 %
#1672126
b110 &
b110 %
#1672130
b11 &
b11 %
#1672134
b1010 &
b1010 %
#1672138
b101 &
b101 %
#1672142
b10000 &
b10000 %
#1672146
b1000 &
b1000 %
#1672150
b100 &
b100 %
#1672154
b10 &
b10 %
#1672158
b1 &
1#
b1 %
#1672162
b0 &
b0 %
0#
0$
#2714757
b10111 !
1"
#2714758
b10111 &
b10111 %
1$
#2714759
0"
#2714762
b1000110 &
b1000110 %
#2714766
b100011 &
b100011 %
#2714770
b1101010 &
b1101010 %
#2714774
b110101 &
b110101 %
#2714778
b10100000 &
b10100000 %
#2714782
b1010000 &
b1010000 %
#2714786
b101000 &
b101000 %
#2714790
b10100 &
b10100 %
#2714794
b1010 &
b1010 %
#2714798
b101 &
b101 %
#2714802
b10000 &
b10000 %
#2714806
b1000 &
b1000 %
#2714810
b100 &
b100 %
#2714814
b10 &
b10 %
#2714818
b1 &
b1 %
1#
#2714822
b0 &
0#
b0 %
0$
#4500012
