// Seed: 3006100321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri1 id_2,
    input wire id_3,
    output tri id_4,
    input supply0 id_5,
    output tri1 id_6
    , id_26,
    input wire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    output uwire id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wor id_14,
    output tri0 id_15,
    input wor id_16,
    output wor id_17,
    output tri1 id_18,
    input tri0 id_19
    , id_27,
    input tri0 id_20,
    input wor id_21,
    input uwire id_22,
    output tri id_23,
    input wire id_24
);
  always disable id_28;
  or primCall (
      id_18,
      id_13,
      id_7,
      id_5,
      id_19,
      id_24,
      id_16,
      id_8,
      id_12,
      id_0,
      id_22,
      id_26,
      id_3,
      id_10,
      id_20,
      id_21,
      id_27,
      id_28
  );
  module_0 modCall_1 (
      id_27,
      id_26,
      id_26,
      id_26
  );
endmodule
