{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605878689175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605878689177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 10:24:48 2020 " "Processing started: Fri Nov 20 10:24:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605878689177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878689177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c ProcessadorMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c ProcessadorMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878689177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605878690704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-arch_name " "Found design unit 1: ULA1bit-arch_name" {  } { { "ULA1bit.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713681 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto-arch_name " "Found design unit 1: somadorCompleto-arch_name" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/somadorCompleto.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713687 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto " "Found entity 1: somadorCompleto" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/somadorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713693 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico2x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713699 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopGenerico-main " "Found design unit 1: flipFlopGenerico-main" {  } { { "flipFlopGenerico.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/flipFlopGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713705 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopGenerico " "Found entity 1: flipFlopGenerico" {  } { { "flipFlopGenerico.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/flipFlopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/processadormips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/processadormips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorMIPS-arch_name " "Found design unit 1: ProcessadorMIPS-arch_name" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorMIPS " "Found entity 1: ProcessadorMIPS" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713720 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ROMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "MIPS/somaConstante.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713726 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "MIPS/somaConstante.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "MIPS/registradorGenerico.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713732 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "MIPS/registradorGenerico.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/bancoRegistradoresArqRegReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713740 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/bancoRegistradoresArqRegReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch_name " "Found design unit 1: ULA-arch_name" {  } { { "MIPS/ULA.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713749 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "MIPS/ULA.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713755 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713762 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713769 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713775 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-arch_name " "Found design unit 1: UC_ULA-arch_name" {  } { { "UC_ULA.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/UC_ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713781 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UC_ULA.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/UC_ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713786 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatena.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatena-comportamento " "Found design unit 1: concatena-comportamento" {  } { { "concatena.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/concatena.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713792 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatena " "Found entity 1: concatena" {  } { { "concatena.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/concatena.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow-arch_name " "Found design unit 1: overflow-arch_name" {  } { { "overflow.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/overflow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713798 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow " "Found entity 1: overflow" {  } { { "overflow.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/overflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878713798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878713798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorMIPS " "Elaborating entity \"ProcessadorMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605878714038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:PC_Soma_Constante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:PC_Soma_Constante\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_Soma_Constante" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC_entity " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC_entity\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_entity" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "ROM" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714140 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(19) " "VHDL Signal Declaration warning at ROMMIPS.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ROMMIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605878714142 "|ProcessadorMIPS|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg bancoRegistradoresArqRegReg:bancoRegs " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"bancoRegistradoresArqRegReg:bancoRegs\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "bancoRegs" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "ULA" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit ULA:ULA\|ULA1bit:ula0 " "Elaborating entity \"ULA1bit\" for hierarchy \"ULA:ULA\|ULA1bit:ula0\"" {  } { { "MIPS/ULA.vhd" "ula0" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ULA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ULA:ULA\|ULA1bit:ula0\|muxGenerico2x1_1bit:mux_inverteA " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ULA:ULA\|ULA1bit:ula0\|muxGenerico2x1_1bit:mux_inverteA\"" {  } { { "ULA1bit.vhd" "mux_inverteA" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto ULA:ULA\|ULA1bit:ula0\|somadorCompleto:soma_sub " "Elaborating entity \"somadorCompleto\" for hierarchy \"ULA:ULA\|ULA1bit:ula0\|somadorCompleto:soma_sub\"" {  } { { "ULA1bit.vhd" "soma_sub" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ULA:ULA\|ULA1bit:ula0\|muxGenerico4x1:mux_ula " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ULA:ULA\|ULA1bit:ula0\|muxGenerico4x1:mux_ula\"" {  } { { "ULA1bit.vhd" "mux_ula" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow ULA:ULA\|ULA1bit:ula0\|overflow:Overflow_exists " "Elaborating entity \"overflow\" for hierarchy \"ULA:ULA\|ULA1bit:ula0\|overflow:Overflow_exists\"" {  } { { "ULA1bit.vhd" "Overflow_exists" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ULA1bit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA UC_ULA:UC_ULA " "Elaborating entity \"UC_ULA\" for hierarchy \"UC_ULA:UC_ULA\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "UC_ULA" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "UC" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_rt_imediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_rt_imediato\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "mux_rt_imediato" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_rt_rd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_rt_rd\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "mux_rt_rd" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:PC_Soma_imediato " "Elaborating entity \"somador\" for hierarchy \"somador:PC_Soma_imediato\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_Soma_imediato" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "RAM" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estende_sinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estende_sinal\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "estende_sinal" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatena concatena:concatena " "Elaborating entity \"concatena\" for hierarchy \"concatena:concatena\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "concatena" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878714291 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradoresArqRegReg:bancoRegs\|registrador " "RAM logic \"bancoRegistradoresArqRegReg:bancoRegs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "registrador" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/bancoRegistradoresArqRegReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605878715144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "MIPS/ROMMIPS.vhd" "memROM" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ROMMIPS.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605878715144 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605878715144 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ROMcontent.mif" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1605878715146 ""}  } { { "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ROMcontent.mif" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1605878715146 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAMMIPS:RAM\|memRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAMMIPS:RAM\|memRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605878715655 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605878715655 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605878715655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMMIPS:RAM\|altsyncram:memRAM_rtl_0 " "Elaborated megafunction instantiation \"RAMMIPS:RAM\|altsyncram:memRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878715833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMMIPS:RAM\|altsyncram:memRAM_rtl_0 " "Instantiated megafunction \"RAMMIPS:RAM\|altsyncram:memRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605878715834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605878715834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abp1 " "Found entity 1: altsyncram_abp1" {  } { { "db/altsyncram_abp1.tdf" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/db/altsyncram_abp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605878715973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878715973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_saida\[0\] GND " "Pin \"PC_saida\[0\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605878717134 "|ProcessadorMIPS|PC_saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_saida\[1\] GND " "Pin \"PC_saida\[1\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/Mayra Peter/Documents/6 SEMESTRE/Design/DesComp/Aula15/MIPS/ProcessadorMIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605878717134 "|ProcessadorMIPS|PC_saida[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605878717134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605878717301 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605878720087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605878720758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605878720758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "581 " "Implemented 581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605878721103 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605878721103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605878721103 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605878721103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605878721103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605878721231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 10:25:21 2020 " "Processing ended: Fri Nov 20 10:25:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605878721231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605878721231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605878721231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605878721231 ""}
