#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 23 10:22:42 2024
# Process ID: 7880
# Current directory: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4180 E:\vivado files\I_CHIP_2024\ICHIP-PS1 overall processing element\ICHIP-PS1.xpr
# Log file: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 817.336 ; gain = 144.473
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tcsg324-1
Top: adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 922.598 ; gain = 32.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:170]
INFO: [Synth 8-6157] synthesizing module 'adder1' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:24]
INFO: [Synth 8-6157] synthesizing module 'rightshifted' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:134]
INFO: [Synth 8-6155] done synthesizing module 'rightshifted' (1#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:134]
INFO: [Synth 8-6157] synthesizing module 'priorityencoder' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:76]
INFO: [Synth 8-6155] done synthesizing module 'priorityencoder' (2#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:76]
INFO: [Synth 8-6155] done synthesizing module 'adder1' (3#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:24]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:115]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (4#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:115]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:170]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 963.656 ; gain = 73.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 963.656 ; gain = 73.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 963.656 ; gain = 73.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1375.992 ; gain = 485.750
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1375.992 ; gain = 485.750
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=100000000000000000000000,e=100000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=000000000000000000000000,e=111100000000000000000000
d=111100000000000000000000,e=111100000000000000000000
d=011110000000000000000000,e=111100000000000000000000
d=001111000000000000000000,e=101101000000000000000000
d=001111000000000000000000,e=111100000000000000000000
d=000111100000000000000000,e=100101100000000000000000
d=000111100000000000000000,e=101101000000000000000000
d=000111100000000000000000,e=110100100000000000000000
d=000111100000000000000000,e=111100000000000000000000
d=000011110000000000000000,e=100001110000000000000000
d=000011110000000000000000,e=100101100000000000000000
d=000011110000000000000000,e=101001010000000000000000
d=000011110000000000000000,e=101101000000000000000000
d=000011110000000000000000,e=110000110000000000000000
d=000011110000000000000000,e=110100100000000000000000
d=000011110000000000000000,e=111000010000000000000000
d=000011110000000000000000,e=111100000000000000000000
d=000011110000000000000000,e=111111110000000000000000
d=000001111000000000000000,e=100001110000000000000000
d=000001111000000000000000,e=100011101000000000000000
d=000001111000000000000000,e=100101100000000000000000
d=000001111000000000000000,e=100111011000000000000000
d=000001111000000000000000,e=101001010000000000000000
d=000001111000000000000000,e=101011001000000000000000
d=000001111000000000000000,e=101101000000000000000000
d=000001111000000000000000,e=101110111000000000000000
d=000001111000000000000000,e=110000110000000000000000
d=000001111000000000000000,e=110010101000000000000000
d=000001111000000000000000,e=110100100000000000000000
d=000001111000000000000000,e=110110011000000000000000
d=000001111000000000000000,e=111000010000000000000000
d=000001111000000000000000,e=111010001000000000000000
d=000001111000000000000000,e=111100000000000000000000
d=000001111000000000000000,e=111101111000000000000000
d=000001111000000000000000,e=111111110000000000000000
d=000000111100000000000000,e=100000110100000000000000
d=000000111100000000000000,e=100001110000000000000000
d=000000111100000000000000,e=100010101100000000000000
d=000000111100000000000000,e=100011101000000000000000
d=000000111100000000000000,e=100100100100000000000000
d=000000111100000000000000,e=100101100000000000000000
d=000000111100000000000000,e=100110011100000000000000
d=000000111100000000000000,e=100111011000000000000000
d=000000111100000000000000,e=101000010100000000000000
d=000000111100000000000000,e=101001010000000000000000
d=000000111100000000000000,e=101010001100000000000000
d=000000111100000000000000,e=101011001000000000000000
d=000000111100000000000000,e=101100000100000000000000
d=000000111100000000000000,e=101101000000000000000000
d=000000111100000000000000,e=101101111100000000000000
d=000000111100000000000000,e=101110111000000000000000
d=000000111100000000000000,e=101111110100000000000000
d=000000111100000000000000,e=110000110000000000000000
d=000000111100000000000000,e=110001101100000000000000
d=000000111100000000000000,e=110010101000000000000000
d=000000111100000000000000,e=110011100100000000000000
d=000000111100000000000000,e=110100100000000000000000
d=000000111100000000000000,e=110101011100000000000000
d=000000111100000000000000,e=110110011000000000000000
d=000000111100000000000000,e=110111010100000000000000
d=000000111100000000000000,e=111000010000000000000000
d=000000111100000000000000,e=111001001100000000000000
d=000000111100000000000000,e=111010001000000000000000
d=000000111100000000000000,e=111011000100000000000000
d=000000111100000000000000,e=111100000000000000000000
d=000000111100000000000000,e=111100111100000000000000
d=000000111100000000000000,e=111101111000000000000000
d=000000111100000000000000,e=111110110100000000000000
d=000000111100000000000000,e=111111110000000000000000
d=000000011110000000000000,e=100000010110000000000000
d=000000011110000000000000,e=100000110100000000000000
d=000000011110000000000000,e=100001010010000000000000
d=000000011110000000000000,e=100001110000000000000000
d=000000011110000000000000,e=100010001110000000000000
d=000000011110000000000000,e=100010101100000000000000
d=000000011110000000000000,e=100011001010000000000000
d=000000011110000000000000,e=100011101000000000000000
d=000000011110000000000000,e=100100000110000000000000
d=000000011110000000000000,e=100100100100000000000000
d=000000011110000000000000,e=100101000010000000000000
d=000000011110000000000000,e=100101100000000000000000
d=000000011110000000000000,e=100101111110000000000000
d=000000011110000000000000,e=100110011100000000000000
d=000000011110000000000000,e=100110111010000000000000
d=000000011110000000000000,e=100111011000000000000000
d=000000011110000000000000,e=100111110110000000000000
d=000000011110000000000000,e=101000010100000000000000
d=000000011110000000000000,e=101000110010000000000000
d=000000011110000000000000,e=101001010000000000000000
d=000000011110000000000000,e=101001101110000000000000
d=000000011110000000000000,e=101010001100000000000000
d=000000011110000000000000,e=101010101010000000000000
d=000000011110000000000000,e=101011001000000000000000
d=000000011110000000000000,e=101011100110000000000000
d=000000011110000000000000,e=101100000100000000000000
d=000000011110000000000000,e=101100100010000000000000
d=000000011110000000000000,e=101101000000000000000000
d=000000011110000000000000,e=101101011110000000000000
d=000000011110000000000000,e=101101111100000000000000
d=000000011110000000000000,e=101110011010000000000000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1375.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/vivado -notrace
couldn't read file "E:/vivado": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 23 14:59:30 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=000000000000000000000000,e=000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=000000000000000000000000,e=111100000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=0000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=0111100000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1375.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=0000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=0111100000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1375.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=00000000000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=00000000111100000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1375.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
WARNING: [VRFC 10-3380] identifier 'arithmetic_out' is used before its declaration [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:46]
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=0000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=0111100000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1375.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
WARNING: [VRFC 10-3380] identifier 'arithmetic_out' is used before its declaration [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:46]
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=0000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=0111100000000000000000000
d=0111100000000000000000000,e=1111000000000000000000000
d=0011110000000000000000000,e=1011010000000000000000000
d=0001111000000000000000000,e=0111100000000000000000000
d=0001111000000000000000000,e=1001011000000000000000000
d=0000111100000000000000000,e=0101101000000000000000000
d=0000111100000000000000000,e=0110100100000000000000000
d=0000111100000000000000000,e=0111100000000000000000000
d=0000111100000000000000000,e=1000011100000000000000000
d=0000011110000000000000000,e=0100101100000000000000000
d=0000011110000000000000000,e=0101001010000000000000000
d=0000011110000000000000000,e=0101101000000000000000000
d=0000011110000000000000000,e=0110000110000000000000000
d=0000011110000000000000000,e=0110100100000000000000000
d=0000011110000000000000000,e=0111000010000000000000000
d=0000011110000000000000000,e=0111100000000000000000000
d=0000011110000000000000000,e=0111111110000000000000000
d=0000011110000000000000000,e=1000011100000000000000000
d=0000001111000000000000000,e=0100011101000000000000000
d=0000001111000000000000000,e=0100101100000000000000000
d=0000001111000000000000000,e=0100111011000000000000000
d=0000001111000000000000000,e=0101001010000000000000000
d=0000001111000000000000000,e=0101011001000000000000000
d=0000001111000000000000000,e=0101101000000000000000000
d=0000001111000000000000000,e=0101110111000000000000000
d=0000001111000000000000000,e=0110000110000000000000000
d=0000001111000000000000000,e=0110010101000000000000000
d=0000001111000000000000000,e=0110100100000000000000000
d=0000001111000000000000000,e=0110110011000000000000000
d=0000001111000000000000000,e=0111000010000000000000000
d=0000001111000000000000000,e=0111010001000000000000000
d=0000001111000000000000000,e=0111100000000000000000000
d=0000001111000000000000000,e=0111101111000000000000000
d=0000001111000000000000000,e=0111111110000000000000000
d=0000001111000000000000000,e=1000001101000000000000000
d=0000000111100000000000000,e=0100001110000000000000000
d=0000000111100000000000000,e=0100010101100000000000000
d=0000000111100000000000000,e=0100011101000000000000000
d=0000000111100000000000000,e=0100100100100000000000000
d=0000000111100000000000000,e=0100101100000000000000000
d=0000000111100000000000000,e=0100110011100000000000000
d=0000000111100000000000000,e=0100111011000000000000000
d=0000000111100000000000000,e=0101000010100000000000000
d=0000000111100000000000000,e=0101001010000000000000000
d=0000000111100000000000000,e=0101010001100000000000000
d=0000000111100000000000000,e=0101011001000000000000000
d=0000000111100000000000000,e=0101100000100000000000000
d=0000000111100000000000000,e=0101101000000000000000000
d=0000000111100000000000000,e=0101101111100000000000000
d=0000000111100000000000000,e=0101110111000000000000000
d=0000000111100000000000000,e=0101111110100000000000000
d=0000000111100000000000000,e=0110000110000000000000000
d=0000000111100000000000000,e=0110001101100000000000000
d=0000000111100000000000000,e=0110010101000000000000000
d=0000000111100000000000000,e=0110011100100000000000000
d=0000000111100000000000000,e=0110100100000000000000000
d=0000000111100000000000000,e=0110101011100000000000000
d=0000000111100000000000000,e=0110110011000000000000000
d=0000000111100000000000000,e=0110111010100000000000000
d=0000000111100000000000000,e=0111000010000000000000000
d=0000000111100000000000000,e=0111001001100000000000000
d=0000000111100000000000000,e=0111010001000000000000000
d=0000000111100000000000000,e=0111011000100000000000000
d=0000000111100000000000000,e=0111100000000000000000000
d=0000000111100000000000000,e=0111100111100000000000000
d=0000000111100000000000000,e=0111101111000000000000000
d=0000000111100000000000000,e=0111110110100000000000000
d=0000000111100000000000000,e=0111111110000000000000000
d=0000000111100000000000000,e=1000000101100000000000000
d=0000000011110000000000000,e=0100000110100000000000000
d=0000000011110000000000000,e=0100001010010000000000000
d=0000000011110000000000000,e=0100001110000000000000000
d=0000000011110000000000000,e=0100010001110000000000000
d=0000000011110000000000000,e=0100010101100000000000000
d=0000000011110000000000000,e=0100011001010000000000000
d=0000000011110000000000000,e=0100011101000000000000000
d=0000000011110000000000000,e=0100100000110000000000000
d=0000000011110000000000000,e=0100100100100000000000000
d=0000000011110000000000000,e=0100101000010000000000000
d=0000000011110000000000000,e=0100101100000000000000000
d=0000000011110000000000000,e=0100101111110000000000000
d=0000000011110000000000000,e=0100110011100000000000000
d=0000000011110000000000000,e=0100110111010000000000000
d=0000000011110000000000000,e=0100111011000000000000000
d=0000000011110000000000000,e=0100111110110000000000000
d=0000000011110000000000000,e=0101000010100000000000000
d=0000000011110000000000000,e=0101000110010000000000000
d=0000000011110000000000000,e=0101001010000000000000000
d=0000000011110000000000000,e=0101001101110000000000000
d=0000000011110000000000000,e=0101010001100000000000000
d=0000000011110000000000000,e=0101010101010000000000000
d=0000000011110000000000000,e=0101011001000000000000000
d=0000000011110000000000000,e=0101011100110000000000000
d=0000000011110000000000000,e=0101100000100000000000000
d=0000000011110000000000000,e=0101100100010000000000000
d=0000000011110000000000000,e=0101101000000000000000000
d=0000000011110000000000000,e=0101101011110000000000000
d=0000000011110000000000000,e=0101101111100000000000000
d=0000000011110000000000000,e=0101110011010000000000000
d=0000000011110000000000000,e=0101110111000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
WARNING: [VRFC 10-3380] identifier 'arithmetic_out' is used before its declaration [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:46]
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=0000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=0111100000000000000000000
d=0111100000000000000000000,e=1111000000000000000000000
d=0011110000000000000000000,e=1011010000000000000000000
d=0001111000000000000000000,e=0111100000000000000000000
d=0001111000000000000000000,e=1001011000000000000000000
d=0000111100000000000000000,e=0101101000000000000000000
d=0000111100000000000000000,e=0110100100000000000000000
d=0000111100000000000000000,e=0111100000000000000000000
d=0000111100000000000000000,e=1000011100000000000000000
d=0000011110000000000000000,e=0100101100000000000000000
d=0000011110000000000000000,e=0101001010000000000000000
d=0000011110000000000000000,e=0101101000000000000000000
d=0000011110000000000000000,e=0110000110000000000000000
d=0000011110000000000000000,e=0110100100000000000000000
d=0000011110000000000000000,e=0111000010000000000000000
d=0000011110000000000000000,e=0111100000000000000000000
d=0000011110000000000000000,e=0111111110000000000000000
d=0000011110000000000000000,e=1000011100000000000000000
d=0000001111000000000000000,e=0100011101000000000000000
d=0000001111000000000000000,e=0100101100000000000000000
d=0000001111000000000000000,e=0100111011000000000000000
d=0000001111000000000000000,e=0101001010000000000000000
d=0000001111000000000000000,e=0101011001000000000000000
d=0000001111000000000000000,e=0101101000000000000000000
d=0000001111000000000000000,e=0101110111000000000000000
d=0000001111000000000000000,e=0110000110000000000000000
d=0000001111000000000000000,e=0110010101000000000000000
d=0000001111000000000000000,e=0110100100000000000000000
d=0000001111000000000000000,e=0110110011000000000000000
d=0000001111000000000000000,e=0111000010000000000000000
d=0000001111000000000000000,e=0111010001000000000000000
d=0000001111000000000000000,e=0111100000000000000000000
d=0000001111000000000000000,e=0111101111000000000000000
d=0000001111000000000000000,e=0111111110000000000000000
d=0000001111000000000000000,e=1000001101000000000000000
d=0000000111100000000000000,e=0100001110000000000000000
d=0000000111100000000000000,e=0100010101100000000000000
d=0000000111100000000000000,e=0100011101000000000000000
d=0000000111100000000000000,e=0100100100100000000000000
d=0000000111100000000000000,e=0100101100000000000000000
d=0000000111100000000000000,e=0100110011100000000000000
d=0000000111100000000000000,e=0100111011000000000000000
d=0000000111100000000000000,e=0101000010100000000000000
d=0000000111100000000000000,e=0101001010000000000000000
d=0000000111100000000000000,e=0101010001100000000000000
d=0000000111100000000000000,e=0101011001000000000000000
d=0000000111100000000000000,e=0101100000100000000000000
d=0000000111100000000000000,e=0101101000000000000000000
d=0000000111100000000000000,e=0101101111100000000000000
d=0000000111100000000000000,e=0101110111000000000000000
d=0000000111100000000000000,e=0101111110100000000000000
d=0000000111100000000000000,e=0110000110000000000000000
d=0000000111100000000000000,e=0110001101100000000000000
d=0000000111100000000000000,e=0110010101000000000000000
d=0000000111100000000000000,e=0110011100100000000000000
d=0000000111100000000000000,e=0110100100000000000000000
d=0000000111100000000000000,e=0110101011100000000000000
d=0000000111100000000000000,e=0110110011000000000000000
d=0000000111100000000000000,e=0110111010100000000000000
d=0000000111100000000000000,e=0111000010000000000000000
d=0000000111100000000000000,e=0111001001100000000000000
d=0000000111100000000000000,e=0111010001000000000000000
d=0000000111100000000000000,e=0111011000100000000000000
d=0000000111100000000000000,e=0111100000000000000000000
d=0000000111100000000000000,e=0111100111100000000000000
d=0000000111100000000000000,e=0111101111000000000000000
d=0000000111100000000000000,e=0111110110100000000000000
d=0000000111100000000000000,e=0111111110000000000000000
d=0000000111100000000000000,e=1000000101100000000000000
d=0000000011110000000000000,e=0100000110100000000000000
d=0000000011110000000000000,e=0100001010010000000000000
d=0000000011110000000000000,e=0100001110000000000000000
d=0000000011110000000000000,e=0100010001110000000000000
d=0000000011110000000000000,e=0100010101100000000000000
d=0000000011110000000000000,e=0100011001010000000000000
d=0000000011110000000000000,e=0100011101000000000000000
d=0000000011110000000000000,e=0100100000110000000000000
d=0000000011110000000000000,e=0100100100100000000000000
d=0000000011110000000000000,e=0100101000010000000000000
d=0000000011110000000000000,e=0100101100000000000000000
d=0000000011110000000000000,e=0100101111110000000000000
d=0000000011110000000000000,e=0100110011100000000000000
d=0000000011110000000000000,e=0100110111010000000000000
d=0000000011110000000000000,e=0100111011000000000000000
d=0000000011110000000000000,e=0100111110110000000000000
d=0000000011110000000000000,e=0101000010100000000000000
d=0000000011110000000000000,e=0101000110010000000000000
d=0000000011110000000000000,e=0101001010000000000000000
d=0000000011110000000000000,e=0101001101110000000000000
d=0000000011110000000000000,e=0101010001100000000000000
d=0000000011110000000000000,e=0101010101010000000000000
d=0000000011110000000000000,e=0101011001000000000000000
d=0000000011110000000000000,e=0101011100110000000000000
d=0000000011110000000000000,e=0101100000100000000000000
d=0000000011110000000000000,e=0101100100010000000000000
d=0000000011110000000000000,e=0101101000000000000000000
d=0000000011110000000000000,e=0101101011110000000000000
d=0000000011110000000000000,e=0101101111100000000000000
d=0000000011110000000000000,e=0101110011010000000000000
d=0000000011110000000000000,e=0101110111000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1375.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jun 23 15:57:49 2024] Launched synth_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jun 23 15:58:24 2024] Launched impl_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tcsg324-1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jun 23 16:00:55 2024] Launched synth_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jun 23 16:11:16 2024] Launched synth_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jun 23 16:16:28 2024] Launched synth_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun 23 16:18:28 2024] Launched impl_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processing_element_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj processing_element_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module leftshifted
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e350b29d4cb742768a3ebdf07bebfaf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processing_element_tb_behav xil_defaultlib.processing_element_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rightshifted
Compiling module xil_defaultlib.priorityencoder
Compiling module xil_defaultlib.leftshifted
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processing_element_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processing_element_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processing_element_tb_behav -key {Behavioral:sim_1:Functional:processing_element_tb} -tclbatch {processing_element_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source processing_element_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=0000000000000000000000000,e=0000000000000000000000000
c=00000000000000000000000000000000
c=11000000111100000000000000000000
d=0000000000000000000000000,e=0111100000000000000000000
d=0111100000000000000000000,e=0111100000000000000000000
d=0011110000000000000000000,e=0111100000000000000000000
d=0001111000000000000000000,e=0101101000000000000000000
d=0001111000000000000000000,e=0111100000000000000000000
d=0000111100000000000000000,e=0100101100000000000000000
d=0000111100000000000000000,e=0101101000000000000000000
d=0000111100000000000000000,e=0110100100000000000000000
d=0000111100000000000000000,e=0111100000000000000000000
d=0000011110000000000000000,e=0100001110000000000000000
d=0000011110000000000000000,e=0100101100000000000000000
d=0000011110000000000000000,e=0101001010000000000000000
d=0000011110000000000000000,e=0101101000000000000000000
d=0000011110000000000000000,e=0110000110000000000000000
d=0000011110000000000000000,e=0110100100000000000000000
d=0000011110000000000000000,e=0111000010000000000000000
d=0000011110000000000000000,e=0111100000000000000000000
d=0000011110000000000000000,e=0111111110000000000000000
d=0000001111000000000000000,e=0100001110000000000000000
d=0000001111000000000000000,e=0100011101000000000000000
d=0000001111000000000000000,e=0100101100000000000000000
d=0000001111000000000000000,e=0100111011000000000000000
d=0000001111000000000000000,e=0101001010000000000000000
d=0000001111000000000000000,e=0101011001000000000000000
d=0000001111000000000000000,e=0101101000000000000000000
d=0000001111000000000000000,e=0101110111000000000000000
d=0000001111000000000000000,e=0110000110000000000000000
d=0000001111000000000000000,e=0110010101000000000000000
d=0000001111000000000000000,e=0110100100000000000000000
d=0000001111000000000000000,e=0110110011000000000000000
d=0000001111000000000000000,e=0111000010000000000000000
d=0000001111000000000000000,e=0111010001000000000000000
d=0000001111000000000000000,e=0111100000000000000000000
d=0000001111000000000000000,e=0111101111000000000000000
d=0000001111000000000000000,e=0111111110000000000000000
d=0000000111100000000000000,e=0100000110100000000000000
d=0000000111100000000000000,e=0100001110000000000000000
d=0000000111100000000000000,e=0100010101100000000000000
d=0000000111100000000000000,e=0100011101000000000000000
d=0000000111100000000000000,e=0100100100100000000000000
d=0000000111100000000000000,e=0100101100000000000000000
d=0000000111100000000000000,e=0100110011100000000000000
d=0000000111100000000000000,e=0100111011000000000000000
d=0000000111100000000000000,e=0101000010100000000000000
d=0000000111100000000000000,e=0101001010000000000000000
d=0000000111100000000000000,e=0101010001100000000000000
d=0000000111100000000000000,e=0101011001000000000000000
d=0000000111100000000000000,e=0101100000100000000000000
d=0000000111100000000000000,e=0101101000000000000000000
d=0000000111100000000000000,e=0101101111100000000000000
d=0000000111100000000000000,e=0101110111000000000000000
d=0000000111100000000000000,e=0101111110100000000000000
d=0000000111100000000000000,e=0110000110000000000000000
d=0000000111100000000000000,e=0110001101100000000000000
d=0000000111100000000000000,e=0110010101000000000000000
d=0000000111100000000000000,e=0110011100100000000000000
d=0000000111100000000000000,e=0110100100000000000000000
d=0000000111100000000000000,e=0110101011100000000000000
d=0000000111100000000000000,e=0110110011000000000000000
d=0000000111100000000000000,e=0110111010100000000000000
d=0000000111100000000000000,e=0111000010000000000000000
d=0000000111100000000000000,e=0111001001100000000000000
d=0000000111100000000000000,e=0111010001000000000000000
d=0000000111100000000000000,e=0111011000100000000000000
d=0000000111100000000000000,e=0111100000000000000000000
d=0000000111100000000000000,e=0111100111100000000000000
d=0000000111100000000000000,e=0111101111000000000000000
d=0000000111100000000000000,e=0111110110100000000000000
d=0000000111100000000000000,e=0111111110000000000000000
d=0000000011110000000000000,e=0100000010110000000000000
d=0000000011110000000000000,e=0100000110100000000000000
d=0000000011110000000000000,e=0100001010010000000000000
d=0000000011110000000000000,e=0100001110000000000000000
d=0000000011110000000000000,e=0100010001110000000000000
d=0000000011110000000000000,e=0100010101100000000000000
d=0000000011110000000000000,e=0100011001010000000000000
d=0000000011110000000000000,e=0100011101000000000000000
d=0000000011110000000000000,e=0100100000110000000000000
d=0000000011110000000000000,e=0100100100100000000000000
d=0000000011110000000000000,e=0100101000010000000000000
d=0000000011110000000000000,e=0100101100000000000000000
d=0000000011110000000000000,e=0100101111110000000000000
d=0000000011110000000000000,e=0100110011100000000000000
d=0000000011110000000000000,e=0100110111010000000000000
d=0000000011110000000000000,e=0100111011000000000000000
d=0000000011110000000000000,e=0100111110110000000000000
d=0000000011110000000000000,e=0101000010100000000000000
d=0000000011110000000000000,e=0101000110010000000000000
d=0000000011110000000000000,e=0101001010000000000000000
d=0000000011110000000000000,e=0101001101110000000000000
d=0000000011110000000000000,e=0101010001100000000000000
d=0000000011110000000000000,e=0101010101010000000000000
d=0000000011110000000000000,e=0101011001000000000000000
d=0000000011110000000000000,e=0101011100110000000000000
d=0000000011110000000000000,e=0101100000100000000000000
d=0000000011110000000000000,e=0101100100010000000000000
d=0000000011110000000000000,e=0101101000000000000000000
d=0000000011110000000000000,e=0101101011110000000000000
d=0000000011110000000000000,e=0101101111100000000000000
d=0000000011110000000000000,e=0101110011010000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processing_element_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2051.953 ; gain = 43.465
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jun 23 16:32:37 2024] Launched synth_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun 23 16:33:36 2024] Launched impl_1...
Run output will be captured here: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 18:55:15 2024...
