var g_sourceLines = [
'//========================================================================',
'//Project Name: AXI4-APB4 Bridge',
'//File name: x2p_top.sv',
'//Description: AXI-APB Bridge Design complied to AXI4 and APB4 protocol',
'//Design Engineer: Nguyen Ngoc Man',
'//========================================================================',
'module x2p_top(aclk,',
'	       aresetn,',
'	   awvalid,',
'	   awaddr,',
'	   awsize,',
'	   awlen,',
'	   awburst,',
'	   awid,',
'	   awprot,',
'	   awready,',
'	   arvalid,',
'	   araddr,',
'	   arsize,',
'	   arlen,',
'	   arburst,',
'	   arid,',
'	   arprot,',
'	   arready,',
'	   wvalid,',
'	   wdata,',
'	   wstrb,',
'	   wlast,',
'	   wready,',
'	   rready,',
'	   rvalid,',
'	   rresp,',
'	   rlast,',
'	   rid,',
'	   rdata,',
'	   bready,',
'	   bvalid,',
'	   bresp,',
'	   bid,',
'	   pclk,',
'	   preset_n,',
'	   pready,',
'	   prdata,',
'	   pslverr,',
'	   paddr,',
'	   pwdata,',
'	   psel,',
'	   penable,',
'	   pprot,',
'	   pstrb,',
'	   pwrite',
');',
'  //***************************************************************',
'  //declare ports ',
'  //***************************************************************',
'  input logic aclk;',
'  input logic aresetn;',
'  //ports declaration',
'  // Address write chanel',
'  input logic                    awvalid;',
'  input logic [31:0]             awaddr;',
'  input logic [2:0]              awsize;',
'  input logic [7:0]              awlen;',
'  input logic [1:0]              awburst;',
'  input logic [7:0]              awid;',
'  input logic [2:0]              awprot;',
'  output logic                   awready;',
'  // address read chanel',
'  input logic                    arvalid;',
'  input logic [31:0]             araddr;',
'  input logic [2:0]              arsize;',
'  input logic [7:0]              arlen;',
'  input logic [1:0]              arburst;',
'  input logic [7:0]              arid;',
'  input logic [2:0]              arprot;',
'  output logic                   arready;',
'  //write data chanel',
'  input logic                    wvalid;',
'  input logic [31:0]             wdata;',
'  input logic [3:0]              wstrb;',
'  input logic                    wlast;',
'  output logic                   wready;',
'  //read data chanel',
'  input logic                     rready;',
'  output logic                    rvalid;',
'  output logic [1:0]              rresp;',
'  output logic                    rlast;',
'  output logic [7:0]              rid;',
'  output logic [31:0]             rdata;',
'  //write data chanel',
'  input logic                     bready;',
'  output logic                    bvalid;',
'  output logic [1:0]              bresp;',
'  output logic [7:0]              bid;',
'  //APB interface ',
'  input logic pclk;',
'  input logic preset_n;',
'  input logic [`SLAVE_CNT-1:0]       pready;',
'  input logic [`SLAVE_CNT-1:0][31:0] prdata;',
'  input logic [`SLAVE_CNT-1:0]       pslverr;',
'  output logic [31:0]               paddr;',
'  output logic [31:0]               pwdata;',
'  output logic [`SLAVE_CNT-1:0]      psel;',
'  output logic                      penable;',
'  output logic [2:0]                pprot;',
'  output logic [3:0]                pstrb;',
'  output logic                      pwrite;',
'  //***************************************************************',
'  //WIRE VARIABLES',
'  //***************************************************************',
' //AXI TRANSACTION CONTROLLER outputs ',
'logic [31:0] selected_addr;',
'logic [7:0] selected_len;',
'logic [2:0] selected_size;',
'logic [1:0] selected_burst;',
'logic [2:0] selected_prot;',
'logic [31:0] wdata_to_apb;',
'logic [3:0] wstrb_to_apb;',
'logic next_transfer_rdy;',
'logic trans_go;',
'//ARBITER output ',
'logic [1:0] used_grant;',
'//COUNTER outputs',
'logic burst_almost_done;',
'logic burst_done;',
'//APB MASTER outputs',
'//---send to AXI transaction controller',
'logic [31:0] prdataX;',
'logic pslverrX;',
'logic write_to_rd_sfifo;',
'logic read_from_wd_sfifo;',
'logic dec_error;',
'logic latch_resp;',
'//---send counter',
'logic set_up_phase;',
'logic beat_cnt_incr;',
'  //***************************************************************',
'  //SUB_MODULES',
'  //***************************************************************',
'  axi_transaction_controller axi_slv_inst (',
'	 //global signals',
'	.aclk(aclk),',
'	.aresetn(aresetn),',
'	//addres write channel',
'   .awvalid(awvalid),',
'   .awaddr(awaddr),',
'   .awsize(awsize),',
'   .awlen(awlen),',
'   .awburst(awburst),',
'   .awid(awid),',
'   .awprot(awprot),',
'   .awready(awready),',
'   //address read chanel',
'   .arvalid(arvalid),',
'   .araddr(araddr),',
'   .arsize(arsize),',
'   .arlen(arlen),',
'   .arburst(arburst),',
'   .arid(arid),',
'   .arprot(arprot),',
'   .arready(arready),',
'   //write data chanel',
'   .wvalid(wvalid),',
'   .wdata(wdata),',
'   .wstrb(wstrb),',
'   .wlast(wlast),',
'   .wready(wready),',
'   //read data chanel',
'   .rready(rready),',
'   .rvalid(rvalid),',
'   .rresp(rresp),',
'   .rlast(rlast),',
'   .rid(rid),',
'   .rdata(rdata),',
'   //write respond chanel',
'   .bready(bready),',
'   .bvalid(bvalid),',
'   .bresp(bresp),',
'   .bid(bid),',
'   //counter input',
'.burst_almost_done_i(burst_almost_done),',
'.burst_done_i(burst_done),',
'//arbiter input ',
'.grant_i(used_grant),',
'//apb master input',
'.prdata_i(prdataX),',
'.pslverr_i(pslverrX),',
'.write_to_rd_sfifo_i(write_to_rd_sfifo),',
'.read_from_wd_sfifo_i(read_from_wd_sfifo),',
'.dec_error_i(dec_error),',
'.latch_resp_i(latch_resp),',
'//	',
'  .selected_addr_o(selected_addr),',
'  .selected_len_o(selected_len),',
'  .selected_size_o(selected_size),',
'  .selected_burst_o(selected_burst),',
'  .selected_prot_o(selected_prot),',
'//WDATA ',
'  .wdata_to_apb_o(wdata_to_apb),',
'  .wstrb_to_apb_o(wstrb_to_apb),',
'//',
'  .next_transfer_rdy_o(next_transfer_rdy),',
'  .trans_go_o(trans_go)',
'   //',
'   //',
');',
'//',
'//ARBITER ',
'//',
'arbiter arbiter_inst(',
'	.aclk(aclk),',
'	.aresetn(aresetn),',
'	.sfifo_ar_empty_i(sfifo_ar_empty),',
'	.sfifo_aw_empty_i(sfifo_aw_empty),',
'	.burst_done_i(burst_done),',
'	.burst_go_i(trans_go),',
'	//',
'	.used_grant_o(used_grant)',
'	//',
');',
'//',
'//COUNTER',
'//',
'counter cnt_inst(',
'	.pclk(pclk),',
'	.preset_n(preset_n),',
'	.len_of_burst_i(len_of_burst),',
'	.set_up_phase_i(set_up_phase),',
'	.beat_cnt_incr_i(beat_cnt_incr),',
'	//',
'	.burst_almost_done_o(burst_almost_done),',
'	.burst_done_o(burst_done)',
'	//',
');',
'//',
'//APB MASTER ',
'//',
'apb_master apb_mst_inst(',
'	.pclk(pclk),',
'	.preset_n(preset_n),',
'	//',
'	//control signal',
'	//',
'	.trans_go_i(trans_go),',
'	.next_transfer_rdy_i(next_transfer_rdy),',
'	.end_of_burst_i(burst_done),',
'	.grant_to_write_i(used_grant[1]),',
'	.wstrb_to_apb_i(wstrb_to_apb),	',
'	.wdata_to_apb_i(wdata_to_apb),	',
'	.start_addr_i(selected_addr),',
'	.len_of_burst_i(selected_len),',
'	.size_of_transfer_i(selected_size),',
'	.used_burst_i(selected_burst),',
'	.used_prot_i(selected_prot),',
'	//APB interface',
'	.paddr(paddr),',
'	.pprot(pprot),',
'	.psel(psel),',
'	.penable(penable),',
'	.pwrite(pwrite),',
'	.pwdata(pwdata),',
'	.pstrb(pstrb),',
'	.pready(pready),',
'	.prdata(prdata),',
'	.pslverr(pslverr),',
'//send to AXI transaction controller',
'	.prdataX_o(prdataX),',
'	.pslverrX_o(pslverrX),',
'	//control outputs',
'	.write_to_rd_sfifo_o(write_to_rd_sfifo),',
'	.read_from_wd_sfifo_o(read_from_wd_sfifo),',
'	.set_up_phase_o(set_up_phase),',
'	.beat_cnt_incr_o(beat_cnt_incr),',
'	.dec_error_o(dec_error),',
'	.latch_resp_o(latch_resp)',
'	//',
'	//',
'	//',
'',
');',
'//',
'//',
'//',
'endmodule: x2p_top',
''
];
countinueBuildStmtTable(g_sourceLines);
