
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Nov 15 02:21:24 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                    
*******************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                       Clock   Non-clock                                                                                           
 Clock                                                                                               Period       Waveform       Type                  Loads       Loads  Sources                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                             20.000       {0 10}         Declared                  0           8  {sys_clk}                                                                                
   ddrphy_clkin                                                                                      10.000       {0 5}          Generated (sys_clk)    4529           0  {u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                
   ioclk0                                                                                            2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                              
   ioclk1                                                                                            2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                              
   ioclk2                                                                                            2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_ddr3_ip/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                              
   ioclk_gate_clk                                                                                    10.000       {0 5}          Generated (sys_clk)       1           0  {u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT}                                             
   clk_10                                                                                            100.000      {0 50}         Generated (sys_clk)     237           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                                                      
   clk_74                                                                                            13.333       {0 6.666}      Generated (sys_clk)     112           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                                                      
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred                                                       20.000       {0 10}         Generated (sys_clk)      78           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                                                      
 cam_pclk                                                                                            11.900       {0 5.95}       Declared                288           0  {cam_pclk}                                                                               
 cam2_pclk                                                                                           11.900       {0 5.95}       Declared                  0           0  {cam2_pclk}                                                                              
 eth_rxc                                                                                             8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                                
   eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)     938           2  {eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 pixclk_in                                                                                           6.700        {0 3.35}       Declared                178           0  {pixclk_in}                                                                              
===================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_10                        asynchronous               clk_10                                    
 clk_74                        asynchronous               clk_74                                    
 cam_pclk                      asynchronous               cam_pclk                                  
 cam2_pclk                     asynchronous               cam2_pclk                                 
 pixclk_in                     asynchronous               pixclk_in                                 
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 eth_rxc                       asynchronous               eth_rxc                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cam_pclk                    84.034 MHz     173.070 MHz         11.900          5.778          6.122
 pixclk_in                  149.254 MHz     190.694 MHz          6.700          5.244          1.456
 ddrphy_clkin               100.000 MHz     130.412 MHz         10.000          7.668          2.332
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 clk_10                      10.000 MHz     179.308 MHz        100.000          5.577         94.423
 clk_74                      75.000 MHz     108.776 MHz         13.333          9.193          4.140
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     155.569 MHz          8.000          6.428          1.572
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     6.122       0.000              0           1060
 pixclk_in              pixclk_in                    1.456       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 2.332       0.000              0          16810
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 clk_10                 clk_10                      94.423       0.000              0           1097
 clk_74                 clk_74                       4.140       0.000              0            480
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.572       0.000              0           3303
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     0.180       0.000              0           1060
 pixclk_in              pixclk_in                    0.201       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 0.171       0.000              0          16810
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 clk_10                 clk_10                       0.288       0.000              0           1097
 clk_74                 clk_74                       0.345       0.000              0            480
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.327       0.000              0           3303
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 3.365       0.000              0           2321
 clk_10                 clk_10                      95.667       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.547       0.000              0           2321
 clk_10                 clk_10                       2.342       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk                                            5.052       0.000              0            288
 pixclk_in                                           2.452       0.000              0            178
 ddrphy_clkin                                        3.100       0.000              0           4529
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 clk_10                                             49.102       0.000              0            237
 clk_74                                              5.768       0.000              0            112
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            938
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     7.719       0.000              0           1060
 pixclk_in              pixclk_in                    2.933       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 4.415       0.000              0          16810
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 clk_10                 clk_10                      96.040       0.000              0           1097
 clk_74                 clk_74                       6.734       0.000              0            480
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.380       0.000              0           3303
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     0.106       0.000              0           1060
 pixclk_in              pixclk_in                    0.112       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 0.100       0.000              0          16810
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 clk_10                 clk_10                       0.216       0.000              0           1097
 clk_74                 clk_74                       0.269       0.000              0            480
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.255       0.000              0           3303
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 5.123       0.000              0           2321
 clk_10                 clk_10                      96.854       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.351       0.000              0           2321
 clk_10                 clk_10                       1.667       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk                                            5.232       0.000              0            288
 pixclk_in                                           2.632       0.000              0            178
 ddrphy_clkin                                        3.480       0.000              0           4529
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 clk_10                                             49.282       0.000              0            237
 clk_74                                              5.948       0.000              0            112
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            938
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_1/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_1/vout_x[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_1/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_105/Q2                    tco                   0.290       5.811 r       u_1/vin_x[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.123       5.934         u_1/vin_x [3]    
 CLMA_98_104/Y0                    td                    0.487       6.421 r       u_1/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.411       6.832         u_1/_N85265      
 CLMS_98_113/Y3                    td                    0.210       7.042 r       u_1/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.397       7.439         u_1/_N2336       
 CLMS_94_109/Y3                    td                    0.210       7.649 r       u_1/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.414       8.063         u_1/N32          
 CLMA_98_112/Y3                    td                    0.210       8.273 r       u_1/N108_5/gateop_perm/Z
                                   net (fanout=2)        0.723       8.996         u_1/N108         
 CLMA_102_84/CECO                  td                    0.184       9.180 r       u_1/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.180         ntR1493          
 CLMA_102_88/CECO                  td                    0.184       9.364 r       u_1/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.364         ntR1492          
 CLMA_102_92/CECO                  td                    0.184       9.548 r       u_1/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.548         ntR1491          
 CLMA_102_96/CECO                  td                    0.184       9.732 r       u_1/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.732         ntR1490          
 CLMA_102_100/CECO                 td                    0.184       9.916 r       u_1/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.916         ntR1489          
 CLMA_102_104/CECO                 td                    0.184      10.100 r       u_1/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.100         ntR1488          
 CLMA_102_108/CECO                 td                    0.184      10.284 r       u_1/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.284         ntR1487          
 CLMA_102_112/CECI                                                         r       u_1/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.284         Logic Levels: 11 
                                                                                   Logic: 2.695ns(56.582%), Route: 2.068ns(43.418%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      17.088         ntclkbufg_2      
 CLMA_102_112/CLK                                                          r       u_1/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.729      16.406                          

 Data required time                                                 16.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.406                          
 Data arrival time                                                  10.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_1/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_1/vout_x[31]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_1/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_105/Q2                    tco                   0.290       5.811 r       u_1/vin_x[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.123       5.934         u_1/vin_x [3]    
 CLMA_98_104/Y0                    td                    0.487       6.421 r       u_1/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.411       6.832         u_1/_N85265      
 CLMS_98_113/Y3                    td                    0.210       7.042 r       u_1/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.397       7.439         u_1/_N2336       
 CLMS_94_109/Y3                    td                    0.210       7.649 r       u_1/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.414       8.063         u_1/N32          
 CLMA_98_112/Y3                    td                    0.210       8.273 r       u_1/N108_5/gateop_perm/Z
                                   net (fanout=2)        0.723       8.996         u_1/N108         
 CLMA_102_84/CECO                  td                    0.184       9.180 r       u_1/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.180         ntR1493          
 CLMA_102_88/CECO                  td                    0.184       9.364 r       u_1/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.364         ntR1492          
 CLMA_102_92/CECO                  td                    0.184       9.548 r       u_1/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.548         ntR1491          
 CLMA_102_96/CECO                  td                    0.184       9.732 r       u_1/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.732         ntR1490          
 CLMA_102_100/CECO                 td                    0.184       9.916 r       u_1/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.916         ntR1489          
 CLMA_102_104/CECO                 td                    0.184      10.100 r       u_1/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.100         ntR1488          
 CLMA_102_108/CECO                 td                    0.184      10.284 r       u_1/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.284         ntR1487          
 CLMA_102_112/CECI                                                         r       u_1/vout_x[31]/opit_0_A2Q21/CE

 Data arrival time                                                  10.284         Logic Levels: 11 
                                                                                   Logic: 2.695ns(56.582%), Route: 2.068ns(43.418%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      17.088         ntclkbufg_2      
 CLMA_102_112/CLK                                                          r       u_1/vout_x[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.729      16.406                          

 Data required time                                                 16.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.406                          
 Data arrival time                                                  10.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_1/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_1/vout_y[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_1/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_105/Q2                    tco                   0.290       5.811 r       u_1/vin_x[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.123       5.934         u_1/vin_x [3]    
 CLMA_98_104/Y0                    td                    0.487       6.421 r       u_1/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.411       6.832         u_1/_N85265      
 CLMS_98_113/Y3                    td                    0.210       7.042 r       u_1/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.397       7.439         u_1/_N2336       
 CLMS_94_109/Y3                    td                    0.210       7.649 r       u_1/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.617       8.266         u_1/N32          
 CLMS_102_121/Y0                   td                    0.210       8.476 r       u_1/N125_2/gateop_perm/Z
                                   net (fanout=2)        0.452       8.928         u_1/N125         
 CLMS_102_89/CECO                  td                    0.184       9.112 r       u_1/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.112         ntR1503          
 CLMS_102_93/CECO                  td                    0.184       9.296 r       u_1/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.296         ntR1502          
 CLMS_102_97/CECO                  td                    0.184       9.480 r       u_1/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.480         ntR1501          
 CLMS_102_101/CECO                 td                    0.184       9.664 r       u_1/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.664         ntR1500          
 CLMS_102_105/CECO                 td                    0.184       9.848 r       u_1/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.848         ntR1499          
 CLMS_102_109/CECO                 td                    0.184      10.032 r       u_1/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.032         ntR1498          
 CLMS_102_113/CECO                 td                    0.184      10.216 r       u_1/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.216         ntR1497          
 CLMS_102_117/CECI                                                         r       u_1/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.216         Logic Levels: 11 
                                                                                   Logic: 2.695ns(57.401%), Route: 2.000ns(42.599%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      17.088         ntclkbufg_2      
 CLMS_102_117/CLK                                                          r       u_1/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.729      16.406                          

 Data required time                                                 16.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.406                          
 Data arrival time                                                  10.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.188         ntclkbufg_2      
 CLMS_74_221/CLK                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_74_221/Q0                    tco                   0.222       5.410 f       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.093       5.503         u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/wr_addr [8]
 CLMA_74_220/A0                                                            f       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.476%), Route: 0.093ns(29.524%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.094       5.323                          

 Data required time                                                  5.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.323                          
 Data arrival time                                                   5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.188         ntclkbufg_2      
 CLMA_90_140/CLK                                                           r       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_90_140/Q1                    tco                   0.224       5.412 f       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.092       5.504         u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/wr_addr [9]
 CLMA_90_141/C0                                                            f       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.504         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_90_141/CLK                                                           r       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.093       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                   5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[15]/opit_0_L5Q_perm/CLK
Endpoint    : camer_data[23]/opit_0_inv_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.188         ntclkbufg_2      
 CLMS_94_125/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[15]/opit_0_L5Q_perm/CLK

 CLMS_94_125/Q1                    tco                   0.224       5.412 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[15]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.496         u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t [15]
 CLMA_94_124/D1                                                            f       camer_data[23]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_94_124/CLK                                                           r       camer_data[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.106       5.311                          

 Data required time                                                  5.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.311                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/RS
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMS_98_185/CLK                                                           r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_185/Q3                    tco                   0.288       5.811 r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.267       6.078         u_video_scale_960_540/vin_x [4]
 CLMS_102_185/Y3                   td                    0.459       6.537 r       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.484       7.021         u_video_scale_960_540/_N85125
 CLMS_98_201/Y0                    td                    0.210       7.231 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.265       7.496         u_video_scale_960_540/_N2386
 CLMS_98_197/Y3                    td                    0.210       7.706 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.561       8.267         u_video_scale_960_540/N32
 CLMA_102_204/Y1                   td                    0.197       8.464 f       u_video_scale_960_540/N116/gateop_perm/Z
                                   net (fanout=4)        0.741       9.205         u_video_scale_960_540/N116
 CLMA_102_172/RSCO                 td                    0.147       9.352 f       u_video_scale_960_540/vout_x[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.352         ntR645           
 CLMA_102_176/RSCO                 td                    0.147       9.499 f       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.499         ntR644           
 CLMA_102_180/RSCO                 td                    0.147       9.646 f       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.646         ntR643           
 CLMA_102_184/RSCO                 td                    0.147       9.793 f       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.793         ntR642           
 CLMA_102_192/RSCO                 td                    0.147       9.940 f       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.940         ntR641           
 CLMA_102_196/RSCO                 td                    0.147      10.087 f       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.087         ntR640           
 CLMA_102_200/RSCI                                                         f       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/RS

 Data arrival time                                                  10.087         Logic Levels: 10 
                                                                                   Logic: 2.246ns(49.211%), Route: 2.318ns(50.789%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      10.359 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      11.890         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.187                          
 clock uncertainty                                      -0.250      11.937                          

 Setup time                                             -0.394      11.543                          

 Data required time                                                 11.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.543                          
 Data arrival time                                                  10.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[31]/opit_0_A2Q21/RS
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMS_98_185/CLK                                                           r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_185/Q3                    tco                   0.288       5.811 r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.267       6.078         u_video_scale_960_540/vin_x [4]
 CLMS_102_185/Y3                   td                    0.459       6.537 r       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.484       7.021         u_video_scale_960_540/_N85125
 CLMS_98_201/Y0                    td                    0.210       7.231 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.265       7.496         u_video_scale_960_540/_N2386
 CLMS_98_197/Y3                    td                    0.210       7.706 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.561       8.267         u_video_scale_960_540/N32
 CLMA_102_204/Y1                   td                    0.197       8.464 f       u_video_scale_960_540/N116/gateop_perm/Z
                                   net (fanout=4)        0.741       9.205         u_video_scale_960_540/N116
 CLMA_102_172/RSCO                 td                    0.147       9.352 f       u_video_scale_960_540/vout_x[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.352         ntR645           
 CLMA_102_176/RSCO                 td                    0.147       9.499 f       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.499         ntR644           
 CLMA_102_180/RSCO                 td                    0.147       9.646 f       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.646         ntR643           
 CLMA_102_184/RSCO                 td                    0.147       9.793 f       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.793         ntR642           
 CLMA_102_192/RSCO                 td                    0.147       9.940 f       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.940         ntR641           
 CLMA_102_196/RSCO                 td                    0.147      10.087 f       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.087         ntR640           
 CLMA_102_200/RSCI                                                         f       u_video_scale_960_540/vout_x[31]/opit_0_A2Q21/RS

 Data arrival time                                                  10.087         Logic Levels: 10 
                                                                                   Logic: 2.246ns(49.211%), Route: 2.318ns(50.789%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      10.359 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      11.890         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_video_scale_960_540/vout_x[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.187                          
 clock uncertainty                                      -0.250      11.937                          

 Setup time                                             -0.394      11.543                          

 Data required time                                                 11.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.543                          
 Data arrival time                                                  10.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMS_98_185/CLK                                                           r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_185/Q3                    tco                   0.288       5.811 r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.267       6.078         u_video_scale_960_540/vin_x [4]
 CLMS_102_185/Y3                   td                    0.459       6.537 r       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.484       7.021         u_video_scale_960_540/_N85125
 CLMS_98_201/Y0                    td                    0.210       7.231 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.265       7.496         u_video_scale_960_540/_N2386
 CLMS_98_197/Y3                    td                    0.210       7.706 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.458       8.164         u_video_scale_960_540/N32
 CLMS_98_177/Y3                    td                    0.210       8.374 r       u_video_scale_960_540/N108_5/gateop_perm/Z
                                   net (fanout=4)        0.397       8.771         u_video_scale_960_540/N108
 CLMA_102_176/CECO                 td                    0.184       8.955 r       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.955         ntR1755          
 CLMA_102_180/CECO                 td                    0.184       9.139 r       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.139         ntR1754          
 CLMA_102_184/CECO                 td                    0.184       9.323 r       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.323         ntR1753          
 CLMA_102_192/CECO                 td                    0.184       9.507 r       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.507         ntR1752          
 CLMA_102_196/CECO                 td                    0.184       9.691 r       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.691         ntR1751          
 CLMA_102_200/CECI                                                         r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   9.691         Logic Levels: 9  
                                                                                   Logic: 2.297ns(55.110%), Route: 1.871ns(44.890%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      10.359 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      11.890         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.187                          
 clock uncertainty                                      -0.250      11.937                          

 Setup time                                             -0.729      11.208                          

 Data required time                                                 11.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.208                          
 Data arrival time                                                   9.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.190         ntclkbufg_4      
 CLMA_102_168/CLK                                                          r       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/CLK

 CLMA_102_168/Q0                   tco                   0.222       5.412 f       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       5.497         u_video_scale_960_540/vout_x [0]
 CLMA_102_168/A0                                                           f       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/I00

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_102_168/CLK                                                          r       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.200       5.390                          

 Hold time                                              -0.094       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.190         ntclkbufg_4      
 CLMS_102_193/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK

 CLMS_102_193/Q0                   tco                   0.222       5.412 f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.086       5.498         u_video_scale_960_540/vout_y [0]
 CLMS_102_193/A0                                                           f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMS_102_193/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.200       5.390                          

 Hold time                                              -0.094       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.190         ntclkbufg_4      
 CLMS_78_197/CLK                                                           r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMS_78_197/Q3                    tco                   0.226       5.416 r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.215       5.631         u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_74_200/M1                                                            r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   5.631         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_74_200/CLK                                                           r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.200       5.426                          

 Hold time                                              -0.014       5.412                          

 Data required time                                                  5.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.412                          
 Data arrival time                                                   5.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA3/u_vdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_134_164/CLK                                                          r       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_164/Q3                   tco                   0.286      10.768 f       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.589      11.357         u_VDMA3/u_vdma_to_axi/wburst_len [2]
                                   td                    0.474      11.831 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.831         u_VDMA3/u_vdma_to_axi/N22_1.co [2]
 CLMA_118_156/COUT                 td                    0.058      11.889 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.889         u_VDMA3/u_vdma_to_axi/N22_1.co [4]
                                   td                    0.058      11.947 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.947         u_VDMA3/u_vdma_to_axi/N22_1.co [6]
 CLMA_118_160/Y2                   td                    0.271      12.218 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.737      12.955         u_VDMA3/u_vdma_to_axi/M_AXI_AWLEN [7]
 CLMA_110_173/COUT                 td                    0.515      13.470 r       u_VDMA3/u_vdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.470         u_VDMA3/u_vdma_to_axi/N91.co [6]
 CLMA_110_177/Y0                   td                    0.269      13.739 r       u_VDMA3/u_vdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.484      14.223         u_VDMA3/u_vdma_to_axi/N91
 CLMS_98_181/Y3                    td                    0.468      14.691 r       u_VDMA3/u_vdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.762      15.453         u_VDMA3/u_vdma_to_axi/M_AXI_WLAST
 CLMA_122_172/Y0                   td                    0.210      15.663 r       u_VDMA3/u_vdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.452      16.115         u_VDMA3/u_vdma_to_axi/N52
 CLMS_122_161/CECO                 td                    0.184      16.299 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.299         ntR1631          
 CLMS_122_165/CECO                 td                    0.184      16.483 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.483         ntR1630          
 CLMS_122_169/CECO                 td                    0.184      16.667 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.667         ntR1629          
 CLMS_122_173/CECO                 td                    0.184      16.851 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.851         ntR1628          
 CLMS_122_177/CECO                 td                    0.184      17.035 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      17.035         ntR1627          
 CLMS_122_181/CECI                                                         r       u_VDMA3/u_vdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  17.035         Logic Levels: 11 
                                                                                   Logic: 3.529ns(53.853%), Route: 3.024ns(46.147%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMS_122_181/CLK                                                          r       u_VDMA3/u_vdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.729      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  17.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA3/u_vdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_134_164/CLK                                                          r       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_164/Q3                   tco                   0.286      10.768 f       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.589      11.357         u_VDMA3/u_vdma_to_axi/wburst_len [2]
                                   td                    0.474      11.831 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.831         u_VDMA3/u_vdma_to_axi/N22_1.co [2]
 CLMA_118_156/COUT                 td                    0.058      11.889 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.889         u_VDMA3/u_vdma_to_axi/N22_1.co [4]
                                   td                    0.058      11.947 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.947         u_VDMA3/u_vdma_to_axi/N22_1.co [6]
 CLMA_118_160/Y2                   td                    0.271      12.218 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.737      12.955         u_VDMA3/u_vdma_to_axi/M_AXI_AWLEN [7]
 CLMA_110_173/COUT                 td                    0.515      13.470 r       u_VDMA3/u_vdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.470         u_VDMA3/u_vdma_to_axi/N91.co [6]
 CLMA_110_177/Y0                   td                    0.269      13.739 r       u_VDMA3/u_vdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.484      14.223         u_VDMA3/u_vdma_to_axi/N91
 CLMS_98_181/Y3                    td                    0.468      14.691 r       u_VDMA3/u_vdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.762      15.453         u_VDMA3/u_vdma_to_axi/M_AXI_WLAST
 CLMA_122_172/Y0                   td                    0.210      15.663 r       u_VDMA3/u_vdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.452      16.115         u_VDMA3/u_vdma_to_axi/N52
 CLMS_122_161/CECO                 td                    0.184      16.299 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.299         ntR1631          
 CLMS_122_165/CECO                 td                    0.184      16.483 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.483         ntR1630          
 CLMS_122_169/CECO                 td                    0.184      16.667 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.667         ntR1629          
 CLMS_122_173/CECO                 td                    0.184      16.851 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.851         ntR1628          
 CLMS_122_177/CECI                                                         r       u_VDMA3/u_vdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  16.851         Logic Levels: 10 
                                                                                   Logic: 3.345ns(52.520%), Route: 3.024ns(47.480%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMS_122_177/CLK                                                          r       u_VDMA3/u_vdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.729      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  16.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_134_164/CLK                                                          r       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_164/Q3                   tco                   0.286      10.768 f       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.589      11.357         u_VDMA3/u_vdma_to_axi/wburst_len [2]
                                   td                    0.474      11.831 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.831         u_VDMA3/u_vdma_to_axi/N22_1.co [2]
 CLMA_118_156/COUT                 td                    0.058      11.889 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.889         u_VDMA3/u_vdma_to_axi/N22_1.co [4]
                                   td                    0.058      11.947 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.947         u_VDMA3/u_vdma_to_axi/N22_1.co [6]
 CLMA_118_160/Y2                   td                    0.271      12.218 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.737      12.955         u_VDMA3/u_vdma_to_axi/M_AXI_AWLEN [7]
 CLMA_110_173/COUT                 td                    0.515      13.470 r       u_VDMA3/u_vdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.470         u_VDMA3/u_vdma_to_axi/N91.co [6]
 CLMA_110_177/Y0                   td                    0.269      13.739 r       u_VDMA3/u_vdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.484      14.223         u_VDMA3/u_vdma_to_axi/N91
 CLMS_98_181/Y3                    td                    0.468      14.691 r       u_VDMA3/u_vdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.762      15.453         u_VDMA3/u_vdma_to_axi/M_AXI_WLAST
 CLMA_122_172/Y0                   td                    0.210      15.663 r       u_VDMA3/u_vdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.452      16.115         u_VDMA3/u_vdma_to_axi/N52
 CLMS_122_161/CECO                 td                    0.184      16.299 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.299         ntR1631          
 CLMS_122_165/CECO                 td                    0.184      16.483 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.483         ntR1630          
 CLMS_122_169/CECO                 td                    0.184      16.667 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.667         ntR1629          
 CLMS_122_173/CECO                 td                    0.184      16.851 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.851         ntR1628          
 CLMS_122_177/CECI                                                         r       u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  16.851         Logic Levels: 10 
                                                                                   Logic: 3.345ns(52.520%), Route: 3.024ns(47.480%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMS_122_177/CLK                                                          r       u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.729      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  16.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.605
  Launch Clock Delay      :  10.025
  Clock Pessimism Removal :  -0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.652      10.025         ntclkbufg_0      
 CLMS_46_269/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_269/Q0                    tco                   0.222      10.247 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.331         u_ddr3_ip/dfi_wrdata [90]
 CLMA_46_268/A0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.331         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.708      10.605         ntclkbufg_0      
 CLMA_46_268/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.551      10.054                          
 clock uncertainty                                       0.200      10.254                          

 Hold time                                              -0.094      10.160                          

 Data required time                                                 10.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.160                          
 Data arrival time                                                  10.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMA_94_164/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_164/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.210         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [37]
 CLMS_94_165/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.210         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_94_165/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.094      10.039                          

 Data required time                                                 10.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.039                          
 Data arrival time                                                  10.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMA_98_216/CLK                                                           r       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_216/Q0                    tco                   0.222      10.126 f       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087      10.213         u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt [0]
 CLMS_98_217/A0                                                            f       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                  10.213         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_98_217/CLK                                                           r       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.rrst_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.094      10.039                          

 Data required time                                                 10.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.039                          
 Data arrival time                                                  10.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_226_105/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_105/Q0                   tco                   0.289       5.250 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.417       5.667         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_222_100/Y3                   td                    0.210       5.877 r       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.397       6.274         u_ms72xx_ctl/ms7200_ctl/_N76929
 CLMS_222_105/Y0                   td                    0.210       6.484 r       u_ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.418       6.902         u_ms72xx_ctl/ms7200_ctl/_N76953
 CLMA_226_100/Y1                   td                    0.316       7.218 f       u_ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.577       7.795         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_88/Y1                    td                    0.288       8.083 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.400       8.483         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_93/Y1                    td                    0.316       8.799 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=18)       0.936       9.735         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_100/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.735         Logic Levels: 5  
                                                                                   Logic: 1.629ns(34.122%), Route: 3.145ns(65.878%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_242_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_226_105/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_105/Q0                   tco                   0.289       5.250 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.417       5.667         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_222_100/Y3                   td                    0.210       5.877 r       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.397       6.274         u_ms72xx_ctl/ms7200_ctl/_N76929
 CLMS_222_105/Y0                   td                    0.210       6.484 r       u_ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.418       6.902         u_ms72xx_ctl/ms7200_ctl/_N76953
 CLMA_226_100/Y1                   td                    0.316       7.218 f       u_ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.577       7.795         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_88/Y1                    td                    0.288       8.083 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.400       8.483         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_93/Y1                    td                    0.316       8.799 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=18)       0.936       9.735         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_100/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.735         Logic Levels: 5  
                                                                                   Logic: 1.629ns(34.122%), Route: 3.145ns(65.878%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_242_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_226_105/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_105/Q0                   tco                   0.289       5.250 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.417       5.667         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_222_100/Y3                   td                    0.210       5.877 r       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.397       6.274         u_ms72xx_ctl/ms7200_ctl/_N76929
 CLMS_222_105/Y0                   td                    0.210       6.484 r       u_ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.418       6.902         u_ms72xx_ctl/ms7200_ctl/_N76953
 CLMA_226_100/Y1                   td                    0.304       7.206 r       u_ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.894       8.100         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_88/Y1                    td                    0.304       8.404 r       u_ms72xx_ctl/ms7200_ctl/N63_6/gateop_perm/Z
                                   net (fanout=3)        0.391       8.795         u_ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMA_226_88/Y0                    td                    0.210       9.005 r       u_ms72xx_ctl/ms7200_ctl/state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.404       9.409         u_ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMS_222_93/Y2                    td                    0.341       9.750 f       u_ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.098       9.848         u_ms72xx_ctl/ms7200_ctl/N1797
 CLMS_222_93/A3                                                            f       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.848         Logic Levels: 6  
                                                                                   Logic: 1.868ns(38.224%), Route: 3.019ns(61.776%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMS_222_93/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.400     104.375                          

 Data required time                                                104.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.375                          
 Data arrival time                                                   9.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/D
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMS_246_93/CLK                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK

 CLMS_246_93/Y2                    tco                   0.284       4.901 f       u_ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.086       4.987         u_ms72xx_ctl/iic_dri_rx/receiv_data [1]
 CLMA_246_92/CD                                                            f       u_ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/D

 Data arrival time                                                   4.987         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_246_92/CLK                                                           r       u_ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   4.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMS_226_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_226_137/Q2                   tco                   0.228       4.845 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.250       5.095         u_ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_128/ADB0[7]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.228ns(47.699%), Route: 0.250ns(52.301%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 DRM_234_128/CLKB[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.140       4.793                          

 Data required time                                                  4.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.793                          
 Data arrival time                                                   5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/pluse_3d/opit_0_inv/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_rx/start_en/opit_0_L5Q_perm/L4
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_242_104/CLK                                                          r       u_ms72xx_ctl/iic_dri_rx/pluse_3d/opit_0_inv/CLK

 CLMA_242_104/Q2                   tco                   0.224       4.841 f       u_ms72xx_ctl/iic_dri_rx/pluse_3d/opit_0_inv/Q
                                   net (fanout=1)        0.086       4.927         u_ms72xx_ctl/iic_dri_rx/pluse_3d
 CLMS_242_105/A4                                                           f       u_ms72xx_ctl/iic_dri_rx/start_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_242_105/CLK                                                          r       u_ms72xx_ctl/iic_dri_rx/start_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.035       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[2]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_226_224/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_226_224/Q3                   tco                   0.288       5.245 r       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.545       5.790         x_act[0]         
 CLMA_230_220/Y2                   td                    0.478       6.268 r       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.452       6.720         pattern_vg/_N2048
 CLMA_230_232/Y1                   td                    0.460       7.180 r       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.253       7.433         pattern_vg/_N84050_1
 CLMA_230_232/Y0                   td                    0.210       7.643 r       pattern_vg/N20_10/gateop/Z
                                   net (fanout=16)       0.262       7.905         pattern_vg/N20   
                                   td                    0.477       8.382 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.382         pattern_vg/N703_1.co [2]
 CLMA_230_233/COUT                 td                    0.058       8.440 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.440         pattern_vg/N703_1.co [4]
 CLMA_230_237/Y1                   td                    0.498       8.938 r       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.593       9.531         pattern_vg/char_x [6]
 CLMA_230_257/L7OUT                td                    0.365       9.896 r       pattern_vg/N95_237_muxf7/Fother
                                   net (fanout=1)        0.000       9.896         L7OUT7           
 CLMA_230_256/Y3                   td                    0.158      10.054 r       pattern_vg/N95_253_muxf8/F
                                   net (fanout=1)        0.898      10.952         pattern_vg/_N11792
 CLMA_230_221/Y6AB                 td                    0.288      11.240 r       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.443      11.683         pattern_vg/N95   
 CLMA_230_229/Y0                   td                    0.210      11.893 r       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.446      12.339         pattern_vg/_N76827
 CLMA_230_212/Y2                   td                    0.295      12.634 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=20)       0.413      13.047         pattern_vg/_N0   
 CLMA_230_196/CECO                 td                    0.170      13.217 f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.217         ntR1476          
 CLMA_230_200/CECI                                                         f       pattern_vg/pix_data[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.217         Logic Levels: 11 
                                                                                   Logic: 3.955ns(47.881%), Route: 4.305ns(52.119%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      15.260         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      16.417 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531      17.948         ntclkbufg_5      
 CLMA_230_200/CLK                                                          r       pattern_vg/pix_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      18.254                          
 clock uncertainty                                      -0.150      18.104                          

 Setup time                                             -0.747      17.357                          

 Data required time                                                 17.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.357                          
 Data arrival time                                                  13.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[9]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_226_224/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_226_224/Q3                   tco                   0.288       5.245 r       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.545       5.790         x_act[0]         
 CLMA_230_220/Y2                   td                    0.478       6.268 r       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.452       6.720         pattern_vg/_N2048
 CLMA_230_232/Y1                   td                    0.460       7.180 r       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.253       7.433         pattern_vg/_N84050_1
 CLMA_230_232/Y0                   td                    0.210       7.643 r       pattern_vg/N20_10/gateop/Z
                                   net (fanout=16)       0.262       7.905         pattern_vg/N20   
                                   td                    0.477       8.382 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.382         pattern_vg/N703_1.co [2]
 CLMA_230_233/COUT                 td                    0.058       8.440 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.440         pattern_vg/N703_1.co [4]
 CLMA_230_237/Y1                   td                    0.498       8.938 r       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.593       9.531         pattern_vg/char_x [6]
 CLMA_230_257/L7OUT                td                    0.365       9.896 r       pattern_vg/N95_237_muxf7/Fother
                                   net (fanout=1)        0.000       9.896         L7OUT7           
 CLMA_230_256/Y3                   td                    0.158      10.054 r       pattern_vg/N95_253_muxf8/F
                                   net (fanout=1)        0.898      10.952         pattern_vg/_N11792
 CLMA_230_221/Y6AB                 td                    0.288      11.240 r       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.443      11.683         pattern_vg/N95   
 CLMA_230_229/Y0                   td                    0.210      11.893 r       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.446      12.339         pattern_vg/_N76827
 CLMA_230_212/Y2                   td                    0.295      12.634 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=20)       0.413      13.047         pattern_vg/_N0   
 CLMA_230_196/CECO                 td                    0.170      13.217 f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.217         ntR1476          
 CLMA_230_200/CECI                                                         f       pattern_vg/pix_data[9]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.217         Logic Levels: 11 
                                                                                   Logic: 3.955ns(47.881%), Route: 4.305ns(52.119%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      15.260         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      16.417 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531      17.948         ntclkbufg_5      
 CLMA_230_200/CLK                                                          r       pattern_vg/pix_data[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      18.254                          
 clock uncertainty                                      -0.150      18.104                          

 Setup time                                             -0.747      17.357                          

 Data required time                                                 17.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.357                          
 Data arrival time                                                  13.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[10]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_226_224/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_226_224/Q3                   tco                   0.288       5.245 r       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.545       5.790         x_act[0]         
 CLMA_230_220/Y2                   td                    0.478       6.268 r       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.452       6.720         pattern_vg/_N2048
 CLMA_230_232/Y1                   td                    0.460       7.180 r       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.253       7.433         pattern_vg/_N84050_1
 CLMA_230_232/Y0                   td                    0.210       7.643 r       pattern_vg/N20_10/gateop/Z
                                   net (fanout=16)       0.262       7.905         pattern_vg/N20   
                                   td                    0.477       8.382 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.382         pattern_vg/N703_1.co [2]
 CLMA_230_233/COUT                 td                    0.058       8.440 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.440         pattern_vg/N703_1.co [4]
 CLMA_230_237/Y1                   td                    0.498       8.938 r       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.593       9.531         pattern_vg/char_x [6]
 CLMA_230_257/L7OUT                td                    0.365       9.896 r       pattern_vg/N95_237_muxf7/Fother
                                   net (fanout=1)        0.000       9.896         L7OUT7           
 CLMA_230_256/Y3                   td                    0.158      10.054 r       pattern_vg/N95_253_muxf8/F
                                   net (fanout=1)        0.898      10.952         pattern_vg/_N11792
 CLMA_230_221/Y6AB                 td                    0.288      11.240 r       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.443      11.683         pattern_vg/N95   
 CLMA_230_229/Y0                   td                    0.210      11.893 r       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.446      12.339         pattern_vg/_N76827
 CLMA_230_212/Y2                   td                    0.295      12.634 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=20)       0.413      13.047         pattern_vg/_N0   
 CLMA_230_196/CECO                 td                    0.170      13.217 f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.217         ntR1476          
 CLMA_230_200/CECI                                                         f       pattern_vg/pix_data[10]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.217         Logic Levels: 11 
                                                                                   Logic: 3.955ns(47.881%), Route: 4.305ns(52.119%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      15.260         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      16.417 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531      17.948         ntclkbufg_5      
 CLMA_230_200/CLK                                                          r       pattern_vg/pix_data[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      18.254                          
 clock uncertainty                                      -0.150      18.104                          

 Setup time                                             -0.747      17.357                          

 Data required time                                                 17.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.357                          
 Data arrival time                                                  13.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/v_count[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_vtc/v_count[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.084 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531       4.615         ntclkbufg_5      
 CLMA_214_224/CLK                                                          r       u_vtc/v_count[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_224/Q0                   tco                   0.222       4.837 f       u_vtc/v_count[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.088       4.925         u_vtc/v_count [6]
 CLMA_214_224/B4                                                           f       u_vtc/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_214_224/CLK                                                          r       u_vtc/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.035       4.580                          

 Data required time                                                  4.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.580                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/h_count[10]/opit_0_A2Q21/CLK
Endpoint    : u_vtc/x_act[10]/opit_0_A2Q21/I11
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.084 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531       4.615         ntclkbufg_5      
 CLMS_222_229/CLK                                                          r       u_vtc/h_count[10]/opit_0_A2Q21/CLK

 CLMS_222_229/Q1                   tco                   0.224       4.839 f       u_vtc/h_count[10]/opit_0_A2Q21/Q1
                                   net (fanout=6)        0.088       4.927         u_vtc/h_count [10]
 CLMA_222_228/D1                                                           f       u_vtc/x_act[10]/opit_0_A2Q21/I11

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_222_228/CLK                                                          r       u_vtc/x_act[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.106       4.538                          

 Data required time                                                  4.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.538                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_vtc/v_count[5]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.084 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531       4.615         ntclkbufg_5      
 CLMA_214_224/CLK                                                          r       u_vtc/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_224/Q1                   tco                   0.224       4.839 f       u_vtc/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.093       4.932         u_vtc/v_count [0]
 CLMA_214_224/C0                                                           f       u_vtc/v_count[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.932         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_214_224/CLK                                                          r       u_vtc/v_count[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.093       4.522                          

 Data required time                                                  4.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.522                          
 Data arrival time                                                   4.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMA_254_316/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK

 CLMA_254_316/Q3                   tco                   0.288       2.633 r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/Q
                                   net (fanout=2)        0.642       3.275         eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0] [10]
                                   td                    0.474       3.749 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.749         eth_udp_loop_inst/u_udp/u_udp_tx/_N8229
 CLMS_262_293/Y3                   td                    0.501       4.250 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_3/gateop_A2/Y1
                                   net (fanout=2)        0.400       4.650         eth_udp_loop_inst/u_udp/u_udp_tx/N3554 [12]
                                   td                    0.477       5.127 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.127         eth_udp_loop_inst/u_udp/u_udp_tx/_N6499
 CLMA_262_288/Y3                   td                    0.501       5.628 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_15/gateop_A2/Y1
                                   net (fanout=2)        0.636       6.264         eth_udp_loop_inst/u_udp/u_udp_tx/N3569 [15]
 CLMA_262_316/COUT                 td                    0.507       6.771 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.771         eth_udp_loop_inst/u_udp/u_udp_tx/_N6526
 CLMA_262_320/Y0                   td                    0.269       7.040 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.308       7.348         eth_udp_loop_inst/u_udp/u_udp_tx/N3575 [16]
 CLMA_262_328/Y1                   td                    0.212       7.560 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.400       7.960         eth_udp_loop_inst/u_udp/u_udp_tx/nb1 [16]
                                   td                    0.477       8.437 f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.437         eth_udp_loop_inst/u_udp/u_udp_tx/_N6464
                                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.437         Logic Levels: 5  
                                                                                   Logic: 3.706ns(60.834%), Route: 2.386ns(39.166%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_1      
 CLMA_266_328/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.150      10.009                          

 Data required time                                                 10.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.009                          
 Data arrival time                                                   8.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.572                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_242_289/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK

 CLMS_242_289/Q3                   tco                   0.288       2.633 r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/Q
                                   net (fanout=6)        0.743       3.376         eth_udp_loop_inst/u_udp/u_udp_tx/total_num [0]
                                   td                    0.234       3.610 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.610         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_293/COUT                 td                    0.058       3.668 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.668         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.058       3.726 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.726         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_297/COUT                 td                    0.058       3.784 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.784         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.058       3.842 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.842         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_301/COUT                 td                    0.058       3.900 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.900         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.058       3.958 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.958         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_305/Y2                   td                    0.271       4.229 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        1.115       5.344         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMS_246_289/Y3                   td                    0.615       5.959 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.461       6.420         _N20             
 CLMA_254_284/Y0                   td                    0.487       6.907 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=2)        0.266       7.173         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_281/CECO                 td                    0.184       7.357 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.357         ntR1461          
 CLMA_250_285/CECO                 td                    0.184       7.541 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.541         ntR1460          
 CLMA_250_289/CECO                 td                    0.184       7.725 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       7.725         ntR1459          
 CLMA_250_293/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.725         Logic Levels: 9  
                                                                                   Logic: 2.795ns(51.952%), Route: 2.585ns(48.048%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_1      
 CLMA_250_293/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.729       9.430                          

 Data required time                                                  9.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.430                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.705                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_242_289/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK

 CLMS_242_289/Q3                   tco                   0.288       2.633 r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/Q
                                   net (fanout=6)        0.743       3.376         eth_udp_loop_inst/u_udp/u_udp_tx/total_num [0]
                                   td                    0.234       3.610 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.610         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_293/COUT                 td                    0.058       3.668 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.668         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.058       3.726 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.726         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_297/COUT                 td                    0.058       3.784 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.784         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.058       3.842 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.842         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_301/COUT                 td                    0.058       3.900 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.900         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.058       3.958 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.958         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_305/Y2                   td                    0.271       4.229 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        1.115       5.344         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMS_246_289/Y3                   td                    0.615       5.959 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.461       6.420         _N20             
 CLMA_254_284/Y0                   td                    0.487       6.907 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=2)        0.266       7.173         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_281/CECO                 td                    0.184       7.357 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.357         ntR1461          
 CLMA_250_285/CECO                 td                    0.184       7.541 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.541         ntR1460          
 CLMA_250_289/CECO                 td                    0.184       7.725 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       7.725         ntR1459          
 CLMA_250_293/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.725         Logic Levels: 9  
                                                                                   Logic: 2.795ns(51.952%), Route: 2.585ns(48.048%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_1      
 CLMA_250_293/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.729       9.430                          

 Data required time                                                  9.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.430                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.705                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/total_num[6]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][5]/opit_0/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_1      
 CLMA_254_288/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[6]/opit_0_inv_A2Q21/CLK

 CLMA_254_288/Q2                   tco                   0.224       2.097 f       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.185       2.282         eth_udp_loop_inst/u_udp/u_udp_tx/total_num [5]
 CLMS_254_289/AD                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][5]/opit_0/D

 Data arrival time                                                   2.282         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_254_289/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][5]/opit_0/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                               0.053       1.955                          

 Data required time                                                  1.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.955                          
 Data arrival time                                                   2.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.472

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_1      
 CLMA_250_277/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_277/Q3                   tco                   0.221       2.094 f       eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       2.181         eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt [1]
 CLMA_250_277/D4                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.181         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMA_250_277/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.472       1.873                          
 clock uncertainty                                       0.000       1.873                          

 Hold time                                              -0.034       1.839                          

 Data required time                                                  1.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.839                          
 Data arrival time                                                   2.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.472

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_1      
 CLMS_222_305/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t[12]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_305/Q1                   tco                   0.224       2.097 f       eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.087       2.184         eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t [12]
 CLMS_222_305/C4                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.184         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_222_305/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.472       1.873                          
 clock uncertainty                                       0.000       1.873                          

 Hold time                                              -0.034       1.839                          

 Data required time                                                  1.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.839                          
 Data arrival time                                                   2.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      2.430      13.203         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_121/RSCO                  td                    0.147      13.350 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR1074          
 CLMS_18_125/RSCO                  td                    0.147      13.497 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR1073          
 CLMS_18_129/RSCO                  td                    0.147      13.644 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.644         ntR1072          
 CLMS_18_133/RSCO                  td                    0.147      13.791 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.791         ntR1071          
 CLMS_18_137/RSCO                  td                    0.147      13.938 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.938         ntR1070          
 CLMS_18_141/RSCO                  td                    0.147      14.085 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[194]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.085         ntR1069          
 CLMS_18_145/RSCO                  td                    0.147      14.232 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.232         ntR1068          
 CLMS_18_149/RSCO                  td                    0.147      14.379 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.379         ntR1067          
 CLMS_18_153/RSCO                  td                    0.147      14.526 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.526         ntR1066          
 CLMS_18_157/RSCO                  td                    0.147      14.673 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR1065          
 CLMS_18_161/RSCO                  td                    0.147      14.820 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.820         ntR1064          
 CLMS_18_165/RSCO                  td                    0.147      14.967 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.967         ntR1063          
 CLMS_18_169/RSCO                  td                    0.147      15.114 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.114         ntR1062          
 CLMS_18_173/RSCO                  td                    0.147      15.261 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.261         ntR1061          
 CLMS_18_177/RSCO                  td                    0.147      15.408 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.408         ntR1060          
 CLMS_18_181/RSCO                  td                    0.147      15.555 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.555         ntR1059          
 CLMS_18_185/RSCO                  td                    0.147      15.702 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.702         ntR1058          
 CLMS_18_193/RSCO                  td                    0.147      15.849 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.849         ntR1057          
 CLMS_18_197/RSCO                  td                    0.147      15.996 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[82]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.996         ntR1056          
 CLMS_18_201/RSCO                  td                    0.147      16.143 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[90]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.143         ntR1055          
 CLMS_18_205/RSCO                  td                    0.147      16.290 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[106]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.290         ntR1054          
 CLMS_18_209/RSCO                  td                    0.147      16.437 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.437         ntR1053          
 CLMS_18_213/RSCO                  td                    0.147      16.584 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.584         ntR1052          
 CLMS_18_217/RSCO                  td                    0.147      16.731 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.731         ntR1051          
 CLMS_18_221/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.731         Logic Levels: 24 
                                                                                   Logic: 3.819ns(61.114%), Route: 2.430ns(38.886%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMS_18_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  16.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[6]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      2.430      13.203         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_121/RSCO                  td                    0.147      13.350 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR1074          
 CLMS_18_125/RSCO                  td                    0.147      13.497 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR1073          
 CLMS_18_129/RSCO                  td                    0.147      13.644 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.644         ntR1072          
 CLMS_18_133/RSCO                  td                    0.147      13.791 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.791         ntR1071          
 CLMS_18_137/RSCO                  td                    0.147      13.938 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.938         ntR1070          
 CLMS_18_141/RSCO                  td                    0.147      14.085 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[194]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.085         ntR1069          
 CLMS_18_145/RSCO                  td                    0.147      14.232 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.232         ntR1068          
 CLMS_18_149/RSCO                  td                    0.147      14.379 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.379         ntR1067          
 CLMS_18_153/RSCO                  td                    0.147      14.526 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.526         ntR1066          
 CLMS_18_157/RSCO                  td                    0.147      14.673 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR1065          
 CLMS_18_161/RSCO                  td                    0.147      14.820 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.820         ntR1064          
 CLMS_18_165/RSCO                  td                    0.147      14.967 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.967         ntR1063          
 CLMS_18_169/RSCO                  td                    0.147      15.114 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.114         ntR1062          
 CLMS_18_173/RSCO                  td                    0.147      15.261 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.261         ntR1061          
 CLMS_18_177/RSCO                  td                    0.147      15.408 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.408         ntR1060          
 CLMS_18_181/RSCO                  td                    0.147      15.555 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.555         ntR1059          
 CLMS_18_185/RSCO                  td                    0.147      15.702 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.702         ntR1058          
 CLMS_18_193/RSCO                  td                    0.147      15.849 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.849         ntR1057          
 CLMS_18_197/RSCO                  td                    0.147      15.996 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[82]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.996         ntR1056          
 CLMS_18_201/RSCO                  td                    0.147      16.143 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[90]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.143         ntR1055          
 CLMS_18_205/RSCO                  td                    0.147      16.290 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[106]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.290         ntR1054          
 CLMS_18_209/RSCO                  td                    0.147      16.437 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.437         ntR1053          
 CLMS_18_213/RSCO                  td                    0.147      16.584 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.584         ntR1052          
 CLMS_18_217/RSCO                  td                    0.147      16.731 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.731         ntR1051          
 CLMS_18_221/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.731         Logic Levels: 24 
                                                                                   Logic: 3.819ns(61.114%), Route: 2.430ns(38.886%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMS_18_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  16.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      2.430      13.203         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_121/RSCO                  td                    0.147      13.350 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR1074          
 CLMS_18_125/RSCO                  td                    0.147      13.497 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR1073          
 CLMS_18_129/RSCO                  td                    0.147      13.644 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.644         ntR1072          
 CLMS_18_133/RSCO                  td                    0.147      13.791 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.791         ntR1071          
 CLMS_18_137/RSCO                  td                    0.147      13.938 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.938         ntR1070          
 CLMS_18_141/RSCO                  td                    0.147      14.085 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[194]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.085         ntR1069          
 CLMS_18_145/RSCO                  td                    0.147      14.232 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.232         ntR1068          
 CLMS_18_149/RSCO                  td                    0.147      14.379 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.379         ntR1067          
 CLMS_18_153/RSCO                  td                    0.147      14.526 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.526         ntR1066          
 CLMS_18_157/RSCO                  td                    0.147      14.673 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR1065          
 CLMS_18_161/RSCO                  td                    0.147      14.820 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.820         ntR1064          
 CLMS_18_165/RSCO                  td                    0.147      14.967 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.967         ntR1063          
 CLMS_18_169/RSCO                  td                    0.147      15.114 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.114         ntR1062          
 CLMS_18_173/RSCO                  td                    0.147      15.261 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.261         ntR1061          
 CLMS_18_177/RSCO                  td                    0.147      15.408 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.408         ntR1060          
 CLMS_18_181/RSCO                  td                    0.147      15.555 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.555         ntR1059          
 CLMS_18_185/RSCO                  td                    0.147      15.702 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.702         ntR1058          
 CLMS_18_193/RSCO                  td                    0.147      15.849 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.849         ntR1057          
 CLMS_18_197/RSCO                  td                    0.147      15.996 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[82]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.996         ntR1056          
 CLMS_18_201/RSCO                  td                    0.147      16.143 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[90]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.143         ntR1055          
 CLMS_18_205/RSCO                  td                    0.147      16.290 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[106]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.290         ntR1054          
 CLMS_18_209/RSCO                  td                    0.147      16.437 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.437         ntR1053          
 CLMS_18_213/RSCO                  td                    0.147      16.584 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.584         ntR1052          
 CLMS_18_217/RSCO                  td                    0.147      16.731 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.731         ntR1051          
 CLMS_18_221/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  16.731         Logic Levels: 24 
                                                                                   Logic: 3.819ns(61.114%), Route: 2.430ns(38.886%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMS_18_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  16.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMA_18_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_204/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.454      10.582         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_200/RSCO                  td                    0.105      10.687 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.687         ntR1265          
 CLMA_10_204/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.687         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.018%), Route: 0.454ns(57.982%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_10_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.542       9.940                          
 clock uncertainty                                       0.200      10.140                          

 Removal time                                            0.000      10.140                          

 Data required time                                                 10.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.140                          
 Data arrival time                                                  10.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMA_18_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_204/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.454      10.582         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_200/RSCO                  td                    0.105      10.687 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.687         ntR1265          
 CLMA_10_204/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.687         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.018%), Route: 0.454ns(57.982%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_10_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.542       9.940                          
 clock uncertainty                                       0.200      10.140                          

 Removal time                                            0.000      10.140                          

 Data required time                                                 10.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.140                          
 Data arrival time                                                  10.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[17]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      0.513      10.641         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_233/RSCO                  td                    0.105      10.746 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[177]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.746         ntR1187          
 CLMS_70_237/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[17]/opit_0_inv/RS

 Data arrival time                                                  10.746         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.074%), Route: 0.513ns(60.926%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_70_237/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[17]/opit_0_inv/CLK
 clock pessimism                                        -0.542       9.940                          
 clock uncertainty                                       0.200      10.140                          

 Removal time                                            0.000      10.140                          

 Data required time                                                 10.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.140                          
 Data arrival time                                                  10.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_146_172/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_146_172/Q0                   tco                   0.289       5.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.437       5.687         rstn_1ms[5]      
 CLMA_146_164/Y1                   td                    0.304       5.991 r       N329_9/gateop_perm/Z
                                   net (fanout=1)        0.306       6.297         _N84763          
 CLMS_146_173/Y1                   td                    0.468       6.765 f       N329_14/gateop_perm/Z
                                   net (fanout=157)      1.708       8.473         nt_rstn_out      
 CLMA_230_109/RS                                                           f       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.473         Logic Levels: 2  
                                                                                   Logic: 1.061ns(30.211%), Route: 2.451ns(69.789%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_230_109/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Recovery time                                          -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                   8.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.667                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_146_164/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_164/Q0                   tco                   0.222       4.839 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.344       5.183         rstn_1ms[0]      
 CLMS_146_173/Y1                   td                    0.198       5.381 r       N329_14/gateop_perm/Z
                                   net (fanout=157)      1.406       6.787         nt_rstn_out      
 CLMA_230_109/RS                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.787         Logic Levels: 1  
                                                                                   Logic: 0.420ns(19.355%), Route: 1.750ns(80.645%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_230_109/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.226       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                   6.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_38_208/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_38_208/Q3                    tco                   0.286      10.768 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=506)      1.303      12.071         u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_22_136/Y1                    td                    0.197      12.268 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.714      14.982         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.121 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.121         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.024 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.120         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.120         Logic Levels: 3  
                                                                                   Logic: 4.525ns(52.385%), Route: 4.113ns(47.615%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_146_172/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_146_172/Q0                   tco                   0.289       5.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.437       5.687         rstn_1ms[5]      
 CLMA_146_164/Y1                   td                    0.304       5.991 r       N329_9/gateop_perm/Z
                                   net (fanout=1)        0.306       6.297         _N84763          
 CLMS_146_173/Y1                   td                    0.468       6.765 f       N329_14/gateop_perm/Z
                                   net (fanout=157)      3.651      10.416         nt_rstn_out      
 IOL_319_374/DO                    td                    0.139      10.555 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.555         eth_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    3.818      14.373 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      14.496         eth_rst_n        
 B20                                                                       f       eth_rst_n (port) 

 Data arrival time                                                  14.496         Logic Levels: 4  
                                                                                   Logic: 5.018ns(52.627%), Route: 4.517ns(47.373%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_146_172/CLK                                                          r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_146_172/Q0                   tco                   0.289       5.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.437       5.687         rstn_1ms[5]      
 CLMA_146_164/Y1                   td                    0.304       5.991 r       N329_9/gateop_perm/Z
                                   net (fanout=1)        0.306       6.297         _N84763          
 CLMS_146_173/Y1                   td                    0.468       6.765 f       N329_14/gateop_perm/Z
                                   net (fanout=157)      2.856       9.621         nt_rstn_out      
 IOL_327_42/DO                     td                    0.139       9.760 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.760         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.903      13.663 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.723         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                  13.723         Logic Levels: 4  
                                                                                   Logic: 5.103ns(58.240%), Route: 3.659ns(41.760%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    1.047       1.118 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_82_128/CLKA[0]      u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.052       5.950           0.898           High Pulse Width  DRM_82_128/CLKA[0]      u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.052       5.950           0.898           Low Pulse Width   DRM_82_128/CLKA[1]      u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.452       3.350           0.898           Low Pulse Width   DRM_54_128/CLKA[0]      u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.452       3.350           0.898           High Pulse Width  DRM_54_128/CLKA[0]      u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.452       3.350           0.898           Low Pulse Width   DRM_54_128/CLKA[1]      u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_74_133/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_74_133/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_74_137/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_88/CLKB[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_234_232/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.768       6.666           0.898           High Pulse Width  DRM_234_232/CLKB[1]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.768       6.666           0.898           High Pulse Width  DRM_234_252/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv/CLKB
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_1/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_1/vout_x[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_1/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_105/Q2                    tco                   0.224       3.599 r       u_1/vin_x[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.073       3.672         u_1/vin_x [3]    
 CLMA_98_104/Y0                    td                    0.380       4.052 f       u_1/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.318         u_1/_N85265      
 CLMS_98_113/Y3                    td                    0.151       4.469 f       u_1/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.254       4.723         u_1/_N2336       
 CLMS_94_109/Y3                    td                    0.151       4.874 f       u_1/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.266       5.140         u_1/N32          
 CLMA_98_112/Y3                    td                    0.162       5.302 r       u_1/N108_5/gateop_perm/Z
                                   net (fanout=2)        0.435       5.737         u_1/N108         
 CLMA_102_84/CECO                  td                    0.141       5.878 r       u_1/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.878         ntR1493          
 CLMA_102_88/CECO                  td                    0.141       6.019 r       u_1/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.019         ntR1492          
 CLMA_102_92/CECO                  td                    0.141       6.160 r       u_1/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.160         ntR1491          
 CLMA_102_96/CECO                  td                    0.141       6.301 r       u_1/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.301         ntR1490          
 CLMA_102_100/CECO                 td                    0.141       6.442 r       u_1/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.442         ntR1489          
 CLMA_102_104/CECO                 td                    0.141       6.583 r       u_1/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.583         ntR1488          
 CLMA_102_108/CECO                 td                    0.141       6.724 r       u_1/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.724         ntR1487          
 CLMA_102_112/CECI                                                         r       u_1/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.724         Logic Levels: 11 
                                                                                   Logic: 2.055ns(61.362%), Route: 1.294ns(38.638%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895      15.072         ntclkbufg_2      
 CLMA_102_112/CLK                                                          r       u_1/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.563      14.443                          

 Data required time                                                 14.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.443                          
 Data arrival time                                                   6.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_1/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_1/vout_x[31]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_1/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_105/Q2                    tco                   0.224       3.599 r       u_1/vin_x[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.073       3.672         u_1/vin_x [3]    
 CLMA_98_104/Y0                    td                    0.380       4.052 f       u_1/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.318         u_1/_N85265      
 CLMS_98_113/Y3                    td                    0.151       4.469 f       u_1/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.254       4.723         u_1/_N2336       
 CLMS_94_109/Y3                    td                    0.151       4.874 f       u_1/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.266       5.140         u_1/N32          
 CLMA_98_112/Y3                    td                    0.162       5.302 r       u_1/N108_5/gateop_perm/Z
                                   net (fanout=2)        0.435       5.737         u_1/N108         
 CLMA_102_84/CECO                  td                    0.141       5.878 r       u_1/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.878         ntR1493          
 CLMA_102_88/CECO                  td                    0.141       6.019 r       u_1/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.019         ntR1492          
 CLMA_102_92/CECO                  td                    0.141       6.160 r       u_1/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.160         ntR1491          
 CLMA_102_96/CECO                  td                    0.141       6.301 r       u_1/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.301         ntR1490          
 CLMA_102_100/CECO                 td                    0.141       6.442 r       u_1/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.442         ntR1489          
 CLMA_102_104/CECO                 td                    0.141       6.583 r       u_1/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.583         ntR1488          
 CLMA_102_108/CECO                 td                    0.141       6.724 r       u_1/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.724         ntR1487          
 CLMA_102_112/CECI                                                         r       u_1/vout_x[31]/opit_0_A2Q21/CE

 Data arrival time                                                   6.724         Logic Levels: 11 
                                                                                   Logic: 2.055ns(61.362%), Route: 1.294ns(38.638%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895      15.072         ntclkbufg_2      
 CLMA_102_112/CLK                                                          r       u_1/vout_x[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.563      14.443                          

 Data required time                                                 14.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.443                          
 Data arrival time                                                   6.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_1/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_1/vout_y[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_1/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_105/Q2                    tco                   0.224       3.599 r       u_1/vin_x[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.073       3.672         u_1/vin_x [3]    
 CLMA_98_104/Y0                    td                    0.380       4.052 f       u_1/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.318         u_1/_N85265      
 CLMS_98_113/Y3                    td                    0.151       4.469 f       u_1/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.254       4.723         u_1/_N2336       
 CLMS_94_109/Y3                    td                    0.151       4.874 f       u_1/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.396       5.270         u_1/N32          
 CLMS_102_121/Y0                   td                    0.162       5.432 r       u_1/N125_2/gateop_perm/Z
                                   net (fanout=2)        0.273       5.705         u_1/N125         
 CLMS_102_89/CECO                  td                    0.141       5.846 r       u_1/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.846         ntR1503          
 CLMS_102_93/CECO                  td                    0.141       5.987 r       u_1/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.987         ntR1502          
 CLMS_102_97/CECO                  td                    0.141       6.128 r       u_1/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.128         ntR1501          
 CLMS_102_101/CECO                 td                    0.141       6.269 r       u_1/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.269         ntR1500          
 CLMS_102_105/CECO                 td                    0.141       6.410 r       u_1/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.410         ntR1499          
 CLMS_102_109/CECO                 td                    0.141       6.551 r       u_1/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.551         ntR1498          
 CLMS_102_113/CECO                 td                    0.141       6.692 r       u_1/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.692         ntR1497          
 CLMS_102_117/CECI                                                         r       u_1/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.692         Logic Levels: 11 
                                                                                   Logic: 2.055ns(61.954%), Route: 1.262ns(38.046%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895      15.072         ntclkbufg_2      
 CLMS_102_117/CLK                                                          r       u_1/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.563      14.443                          

 Data required time                                                 14.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.443                          
 Data arrival time                                                   6.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.172         ntclkbufg_2      
 CLMA_90_140/CLK                                                           r       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_90_140/Q1                    tco                   0.180       3.352 f       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.064       3.416         u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/wr_addr [9]
 CLMA_90_141/C0                                                            f       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMA_90_141/CLK                                                           r       u_VDMA1/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.077       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.172         ntclkbufg_2      
 CLMS_94_113/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q/CLK

 CLMS_94_113/Q3                    tco                   0.178       3.350 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q/Q
                                   net (fanout=5)        0.063       3.413         u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt [1]
 CLMS_94_113/B0                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMS_94_113/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.066       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.172         ntclkbufg_2      
 CLMS_74_221/CLK                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_74_221/Q0                    tco                   0.179       3.351 f       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.066       3.417         u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/wr_addr [8]
 CLMA_74_220/A0                                                            f       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.417         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.078       3.309                          

 Data required time                                                  3.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.309                          
 Data arrival time                                                   3.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMS_98_185/CLK                                                           r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_185/Q3                    tco                   0.220       3.597 f       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.173       3.770         u_video_scale_960_540/vin_x [4]
 CLMS_102_185/Y3                   td                    0.358       4.128 f       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.300       4.428         u_video_scale_960_540/_N85125
 CLMS_98_201/Y0                    td                    0.162       4.590 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.159       4.749         u_video_scale_960_540/_N2386
 CLMS_98_197/Y3                    td                    0.151       4.900 f       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.307       5.207         u_video_scale_960_540/N32
 CLMS_98_177/Y3                    td                    0.162       5.369 r       u_video_scale_960_540/N108_5/gateop_perm/Z
                                   net (fanout=4)        0.238       5.607         u_video_scale_960_540/N108
 CLMA_102_176/CECO                 td                    0.141       5.748 r       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.748         ntR1755          
 CLMA_102_180/CECO                 td                    0.141       5.889 r       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.889         ntR1754          
 CLMA_102_184/CECO                 td                    0.141       6.030 r       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.030         ntR1753          
 CLMA_102_192/CECO                 td                    0.141       6.171 r       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.171         ntR1752          
 CLMA_102_196/CECO                 td                    0.141       6.312 r       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.312         ntR1751          
 CLMA_102_200/CECI                                                         r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.312         Logic Levels: 9  
                                                                                   Logic: 1.758ns(59.898%), Route: 1.177ns(40.102%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       8.979 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       9.874         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.058                          
 clock uncertainty                                      -0.250       9.808                          

 Setup time                                             -0.563       9.245                          

 Data required time                                                  9.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.245                          
 Data arrival time                                                   6.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[31]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMS_98_185/CLK                                                           r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_185/Q3                    tco                   0.220       3.597 f       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.173       3.770         u_video_scale_960_540/vin_x [4]
 CLMS_102_185/Y3                   td                    0.358       4.128 f       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.300       4.428         u_video_scale_960_540/_N85125
 CLMS_98_201/Y0                    td                    0.162       4.590 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.159       4.749         u_video_scale_960_540/_N2386
 CLMS_98_197/Y3                    td                    0.151       4.900 f       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.307       5.207         u_video_scale_960_540/N32
 CLMS_98_177/Y3                    td                    0.162       5.369 r       u_video_scale_960_540/N108_5/gateop_perm/Z
                                   net (fanout=4)        0.238       5.607         u_video_scale_960_540/N108
 CLMA_102_176/CECO                 td                    0.141       5.748 r       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.748         ntR1755          
 CLMA_102_180/CECO                 td                    0.141       5.889 r       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.889         ntR1754          
 CLMA_102_184/CECO                 td                    0.141       6.030 r       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.030         ntR1753          
 CLMA_102_192/CECO                 td                    0.141       6.171 r       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.171         ntR1752          
 CLMA_102_196/CECO                 td                    0.141       6.312 r       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.312         ntR1751          
 CLMA_102_200/CECI                                                         r       u_video_scale_960_540/vout_x[31]/opit_0_A2Q21/CE

 Data arrival time                                                   6.312         Logic Levels: 9  
                                                                                   Logic: 1.758ns(59.898%), Route: 1.177ns(40.102%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       8.979 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       9.874         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_video_scale_960_540/vout_x[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.058                          
 clock uncertainty                                      -0.250       9.808                          

 Setup time                                             -0.563       9.245                          

 Data required time                                                  9.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.245                          
 Data arrival time                                                   6.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/RS
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMS_98_185/CLK                                                           r       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/CLK

 CLMS_98_185/Q3                    tco                   0.220       3.597 f       u_video_scale_960_540/vin_x[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.173       3.770         u_video_scale_960_540/vin_x [4]
 CLMS_102_185/Y3                   td                    0.358       4.128 f       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.300       4.428         u_video_scale_960_540/_N85125
 CLMS_98_201/Y0                    td                    0.162       4.590 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.159       4.749         u_video_scale_960_540/_N2386
 CLMS_98_197/Y3                    td                    0.151       4.900 f       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.364       5.264         u_video_scale_960_540/N32
 CLMA_102_204/Y1                   td                    0.151       5.415 f       u_video_scale_960_540/N116/gateop_perm/Z
                                   net (fanout=4)        0.500       5.915         u_video_scale_960_540/N116
 CLMA_102_172/RSCO                 td                    0.113       6.028 f       u_video_scale_960_540/vout_x[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.028         ntR645           
 CLMA_102_176/RSCO                 td                    0.113       6.141 f       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.141         ntR644           
 CLMA_102_180/RSCO                 td                    0.113       6.254 f       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.254         ntR643           
 CLMA_102_184/RSCO                 td                    0.113       6.367 f       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.367         ntR642           
 CLMA_102_192/RSCO                 td                    0.113       6.480 f       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.480         ntR641           
 CLMA_102_196/RSCO                 td                    0.113       6.593 f       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.593         ntR640           
 CLMA_102_200/RSCI                                                         f       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/RS

 Data arrival time                                                   6.593         Logic Levels: 10 
                                                                                   Logic: 1.720ns(53.483%), Route: 1.496ns(46.517%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       8.979 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       9.874         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.058                          
 clock uncertainty                                      -0.250       9.808                          

 Setup time                                             -0.269       9.539                          

 Data required time                                                  9.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.539                          
 Data arrival time                                                   6.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.174         ntclkbufg_4      
 CLMS_78_197/CLK                                                           r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMS_78_197/Q3                    tco                   0.182       3.356 r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.138       3.494         u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_74_200/M1                                                            r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_74_200/CLK                                                           r       u_VDMA3/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.200       3.393                          

 Hold time                                              -0.011       3.382                          

 Data required time                                                  3.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.382                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.174         ntclkbufg_4      
 CLMA_102_168/CLK                                                          r       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/CLK

 CLMA_102_168/Q0                   tco                   0.179       3.353 f       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       3.412         u_video_scale_960_540/vout_x [0]
 CLMA_102_168/A0                                                           f       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/I00

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_102_168/CLK                                                          r       u_video_scale_960_540/vout_x[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.200       3.374                          

 Hold time                                              -0.078       3.296                          

 Data required time                                                  3.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.296                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.174         ntclkbufg_4      
 CLMS_102_193/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK

 CLMS_102_193/Q0                   tco                   0.179       3.353 f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.061       3.414         u_video_scale_960_540/vout_y [0]
 CLMS_102_193/A0                                                           f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00

 Data arrival time                                                   3.414         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMS_102_193/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.200       3.374                          

 Hold time                                              -0.078       3.296                          

 Data required time                                                  3.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.296                          
 Data arrival time                                                   3.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA3/u_vdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_134_164/CLK                                                          r       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_164/Q3                   tco                   0.220       6.678 f       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       7.080         u_VDMA3/u_vdma_to_axi/wburst_len [2]
                                   td                    0.365       7.445 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.445         u_VDMA3/u_vdma_to_axi/N22_1.co [2]
 CLMA_118_156/COUT                 td                    0.044       7.489 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.489         u_VDMA3/u_vdma_to_axi/N22_1.co [4]
                                   td                    0.044       7.533 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.533         u_VDMA3/u_vdma_to_axi/N22_1.co [6]
 CLMA_118_160/Y2                   td                    0.202       7.735 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.468       8.203         u_VDMA3/u_vdma_to_axi/M_AXI_AWLEN [7]
 CLMA_110_173/COUT                 td                    0.397       8.600 r       u_VDMA3/u_vdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.600         u_VDMA3/u_vdma_to_axi/N91.co [6]
 CLMA_110_177/Y0                   td                    0.206       8.806 f       u_VDMA3/u_vdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.295       9.101         u_VDMA3/u_vdma_to_axi/N91
 CLMS_98_181/Y3                    td                    0.360       9.461 f       u_VDMA3/u_vdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.512       9.973         u_VDMA3/u_vdma_to_axi/M_AXI_WLAST
 CLMA_122_172/Y0                   td                    0.162      10.135 r       u_VDMA3/u_vdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.271      10.406         u_VDMA3/u_vdma_to_axi/N52
 CLMS_122_161/CECO                 td                    0.141      10.547 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.547         ntR1631          
 CLMS_122_165/CECO                 td                    0.141      10.688 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.688         ntR1630          
 CLMS_122_169/CECO                 td                    0.141      10.829 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.829         ntR1629          
 CLMS_122_173/CECO                 td                    0.141      10.970 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.970         ntR1628          
 CLMS_122_177/CECO                 td                    0.141      11.111 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      11.111         ntR1627          
 CLMS_122_181/CECI                                                         r       u_VDMA3/u_vdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  11.111         Logic Levels: 11 
                                                                                   Logic: 2.705ns(58.135%), Route: 1.948ns(41.865%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMS_122_181/CLK                                                          r       u_VDMA3/u_vdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.563      15.526                          

 Data required time                                                 15.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.526                          
 Data arrival time                                                  11.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA3/u_vdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_134_164/CLK                                                          r       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_164/Q3                   tco                   0.220       6.678 f       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       7.080         u_VDMA3/u_vdma_to_axi/wburst_len [2]
                                   td                    0.365       7.445 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.445         u_VDMA3/u_vdma_to_axi/N22_1.co [2]
 CLMA_118_156/COUT                 td                    0.044       7.489 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.489         u_VDMA3/u_vdma_to_axi/N22_1.co [4]
                                   td                    0.044       7.533 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.533         u_VDMA3/u_vdma_to_axi/N22_1.co [6]
 CLMA_118_160/Y2                   td                    0.202       7.735 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.468       8.203         u_VDMA3/u_vdma_to_axi/M_AXI_AWLEN [7]
 CLMA_110_173/COUT                 td                    0.397       8.600 r       u_VDMA3/u_vdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.600         u_VDMA3/u_vdma_to_axi/N91.co [6]
 CLMA_110_177/Y0                   td                    0.206       8.806 f       u_VDMA3/u_vdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.295       9.101         u_VDMA3/u_vdma_to_axi/N91
 CLMS_98_181/Y3                    td                    0.360       9.461 f       u_VDMA3/u_vdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.512       9.973         u_VDMA3/u_vdma_to_axi/M_AXI_WLAST
 CLMA_122_172/Y0                   td                    0.162      10.135 r       u_VDMA3/u_vdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.271      10.406         u_VDMA3/u_vdma_to_axi/N52
 CLMS_122_161/CECO                 td                    0.141      10.547 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.547         ntR1631          
 CLMS_122_165/CECO                 td                    0.141      10.688 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.688         ntR1630          
 CLMS_122_169/CECO                 td                    0.141      10.829 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.829         ntR1629          
 CLMS_122_173/CECO                 td                    0.141      10.970 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.970         ntR1628          
 CLMS_122_177/CECI                                                         r       u_VDMA3/u_vdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.970         Logic Levels: 10 
                                                                                   Logic: 2.564ns(56.826%), Route: 1.948ns(43.174%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMS_122_177/CLK                                                          r       u_VDMA3/u_vdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.563      15.526                          

 Data required time                                                 15.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.526                          
 Data arrival time                                                  10.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_134_164/CLK                                                          r       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_164/Q3                   tco                   0.220       6.678 f       u_VDMA3/u_vdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       7.080         u_VDMA3/u_vdma_to_axi/wburst_len [2]
                                   td                    0.365       7.445 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.445         u_VDMA3/u_vdma_to_axi/N22_1.co [2]
 CLMA_118_156/COUT                 td                    0.044       7.489 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.489         u_VDMA3/u_vdma_to_axi/N22_1.co [4]
                                   td                    0.044       7.533 r       u_VDMA3/u_vdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.533         u_VDMA3/u_vdma_to_axi/N22_1.co [6]
 CLMA_118_160/Y2                   td                    0.202       7.735 f       u_VDMA3/u_vdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.468       8.203         u_VDMA3/u_vdma_to_axi/M_AXI_AWLEN [7]
 CLMA_110_173/COUT                 td                    0.397       8.600 r       u_VDMA3/u_vdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.600         u_VDMA3/u_vdma_to_axi/N91.co [6]
 CLMA_110_177/Y0                   td                    0.206       8.806 f       u_VDMA3/u_vdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.295       9.101         u_VDMA3/u_vdma_to_axi/N91
 CLMS_98_181/Y3                    td                    0.360       9.461 f       u_VDMA3/u_vdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.512       9.973         u_VDMA3/u_vdma_to_axi/M_AXI_WLAST
 CLMA_122_172/Y0                   td                    0.162      10.135 r       u_VDMA3/u_vdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.271      10.406         u_VDMA3/u_vdma_to_axi/N52
 CLMS_122_161/CECO                 td                    0.141      10.547 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.547         ntR1631          
 CLMS_122_165/CECO                 td                    0.141      10.688 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.688         ntR1630          
 CLMS_122_169/CECO                 td                    0.141      10.829 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.829         ntR1629          
 CLMS_122_173/CECO                 td                    0.141      10.970 r       u_VDMA3/u_vdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.970         ntR1628          
 CLMS_122_177/CECI                                                         r       u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.970         Logic Levels: 10 
                                                                                   Logic: 2.564ns(56.826%), Route: 1.948ns(43.174%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMS_122_177/CLK                                                          r       u_VDMA3/u_vdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.563      15.526                          

 Data required time                                                 15.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.526                          
 Data arrival time                                                  10.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.570
  Launch Clock Delay      :  6.214
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.005       6.214         ntclkbufg_0      
 CLMS_46_269/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_269/Q0                    tco                   0.179       6.393 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.451         u_ddr3_ip/dfi_wrdata [90]
 CLMA_46_268/A0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.451         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.037       6.570         ntclkbufg_0      
 CLMA_46_268/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.341       6.229                          
 clock uncertainty                                       0.200       6.429                          

 Hold time                                              -0.078       6.351                          

 Data required time                                                  6.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.351                          
 Data arrival time                                                   6.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_94_164/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_164/Q0                    tco                   0.179       6.283 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.341         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [37]
 CLMS_94_165/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.341         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_94_165/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Hold time                                              -0.078       6.241                          

 Data required time                                                  6.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.241                          
 Data arrival time                                                   6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q2                    tco                   0.180       6.284 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.342         u_ddr3_ip/u_ddrphy_top/calib_address [5]
 CLMA_30_180/D0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.342         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.353       6.105                          
 clock uncertainty                                       0.200       6.305                          

 Hold time                                              -0.065       6.240                          

 Data required time                                                  6.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.240                          
 Data arrival time                                                   6.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_222_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_100/Q0                   tco                   0.223       3.316 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.073       3.389         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMA_222_100/Y3                   td                    0.360       3.749 f       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.250       3.999         u_ms72xx_ctl/ms7200_ctl/_N76929
 CLMS_222_105/Y0                   td                    0.150       4.149 f       u_ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.424         u_ms72xx_ctl/ms7200_ctl/_N76953
 CLMA_226_100/Y1                   td                    0.244       4.668 f       u_ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.395       5.063         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_88/Y1                    td                    0.224       5.287 f       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.254       5.541         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_93/Y1                    td                    0.244       5.785 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=18)       0.623       6.408         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_100/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.408         Logic Levels: 5  
                                                                                   Logic: 1.445ns(43.590%), Route: 1.870ns(56.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_242_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_222_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_100/Q0                   tco                   0.223       3.316 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.073       3.389         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMA_222_100/Y3                   td                    0.360       3.749 f       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.250       3.999         u_ms72xx_ctl/ms7200_ctl/_N76929
 CLMS_222_105/Y0                   td                    0.150       4.149 f       u_ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.424         u_ms72xx_ctl/ms7200_ctl/_N76953
 CLMA_226_100/Y1                   td                    0.244       4.668 f       u_ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.395       5.063         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_88/Y1                    td                    0.224       5.287 f       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.254       5.541         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_93/Y1                    td                    0.244       5.785 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=18)       0.623       6.408         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_100/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.408         Logic Levels: 5  
                                                                                   Logic: 1.445ns(43.590%), Route: 1.870ns(56.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_242_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_222_100/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_100/Q0                   tco                   0.223       3.316 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.073       3.389         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMA_222_100/Y3                   td                    0.360       3.749 f       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.250       3.999         u_ms72xx_ctl/ms7200_ctl/_N76929
 CLMS_222_105/Y0                   td                    0.150       4.149 f       u_ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.424         u_ms72xx_ctl/ms7200_ctl/_N76953
 CLMA_226_100/Y1                   td                    0.244       4.668 f       u_ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.572       5.240         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_88/Y1                    td                    0.244       5.484 f       u_ms72xx_ctl/ms7200_ctl/N63_6/gateop_perm/Z
                                   net (fanout=3)        0.173       5.657         u_ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMA_226_92/Y2                    td                    0.227       5.884 f       u_ms72xx_ctl/ms7200_ctl/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.171       6.055         u_ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMS_222_93/Y2                    td                    0.381       6.436 f       u_ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.069       6.505         u_ms72xx_ctl/ms7200_ctl/N1797
 CLMS_222_93/A3                                                            f       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.505         Logic Levels: 6  
                                                                                   Logic: 1.829ns(53.605%), Route: 1.583ns(46.395%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMS_222_93/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Setup time                                             -0.308     102.620                          

 Data required time                                                102.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.620                          
 Data arrival time                                                   6.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMS_226_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_226_137/Q2                   tco                   0.183       3.069 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.218       3.287         u_ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_128/ADA0[7]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.287         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.636%), Route: 0.218ns(54.364%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMS_226_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_226_137/Q2                   tco                   0.183       3.069 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.160       3.229         u_ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_128/ADB0[7]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   3.229         Logic Levels: 0  
                                                                                   Logic: 0.183ns(53.353%), Route: 0.160ns(46.647%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 DRM_234_128/CLKB[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.107       3.012                          

 Data required time                                                  3.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.012                          
 Data arrival time                                                   3.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMS_226_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_226_137/Q1                   tco                   0.184       3.070 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.226       3.296         u_ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_128/ADA0[6]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.296         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.878%), Route: 0.226ns(55.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[2]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_226_224/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_226_224/Q3                   tco                   0.220       3.319 f       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.350       3.669         x_act[0]         
 CLMA_230_220/Y2                   td                    0.379       4.048 f       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.280       4.328         pattern_vg/_N2048
 CLMA_230_232/Y1                   td                    0.359       4.687 f       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.151       4.838         pattern_vg/_N84050_1
 CLMA_230_232/Y0                   td                    0.162       5.000 r       pattern_vg/N20_10/gateop/Z
                                   net (fanout=16)       0.155       5.155         pattern_vg/N20   
                                   td                    0.368       5.523 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         pattern_vg/N703_1.co [2]
 CLMA_230_233/COUT                 td                    0.044       5.567 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.567         pattern_vg/N703_1.co [4]
 CLMA_230_237/Y1                   td                    0.366       5.933 f       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.406       6.339         pattern_vg/char_x [6]
 CLMA_230_257/L7OUT                td                    0.297       6.636 f       pattern_vg/N95_237_muxf7/Fother
                                   net (fanout=1)        0.000       6.636         L7OUT7           
 CLMA_230_256/Y3                   td                    0.123       6.759 f       pattern_vg/N95_253_muxf8/F
                                   net (fanout=1)        0.594       7.353         pattern_vg/_N11792
 CLMA_230_221/Y6AB                 td                    0.231       7.584 f       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.271       7.855         pattern_vg/N95   
 CLMA_230_229/Y0                   td                    0.150       8.005 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.304       8.309         pattern_vg/_N76827
 CLMA_230_212/Y2                   td                    0.227       8.536 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=20)       0.285       8.821         pattern_vg/_N0   
 CLMA_230_196/CECO                 td                    0.132       8.953 f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.953         ntR1476          
 CLMA_230_200/CECI                                                         f       pattern_vg/pix_data[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.953         Logic Levels: 11 
                                                                                   Logic: 3.058ns(52.238%), Route: 2.796ns(47.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      14.643         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.330 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895      16.225         ntclkbufg_5      
 CLMA_230_200/CLK                                                          r       pattern_vg/pix_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      16.413                          
 clock uncertainty                                      -0.150      16.263                          

 Setup time                                             -0.576      15.687                          

 Data required time                                                 15.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.687                          
 Data arrival time                                                   8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[9]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_226_224/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_226_224/Q3                   tco                   0.220       3.319 f       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.350       3.669         x_act[0]         
 CLMA_230_220/Y2                   td                    0.379       4.048 f       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.280       4.328         pattern_vg/_N2048
 CLMA_230_232/Y1                   td                    0.359       4.687 f       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.151       4.838         pattern_vg/_N84050_1
 CLMA_230_232/Y0                   td                    0.162       5.000 r       pattern_vg/N20_10/gateop/Z
                                   net (fanout=16)       0.155       5.155         pattern_vg/N20   
                                   td                    0.368       5.523 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         pattern_vg/N703_1.co [2]
 CLMA_230_233/COUT                 td                    0.044       5.567 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.567         pattern_vg/N703_1.co [4]
 CLMA_230_237/Y1                   td                    0.366       5.933 f       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.406       6.339         pattern_vg/char_x [6]
 CLMA_230_257/L7OUT                td                    0.297       6.636 f       pattern_vg/N95_237_muxf7/Fother
                                   net (fanout=1)        0.000       6.636         L7OUT7           
 CLMA_230_256/Y3                   td                    0.123       6.759 f       pattern_vg/N95_253_muxf8/F
                                   net (fanout=1)        0.594       7.353         pattern_vg/_N11792
 CLMA_230_221/Y6AB                 td                    0.231       7.584 f       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.271       7.855         pattern_vg/N95   
 CLMA_230_229/Y0                   td                    0.150       8.005 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.304       8.309         pattern_vg/_N76827
 CLMA_230_212/Y2                   td                    0.227       8.536 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=20)       0.285       8.821         pattern_vg/_N0   
 CLMA_230_196/CECO                 td                    0.132       8.953 f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.953         ntR1476          
 CLMA_230_200/CECI                                                         f       pattern_vg/pix_data[9]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.953         Logic Levels: 11 
                                                                                   Logic: 3.058ns(52.238%), Route: 2.796ns(47.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      14.643         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.330 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895      16.225         ntclkbufg_5      
 CLMA_230_200/CLK                                                          r       pattern_vg/pix_data[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      16.413                          
 clock uncertainty                                      -0.150      16.263                          

 Setup time                                             -0.576      15.687                          

 Data required time                                                 15.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.687                          
 Data arrival time                                                   8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[10]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_226_224/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_226_224/Q3                   tco                   0.220       3.319 f       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.350       3.669         x_act[0]         
 CLMA_230_220/Y2                   td                    0.379       4.048 f       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.280       4.328         pattern_vg/_N2048
 CLMA_230_232/Y1                   td                    0.359       4.687 f       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.151       4.838         pattern_vg/_N84050_1
 CLMA_230_232/Y0                   td                    0.162       5.000 r       pattern_vg/N20_10/gateop/Z
                                   net (fanout=16)       0.155       5.155         pattern_vg/N20   
                                   td                    0.368       5.523 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         pattern_vg/N703_1.co [2]
 CLMA_230_233/COUT                 td                    0.044       5.567 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.567         pattern_vg/N703_1.co [4]
 CLMA_230_237/Y1                   td                    0.366       5.933 f       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.406       6.339         pattern_vg/char_x [6]
 CLMA_230_257/L7OUT                td                    0.297       6.636 f       pattern_vg/N95_237_muxf7/Fother
                                   net (fanout=1)        0.000       6.636         L7OUT7           
 CLMA_230_256/Y3                   td                    0.123       6.759 f       pattern_vg/N95_253_muxf8/F
                                   net (fanout=1)        0.594       7.353         pattern_vg/_N11792
 CLMA_230_221/Y6AB                 td                    0.231       7.584 f       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.271       7.855         pattern_vg/N95   
 CLMA_230_229/Y0                   td                    0.150       8.005 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.304       8.309         pattern_vg/_N76827
 CLMA_230_212/Y2                   td                    0.227       8.536 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=20)       0.285       8.821         pattern_vg/_N0   
 CLMA_230_196/CECO                 td                    0.132       8.953 f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.953         ntR1476          
 CLMA_230_200/CECI                                                         f       pattern_vg/pix_data[10]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.953         Logic Levels: 11 
                                                                                   Logic: 3.058ns(52.238%), Route: 2.796ns(47.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      14.643         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.330 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895      16.225         ntclkbufg_5      
 CLMA_230_200/CLK                                                          r       pattern_vg/pix_data[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      16.413                          
 clock uncertainty                                      -0.150      16.263                          

 Setup time                                             -0.576      15.687                          

 Data required time                                                 15.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.687                          
 Data arrival time                                                   8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/v_count[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_vtc/v_count[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.997 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895       2.892         ntclkbufg_5      
 CLMA_214_224/CLK                                                          r       u_vtc/v_count[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_224/Q0                   tco                   0.179       3.071 f       u_vtc/v_count[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.062       3.133         u_vtc/v_count [6]
 CLMA_214_224/B4                                                           f       u_vtc/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_214_224/CLK                                                          r       u_vtc/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                              -0.029       2.864                          

 Data required time                                                  2.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.864                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/vs_out/opit_0/CLK
Endpoint    : pattern_vg/vs_out/opit_0/D
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.997 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895       2.892         ntclkbufg_5      
 CLMA_218_220/CLK                                                          r       u_vtc/vs_out/opit_0/CLK

 CLMA_218_220/Q0                   tco                   0.182       3.074 r       u_vtc/vs_out/opit_0/Q
                                   net (fanout=2)        0.139       3.213         o_vs             
 CLMA_222_220/M0                                                           r       pattern_vg/vs_out/opit_0/D

 Data arrival time                                                   3.213         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_222_220/CLK                                                          r       pattern_vg/vs_out/opit_0/CLK
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                              -0.011       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   3.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/h_count[10]/opit_0_A2Q21/CLK
Endpoint    : u_vtc/x_act[10]/opit_0_A2Q21/I11
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.997 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895       2.892         ntclkbufg_5      
 CLMS_222_229/CLK                                                          r       u_vtc/h_count[10]/opit_0_A2Q21/CLK

 CLMS_222_229/Q1                   tco                   0.180       3.072 f       u_vtc/h_count[10]/opit_0_A2Q21/Q1
                                   net (fanout=6)        0.063       3.135         u_vtc/h_count [10]
 CLMA_222_228/D1                                                           f       u_vtc/x_act[10]/opit_0_A2Q21/I11

 Data arrival time                                                   3.135         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_222_228/CLK                                                          r       u_vtc/x_act[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                              -0.087       2.820                          

 Data required time                                                  2.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.820                          
 Data arrival time                                                   3.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMA_254_316/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK

 CLMA_254_316/Q3                   tco                   0.220       1.760 f       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/Q
                                   net (fanout=2)        0.428       2.188         eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0] [10]
                                   td                    0.365       2.553 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.553         eth_udp_loop_inst/u_udp/u_udp_tx/_N8229
 CLMS_262_293/Y3                   td                    0.387       2.940 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_3/gateop_A2/Y1
                                   net (fanout=2)        0.235       3.175         eth_udp_loop_inst/u_udp/u_udp_tx/N3554 [12]
                                   td                    0.368       3.543 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.543         eth_udp_loop_inst/u_udp/u_udp_tx/_N6499
 CLMA_262_288/Y3                   td                    0.387       3.930 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_15/gateop_A2/Y1
                                   net (fanout=2)        0.388       4.318         eth_udp_loop_inst/u_udp/u_udp_tx/N3569 [15]
 CLMA_262_316/COUT                 td                    0.391       4.709 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.709         eth_udp_loop_inst/u_udp/u_udp_tx/_N6526
 CLMA_262_320/Y0                   td                    0.206       4.915 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.188       5.103         eth_udp_loop_inst/u_udp/u_udp_tx/N3575 [16]
 CLMA_262_328/Y1                   td                    0.151       5.254 f       eth_udp_loop_inst/u_udp/u_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.254       5.508         eth_udp_loop_inst/u_udp/u_udp_tx/nb1 [16]
                                   td                    0.368       5.876 f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.876         eth_udp_loop_inst/u_udp/u_udp_tx/_N6464
                                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.876         Logic Levels: 5  
                                                                                   Logic: 2.843ns(65.567%), Route: 1.493ns(34.433%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_1      
 CLMA_266_328/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.260       9.521                          
 clock uncertainty                                      -0.150       9.371                          

 Setup time                                             -0.115       9.256                          

 Data required time                                                  9.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.256                          
 Data arrival time                                                   5.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.380                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_242_289/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK

 CLMS_242_289/Q3                   tco                   0.220       1.760 f       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/Q
                                   net (fanout=6)        0.476       2.236         eth_udp_loop_inst/u_udp/u_udp_tx/total_num [0]
                                   td                    0.180       2.416 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.416         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_293/COUT                 td                    0.044       2.460 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.460         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.504 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.504         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_297/COUT                 td                    0.044       2.548 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.548         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.044       2.592 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.592         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_301/COUT                 td                    0.044       2.636 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.636         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.044       2.680 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.680         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_305/Y2                   td                    0.202       2.882 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        0.722       3.604         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMS_246_289/Y3                   td                    0.475       4.079 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.281       4.360         _N20             
 CLMA_254_284/Y0                   td                    0.376       4.736 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=2)        0.157       4.893         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_281/CECO                 td                    0.141       5.034 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.034         ntR1461          
 CLMA_250_285/CECO                 td                    0.141       5.175 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.175         ntR1460          
 CLMA_250_289/CECO                 td                    0.141       5.316 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       5.316         ntR1459          
 CLMA_250_293/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.316         Logic Levels: 9  
                                                                                   Logic: 2.140ns(56.674%), Route: 1.636ns(43.326%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_1      
 CLMA_250_293/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.260       9.521                          
 clock uncertainty                                      -0.150       9.371                          

 Setup time                                             -0.563       8.808                          

 Data required time                                                  8.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.808                          
 Data arrival time                                                   5.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.492                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_242_289/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/CLK

 CLMS_242_289/Q3                   tco                   0.220       1.760 f       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[0]/opit_0_inv/Q
                                   net (fanout=6)        0.476       2.236         eth_udp_loop_inst/u_udp/u_udp_tx/total_num [0]
                                   td                    0.180       2.416 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.416         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_293/COUT                 td                    0.044       2.460 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.460         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.504 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.504         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_297/COUT                 td                    0.044       2.548 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.548         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.044       2.592 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.592         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_301/COUT                 td                    0.044       2.636 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.636         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.044       2.680 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.680         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_305/Y2                   td                    0.202       2.882 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        0.722       3.604         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMS_246_289/Y3                   td                    0.475       4.079 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.281       4.360         _N20             
 CLMA_254_284/Y0                   td                    0.376       4.736 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=2)        0.157       4.893         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_281/CECO                 td                    0.141       5.034 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.034         ntR1461          
 CLMA_250_285/CECO                 td                    0.141       5.175 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.175         ntR1460          
 CLMA_250_289/CECO                 td                    0.141       5.316 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000       5.316         ntR1459          
 CLMA_250_293/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.316         Logic Levels: 9  
                                                                                   Logic: 2.140ns(56.674%), Route: 1.636ns(43.326%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_1      
 CLMA_250_293/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.260       9.521                          
 clock uncertainty                                      -0.150       9.371                          

 Setup time                                             -0.563       8.808                          

 Data required time                                                  8.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.808                          
 Data arrival time                                                   5.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.492                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/total_num[6]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][5]/opit_0/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_1      
 CLMA_254_288/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[6]/opit_0_inv_A2Q21/CLK

 CLMA_254_288/Q2                   tco                   0.180       1.441 f       eth_udp_loop_inst/u_udp/u_udp_tx/total_num[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.130       1.571         eth_udp_loop_inst/u_udp/u_udp_tx/total_num [5]
 CLMS_254_289/AD                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][5]/opit_0/D

 Data arrival time                                                   1.571         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_254_289/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][5]/opit_0/CLK
 clock pessimism                                        -0.264       1.276                          
 clock uncertainty                                       0.000       1.276                          

 Hold time                                               0.040       1.316                          

 Data required time                                                  1.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.316                          
 Data arrival time                                                   1.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_1      
 CLMS_242_297/CLK                                                          r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_297/Q3                   tco                   0.182       1.443 r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.223       1.666         eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/wr_addr [3]
 DRM_234_292/ADA0[6]                                                       r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   1.666         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.938%), Route: 0.223ns(55.062%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 DRM_234_292/CLKA[0]                                                       r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.260       1.280                          
 clock uncertainty                                       0.000       1.280                          

 Hold time                                               0.127       1.407                          

 Data required time                                                  1.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.407                          
 Data arrival time                                                   1.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : pattern_vg/wr_addr[10]/opit_0_inv_A2Q21/CLK
Endpoint    : pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/ADDRA[11]
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.428
  Launch Clock Delay      :  1.151
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       1.151         ntclkbufg_1      
 CLMA_182_244/CLK                                                          r       pattern_vg/wr_addr[10]/opit_0_inv_A2Q21/CLK

 CLMA_182_244/Q0                   tco                   0.182       1.333 r       pattern_vg/wr_addr[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=9)        0.262       1.595         pattern_vg/wr_addr [9]
 DRM_178_232/ADA1[11]                                                      r       pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/ADDRA[11]

 Data arrival time                                                   1.595         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.991%), Route: 0.262ns(59.009%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       1.428         ntclkbufg_1      
 DRM_178_232/CLKA[1]                                                       r       pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.258       1.170                          
 clock uncertainty                                       0.000       1.170                          

 Hold time                                               0.166       1.336                          

 Data required time                                                  1.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.336                          
 Data arrival time                                                   1.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      1.765       8.446         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_121/RSCO                  td                    0.105       8.551 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       8.551         ntR1074          
 CLMS_18_125/RSCO                  td                    0.105       8.656 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.656         ntR1073          
 CLMS_18_129/RSCO                  td                    0.105       8.761 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.761         ntR1072          
 CLMS_18_133/RSCO                  td                    0.105       8.866 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.866         ntR1071          
 CLMS_18_137/RSCO                  td                    0.105       8.971 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.971         ntR1070          
 CLMS_18_141/RSCO                  td                    0.105       9.076 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[194]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.076         ntR1069          
 CLMS_18_145/RSCO                  td                    0.105       9.181 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.181         ntR1068          
 CLMS_18_149/RSCO                  td                    0.105       9.286 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.286         ntR1067          
 CLMS_18_153/RSCO                  td                    0.105       9.391 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.391         ntR1066          
 CLMS_18_157/RSCO                  td                    0.105       9.496 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.496         ntR1065          
 CLMS_18_161/RSCO                  td                    0.105       9.601 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.601         ntR1064          
 CLMS_18_165/RSCO                  td                    0.105       9.706 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.706         ntR1063          
 CLMS_18_169/RSCO                  td                    0.105       9.811 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.811         ntR1062          
 CLMS_18_173/RSCO                  td                    0.105       9.916 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.916         ntR1061          
 CLMS_18_177/RSCO                  td                    0.105      10.021 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.021         ntR1060          
 CLMS_18_181/RSCO                  td                    0.105      10.126 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.126         ntR1059          
 CLMS_18_185/RSCO                  td                    0.105      10.231 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.231         ntR1058          
 CLMS_18_193/RSCO                  td                    0.105      10.336 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.336         ntR1057          
 CLMS_18_197/RSCO                  td                    0.105      10.441 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[82]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.441         ntR1056          
 CLMS_18_201/RSCO                  td                    0.105      10.546 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[90]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.546         ntR1055          
 CLMS_18_205/RSCO                  td                    0.105      10.651 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[106]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.651         ntR1054          
 CLMS_18_209/RSCO                  td                    0.105      10.756 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.756         ntR1053          
 CLMS_18_213/RSCO                  td                    0.105      10.861 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.861         ntR1052          
 CLMS_18_217/RSCO                  td                    0.105      10.966 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.966         ntR1051          
 CLMS_18_221/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.966         Logic Levels: 24 
                                                                                   Logic: 2.743ns(60.847%), Route: 1.765ns(39.153%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMS_18_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                  10.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[6]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      1.765       8.446         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_121/RSCO                  td                    0.105       8.551 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       8.551         ntR1074          
 CLMS_18_125/RSCO                  td                    0.105       8.656 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.656         ntR1073          
 CLMS_18_129/RSCO                  td                    0.105       8.761 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.761         ntR1072          
 CLMS_18_133/RSCO                  td                    0.105       8.866 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.866         ntR1071          
 CLMS_18_137/RSCO                  td                    0.105       8.971 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.971         ntR1070          
 CLMS_18_141/RSCO                  td                    0.105       9.076 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[194]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.076         ntR1069          
 CLMS_18_145/RSCO                  td                    0.105       9.181 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.181         ntR1068          
 CLMS_18_149/RSCO                  td                    0.105       9.286 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.286         ntR1067          
 CLMS_18_153/RSCO                  td                    0.105       9.391 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.391         ntR1066          
 CLMS_18_157/RSCO                  td                    0.105       9.496 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.496         ntR1065          
 CLMS_18_161/RSCO                  td                    0.105       9.601 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.601         ntR1064          
 CLMS_18_165/RSCO                  td                    0.105       9.706 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.706         ntR1063          
 CLMS_18_169/RSCO                  td                    0.105       9.811 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.811         ntR1062          
 CLMS_18_173/RSCO                  td                    0.105       9.916 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.916         ntR1061          
 CLMS_18_177/RSCO                  td                    0.105      10.021 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.021         ntR1060          
 CLMS_18_181/RSCO                  td                    0.105      10.126 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.126         ntR1059          
 CLMS_18_185/RSCO                  td                    0.105      10.231 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.231         ntR1058          
 CLMS_18_193/RSCO                  td                    0.105      10.336 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.336         ntR1057          
 CLMS_18_197/RSCO                  td                    0.105      10.441 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[82]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.441         ntR1056          
 CLMS_18_201/RSCO                  td                    0.105      10.546 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[90]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.546         ntR1055          
 CLMS_18_205/RSCO                  td                    0.105      10.651 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[106]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.651         ntR1054          
 CLMS_18_209/RSCO                  td                    0.105      10.756 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.756         ntR1053          
 CLMS_18_213/RSCO                  td                    0.105      10.861 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.861         ntR1052          
 CLMS_18_217/RSCO                  td                    0.105      10.966 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.966         ntR1051          
 CLMS_18_221/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.966         Logic Levels: 24 
                                                                                   Logic: 2.743ns(60.847%), Route: 1.765ns(39.153%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMS_18_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                  10.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      1.765       8.446         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_121/RSCO                  td                    0.105       8.551 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       8.551         ntR1074          
 CLMS_18_125/RSCO                  td                    0.105       8.656 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.656         ntR1073          
 CLMS_18_129/RSCO                  td                    0.105       8.761 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.761         ntR1072          
 CLMS_18_133/RSCO                  td                    0.105       8.866 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.866         ntR1071          
 CLMS_18_137/RSCO                  td                    0.105       8.971 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.971         ntR1070          
 CLMS_18_141/RSCO                  td                    0.105       9.076 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[194]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.076         ntR1069          
 CLMS_18_145/RSCO                  td                    0.105       9.181 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.181         ntR1068          
 CLMS_18_149/RSCO                  td                    0.105       9.286 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[49]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.286         ntR1067          
 CLMS_18_153/RSCO                  td                    0.105       9.391 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.391         ntR1066          
 CLMS_18_157/RSCO                  td                    0.105       9.496 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.496         ntR1065          
 CLMS_18_161/RSCO                  td                    0.105       9.601 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.601         ntR1064          
 CLMS_18_165/RSCO                  td                    0.105       9.706 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[39]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.706         ntR1063          
 CLMS_18_169/RSCO                  td                    0.105       9.811 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.811         ntR1062          
 CLMS_18_173/RSCO                  td                    0.105       9.916 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.916         ntR1061          
 CLMS_18_177/RSCO                  td                    0.105      10.021 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.021         ntR1060          
 CLMS_18_181/RSCO                  td                    0.105      10.126 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.126         ntR1059          
 CLMS_18_185/RSCO                  td                    0.105      10.231 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.231         ntR1058          
 CLMS_18_193/RSCO                  td                    0.105      10.336 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[97]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.336         ntR1057          
 CLMS_18_197/RSCO                  td                    0.105      10.441 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[82]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.441         ntR1056          
 CLMS_18_201/RSCO                  td                    0.105      10.546 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[90]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.546         ntR1055          
 CLMS_18_205/RSCO                  td                    0.105      10.651 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[106]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.651         ntR1054          
 CLMS_18_209/RSCO                  td                    0.105      10.756 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[114]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.756         ntR1053          
 CLMS_18_213/RSCO                  td                    0.105      10.861 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.861         ntR1052          
 CLMS_18_217/RSCO                  td                    0.105      10.966 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.966         ntR1051          
 CLMS_18_221/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  10.966         Logic Levels: 24 
                                                                                   Logic: 2.743ns(60.847%), Route: 1.765ns(39.153%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMS_18_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                  10.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_18_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_204/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.294       6.582         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_200/RSCO                  td                    0.092       6.674 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.674         ntR1265          
 CLMA_10_204/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.421%), Route: 0.294ns(51.579%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_10_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.335       6.123                          
 clock uncertainty                                       0.200       6.323                          

 Removal time                                            0.000       6.323                          

 Data required time                                                  6.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.323                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_18_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_204/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.294       6.582         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_200/RSCO                  td                    0.092       6.674 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.674         ntR1265          
 CLMA_10_204/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.421%), Route: 0.294ns(51.579%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_10_204/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.335       6.123                          
 clock uncertainty                                       0.200       6.323                          

 Removal time                                            0.000       6.323                          

 Data required time                                                  6.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.323                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[17]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_94_228/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_94_228/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=610)      0.334       6.622         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_233/RSCO                  td                    0.092       6.714 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[177]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.714         ntR1187          
 CLMS_70_237/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[17]/opit_0_inv/RS

 Data arrival time                                                   6.714         Logic Levels: 1  
                                                                                   Logic: 0.276ns(45.246%), Route: 0.334ns(54.754%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_70_237/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[17]/opit_0_inv/CLK
 clock pessimism                                        -0.335       6.123                          
 clock uncertainty                                       0.200       6.323                          

 Removal time                                            0.000       6.323                          

 Data required time                                                  6.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.323                          
 Data arrival time                                                   6.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_146_168/CLK                                                          r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_168/Q2                   tco                   0.223       3.316 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         rstn_1ms[3]      
 CLMA_146_164/Y1                   td                    0.359       3.843 f       N329_9/gateop_perm/Z
                                   net (fanout=1)        0.182       4.025         _N84763          
 CLMS_146_173/Y1                   td                    0.360       4.385 f       N329_14/gateop_perm/Z
                                   net (fanout=157)      1.198       5.583         nt_rstn_out      
 CLMA_230_109/RS                                                           f       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.583         Logic Levels: 2  
                                                                                   Logic: 0.942ns(37.831%), Route: 1.548ns(62.169%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_230_109/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Recovery time                                          -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   5.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.854                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMA_146_164/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_164/Q0                   tco                   0.182       3.068 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.226       3.294         rstn_1ms[0]      
 CLMS_146_173/Y1                   td                    0.159       3.453 r       N329_14/gateop_perm/Z
                                   net (fanout=157)      0.943       4.396         nt_rstn_out      
 CLMA_230_109/RS                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.396         Logic Levels: 1  
                                                                                   Logic: 0.341ns(22.583%), Route: 1.169ns(77.417%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_230_109/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.187       2.729                          

 Data required time                                                  2.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.729                          
 Data arrival time                                                   4.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_38_208/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_38_208/Q3                    tco                   0.220       6.678 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=506)      0.915       7.593         u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_22_136/Y1                    td                    0.151       7.744 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.888       9.632         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.738 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.738         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.967 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.063         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.063         Logic Levels: 3  
                                                                                   Logic: 3.706ns(56.109%), Route: 2.899ns(43.891%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_146_168/CLK                                                          r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_168/Q2                   tco                   0.223       3.316 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         rstn_1ms[3]      
 CLMA_146_164/Y1                   td                    0.359       3.843 f       N329_9/gateop_perm/Z
                                   net (fanout=1)        0.182       4.025         _N84763          
 CLMS_146_173/Y1                   td                    0.360       4.385 f       N329_14/gateop_perm/Z
                                   net (fanout=157)      2.558       6.943         nt_rstn_out      
 IOL_319_374/DO                    td                    0.106       7.049 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.049         eth_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    3.213      10.262 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      10.385         eth_rst_n        
 B20                                                                       f       eth_rst_n (port) 

 Data arrival time                                                  10.385         Logic Levels: 4  
                                                                                   Logic: 4.261ns(58.434%), Route: 3.031ns(41.566%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_146_168/CLK                                                          r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_146_168/Q2                   tco                   0.223       3.316 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         rstn_1ms[3]      
 CLMA_146_164/Y1                   td                    0.359       3.843 f       N329_9/gateop_perm/Z
                                   net (fanout=1)        0.182       4.025         _N84763          
 CLMS_146_173/Y1                   td                    0.360       4.385 f       N329_14/gateop_perm/Z
                                   net (fanout=157)      1.995       6.380         nt_rstn_out      
 IOL_327_42/DO                     td                    0.106       6.486 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.486         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.150       9.636 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060       9.696         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                   9.696         Logic Levels: 4  
                                                                                   Logic: 4.198ns(63.577%), Route: 2.405ns(36.423%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    0.735       0.806 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_82_128/CLKA[0]      u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.232       5.950           0.718           High Pulse Width  DRM_82_128/CLKA[0]      u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.232       5.950           0.718           Low Pulse Width   DRM_82_128/CLKA[1]      u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.632       3.350           0.718           Low Pulse Width   DRM_54_128/CLKA[0]      u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.632       3.350           0.718           High Pulse Width  DRM_54_128/CLKA[0]      u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.632       3.350           0.718           Low Pulse Width   DRM_54_128/CLKA[1]      u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_74_133/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_74_133/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_74_137/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_88/CLKB[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_234_232/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.948       6.666           0.718           High Pulse Width  DRM_234_232/CLKB[1]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.948       6.666           0.718           High Pulse Width  DRM_234_252/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv/CLKB
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top_pnr.adf       
| Output     | D:/desktop/chuli/sum_1/daima/jichuang/report_timing/top_rtp.adf     
|            | D:/desktop/chuli/sum_1/daima/jichuang/report_timing/top.rtr         
|            | D:/desktop/chuli/sum_1/daima/jichuang/report_timing/rtr.db          
+-----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 924 MB
Total CPU  time to report_timing completion : 0h:0m:17s
Process Total CPU  time to report_timing completion : 0h:0m:17s
Total real time to report_timing completion : 0h:0m:19s
