<stg><name>Matrix_Vector_Activa</name>


<trans_list>

<trans id="397" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
:0  %accu_V_0_0_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
:1  %accu_V_0_1_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:2  %sf_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_V = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
:4  %tmp_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_V_2 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
:6  %tmp_V_4 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
:7  %tmp_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
:8  %tmp_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
:9  %tmp_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
:10  %tmp_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
:11  %tmp_V_9 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
:12  %tmp_V_10 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
:13  %tmp_V_11 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
:14  %tmp_V_12 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
:15  %tmp_V_13 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
:16  %tmp_V_14 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
:17  %tmp_V_15 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
:18  %tmp_V_16 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
:19  %tmp_V_17 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
:20  %tmp_V_18 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
:21  %tmp_V_19 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
:22  %tmp_V_20 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
:23  %tmp_V_21 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
:24  %tmp_V_22 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
:25  %tmp_V_23 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
:26  %tmp_V_24 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
:27  %tmp_V_25 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
:28  %tmp_V_26 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
:29  %tmp_V_27 = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
:30  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i20 [ 0, %0 ], [ %i, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %icmp_ln248 = icmp eq i20 %i_0, -270976

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 777600, i64 777600, i64 777600)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %i = add i20 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln248, label %4, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %nf_assign_load_1 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln249"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %icmp_ln252 = icmp eq i32 %nf_assign_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:4  %sf_1_load = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:5  br i1 %icmp_ln252, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
:0  %tmp_V_load = load i8* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
:1  %tmp_V_1_load = load i8* %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_V_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
:2  %tmp_V_2_load = load i8* %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
:3  %tmp_V_4_load = load i8* %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_4_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
:4  %tmp_V_5_load = load i8* %tmp_V_5

]]></Node>
<StgValue><ssdm name="tmp_V_5_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
:5  %tmp_V_6_load = load i8* %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_V_6_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
:6  %tmp_V_7_load = load i8* %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_V_7_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
:7  %tmp_V_8_load = load i8* %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_8_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
:8  %tmp_V_9_load = load i8* %tmp_V_9

]]></Node>
<StgValue><ssdm name="tmp_V_9_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
:9  %tmp_V_10_load = load i8* %tmp_V_10

]]></Node>
<StgValue><ssdm name="tmp_V_10_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:10  %tmp_V_11_load = load i8* %tmp_V_11

]]></Node>
<StgValue><ssdm name="tmp_V_11_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:11  %tmp_V_12_load = load i8* %tmp_V_12

]]></Node>
<StgValue><ssdm name="tmp_V_12_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:12  %tmp_V_13_load = load i8* %tmp_V_13

]]></Node>
<StgValue><ssdm name="tmp_V_13_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:13  %tmp_V_14_load = load i8* %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_V_14_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:14  %tmp_V_15_load = load i8* %tmp_V_15

]]></Node>
<StgValue><ssdm name="tmp_V_15_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:15  %tmp_V_16_load = load i8* %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V_16_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:16  %tmp_V_17_load = load i8* %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V_17_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
:17  %tmp_V_18_load = load i8* %tmp_V_18

]]></Node>
<StgValue><ssdm name="tmp_V_18_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:18  %tmp_V_19_load = load i8* %tmp_V_19

]]></Node>
<StgValue><ssdm name="tmp_V_19_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:19  %tmp_V_20_load = load i8* %tmp_V_20

]]></Node>
<StgValue><ssdm name="tmp_V_20_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
:20  %tmp_V_21_load = load i8* %tmp_V_21

]]></Node>
<StgValue><ssdm name="tmp_V_21_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
:21  %tmp_V_22_load = load i8* %tmp_V_22

]]></Node>
<StgValue><ssdm name="tmp_V_22_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
:22  %tmp_V_23_load = load i8* %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V_23_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
:23  %tmp_V_24_load = load i8* %tmp_V_24

]]></Node>
<StgValue><ssdm name="tmp_V_24_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
:24  %tmp_V_25_load = load i8* %tmp_V_25

]]></Node>
<StgValue><ssdm name="tmp_V_25_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:25  %tmp_V_26_load = load i8* %tmp_V_26

]]></Node>
<StgValue><ssdm name="tmp_V_26_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
:26  %tmp_V_27_load = load i8* %tmp_V_27

]]></Node>
<StgValue><ssdm name="tmp_V_27_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32">
<![CDATA[
:27  %trunc_ln321_1 = trunc i32 %sf_1_load to i5

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="5">
<![CDATA[
:28  %inElem_V_1 = call i8 @_ssdm_op_Mux.ap_auto.27i8.i5(i8 %tmp_V_load, i8 %tmp_V_1_load, i8 %tmp_V_2_load, i8 %tmp_V_4_load, i8 %tmp_V_5_load, i8 %tmp_V_6_load, i8 %tmp_V_7_load, i8 %tmp_V_8_load, i8 %tmp_V_9_load, i8 %tmp_V_10_load, i8 %tmp_V_11_load, i8 %tmp_V_12_load, i8 %tmp_V_13_load, i8 %tmp_V_14_load, i8 %tmp_V_15_load, i8 %tmp_V_16_load, i8 %tmp_V_17_load, i8 %tmp_V_18_load, i8 %tmp_V_19_load, i8 %tmp_V_20_load, i8 %tmp_V_21_load, i8 %tmp_V_22_load, i8 %tmp_V_23_load, i8 %tmp_V_24_load, i8 %tmp_V_25_load, i8 %tmp_V_26_load, i8 %tmp_V_27_load, i5 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="inElem_V_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_30 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32">
<![CDATA[
:1  %trunc_ln321 = trunc i32 %sf_1_load to i5

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0">
<![CDATA[
:2  switch i5 %trunc_ln321, label %branch26 [
    i5 0, label %.hls_label_6_crit_edge
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln256"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:0  store i8 %tmp_V_30, i8* %tmp_V_26

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %tmp_V_30, i8* %tmp_V_25

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:0  store i8 %tmp_V_30, i8* %tmp_V_24

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:0  store i8 %tmp_V_30, i8* %tmp_V_23

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21:0  store i8 %tmp_V_30, i8* %tmp_V_22

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:0  store i8 %tmp_V_30, i8* %tmp_V_21

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19:0  store i8 %tmp_V_30, i8* %tmp_V_20

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18:0  store i8 %tmp_V_30, i8* %tmp_V_19

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  store i8 %tmp_V_30, i8* %tmp_V_18

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16:0  store i8 %tmp_V_30, i8* %tmp_V_17

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:0  store i8 %tmp_V_30, i8* %tmp_V_16

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14:0  store i8 %tmp_V_30, i8* %tmp_V_15

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 %tmp_V_30, i8* %tmp_V_14

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 %tmp_V_30, i8* %tmp_V_13

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 %tmp_V_30, i8* %tmp_V_12

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 %tmp_V_30, i8* %tmp_V_11

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 %tmp_V_30, i8* %tmp_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %tmp_V_30, i8* %tmp_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 %tmp_V_30, i8* %tmp_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:0  store i8 %tmp_V_30, i8* %tmp_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5:0  store i8 %tmp_V_30, i8* %tmp_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:0  store i8 %tmp_V_30, i8* %tmp_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 %tmp_V_30, i8* %tmp_V_4

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 %tmp_V_30, i8* %tmp_V_2

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 %tmp_V_30, i8* %tmp_V_1

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.hls_label_6_crit_edge:0  store i8 %tmp_V_30, i8* %tmp_V

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.hls_label_6_crit_edge:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %tmp_V_30, i8* %tmp_V_27

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:3  %sf_1_load_1 = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:4  %tmp_V_31 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %weight_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="8">
<![CDATA[
hls_label_6:5  %trunc_ln647 = trunc i8 %tmp_V_31 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:6  %w_m_weights_1_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V_31, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="w_m_weights_1_V"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:7  %icmp_ln271 = icmp eq i32 %sf_1_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:25  %sf = add i32 1, %sf_1_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:26  %icmp_ln289 = icmp eq i32 %sf, 27

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_6:29  br i1 %icmp_ln289, label %.preheader13.0, label %hls_label_6.hls_label_0_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_6.hls_label_0_end_crit_edge:0  store i32 %sf, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6.hls_label_0_end_crit_edge:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader13.0:190  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0" op_40_bw="8" op_41_bw="0" op_42_bw="8" op_43_bw="0" op_44_bw="8" op_45_bw="0" op_46_bw="8" op_47_bw="0" op_48_bw="8" op_49_bw="0" op_50_bw="8" op_51_bw="0" op_52_bw="8" op_53_bw="0" op_54_bw="8" op_55_bw="0">
<![CDATA[
hls_label_6:0  %p_Val2_s = phi i8 [ %inElem_V_1, %3 ], [ %tmp_V_30, %branch26 ], [ %tmp_V_30, %branch25 ], [ %tmp_V_30, %branch24 ], [ %tmp_V_30, %branch23 ], [ %tmp_V_30, %branch22 ], [ %tmp_V_30, %branch21 ], [ %tmp_V_30, %branch20 ], [ %tmp_V_30, %branch19 ], [ %tmp_V_30, %branch18 ], [ %tmp_V_30, %branch17 ], [ %tmp_V_30, %branch16 ], [ %tmp_V_30, %branch15 ], [ %tmp_V_30, %branch14 ], [ %tmp_V_30, %branch13 ], [ %tmp_V_30, %branch12 ], [ %tmp_V_30, %branch11 ], [ %tmp_V_30, %branch10 ], [ %tmp_V_30, %branch9 ], [ %tmp_V_30, %branch8 ], [ %tmp_V_30, %branch7 ], [ %tmp_V_30, %branch6 ], [ %tmp_V_30, %branch5 ], [ %tmp_V_30, %branch4 ], [ %tmp_V_30, %branch3 ], [ %tmp_V_30, %branch2 ], [ %tmp_V_30, %branch1 ], [ %tmp_V_30, %.hls_label_6_crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:11  %sext_ln215 = sext i4 %trunc_ln647 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="8">
<![CDATA[
hls_label_6:12  %sext_ln215_1 = sext i8 %p_Val2_s to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:13  %mul_ln1352 = mul i12 %sext_ln215_1, %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:19  %sext_ln215_2 = sext i4 %w_m_weights_1_V to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:20  %mul_ln1352_1 = mul i12 %sext_ln215_1, %sext_ln215_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13.0:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
.preheader13.0:1  %zext_ln186 = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:2  %threshs_m_thresholds_28 = getelementptr [32 x i16]* @threshs_m_thresholds_27, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_28"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:3  %threshs_m_thresholds_29 = load i16* %threshs_m_thresholds_28, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_29"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:7  %threshs_m_thresholds_30 = getelementptr [32 x i16]* @threshs_m_thresholds_26, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_30"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:8  %threshs_m_thresholds_31 = load i16* %threshs_m_thresholds_30, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_31"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:12  %threshs_m_thresholds_32 = getelementptr [32 x i16]* @threshs_m_thresholds_21, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_32"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:13  %threshs_m_thresholds_33 = load i16* %threshs_m_thresholds_32, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_33"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:17  %threshs_m_thresholds_34 = getelementptr [32 x i16]* @threshs_m_thresholds_20, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_34"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:18  %threshs_m_thresholds_35 = load i16* %threshs_m_thresholds_34, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_35"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:22  %threshs_m_thresholds_36 = getelementptr [32 x i16]* @threshs_m_thresholds_19, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_36"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:23  %threshs_m_thresholds_37 = load i16* %threshs_m_thresholds_36, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_37"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:27  %threshs_m_thresholds_38 = getelementptr [32 x i16]* @threshs_m_thresholds_18, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_38"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:28  %threshs_m_thresholds_39 = load i16* %threshs_m_thresholds_38, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_39"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:32  %threshs_m_thresholds_40 = getelementptr [32 x i16]* @threshs_m_thresholds_17, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_40"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:33  %threshs_m_thresholds_41 = load i16* %threshs_m_thresholds_40, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_41"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:37  %threshs_m_thresholds_42 = getelementptr [32 x i16]* @threshs_m_thresholds_16, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_42"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:38  %threshs_m_thresholds_43 = load i16* %threshs_m_thresholds_42, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_43"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:42  %threshs_m_thresholds_44 = getelementptr [32 x i16]* @threshs_m_thresholds_15, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_44"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:43  %threshs_m_thresholds_45 = load i16* %threshs_m_thresholds_44, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_45"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:47  %threshs_m_thresholds_46 = getelementptr [32 x i16]* @threshs_m_thresholds_14, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_46"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:48  %threshs_m_thresholds_47 = load i16* %threshs_m_thresholds_46, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_47"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:52  %threshs_m_thresholds_48 = getelementptr [32 x i16]* @threshs_m_thresholds_25, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_48"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:53  %threshs_m_thresholds_49 = load i16* %threshs_m_thresholds_48, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_49"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:57  %threshs_m_thresholds_50 = getelementptr [32 x i16]* @threshs_m_thresholds_24, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_50"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:58  %threshs_m_thresholds_51 = load i16* %threshs_m_thresholds_50, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_51"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:62  %threshs_m_thresholds_52 = getelementptr [32 x i16]* @threshs_m_thresholds_23, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_52"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:63  %threshs_m_thresholds_53 = load i16* %threshs_m_thresholds_52, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_53"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:67  %threshs_m_thresholds_54 = getelementptr [32 x i16]* @threshs_m_thresholds_22, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_54"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:68  %threshs_m_thresholds_55 = load i16* %threshs_m_thresholds_54, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_55"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:93  %threshs_m_thresholds_56 = getelementptr [32 x i16]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_56"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:94  %threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_57"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:98  %threshs_m_thresholds_58 = getelementptr [32 x i16]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_58"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:99  %threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_59"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:103  %threshs_m_thresholds_60 = getelementptr [32 x i16]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_60"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:104  %threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_61"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:108  %threshs_m_thresholds_62 = getelementptr [32 x i16]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_62"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:109  %threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_63"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:113  %threshs_m_thresholds_64 = getelementptr [32 x i16]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_64"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:114  %threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_65"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:118  %threshs_m_thresholds_66 = getelementptr [32 x i16]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_66"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:119  %threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_67"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:123  %threshs_m_thresholds_68 = getelementptr [32 x i16]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_68"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:124  %threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_69"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:128  %threshs_m_thresholds_70 = getelementptr [32 x i16]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_70"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:129  %threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_71"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:133  %threshs_m_thresholds_72 = getelementptr [32 x i16]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_72"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:134  %threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_73"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:138  %threshs_m_thresholds_74 = getelementptr [32 x i16]* @threshs_m_thresholds, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_74"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:139  %threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_75"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:143  %threshs_m_thresholds_76 = getelementptr [32 x i16]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_76"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:144  %threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_77"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:148  %threshs_m_thresholds_78 = getelementptr [32 x i16]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_78"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:149  %threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_79"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:153  %threshs_m_thresholds_80 = getelementptr [32 x i16]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_80"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:154  %threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_81"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0:158  %threshs_m_thresholds_82 = getelementptr [32 x i16]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_82"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:159  %threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_83"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0:186  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0:187  %icmp_ln301 = icmp eq i32 %nf, 32

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13.0:188  %select_ln301 = select i1 %icmp_ln301, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="select_ln301"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
.preheader13.0:189  store i32 %select_ln301, i32* %nf_assign

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:1  %accu_V_0_0_0_load = load i16* %accu_V_0_0_0

]]></Node>
<StgValue><ssdm name="accu_V_0_0_0_load"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:2  %accu_V_0_1_0_load = load i16* %accu_V_0_1_0

]]></Node>
<StgValue><ssdm name="accu_V_0_1_0_load"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:8  %select_ln271 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln271"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:9  %select_ln271_1 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:10  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:14  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="12">
<![CDATA[
hls_label_6:15  %sext_ln700 = sext i12 %mul_ln1352 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:16  %accu_0_0_V = add i16 %sext_ln700, %select_ln271_1

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:18  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:21  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_1, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="12">
<![CDATA[
hls_label_6:22  %sext_ln700_1 = sext i12 %mul_ln1352_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:23  %accu_0_1_V = add i16 %sext_ln700_1, %select_ln271

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:24  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:27  store i16 %accu_0_1_V, i16* %accu_V_0_1_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:28  store i16 %accu_0_0_V, i16* %accu_V_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:3  %threshs_m_thresholds_29 = load i16* %threshs_m_thresholds_28, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_29"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:4  %icmp_ln899 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_29

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:8  %threshs_m_thresholds_31 = load i16* %threshs_m_thresholds_30, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_31"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:9  %icmp_ln899_1 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_31

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:13  %threshs_m_thresholds_33 = load i16* %threshs_m_thresholds_32, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_33"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:14  %icmp_ln899_2 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_33

]]></Node>
<StgValue><ssdm name="icmp_ln899_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:18  %threshs_m_thresholds_35 = load i16* %threshs_m_thresholds_34, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_35"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:19  %icmp_ln899_3 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_35

]]></Node>
<StgValue><ssdm name="icmp_ln899_3"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:23  %threshs_m_thresholds_37 = load i16* %threshs_m_thresholds_36, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_37"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:24  %icmp_ln899_4 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_37

]]></Node>
<StgValue><ssdm name="icmp_ln899_4"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:28  %threshs_m_thresholds_39 = load i16* %threshs_m_thresholds_38, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_39"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:29  %icmp_ln899_5 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_39

]]></Node>
<StgValue><ssdm name="icmp_ln899_5"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:33  %threshs_m_thresholds_41 = load i16* %threshs_m_thresholds_40, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_41"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:34  %icmp_ln899_6 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_41

]]></Node>
<StgValue><ssdm name="icmp_ln899_6"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:38  %threshs_m_thresholds_43 = load i16* %threshs_m_thresholds_42, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_43"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:39  %icmp_ln899_7 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_43

]]></Node>
<StgValue><ssdm name="icmp_ln899_7"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:40  %xor_ln899_7 = xor i1 %icmp_ln899_7, true

]]></Node>
<StgValue><ssdm name="xor_ln899_7"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:41  %zext_ln186_7 = zext i1 %xor_ln899_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_7"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:43  %threshs_m_thresholds_45 = load i16* %threshs_m_thresholds_44, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_45"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:44  %icmp_ln899_8 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_45

]]></Node>
<StgValue><ssdm name="icmp_ln899_8"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:45  %xor_ln899_8 = xor i1 %icmp_ln899_8, true

]]></Node>
<StgValue><ssdm name="xor_ln899_8"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:46  %zext_ln186_8 = zext i1 %xor_ln899_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_8"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:48  %threshs_m_thresholds_47 = load i16* %threshs_m_thresholds_46, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_47"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:49  %icmp_ln899_9 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_47

]]></Node>
<StgValue><ssdm name="icmp_ln899_9"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:50  %xor_ln899_9 = xor i1 %icmp_ln899_9, true

]]></Node>
<StgValue><ssdm name="xor_ln899_9"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:51  %zext_ln186_9 = zext i1 %xor_ln899_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_9"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:53  %threshs_m_thresholds_49 = load i16* %threshs_m_thresholds_48, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_49"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:54  %icmp_ln899_10 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_49

]]></Node>
<StgValue><ssdm name="icmp_ln899_10"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:58  %threshs_m_thresholds_51 = load i16* %threshs_m_thresholds_50, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_51"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:59  %icmp_ln899_11 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_51

]]></Node>
<StgValue><ssdm name="icmp_ln899_11"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:63  %threshs_m_thresholds_53 = load i16* %threshs_m_thresholds_52, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_53"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:64  %icmp_ln899_12 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_53

]]></Node>
<StgValue><ssdm name="icmp_ln899_12"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:68  %threshs_m_thresholds_55 = load i16* %threshs_m_thresholds_54, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_55"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:69  %icmp_ln899_13 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_55

]]></Node>
<StgValue><ssdm name="icmp_ln899_13"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:82  %add_ln700_6 = add i2 %zext_ln186_8, %zext_ln186_9

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:83  %add_ln700_7 = add i2 %add_ln700_6, %zext_ln186_7

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:94  %threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_57"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:95  %icmp_ln899_14 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_57

]]></Node>
<StgValue><ssdm name="icmp_ln899_14"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:99  %threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_59"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:100  %icmp_ln899_15 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_59

]]></Node>
<StgValue><ssdm name="icmp_ln899_15"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:104  %threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_61"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:105  %icmp_ln899_16 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_61

]]></Node>
<StgValue><ssdm name="icmp_ln899_16"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:109  %threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_63"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:110  %icmp_ln899_17 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_63

]]></Node>
<StgValue><ssdm name="icmp_ln899_17"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:114  %threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_65"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:115  %icmp_ln899_18 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_65

]]></Node>
<StgValue><ssdm name="icmp_ln899_18"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:119  %threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_67"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:120  %icmp_ln899_19 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_67

]]></Node>
<StgValue><ssdm name="icmp_ln899_19"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:124  %threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_69"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:125  %icmp_ln899_20 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_69

]]></Node>
<StgValue><ssdm name="icmp_ln899_20"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:129  %threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_71"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:130  %icmp_ln899_21 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_71

]]></Node>
<StgValue><ssdm name="icmp_ln899_21"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:131  %xor_ln899_21 = xor i1 %icmp_ln899_21, true

]]></Node>
<StgValue><ssdm name="xor_ln899_21"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:132  %zext_ln186_19 = zext i1 %xor_ln899_21 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_19"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:134  %threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_73"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:135  %icmp_ln899_22 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_73

]]></Node>
<StgValue><ssdm name="icmp_ln899_22"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:136  %xor_ln899_22 = xor i1 %icmp_ln899_22, true

]]></Node>
<StgValue><ssdm name="xor_ln899_22"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:137  %zext_ln186_20 = zext i1 %xor_ln899_22 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_20"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:139  %threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_75"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:140  %icmp_ln899_23 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_75

]]></Node>
<StgValue><ssdm name="icmp_ln899_23"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:141  %xor_ln899_23 = xor i1 %icmp_ln899_23, true

]]></Node>
<StgValue><ssdm name="xor_ln899_23"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:142  %zext_ln186_21 = zext i1 %xor_ln899_23 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_21"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:144  %threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_77"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:145  %icmp_ln899_24 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_77

]]></Node>
<StgValue><ssdm name="icmp_ln899_24"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:149  %threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_79"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:150  %icmp_ln899_25 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_79

]]></Node>
<StgValue><ssdm name="icmp_ln899_25"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:154  %threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_81"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:155  %icmp_ln899_26 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_81

]]></Node>
<StgValue><ssdm name="icmp_ln899_26"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="5">
<![CDATA[
.preheader13.0:159  %threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_83"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader13.0:160  %icmp_ln899_27 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_83

]]></Node>
<StgValue><ssdm name="icmp_ln899_27"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:173  %add_ln700_19 = add i2 %zext_ln186_20, %zext_ln186_21

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:174  %add_ln700_20 = add i2 %add_ln700_19, %zext_ln186_19

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:5  %xor_ln899 = xor i1 %icmp_ln899, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader13.0:6  %select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:10  %xor_ln899_1 = xor i1 %icmp_ln899_1, true

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:11  %zext_ln186_1 = zext i1 %xor_ln899_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:15  %xor_ln899_2 = xor i1 %icmp_ln899_2, true

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:16  %zext_ln186_2 = zext i1 %xor_ln899_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:20  %xor_ln899_3 = xor i1 %icmp_ln899_3, true

]]></Node>
<StgValue><ssdm name="xor_ln899_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:21  %zext_ln186_3 = zext i1 %xor_ln899_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:25  %xor_ln899_4 = xor i1 %icmp_ln899_4, true

]]></Node>
<StgValue><ssdm name="xor_ln899_4"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:26  %zext_ln186_4 = zext i1 %xor_ln899_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:30  %xor_ln899_5 = xor i1 %icmp_ln899_5, true

]]></Node>
<StgValue><ssdm name="xor_ln899_5"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:31  %zext_ln186_5 = zext i1 %xor_ln899_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_5"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:35  %xor_ln899_6 = xor i1 %icmp_ln899_6, true

]]></Node>
<StgValue><ssdm name="xor_ln899_6"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:36  %zext_ln186_6 = zext i1 %xor_ln899_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_6"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:55  %xor_ln899_10 = xor i1 %icmp_ln899_10, true

]]></Node>
<StgValue><ssdm name="xor_ln899_10"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:56  %zext_ln186_10 = zext i1 %xor_ln899_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_10"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:60  %xor_ln899_11 = xor i1 %icmp_ln899_11, true

]]></Node>
<StgValue><ssdm name="xor_ln899_11"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:61  %zext_ln186_11 = zext i1 %xor_ln899_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_11"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:65  %xor_ln899_12 = xor i1 %icmp_ln899_12, true

]]></Node>
<StgValue><ssdm name="xor_ln899_12"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:66  %zext_ln186_12 = zext i1 %xor_ln899_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_12"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:70  %xor_ln899_13 = xor i1 %icmp_ln899_13, true

]]></Node>
<StgValue><ssdm name="xor_ln899_13"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:71  %zext_ln700 = zext i1 %xor_ln899_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:72  %add_ln700 = add i2 %zext_ln186_1, %zext_ln186_2

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="2">
<![CDATA[
.preheader13.0:73  %zext_ln700_1 = zext i2 %add_ln700 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13.0:74  %add_ln700_1 = add i4 %zext_ln700_1, %select_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:75  %add_ln700_2 = add i2 %zext_ln186_3, %zext_ln186_4

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:76  %zext_ln700_2 = zext i2 %add_ln700_2 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:77  %add_ln700_3 = add i2 %zext_ln186_5, %zext_ln186_6

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:78  %zext_ln700_3 = zext i2 %add_ln700_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.0:79  %add_ln700_4 = add i3 %zext_ln700_3, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="3">
<![CDATA[
.preheader13.0:80  %zext_ln700_4 = zext i3 %add_ln700_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13.0:81  %add_ln700_5 = add i4 %zext_ln700_4, %add_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:84  %zext_ln700_5 = zext i2 %add_ln700_7 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:85  %add_ln700_8 = add i2 %zext_ln186_10, %zext_ln186_11

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:86  %zext_ln700_6 = zext i2 %add_ln700_8 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:87  %add_ln700_9 = add i2 %zext_ln186_12, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:88  %zext_ln700_7 = zext i2 %add_ln700_9 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.0:89  %add_ln700_10 = add i3 %zext_ln700_7, %zext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.0:90  %add_ln700_11 = add i3 %add_ln700_10, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="3">
<![CDATA[
.preheader13.0:91  %zext_ln700_8 = zext i3 %add_ln700_11 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13.0:92  %add_ln700_12 = add i4 %zext_ln700_8, %add_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:96  %xor_ln899_14 = xor i1 %icmp_ln899_14, true

]]></Node>
<StgValue><ssdm name="xor_ln899_14"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader13.0:97  %select_ln700_1 = select i1 %xor_ln899_14, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:101  %xor_ln899_15 = xor i1 %icmp_ln899_15, true

]]></Node>
<StgValue><ssdm name="xor_ln899_15"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:102  %zext_ln186_13 = zext i1 %xor_ln899_15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_13"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:106  %xor_ln899_16 = xor i1 %icmp_ln899_16, true

]]></Node>
<StgValue><ssdm name="xor_ln899_16"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:107  %zext_ln186_14 = zext i1 %xor_ln899_16 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_14"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:111  %xor_ln899_17 = xor i1 %icmp_ln899_17, true

]]></Node>
<StgValue><ssdm name="xor_ln899_17"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:112  %zext_ln186_15 = zext i1 %xor_ln899_17 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_15"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:116  %xor_ln899_18 = xor i1 %icmp_ln899_18, true

]]></Node>
<StgValue><ssdm name="xor_ln899_18"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:117  %zext_ln186_16 = zext i1 %xor_ln899_18 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_16"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:121  %xor_ln899_19 = xor i1 %icmp_ln899_19, true

]]></Node>
<StgValue><ssdm name="xor_ln899_19"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:122  %zext_ln186_17 = zext i1 %xor_ln899_19 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_17"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:126  %xor_ln899_20 = xor i1 %icmp_ln899_20, true

]]></Node>
<StgValue><ssdm name="xor_ln899_20"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:127  %zext_ln186_18 = zext i1 %xor_ln899_20 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_18"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:146  %xor_ln899_24 = xor i1 %icmp_ln899_24, true

]]></Node>
<StgValue><ssdm name="xor_ln899_24"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:147  %zext_ln186_22 = zext i1 %xor_ln899_24 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_22"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:151  %xor_ln899_25 = xor i1 %icmp_ln899_25, true

]]></Node>
<StgValue><ssdm name="xor_ln899_25"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:152  %zext_ln186_23 = zext i1 %xor_ln899_25 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_23"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:156  %xor_ln899_26 = xor i1 %icmp_ln899_26, true

]]></Node>
<StgValue><ssdm name="xor_ln899_26"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:157  %zext_ln186_24 = zext i1 %xor_ln899_26 to i2

]]></Node>
<StgValue><ssdm name="zext_ln186_24"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13.0:161  %xor_ln899_27 = xor i1 %icmp_ln899_27, true

]]></Node>
<StgValue><ssdm name="xor_ln899_27"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="1">
<![CDATA[
.preheader13.0:162  %zext_ln700_9 = zext i1 %xor_ln899_27 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:163  %add_ln700_13 = add i2 %zext_ln186_13, %zext_ln186_14

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="2">
<![CDATA[
.preheader13.0:164  %zext_ln700_10 = zext i2 %add_ln700_13 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13.0:165  %add_ln700_14 = add i4 %zext_ln700_10, %select_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:166  %add_ln700_15 = add i2 %zext_ln186_15, %zext_ln186_16

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:167  %zext_ln700_11 = zext i2 %add_ln700_15 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:168  %add_ln700_16 = add i2 %zext_ln186_17, %zext_ln186_18

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:169  %zext_ln700_12 = zext i2 %add_ln700_16 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.0:170  %add_ln700_17 = add i3 %zext_ln700_12, %zext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="3">
<![CDATA[
.preheader13.0:171  %zext_ln700_13 = zext i3 %add_ln700_17 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13.0:172  %add_ln700_18 = add i4 %zext_ln700_13, %add_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:175  %zext_ln700_14 = zext i2 %add_ln700_20 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:176  %add_ln700_21 = add i2 %zext_ln186_22, %zext_ln186_23

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:177  %zext_ln700_15 = zext i2 %add_ln700_21 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13.0:178  %add_ln700_22 = add i2 %zext_ln186_24, %zext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="2">
<![CDATA[
.preheader13.0:179  %zext_ln700_16 = zext i2 %add_ln700_22 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.0:180  %add_ln700_23 = add i3 %zext_ln700_16, %zext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.0:181  %add_ln700_24 = add i3 %add_ln700_23, %zext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="3">
<![CDATA[
.preheader13.0:182  %zext_ln700_17 = zext i3 %add_ln700_24 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13.0:183  %add_ln700_25 = add i4 %zext_ln700_17, %add_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader13.0:184  %tmp_V_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln700_25, i4 %add_ln700_12)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader13.0:185  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %tmp_V_3)

]]></Node>
<StgValue><ssdm name="write_ln297"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.0:191  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln307"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
