Fitter report for music
Mon Jul 07 22:27:40 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |music|music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 07 22:27:40 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; music                                       ;
; Top-level Entity Name              ; music                                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 187 / 10,320 ( 2 % )                        ;
;     Total combinational functions  ; 185 / 10,320 ( 2 % )                        ;
;     Dedicated logic registers      ; 115 / 10,320 ( 1 % )                        ;
; Total registers                    ; 115                                         ;
; Total pins                         ; 12 / 92 ( 13 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,120 / 423,936 ( 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-24       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; been      ; Missing drive strength and slew rate ;
; seg[0]    ; Missing drive strength and slew rate ;
; seg[1]    ; Missing drive strength and slew rate ;
; seg[2]    ; Missing drive strength and slew rate ;
; seg[3]    ; Missing drive strength and slew rate ;
; seg[4]    ; Missing drive strength and slew rate ;
; seg[5]    ; Missing drive strength and slew rate ;
; seg[6]    ; Missing drive strength and slew rate ;
; led_flash ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 340 ) ; 0.00 % ( 0 / 340 )         ; 0.00 % ( 0 / 340 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 340 ) ; 0.00 % ( 0 / 340 )         ; 0.00 % ( 0 / 340 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 330 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/QuartusDate/keshe1/music/output_files/music.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 187 / 10,320 ( 2 % )    ;
;     -- Combinational with no register       ; 72                      ;
;     -- Register only                        ; 2                       ;
;     -- Combinational with a register        ; 113                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 71                      ;
;     -- 3 input functions                    ; 13                      ;
;     -- <=2 input functions                  ; 101                     ;
;     -- Register only                        ; 2                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 103                     ;
;     -- arithmetic mode                      ; 82                      ;
;                                             ;                         ;
; Total registers*                            ; 115 / 10,732 ( 1 % )    ;
;     -- Dedicated logic registers            ; 115 / 10,320 ( 1 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 15 / 645 ( 2 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 12 / 92 ( 13 % )        ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 1 / 46 ( 2 % )          ;
; Total block memory bits                     ; 5,120 / 423,936 ( 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 423,936 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 2 / 10 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%            ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%            ;
; Maximum fan-out                             ; 117                     ;
; Highest non-global fan-out                  ; 117                     ;
; Total fan-out                               ; 1054                    ;
; Average fan-out                             ; 3.11                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 187 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 72                  ; 0                              ;
;     -- Register only                        ; 2                   ; 0                              ;
;     -- Combinational with a register        ; 113                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 71                  ; 0                              ;
;     -- 3 input functions                    ; 13                  ; 0                              ;
;     -- <=2 input functions                  ; 101                 ; 0                              ;
;     -- Register only                        ; 2                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 103                 ; 0                              ;
;     -- arithmetic mode                      ; 82                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 115                 ; 0                              ;
;     -- Dedicated logic registers            ; 115 / 10320 ( 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 15 / 645 ( 2 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 12                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 5120                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 46 ( 2 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1049                ; 5                              ;
;     -- Registered Connections               ; 290                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 0                              ;
;     -- Output Ports                         ; 9                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; btn       ; 60    ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk_20mhz ; 23    ; 1        ; 0            ; 11           ; 7            ; 6                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n     ; 65    ; 4        ; 28           ; 0            ; 21           ; 117                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; been      ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_flash ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[0]    ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[1]    ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[2]    ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[3]    ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[4]    ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[5]    ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[6]    ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; seg[4]                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; seg[3]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 3 / 14 ( 21 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 7 / 12 ( 58 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk_20mhz                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; been                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; led_flash                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; btn                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+--------------+
; |music                                    ; 187 (50)    ; 115 (33)                  ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 12   ; 0            ; 72 (17)      ; 2 (1)             ; 113 (32)         ; |music                                                                                ; work         ;
;    |debounce:u_debounce|                  ; 32 (32)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 21 (21)          ; |music|debounce:u_debounce                                                            ; work         ;
;    |lev_ctl:u_lev_ctl|                    ; 28 (28)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 11 (11)          ; |music|lev_ctl:u_lev_ctl                                                              ; work         ;
;    |music_mem:u_music_mem|                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |music|music_mem:u_music_mem                                                          ; work         ;
;       |altsyncram:note_rom_rtl_0|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |music|music_mem:u_music_mem|altsyncram:note_rom_rtl_0                                ; work         ;
;          |altsyncram_b271:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |music|music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated ; work         ;
;    |shuma:u_shuma|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |music|shuma:u_shuma                                                                  ; work         ;
;    |speed_ctrl:u_speed_ctrl|              ; 53 (53)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 36 (36)          ; |music|speed_ctrl:u_speed_ctrl                                                        ; work         ;
;    |wave_gen:u_wave_gen|                  ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 12 (12)          ; |music|wave_gen:u_wave_gen                                                            ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; been      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_flash ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk_20mhz ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; btn       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                            ;
+---------------------------------------------+-------------------+---------+
; Source Pin / Fanout                         ; Pad To Core Index ; Setting ;
+---------------------------------------------+-------------------+---------+
; rst_n                                       ;                   ;         ;
;      - led_flash_reg                        ; 1                 ; 6       ;
;      - clk_1mhz                             ; 1                 ; 6       ;
;      - state[0]                             ; 1                 ; 6       ;
;      - state[1]                             ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[0]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[1]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[2]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[3]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[4]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[5]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[6]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[7]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[8]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[9]    ; 1                 ; 6       ;
;      - lev_ctl:u_lev_ctl|wave_cnt_max[10]   ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|been             ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[0]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[1]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[2]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[3]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[4]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[5]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[6]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[7]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[8]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[0]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[1]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[2]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[3]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[4]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[5]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[6]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[7]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[8]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[9]       ; 1                 ; 6       ;
;      - wave_gen:u_wave_gen|div_cnt[10]      ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[0]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[1]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[2]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[3]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[4]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[5]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[6]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[7]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[8]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[9]  ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[10] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[11] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[12] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[13] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[14] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[15] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[16] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[17] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[18] ; 1                 ; 6       ;
;      - debounce:u_debounce|debounce_cnt[19] ; 1                 ; 6       ;
;      - flash_counter[0]                     ; 1                 ; 6       ;
;      - flash_counter[1]                     ; 1                 ; 6       ;
;      - flash_counter[2]                     ; 1                 ; 6       ;
;      - flash_counter[3]                     ; 1                 ; 6       ;
;      - flash_counter[4]                     ; 1                 ; 6       ;
;      - flash_counter[5]                     ; 1                 ; 6       ;
;      - flash_counter[6]                     ; 1                 ; 6       ;
;      - flash_counter[7]                     ; 1                 ; 6       ;
;      - flash_counter[8]                     ; 1                 ; 6       ;
;      - flash_counter[9]                     ; 1                 ; 6       ;
;      - flash_counter[10]                    ; 1                 ; 6       ;
;      - flash_counter[11]                    ; 1                 ; 6       ;
;      - flash_counter[12]                    ; 1                 ; 6       ;
;      - flash_counter[13]                    ; 1                 ; 6       ;
;      - flash_counter[14]                    ; 1                 ; 6       ;
;      - flash_counter[15]                    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|cnt[9]       ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[0]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[1]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[2]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[3]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[4]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[5]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[6]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[7]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[8]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[9]     ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[10]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[11]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[12]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[13]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[14]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[15]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[16]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[17]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[18]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[19]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[20]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[21]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[22]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[23]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[24]    ; 1                 ; 6       ;
;      - speed_ctrl:u_speed_ctrl|count[25]    ; 1                 ; 6       ;
;      - Mux1~1                               ; 1                 ; 6       ;
;      - note_changed                         ; 1                 ; 6       ;
;      - music_mem:u_music_mem|note_rom~0     ; 1                 ; 6       ;
;      - clk_div[0]                           ; 1                 ; 6       ;
;      - clk_div[2]                           ; 1                 ; 6       ;
;      - clk_div[1]                           ; 1                 ; 6       ;
;      - clk_div[4]                           ; 1                 ; 6       ;
;      - clk_div[3]                           ; 1                 ; 6       ;
;      - debounce:u_debounce|btn_ff1          ; 1                 ; 6       ;
;      - debounce:u_debounce|btn_ff2          ; 1                 ; 6       ;
;      - prev_music[1]                        ; 1                 ; 6       ;
;      - prev_music[0]                        ; 1                 ; 6       ;
;      - prev_music[2]                        ; 1                 ; 6       ;
;      - prev_music[3]                        ; 1                 ; 6       ;
;      - prev_music[4]                        ; 1                 ; 6       ;
;      - song_offset[9]                       ; 1                 ; 6       ;
;      - rst_cnt                              ; 1                 ; 6       ;
;      - Equal3~0                             ; 1                 ; 6       ;
; clk_20mhz                                   ;                   ;         ;
; btn                                         ;                   ;         ;
;      - debounce:u_debounce|btn_ff1~0        ; 0                 ; 6       ;
+---------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                      ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk_1mhz                                ; FF_X33_Y12_N23     ; 110     ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; clk_20mhz                               ; PIN_23             ; 6       ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; debounce:u_debounce|always0~0           ; LCCOMB_X21_Y18_N4  ; 20      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; debounce:u_debounce|debounce_cnt[14]~22 ; LCCOMB_X21_Y18_N2  ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; led_flash_reg~5                         ; LCCOMB_X24_Y18_N20 ; 17      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; note_changed                            ; FF_X25_Y18_N31     ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; rst_n                                   ; PIN_65             ; 117     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:u_speed_ctrl|LessThan0~8     ; LCCOMB_X22_Y17_N30 ; 26      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:u_speed_ctrl|cnt[4]~12       ; LCCOMB_X23_Y18_N20 ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:u_speed_ctrl|cnt[4]~13       ; LCCOMB_X22_Y17_N0  ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; wave_gen:u_wave_gen|Equal1~6            ; LCCOMB_X28_Y18_N30 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                       ;
+-----------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name      ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_1mhz  ; FF_X33_Y12_N23 ; 110     ; 13                                   ; Global Clock         ; GCLK6            ; --                        ;
; clk_20mhz ; PIN_23         ; 6       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                       ;
+---------------------------------------------------------------------------------------------+---------+
; Name                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------+---------+
; rst_n~input                                                                                 ; 117     ;
; speed_ctrl:u_speed_ctrl|LessThan0~8                                                         ; 26      ;
; ~GND                                                                                        ; 25      ;
; music_final[2]~2                                                                            ; 21      ;
; music_final[0]~0                                                                            ; 21      ;
; debounce:u_debounce|debounce_cnt[14]~22                                                     ; 20      ;
; debounce:u_debounce|always0~0                                                               ; 20      ;
; music_final[4]~3                                                                            ; 20      ;
; music_final[1]~1                                                                            ; 20      ;
; music_final[3]~4                                                                            ; 19      ;
; led_flash_reg~5                                                                             ; 17      ;
; note_changed                                                                                ; 17      ;
; state[0]                                                                                    ; 14      ;
; state[1]                                                                                    ; 13      ;
; wave_gen:u_wave_gen|Equal1~6                                                                ; 12      ;
; speed_ctrl:u_speed_ctrl|cnt[4]~13                                                           ; 10      ;
; speed_ctrl:u_speed_ctrl|cnt[4]~12                                                           ; 10      ;
; music_mem:u_music_mem|note_rom~0                                                            ; 5       ;
; clk_div[1]                                                                                  ; 4       ;
; debounce:u_debounce|debounce_cnt[0]                                                         ; 4       ;
; debounce:u_debounce|btn_ff1                                                                 ; 3       ;
; clk_div[3]                                                                                  ; 3       ;
; clk_div[4]                                                                                  ; 3       ;
; clk_div[2]                                                                                  ; 3       ;
; clk_div[0]                                                                                  ; 3       ;
; debounce:u_debounce|Equal1~7                                                                ; 3       ;
; speed_ctrl:u_speed_ctrl|count[13]                                                           ; 3       ;
; speed_ctrl:u_speed_ctrl|count[12]                                                           ; 3       ;
; speed_ctrl:u_speed_ctrl|count[7]                                                            ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[9]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[8]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[7]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[6]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[5]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[4]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[3]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[2]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[1]                                                              ; 3       ;
; speed_ctrl:u_speed_ctrl|cnt[0]                                                              ; 3       ;
; debounce:u_debounce|debounce_cnt[19]                                                        ; 3       ;
; debounce:u_debounce|debounce_cnt[18]                                                        ; 3       ;
; debounce:u_debounce|debounce_cnt[17]                                                        ; 3       ;
; speed_ctrl:u_speed_ctrl|Equal0~2                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|LessThan0~5                                                         ; 2       ;
; speed_ctrl:u_speed_ctrl|LessThan0~4                                                         ; 2       ;
; speed_ctrl:u_speed_ctrl|Equal0~0                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|LessThan0~2                                                         ; 2       ;
; rst_cnt                                                                                     ; 2       ;
; Equal1~0                                                                                    ; 2       ;
; debounce:u_debounce|btn_ff2                                                                 ; 2       ;
; debounce:u_debounce|Equal1~5                                                                ; 2       ;
; debounce:u_debounce|Equal1~4                                                                ; 2       ;
; clk_1mhz                                                                                    ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[10]                                                          ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[9]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[8]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[7]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[6]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[5]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[4]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[3]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[2]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[1]                                                           ; 2       ;
; lev_ctl:u_lev_ctl|wave_cnt_max[0]                                                           ; 2       ;
; wave_gen:u_wave_gen|been                                                                    ; 2       ;
; speed_ctrl:u_speed_ctrl|count[3]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[2]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[1]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[0]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[6]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[5]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[4]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[11]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[10]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[9]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[8]                                                            ; 2       ;
; speed_ctrl:u_speed_ctrl|count[17]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[16]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[15]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[14]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[25]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[24]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[23]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[22]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[21]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[20]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[19]                                                           ; 2       ;
; speed_ctrl:u_speed_ctrl|count[18]                                                           ; 2       ;
; flash_counter[14]                                                                           ; 2       ;
; flash_counter[13]                                                                           ; 2       ;
; flash_counter[12]                                                                           ; 2       ;
; flash_counter[11]                                                                           ; 2       ;
; flash_counter[10]                                                                           ; 2       ;
; flash_counter[9]                                                                            ; 2       ;
; flash_counter[8]                                                                            ; 2       ;
; flash_counter[7]                                                                            ; 2       ;
; flash_counter[6]                                                                            ; 2       ;
; flash_counter[5]                                                                            ; 2       ;
; flash_counter[4]                                                                            ; 2       ;
; flash_counter[3]                                                                            ; 2       ;
; flash_counter[2]                                                                            ; 2       ;
; flash_counter[1]                                                                            ; 2       ;
; flash_counter[0]                                                                            ; 2       ;
; flash_counter[15]                                                                           ; 2       ;
; debounce:u_debounce|debounce_cnt[16]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[15]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[14]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[13]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[12]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[11]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[10]                                                        ; 2       ;
; debounce:u_debounce|debounce_cnt[9]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[8]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[7]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[6]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[5]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[4]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[3]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[2]                                                         ; 2       ;
; debounce:u_debounce|debounce_cnt[1]                                                         ; 2       ;
; wave_gen:u_wave_gen|div_cnt[10]                                                             ; 2       ;
; wave_gen:u_wave_gen|div_cnt[8]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[9]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[6]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[7]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[4]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[5]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[2]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[3]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[0]                                                              ; 2       ;
; wave_gen:u_wave_gen|div_cnt[1]                                                              ; 2       ;
; music_mem:u_music_mem|note_rom~0feeder                                                      ; 1       ;
; btn~input                                                                                   ; 1       ;
; debounce:u_debounce|btn_ff1~0                                                               ; 1       ;
; lev_ctl:u_lev_ctl|WideOr10~1                                                                ; 1       ;
; lev_ctl:u_lev_ctl|WideOr10~0                                                                ; 1       ;
; lev_ctl:u_lev_ctl|WideOr7~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr7~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr5~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr5~0                                                                 ; 1       ;
; speed_ctrl:u_speed_ctrl|LessThan0~7                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|LessThan0~6                                                         ; 1       ;
; Equal3~0                                                                                    ; 1       ;
; Equal2~0                                                                                    ; 1       ;
; speed_ctrl:u_speed_ctrl|LessThan0~3                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|Equal0~1                                                            ; 1       ;
; speed_ctrl:u_speed_ctrl|LessThan0~1                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|LessThan0~0                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|Equal1~2                                                            ; 1       ;
; speed_ctrl:u_speed_ctrl|Equal1~1                                                            ; 1       ;
; speed_ctrl:u_speed_ctrl|Equal1~0                                                            ; 1       ;
; clk_div~1                                                                                   ; 1       ;
; clk_div~0                                                                                   ; 1       ;
; song_offset[9]                                                                              ; 1       ;
; note_changed~0                                                                              ; 1       ;
; Equal6~0                                                                                    ; 1       ;
; Equal5~2                                                                                    ; 1       ;
; prev_music[4]                                                                               ; 1       ;
; Equal5~1                                                                                    ; 1       ;
; prev_music[3]                                                                               ; 1       ;
; prev_music[2]                                                                               ; 1       ;
; Equal5~0                                                                                    ; 1       ;
; prev_music[0]                                                                               ; 1       ;
; prev_music[1]                                                                               ; 1       ;
; clk_1mhz~1                                                                                  ; 1       ;
; clk_1mhz~0                                                                                  ; 1       ;
; lev_ctl:u_lev_ctl|WideOr0~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr0~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr1~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr1~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr2~2                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr2~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr2~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr3~2                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr3~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr3~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr4~2                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr4~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr4~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr6~2                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr6~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr6~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr8~2                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr8~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr8~0                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr9~2                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr9~1                                                                 ; 1       ;
; lev_ctl:u_lev_ctl|WideOr9~0                                                                 ; 1       ;
; led_flash_reg~4                                                                             ; 1       ;
; led_flash_reg~3                                                                             ; 1       ;
; led_flash_reg~2                                                                             ; 1       ;
; led_flash_reg~1                                                                             ; 1       ;
; led_flash_reg~0                                                                             ; 1       ;
; Mux1~1                                                                                      ; 1       ;
; debounce:u_debounce|Equal1~6                                                                ; 1       ;
; Mux0~0                                                                                      ; 1       ;
; debounce:u_debounce|Equal1~3                                                                ; 1       ;
; debounce:u_debounce|Equal1~2                                                                ; 1       ;
; debounce:u_debounce|Equal1~1                                                                ; 1       ;
; debounce:u_debounce|Equal1~0                                                                ; 1       ;
; wave_gen:u_wave_gen|been~0                                                                  ; 1       ;
; wave_gen:u_wave_gen|Equal0~2                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal0~1                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal0~0                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal1~5                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal1~4                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal1~3                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal1~2                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal1~1                                                                ; 1       ;
; wave_gen:u_wave_gen|Equal1~0                                                                ; 1       ;
; led_flash_reg                                                                               ; 1       ;
; shuma:u_shuma|Decoder0~0                                                                    ; 1       ;
; Mux1~0                                                                                      ; 1       ;
; speed_ctrl:u_speed_ctrl|count[25]~76                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[24]~75                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[24]~74                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[23]~73                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[23]~72                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[22]~71                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[22]~70                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[21]~69                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[21]~68                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[20]~67                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[20]~66                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[19]~65                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[19]~64                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[18]~63                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[18]~62                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[17]~61                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[17]~60                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[16]~59                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[16]~58                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[15]~57                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[15]~56                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[14]~55                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[14]~54                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[13]~53                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[13]~52                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[12]~51                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[12]~50                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[11]~49                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[11]~48                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[10]~47                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[10]~46                                                        ; 1       ;
; speed_ctrl:u_speed_ctrl|count[9]~45                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[9]~44                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[8]~43                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[8]~42                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[7]~41                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[7]~40                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[6]~39                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[6]~38                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[5]~37                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[5]~36                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[4]~35                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[4]~34                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[3]~33                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[3]~32                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[2]~31                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[2]~30                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[1]~29                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[1]~28                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[0]~27                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|count[0]~26                                                         ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[9]~30                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[8]~29                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[8]~28                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[7]~27                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[7]~26                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[6]~25                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[6]~24                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[5]~23                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[5]~22                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[4]~21                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[4]~20                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[3]~19                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[3]~18                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[2]~17                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[2]~16                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[1]~15                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[1]~14                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[0]~11                                                           ; 1       ;
; speed_ctrl:u_speed_ctrl|cnt[0]~10                                                           ; 1       ;
; Add0~8                                                                                      ; 1       ;
; Add0~7                                                                                      ; 1       ;
; Add0~6                                                                                      ; 1       ;
; Add0~5                                                                                      ; 1       ;
; Add0~4                                                                                      ; 1       ;
; Add0~3                                                                                      ; 1       ;
; Add0~2                                                                                      ; 1       ;
; Add0~1                                                                                      ; 1       ;
; Add0~0                                                                                      ; 1       ;
; current_addr[9]~0                                                                           ; 1       ;
; flash_counter[15]~46                                                                        ; 1       ;
; flash_counter[14]~45                                                                        ; 1       ;
; flash_counter[14]~44                                                                        ; 1       ;
; flash_counter[13]~43                                                                        ; 1       ;
; flash_counter[13]~42                                                                        ; 1       ;
; flash_counter[12]~41                                                                        ; 1       ;
; flash_counter[12]~40                                                                        ; 1       ;
; flash_counter[11]~39                                                                        ; 1       ;
; flash_counter[11]~38                                                                        ; 1       ;
; flash_counter[10]~37                                                                        ; 1       ;
; flash_counter[10]~36                                                                        ; 1       ;
; flash_counter[9]~35                                                                         ; 1       ;
; flash_counter[9]~34                                                                         ; 1       ;
; flash_counter[8]~33                                                                         ; 1       ;
; flash_counter[8]~32                                                                         ; 1       ;
; flash_counter[7]~31                                                                         ; 1       ;
; flash_counter[7]~30                                                                         ; 1       ;
; flash_counter[6]~29                                                                         ; 1       ;
; flash_counter[6]~28                                                                         ; 1       ;
; flash_counter[5]~27                                                                         ; 1       ;
; flash_counter[5]~26                                                                         ; 1       ;
; flash_counter[4]~25                                                                         ; 1       ;
; flash_counter[4]~24                                                                         ; 1       ;
; flash_counter[3]~23                                                                         ; 1       ;
; flash_counter[3]~22                                                                         ; 1       ;
; flash_counter[2]~21                                                                         ; 1       ;
; flash_counter[2]~20                                                                         ; 1       ;
; flash_counter[1]~19                                                                         ; 1       ;
; flash_counter[1]~18                                                                         ; 1       ;
; flash_counter[0]~17                                                                         ; 1       ;
; flash_counter[0]~16                                                                         ; 1       ;
; debounce:u_debounce|debounce_cnt[19]~59                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[18]~58                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[18]~57                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[17]~56                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[17]~55                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[16]~54                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[16]~53                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[15]~52                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[15]~51                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[14]~50                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[14]~49                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[13]~48                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[13]~47                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[12]~46                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[12]~45                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[11]~44                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[11]~43                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[10]~42                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[10]~41                                                     ; 1       ;
; debounce:u_debounce|debounce_cnt[9]~40                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[9]~39                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[8]~38                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[8]~37                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[7]~36                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[7]~35                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[6]~34                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[6]~33                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[5]~32                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[5]~31                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[4]~30                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[4]~29                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[3]~28                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[3]~27                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[2]~26                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[2]~25                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[1]~24                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[1]~23                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[0]~21                                                      ; 1       ;
; debounce:u_debounce|debounce_cnt[0]~20                                                      ; 1       ;
; wave_gen:u_wave_gen|div_cnt[10]~31                                                          ; 1       ;
; wave_gen:u_wave_gen|div_cnt[9]~30                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[9]~29                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[8]~28                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[8]~27                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[7]~26                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[7]~25                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[6]~24                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[6]~23                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[5]~22                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[5]~21                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[4]~20                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[4]~19                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[3]~18                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[3]~17                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[2]~16                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[2]~15                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[1]~14                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[1]~13                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[0]~12                                                           ; 1       ;
; wave_gen:u_wave_gen|div_cnt[0]~11                                                           ; 1       ;
; music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ram_block1a1 ; 1       ;
; music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ram_block1a2 ; 1       ;
; music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ram_block1a3 ; 1       ;
; music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ram_block1a4 ; 1       ;
; music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ram_block1a0 ; 1       ;
+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                      ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                      ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1024         ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 1024                        ; 5                           ; --                          ; --                          ; 5120                ; 1    ; db/music.ram0_music_mem_a2c4a5a4.hdl.mif ; M9K_X27_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |music|music_mem:u_music_mem|altsyncram:note_rom_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00101) (5) (5) (05)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;
;8;(00101) (5) (5) (05)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;
;16;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;24;(01101) (15) (13) (0D)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;32;(00000) (0) (0) (00)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(10001) (21) (17) (11)   ;
;40;(10001) (21) (17) (11)    ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;
;48;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;56;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(00000) (0) (0) (00)   ;(01101) (15) (13) (0D)   ;
;64;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;72;(01101) (15) (13) (0D)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;80;(01110) (16) (14) (0E)    ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01101) (15) (13) (0D)   ;
;88;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01011) (13) (11) (0B)   ;
;96;(01011) (13) (11) (0B)    ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01101) (15) (13) (0D)   ;
;104;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;
;112;(01101) (15) (13) (0D)    ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01001) (11) (9) (09)   ;
;120;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;
;128;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(00101) (5) (5) (05)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;
;136;(01011) (13) (11) (0B)    ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(00000) (0) (0) (00)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;
;144;(01011) (13) (11) (0B)    ;(01001) (11) (9) (09)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;152;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(00000) (0) (0) (00)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;
;160;(00110) (6) (6) (06)    ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;
;168;(01010) (12) (10) (0A)    ;(01010) (12) (10) (0A)   ;(01011) (13) (11) (0B)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00111) (7) (7) (07)   ;
;176;(00111) (7) (7) (07)    ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;
;184;(00101) (5) (5) (05)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00101) (5) (5) (05)   ;
;192;(00101) (5) (5) (05)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;
;200;(00110) (6) (6) (06)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01010) (12) (10) (0A)   ;
;208;(01010) (12) (10) (0A)    ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;
;216;(00000) (0) (0) (00)    ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;224;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;232;(01011) (13) (11) (0B)    ;(01011) (13) (11) (0B)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;240;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(00000) (0) (0) (00)   ;(10001) (21) (17) (11)   ;
;248;(10001) (21) (17) (11)    ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(00000) (0) (0) (00)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(01101) (15) (13) (0D)   ;
;256;(01101) (15) (13) (0D)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(10001) (21) (17) (11)   ;
;264;(10001) (21) (17) (11)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01110) (16) (14) (0E)   ;
;272;(01110) (16) (14) (0E)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(00000) (0) (0) (00)   ;(00001) (1) (1) (01)   ;
;280;(00001) (1) (1) (01)    ;(00001) (1) (1) (01)   ;(00001) (1) (1) (01)   ;(00000) (0) (0) (00)   ;(00001) (1) (1) (01)   ;(00001) (1) (1) (01)   ;(00001) (1) (1) (01)   ;(00001) (1) (1) (01)   ;
;288;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;296;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;
;304;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;
;312;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;
;320;(01011) (13) (11) (0B)    ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;
;328;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;336;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(00000) (0) (0) (00)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;344;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;
;352;(10001) (21) (17) (11)    ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;
;360;(01100) (14) (12) (0C)    ;(01100) (14) (12) (0C)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;368;(00000) (0) (0) (00)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;376;(01101) (15) (13) (0D)    ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;384;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;
;392;(01010) (12) (10) (0A)    ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;400;(01101) (15) (13) (0D)    ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(00101) (5) (5) (05)   ;
;408;(00101) (5) (5) (05)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;
;416;(01101) (15) (13) (0D)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01101) (15) (13) (0D)   ;(01101) (15) (13) (0D)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01011) (13) (11) (0B)   ;
;424;(01011) (13) (11) (0B)    ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;
;432;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00101) (5) (5) (05)   ;(01011) (13) (11) (0B)   ;
;440;(01011) (13) (11) (0B)    ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;
;448;(01011) (13) (11) (0B)    ;(00000) (0) (0) (00)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01001) (11) (9) (09)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;456;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(00000) (0) (0) (00)   ;
;464;(00110) (6) (6) (06)    ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;
;472;(01010) (12) (10) (0A)    ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01011) (13) (11) (0B)   ;(01010) (12) (10) (0A)   ;
;480;(01010) (12) (10) (0A)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00111) (7) (7) (07)   ;(00111) (7) (7) (07)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00101) (5) (5) (05)   ;
;488;(00101) (5) (5) (05)    ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01001) (11) (9) (09)   ;
;496;(01001) (11) (9) (09)    ;(01001) (11) (9) (09)   ;(01001) (11) (9) (09)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(00110) (6) (6) (06)   ;
;504;(00110) (6) (6) (06)    ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00110) (6) (6) (06)   ;(00101) (5) (5) (05)   ;(00101) (5) (5) (05)   ;(01001) (11) (9) (09)   ;
;512;(01010) (12) (10) (0A)    ;(01010) (12) (10) (0A)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;
;520;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;(01011) (13) (11) (0B)   ;
;528;(01011) (13) (11) (0B)    ;(01011) (13) (11) (0B)   ;(01010) (12) (10) (0A)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;
;536;(01100) (14) (12) (0C)    ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(01100) (14) (12) (0C)   ;(00000) (0) (0) (00)   ;(01010) (12) (10) (0A)   ;(01010) (12) (10) (0A)   ;(01110) (16) (14) (0E)   ;
;544;(01110) (16) (14) (0E)    ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(01110) (16) (14) (0E)   ;(10011) (23) (19) (13)   ;
;552;(10011) (23) (19) (13)    ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;
;560;(10110) (26) (22) (16)    ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;
;568;(10110) (26) (22) (16)    ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;
;576;(10011) (23) (19) (13)    ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10100) (24) (20) (14)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;
;584;(10001) (21) (17) (11)    ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(00000) (0) (0) (00)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;
;592;(01110) (16) (14) (0E)    ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;
;600;(00000) (0) (0) (00)    ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;608;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;616;(10010) (22) (18) (12)    ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;624;(10101) (25) (21) (15)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10001) (21) (17) (11)   ;(10001) (21) (17) (11)   ;(10100) (24) (20) (14)   ;
;632;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;640;(10100) (24) (20) (14)    ;(00000) (0) (0) (00)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;648;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;656;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(01110) (16) (14) (0E)   ;
;664;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;672;(10011) (23) (19) (13)    ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10101) (25) (21) (15)   ;
;680;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;688;(10100) (24) (20) (14)    ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(01110) (16) (14) (0E)   ;(10010) (22) (18) (12)   ;
;696;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(10110) (26) (22) (16)   ;
;704;(10110) (26) (22) (16)    ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;712;(10100) (24) (20) (14)    ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(10101) (25) (21) (15)   ;
;720;(10101) (25) (21) (15)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;
;728;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;736;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;
;744;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;752;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;
;760;(01110) (16) (14) (0E)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;768;(10010) (22) (18) (12)    ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;
;776;(10101) (25) (21) (15)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;784;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(01110) (16) (14) (0E)   ;
;792;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;
;800;(10110) (26) (22) (16)    ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;808;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;
;816;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;824;(00000) (0) (0) (00)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;832;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;840;(10110) (26) (22) (16)    ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;
;848;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;856;(10011) (23) (19) (13)    ;(10011) (23) (19) (13)   ;(01110) (16) (14) (0E)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;864;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;
;872;(10011) (23) (19) (13)    ;(10011) (23) (19) (13)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;880;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;
;888;(10011) (23) (19) (13)    ;(01110) (16) (14) (0E)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;896;(00000) (0) (0) (00)    ;(00000) (0) (0) (00)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;904;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;
;912;(11001) (31) (25) (19)    ;(11001) (31) (25) (19)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;920;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10101) (25) (21) (15)   ;
;928;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;936;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;944;(10101) (25) (21) (15)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;
;952;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(01110) (16) (14) (0E)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;960;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;
;968;(10011) (23) (19) (13)    ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;976;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10100) (24) (20) (14)   ;
;984;(10100) (24) (20) (14)    ;(10011) (23) (19) (13)   ;(10011) (23) (19) (13)   ;(01110) (16) (14) (0E)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;
;992;(10010) (22) (18) (12)    ;(10010) (22) (18) (12)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(10110) (26) (22) (16)   ;(10110) (26) (22) (16)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;
;1000;(10101) (25) (21) (15)    ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;
;1008;(11001) (31) (25) (19)    ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(11001) (31) (25) (19)   ;(10101) (25) (21) (15)   ;(10101) (25) (21) (15)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;
;1016;(10100) (24) (20) (14)    ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(10100) (24) (20) (14)   ;(00000) (0) (0) (00)   ;(10010) (22) (18) (12)   ;(10010) (22) (18) (12)   ;(10100) (24) (20) (14)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 157 / 32,401 ( < 1 % ) ;
; C16 interconnects     ; 6 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 49 / 21,816 ( < 1 % )  ;
; Direct links          ; 46 / 32,401 ( < 1 % )  ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 145 / 10,320 ( 1 % )   ;
; R24 interconnects     ; 4 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 76 / 28,186 ( < 1 % )  ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.47) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 9                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.07) ; Number of LABs  (Total = 15) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 12                           ;
; 1 Clock                            ; 12                           ;
; 1 Clock enable                     ; 3                            ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.13) ; Number of LABs  (Total = 15) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.27) ; Number of LABs  (Total = 15) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 3                            ;
; 3                                               ; 0                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 2                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.47) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 2                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 0                            ;
; 17                                          ; 1                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 0                            ;
; 24                                          ; 0                            ;
; 25                                          ; 0                            ;
; 26                                          ; 0                            ;
; 27                                          ; 0                            ;
; 28                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 12        ; 0            ; 12        ; 0            ; 0            ; 12        ; 12        ; 0            ; 12        ; 12        ; 0            ; 9            ; 0            ; 0            ; 3            ; 0            ; 9            ; 3            ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 12           ; 0         ; 12           ; 12           ; 0         ; 0         ; 12           ; 0         ; 0         ; 12           ; 3            ; 12           ; 12           ; 9            ; 12           ; 3            ; 9            ; 12           ; 12           ; 12           ; 3            ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; been               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_flash          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_20mhz          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; btn                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_20mhz       ; clk_20mhz            ; 3.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                 ;
+--------------------------------+--------------------------+-------------------+
; Source Register                ; Destination Register     ; Delay Added in ns ;
+--------------------------------+--------------------------+-------------------+
; clk_1mhz                       ; clk_1mhz                 ; 2.159             ;
; clk_div[4]                     ; clk_1mhz                 ; 0.704             ;
; clk_div[1]                     ; clk_1mhz                 ; 0.704             ;
; clk_div[3]                     ; clk_1mhz                 ; 0.704             ;
; clk_div[2]                     ; clk_1mhz                 ; 0.374             ;
; clk_div[0]                     ; clk_1mhz                 ; 0.374             ;
; speed_ctrl:u_speed_ctrl|cnt[1] ; wave_gen:u_wave_gen|been ; 0.046             ;
+--------------------------------+--------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info (119006): Selected device EP4CE10E22C8 for design "music"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'music.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_20mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clk_1mhz 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clk_1mhz~0
        Info (176357): Destination node clk_1mhz~1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.45 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/QuartusDate/keshe1/music/output_files/music.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 6143 megabytes
    Info: Processing ended: Mon Jul 07 22:27:40 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/QuartusDate/keshe1/music/output_files/music.fit.smsg.


