#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cc80a26bd0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55cc80a5c3e0_0 .var "clk", 0 0;
o0x7f5c688bb2a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cc80a5c5b0_0 .net "i1", 7 0, o0x7f5c688bb2a8;  0 drivers
o0x7f5c688bb2d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cc80a5c670_0 .net "i2", 7 0, o0x7f5c688bb2d8;  0 drivers
o0x7f5c688bb308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cc80a5c710_0 .net "i3", 7 0, o0x7f5c688bb308;  0 drivers
o0x7f5c688bb338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55cc80a5c7d0_0 .net "i4", 7 0, o0x7f5c688bb338;  0 drivers
v0x55cc80a5c8e0_0 .var "ie1", 0 0;
v0x55cc80a5c9d0_0 .var "ie2", 0 0;
v0x55cc80a5cac0_0 .var "ie3", 0 0;
v0x55cc80a5cbb0_0 .var "ie4", 0 0;
v0x55cc80a5cc50_0 .net "o1", 7 0, v0x55cc80a541c0_0;  1 drivers
v0x55cc80a5cd10_0 .net "o2", 7 0, v0x55cc80a54960_0;  1 drivers
v0x55cc80a5cdd0_0 .net "o3", 7 0, v0x55cc80a55050_0;  1 drivers
v0x55cc80a5ce90_0 .net "o4", 7 0, v0x55cc80a557c0_0;  1 drivers
v0x55cc80a5cf50_0 .var "reset", 0 0;
S_0x55cc80a259e0 .scope module, "micpu" "cpu" 2 20, 3 1 0, S_0x55cc80a26bd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x55cc80a59490_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  1 drivers
v0x55cc80a5aaa0_0 .net "i1", 7 0, o0x7f5c688bb2a8;  alias, 0 drivers
v0x55cc80a5abb0_0 .net "i2", 7 0, o0x7f5c688bb2d8;  alias, 0 drivers
v0x55cc80a5aca0_0 .net "i3", 7 0, o0x7f5c688bb308;  alias, 0 drivers
v0x55cc80a5adb0_0 .net "i4", 7 0, o0x7f5c688bb338;  alias, 0 drivers
v0x55cc80a5af10_0 .net "ie1", 0 0, v0x55cc80a5c8e0_0;  1 drivers
v0x55cc80a5afb0_0 .net "ie2", 0 0, v0x55cc80a5c9d0_0;  1 drivers
v0x55cc80a5b050_0 .net "ie3", 0 0, v0x55cc80a5cac0_0;  1 drivers
v0x55cc80a5b0f0_0 .net "ie4", 0 0, v0x55cc80a5cbb0_0;  1 drivers
v0x55cc80a5b190_0 .net "op_alu", 2 0, v0x55cc80a59a50_0;  1 drivers
v0x55cc80a5b230_0 .net "opcode", 15 0, L_0x55cc80a6fc40;  1 drivers
v0x55cc80a5b2d0_0 .net "pop", 0 0, v0x55cc80a59c70_0;  1 drivers
v0x55cc80a5b370_0 .net "push", 0 0, v0x55cc80a59d60_0;  1 drivers
v0x55cc80a5b410_0 .net "reg1_out", 7 0, v0x55cc80a541c0_0;  alias, 1 drivers
v0x55cc80a5b500_0 .net "reg2_out", 7 0, v0x55cc80a54960_0;  alias, 1 drivers
v0x55cc80a5b5f0_0 .net "reg3_out", 7 0, v0x55cc80a55050_0;  alias, 1 drivers
v0x55cc80a5b700_0 .net "reg4_out", 7 0, v0x55cc80a557c0_0;  alias, 1 drivers
v0x55cc80a5b920_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  1 drivers
v0x55cc80a5bad0_0 .net "s_inc", 0 0, v0x55cc80a59e50_0;  1 drivers
v0x55cc80a5bb70_0 .net "s_inm", 1 0, v0x55cc80a59f80_0;  1 drivers
v0x55cc80a5bc30_0 .net "s_out", 0 0, v0x55cc80a5a070_0;  1 drivers
v0x55cc80a5bcd0_0 .net "s_pila", 0 0, v0x55cc80a5a160_0;  1 drivers
v0x55cc80a5bd70_0 .net "s_port", 1 0, v0x55cc80a5a250_0;  1 drivers
v0x55cc80a5be30_0 .net "we3", 0 0, v0x55cc80a5a360_0;  1 drivers
v0x55cc80a5bed0_0 .net "we4", 0 0, v0x55cc80a5a450_0;  1 drivers
v0x55cc80a5bf70_0 .net "we5", 0 0, v0x55cc80a5a540_0;  1 drivers
v0x55cc80a5c060_0 .net "wez", 0 0, v0x55cc80a5a5e0_0;  1 drivers
v0x55cc80a5c100_0 .net "z", 0 0, v0x55cc80a4f8a0_0;  1 drivers
S_0x55cc80a24380 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x55cc80a259e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 2 "s_port"
    .port_info 12 /INPUT 2 "s_inm"
    .port_info 13 /INPUT 3 "op_alu"
    .port_info 14 /OUTPUT 1 "z"
    .port_info 15 /OUTPUT 16 "opcode"
    .port_info 16 /OUTPUT 8 "reg1_out"
    .port_info 17 /OUTPUT 8 "reg2_out"
    .port_info 18 /OUTPUT 8 "reg3_out"
    .port_info 19 /OUTPUT 8 "reg4_out"
    .port_info 20 /INPUT 8 "i1"
    .port_info 21 /INPUT 8 "i2"
    .port_info 22 /INPUT 8 "i3"
    .port_info 23 /INPUT 8 "i4"
L_0x55cc80a6f9a0 .functor AND 1, v0x55cc80a5a540_0, L_0x55cc80a6f0a0, C4<1>, C4<1>;
L_0x55cc80a6fa10 .functor AND 1, v0x55cc80a5a540_0, L_0x55cc80a6f2c0, C4<1>, C4<1>;
o0x7f5c688bbff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55cc80a6fb10 .functor AND 1, v0x55cc80a5a540_0, o0x7f5c688bbff8, C4<1>, C4<1>;
L_0x55cc80a6fb80 .functor AND 1, v0x55cc80a5a540_0, L_0x55cc80a6f5e0, C4<1>, C4<1>;
L_0x55cc80a6fc40 .functor BUFZ 16, L_0x55cc80a5d3c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cc80a56a30_0 .net "alu_to_mux", 7 0, v0x55cc80a27310_0;  1 drivers
v0x55cc80a56b40_0 .net "and1_to_reg", 0 0, L_0x55cc80a6f9a0;  1 drivers
v0x55cc80a56c00_0 .net "and2_to_reg", 0 0, L_0x55cc80a6fa10;  1 drivers
v0x55cc80a56d00_0 .net "and3_to_reg", 0 0, L_0x55cc80a6fb10;  1 drivers
v0x55cc80a56dd0_0 .net "and4_to_reg", 0 0, L_0x55cc80a6fb80;  1 drivers
v0x55cc80a56ec0_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a56f60_0 .net "i1", 7 0, o0x7f5c688bb2a8;  alias, 0 drivers
v0x55cc80a57030_0 .net "i2", 7 0, o0x7f5c688bb2d8;  alias, 0 drivers
v0x55cc80a57100_0 .net "i3", 7 0, o0x7f5c688bb308;  alias, 0 drivers
v0x55cc80a571d0_0 .net "i4", 7 0, o0x7f5c688bb338;  alias, 0 drivers
v0x55cc80a572a0_0 .net "input_mux_to_mux", 7 0, v0x55cc80a52230_0;  1 drivers
v0x55cc80a57340_0 .net "memdat_to_mux", 7 0, L_0x55cc80a6e750;  1 drivers
v0x55cc80a57430_0 .net "mux_to_mux", 9 0, L_0x55cc80a5cff0;  1 drivers
v0x55cc80a57520_0 .net "mux_to_pc", 9 0, L_0x55cc80a6e850;  1 drivers
v0x55cc80a57610_0 .net "mux_to_reg", 7 0, L_0x55cc80a6ee80;  1 drivers
v0x55cc80a576b0_0 .net "op_alu", 2 0, v0x55cc80a59a50_0;  alias, 1 drivers
v0x55cc80a57750_0 .net "opcode", 15 0, L_0x55cc80a6fc40;  alias, 1 drivers
v0x55cc80a57920_0 .net "pc_to_mem", 9 0, v0x55cc80a53060_0;  1 drivers
v0x55cc80a579e0_0 .net "pila_to_mux", 9 0, v0x55cc80a53790_0;  1 drivers
v0x55cc80a57aa0_0 .net "pop", 0 0, v0x55cc80a59c70_0;  alias, 1 drivers
v0x55cc80a57b40_0 .net "push", 0 0, v0x55cc80a59d60_0;  alias, 1 drivers
v0x55cc80a57be0_0 .net "rd1", 7 0, L_0x55cc80a6d940;  1 drivers
v0x55cc80a57c80_0 .net "rd2", 7 0, L_0x55cc80a6e000;  1 drivers
v0x55cc80a57d20_0 .net "reg1_out", 7 0, v0x55cc80a541c0_0;  alias, 1 drivers
v0x55cc80a57de0_0 .net "reg2_out", 7 0, v0x55cc80a54960_0;  alias, 1 drivers
v0x55cc80a57e80_0 .net "reg3_out", 7 0, v0x55cc80a55050_0;  alias, 1 drivers
v0x55cc80a57f50_0 .net "reg4_out", 7 0, v0x55cc80a557c0_0;  alias, 1 drivers
v0x55cc80a58020_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
v0x55cc80a580c0_0 .net "s_inc", 0 0, v0x55cc80a59e50_0;  alias, 1 drivers
v0x55cc80a58190_0 .net "s_inm", 1 0, v0x55cc80a59f80_0;  alias, 1 drivers
v0x55cc80a58260_0 .net "s_out", 0 0, v0x55cc80a5a070_0;  alias, 1 drivers
v0x55cc80a58330_0 .net "s_pila", 0 0, v0x55cc80a5a160_0;  alias, 1 drivers
v0x55cc80a58400_0 .net "s_port", 1 0, v0x55cc80a5a250_0;  alias, 1 drivers
v0x55cc80a584d0_0 .net "sal_dec_1", 0 0, L_0x55cc80a6f0a0;  1 drivers
v0x55cc80a585a0_0 .net "sal_dec_2", 0 0, L_0x55cc80a6f2c0;  1 drivers
v0x55cc80a58670_0 .net "sal_dec_3", 0 0, o0x7f5c688bbff8;  0 drivers
v0x55cc80a58710_0 .net "sal_dec_4", 0 0, L_0x55cc80a6f5e0;  1 drivers
v0x55cc80a587e0_0 .net "sal_del_3", 0 0, L_0x55cc80a6f4d0;  1 drivers
v0x55cc80a588b0_0 .net "sal_mem_pro", 15 0, L_0x55cc80a5d3c0;  1 drivers
v0x55cc80a58980_0 .net "sum_to_mux", 9 0, L_0x55cc80a6e6b0;  1 drivers
v0x55cc80a58a70_0 .net "wd3", 7 0, v0x55cc80a51160_0;  1 drivers
v0x55cc80a58b60_0 .net "we3", 0 0, v0x55cc80a5a360_0;  alias, 1 drivers
v0x55cc80a58c00_0 .net "we4", 0 0, v0x55cc80a5a450_0;  alias, 1 drivers
v0x55cc80a58ca0_0 .net "we5", 0 0, v0x55cc80a5a540_0;  alias, 1 drivers
v0x55cc80a58d40_0 .net "wez", 0 0, v0x55cc80a5a5e0_0;  alias, 1 drivers
v0x55cc80a58e10_0 .net "z", 0 0, v0x55cc80a4f8a0_0;  alias, 1 drivers
v0x55cc80a58ee0_0 .net "zalu", 0 0, L_0x55cc80a6e640;  1 drivers
L_0x55cc80a5d0d0 .part L_0x55cc80a5d3c0, 0, 10;
L_0x55cc80a6e190 .part L_0x55cc80a5d3c0, 8, 4;
L_0x55cc80a6e2c0 .part L_0x55cc80a5d3c0, 4, 4;
L_0x55cc80a6e360 .part L_0x55cc80a5d3c0, 0, 4;
L_0x55cc80a6e400 .part L_0x55cc80a5d3c0, 4, 8;
L_0x55cc80a6ec40 .part L_0x55cc80a5d3c0, 0, 12;
L_0x55cc80a6ef20 .part L_0x55cc80a5d3c0, 2, 8;
L_0x55cc80a6f810 .part L_0x55cc80a5d3c0, 0, 1;
L_0x55cc80a6f900 .part L_0x55cc80a5d3c0, 1, 1;
S_0x55cc809bb300 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55cc80a6e640 .functor NOT 1, L_0x55cc80a6e510, C4<0>, C4<0>, C4<0>;
v0x55cc80a1fc90_0 .net *"_s3", 0 0, L_0x55cc80a6e510;  1 drivers
v0x55cc80a11d40_0 .net "a", 7 0, L_0x55cc80a6d940;  alias, 1 drivers
v0x55cc80a11e10_0 .net "b", 7 0, L_0x55cc80a6e000;  alias, 1 drivers
v0x55cc809d5930_0 .net "op_alu", 2 0, v0x55cc80a59a50_0;  alias, 1 drivers
v0x55cc80a27310_0 .var "s", 7 0;
v0x55cc80a4cdd0_0 .net "y", 7 0, v0x55cc80a27310_0;  alias, 1 drivers
v0x55cc80a4ceb0_0 .net "zero", 0 0, L_0x55cc80a6e640;  alias, 1 drivers
E_0x55cc809c2a00 .event edge, v0x55cc809d5930_0, v0x55cc80a11e10_0, v0x55cc80a11d40_0;
L_0x55cc80a6e510 .reduce/or v0x55cc80a27310_0;
S_0x55cc80a4d010 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55cc80a4d270_0 .net *"_s0", 31 0, L_0x55cc80a5d480;  1 drivers
v0x55cc80a4d370_0 .net *"_s10", 5 0, L_0x55cc80a6d760;  1 drivers
L_0x7f5c688710f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4d450_0 .net *"_s13", 1 0, L_0x7f5c688710f0;  1 drivers
L_0x7f5c68871138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4d510_0 .net/2u *"_s14", 7 0, L_0x7f5c68871138;  1 drivers
v0x55cc80a4d5f0_0 .net *"_s18", 31 0, L_0x55cc80a6da80;  1 drivers
L_0x7f5c68871180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4d720_0 .net *"_s21", 27 0, L_0x7f5c68871180;  1 drivers
L_0x7f5c688711c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4d800_0 .net/2u *"_s22", 31 0, L_0x7f5c688711c8;  1 drivers
v0x55cc80a4d8e0_0 .net *"_s24", 0 0, L_0x55cc80a6dbb0;  1 drivers
v0x55cc80a4d9a0_0 .net *"_s26", 7 0, L_0x55cc80a6dcf0;  1 drivers
v0x55cc80a4da80_0 .net *"_s28", 5 0, L_0x55cc80a6dde0;  1 drivers
L_0x7f5c68871060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4db60_0 .net *"_s3", 27 0, L_0x7f5c68871060;  1 drivers
L_0x7f5c68871210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4dc40_0 .net *"_s31", 1 0, L_0x7f5c68871210;  1 drivers
L_0x7f5c68871258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4dd20_0 .net/2u *"_s32", 7 0, L_0x7f5c68871258;  1 drivers
L_0x7f5c688710a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4de00_0 .net/2u *"_s4", 31 0, L_0x7f5c688710a8;  1 drivers
v0x55cc80a4dee0_0 .net *"_s6", 0 0, L_0x55cc80a6d580;  1 drivers
v0x55cc80a4dfa0_0 .net *"_s8", 7 0, L_0x55cc80a6d6c0;  1 drivers
v0x55cc80a4e080_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a4e140_0 .net "ra1", 3 0, L_0x55cc80a6e190;  1 drivers
v0x55cc80a4e220_0 .net "ra2", 3 0, L_0x55cc80a6e2c0;  1 drivers
v0x55cc80a4e300_0 .net "rd1", 7 0, L_0x55cc80a6d940;  alias, 1 drivers
v0x55cc80a4e3c0_0 .net "rd2", 7 0, L_0x55cc80a6e000;  alias, 1 drivers
v0x55cc80a4e460 .array "regb", 15 0, 7 0;
v0x55cc80a4e500_0 .net "wa3", 3 0, L_0x55cc80a6e360;  1 drivers
v0x55cc80a4e5e0_0 .net "wd3", 7 0, v0x55cc80a51160_0;  alias, 1 drivers
v0x55cc80a4e6c0_0 .net "we3", 0 0, v0x55cc80a5a360_0;  alias, 1 drivers
E_0x55cc809c2c00 .event posedge, v0x55cc80a4e080_0;
L_0x55cc80a5d480 .concat [ 4 28 0 0], L_0x55cc80a6e190, L_0x7f5c68871060;
L_0x55cc80a6d580 .cmp/ne 32, L_0x55cc80a5d480, L_0x7f5c688710a8;
L_0x55cc80a6d6c0 .array/port v0x55cc80a4e460, L_0x55cc80a6d760;
L_0x55cc80a6d760 .concat [ 4 2 0 0], L_0x55cc80a6e190, L_0x7f5c688710f0;
L_0x55cc80a6d940 .functor MUXZ 8, L_0x7f5c68871138, L_0x55cc80a6d6c0, L_0x55cc80a6d580, C4<>;
L_0x55cc80a6da80 .concat [ 4 28 0 0], L_0x55cc80a6e2c0, L_0x7f5c68871180;
L_0x55cc80a6dbb0 .cmp/ne 32, L_0x55cc80a6da80, L_0x7f5c688711c8;
L_0x55cc80a6dcf0 .array/port v0x55cc80a4e460, L_0x55cc80a6dde0;
L_0x55cc80a6dde0 .concat [ 4 2 0 0], L_0x55cc80a6e2c0, L_0x7f5c68871210;
L_0x55cc80a6e000 .functor MUXZ 8, L_0x7f5c68871258, L_0x55cc80a6dcf0, L_0x55cc80a6dbb0, C4<>;
S_0x55cc80a4e880 .scope module, "dec_1" "deco24" 4 43, 6 133 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x55cc80a6efc0 .functor NOT 1, L_0x55cc80a6f810, C4<0>, C4<0>, C4<0>;
L_0x55cc80a6f030 .functor NOT 1, L_0x55cc80a6f900, C4<0>, C4<0>, C4<0>;
L_0x55cc80a6f0a0 .functor AND 1, L_0x55cc80a6efc0, L_0x55cc80a6f030, C4<1>, C4<1>;
L_0x55cc80a6f200 .functor NOT 1, L_0x55cc80a6f900, C4<0>, C4<0>, C4<0>;
L_0x55cc80a6f2c0 .functor AND 1, L_0x55cc80a6f810, L_0x55cc80a6f200, C4<1>, C4<1>;
L_0x55cc80a6f420 .functor NOT 1, L_0x55cc80a6f810, C4<0>, C4<0>, C4<0>;
L_0x55cc80a6f4d0 .functor AND 1, L_0x55cc80a6f420, L_0x55cc80a6f900, C4<1>, C4<1>;
L_0x55cc80a6f5e0 .functor AND 1, L_0x55cc80a6f810, L_0x55cc80a6f900, C4<1>, C4<1>;
v0x55cc80a4eaa0_0 .net *"_s0", 0 0, L_0x55cc80a6efc0;  1 drivers
v0x55cc80a4eb80_0 .net *"_s10", 0 0, L_0x55cc80a6f420;  1 drivers
v0x55cc80a4ec60_0 .net *"_s2", 0 0, L_0x55cc80a6f030;  1 drivers
v0x55cc80a4ed20_0 .net *"_s6", 0 0, L_0x55cc80a6f200;  1 drivers
v0x55cc80a4ee00_0 .net "a", 0 0, L_0x55cc80a6f0a0;  alias, 1 drivers
v0x55cc80a4ef10_0 .net "b", 0 0, L_0x55cc80a6f2c0;  alias, 1 drivers
v0x55cc80a4efd0_0 .net "c", 0 0, L_0x55cc80a6f4d0;  alias, 1 drivers
v0x55cc80a4f090_0 .net "d", 0 0, L_0x55cc80a6f5e0;  alias, 1 drivers
v0x55cc80a4f150_0 .net "s0", 0 0, L_0x55cc80a6f810;  1 drivers
v0x55cc80a4f210_0 .net "s1", 0 0, L_0x55cc80a6f900;  1 drivers
S_0x55cc80a4f390 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55cc80a4f5d0_0 .net "carga", 0 0, v0x55cc80a5a5e0_0;  alias, 1 drivers
v0x55cc80a4f6b0_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a4f7a0_0 .net "d", 0 0, L_0x55cc80a6e640;  alias, 1 drivers
v0x55cc80a4f8a0_0 .var "q", 0 0;
v0x55cc80a4f940_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
E_0x55cc80a33150 .event posedge, v0x55cc80a4f940_0, v0x55cc80a4e080_0;
S_0x55cc80a4fa90 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55cc80a5d3c0 .functor BUFZ 16, L_0x55cc80a5d1c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cc80a4fd20_0 .net *"_s0", 15 0, L_0x55cc80a5d1c0;  1 drivers
v0x55cc80a4fe20_0 .net *"_s2", 11 0, L_0x55cc80a5d280;  1 drivers
L_0x7f5c68871018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc80a4ff00_0 .net *"_s5", 1 0, L_0x7f5c68871018;  1 drivers
v0x55cc80a4ffc0_0 .net "a", 9 0, v0x55cc80a53060_0;  alias, 1 drivers
v0x55cc80a500a0_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a501e0 .array "mem", 1023 0, 15 0;
v0x55cc80a502a0_0 .net "rd", 15 0, L_0x55cc80a5d3c0;  alias, 1 drivers
L_0x55cc80a5d1c0 .array/port v0x55cc80a501e0, L_0x55cc80a5d280;
L_0x55cc80a5d280 .concat [ 10 2 0 0], v0x55cc80a53060_0, L_0x7f5c68871018;
S_0x55cc80a50400 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55cc80a505d0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55cc80a50670_0 .net "d0", 9 0, L_0x55cc80a5d0d0;  1 drivers
v0x55cc80a50750_0 .net "d1", 9 0, L_0x55cc80a6e6b0;  alias, 1 drivers
v0x55cc80a50830_0 .net "s", 0 0, v0x55cc80a59e50_0;  alias, 1 drivers
v0x55cc80a508d0_0 .net "y", 9 0, L_0x55cc80a5cff0;  alias, 1 drivers
L_0x55cc80a5cff0 .functor MUXZ 10, L_0x55cc80a5d0d0, L_0x55cc80a6e6b0, v0x55cc80a59e50_0, C4<>;
S_0x55cc80a50a60 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55cc80a50c30 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x55cc80a50dc0_0 .net "a", 7 0, v0x55cc80a27310_0;  alias, 1 drivers
v0x55cc80a50ed0_0 .net "b", 7 0, L_0x55cc80a6e400;  1 drivers
v0x55cc80a50f90_0 .net "c", 7 0, L_0x55cc80a6e750;  alias, 1 drivers
v0x55cc80a51080_0 .net "d", 7 0, v0x55cc80a52230_0;  alias, 1 drivers
v0x55cc80a51160_0 .var "out", 7 0;
v0x55cc80a51270_0 .net "s", 1 0, v0x55cc80a59f80_0;  alias, 1 drivers
E_0x55cc80a32f20/0 .event edge, v0x55cc80a51270_0, v0x55cc80a51080_0, v0x55cc80a50f90_0, v0x55cc80a50ed0_0;
E_0x55cc80a32f20/1 .event edge, v0x55cc80a4cdd0_0;
E_0x55cc80a32f20 .event/or E_0x55cc80a32f20/0, E_0x55cc80a32f20/1;
S_0x55cc80a51430 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55cc80a51600 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55cc80a51700_0 .net "d0", 9 0, L_0x55cc80a5cff0;  alias, 1 drivers
v0x55cc80a51810_0 .net "d1", 9 0, v0x55cc80a53790_0;  alias, 1 drivers
v0x55cc80a518d0_0 .net "s", 0 0, v0x55cc80a5a160_0;  alias, 1 drivers
v0x55cc80a519a0_0 .net "y", 9 0, L_0x55cc80a6e850;  alias, 1 drivers
L_0x55cc80a6e850 .functor MUXZ 10, L_0x55cc80a5cff0, v0x55cc80a53790_0, v0x55cc80a5a160_0, C4<>;
S_0x55cc80a51b30 .scope module, "mux_4" "mux41" 4 31, 6 121 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55cc80a4fc60 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x55cc80a51e80_0 .net "a", 7 0, o0x7f5c688bb2a8;  alias, 0 drivers
v0x55cc80a51f80_0 .net "b", 7 0, o0x7f5c688bb2d8;  alias, 0 drivers
v0x55cc80a52060_0 .net "c", 7 0, o0x7f5c688bb308;  alias, 0 drivers
v0x55cc80a52150_0 .net "d", 7 0, o0x7f5c688bb338;  alias, 0 drivers
v0x55cc80a52230_0 .var "out", 7 0;
v0x55cc80a52340_0 .net "s", 1 0, v0x55cc80a5a250_0;  alias, 1 drivers
E_0x55cc80a51df0/0 .event edge, v0x55cc80a52340_0, v0x55cc80a52150_0, v0x55cc80a52060_0, v0x55cc80a51f80_0;
E_0x55cc80a51df0/1 .event edge, v0x55cc80a51e80_0;
E_0x55cc80a51df0 .event/or E_0x55cc80a51df0/0, E_0x55cc80a51df0/1;
S_0x55cc80a52500 .scope module, "mux_5" "mux2" 4 33, 6 50 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55cc80a526d0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55cc80a527d0_0 .net "d0", 7 0, L_0x55cc80a6e000;  alias, 1 drivers
v0x55cc80a52900_0 .net "d1", 7 0, L_0x55cc80a6ef20;  1 drivers
v0x55cc80a529e0_0 .net "s", 0 0, v0x55cc80a5a070_0;  alias, 1 drivers
v0x55cc80a52a80_0 .net "y", 7 0, L_0x55cc80a6ee80;  alias, 1 drivers
L_0x55cc80a6ee80 .functor MUXZ 8, L_0x55cc80a6e000, L_0x55cc80a6ef20, v0x55cc80a5a070_0, C4<>;
S_0x55cc80a52c10 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55cc80a52de0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55cc80a52eb0_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a52f70_0 .net "d", 9 0, L_0x55cc80a6e850;  alias, 1 drivers
v0x55cc80a53060_0 .var "q", 9 0;
v0x55cc80a53160_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
S_0x55cc80a53280 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55cc80a53570_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a53630_0 .net "inpush", 9 0, v0x55cc80a53060_0;  alias, 1 drivers
v0x55cc80a536f0 .array "mem", 7 0, 9 0;
v0x55cc80a53790_0 .var "outpop", 9 0;
v0x55cc80a53850_0 .net "pop", 0 0, v0x55cc80a59c70_0;  alias, 1 drivers
v0x55cc80a53940_0 .net "push", 0 0, v0x55cc80a59d60_0;  alias, 1 drivers
v0x55cc80a53a00_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
v0x55cc80a53af0_0 .var "sp", 2 0;
E_0x55cc80a534f0/0 .event edge, v0x55cc80a53850_0, v0x55cc80a53940_0;
E_0x55cc80a534f0/1 .event posedge, v0x55cc80a4f940_0;
E_0x55cc80a534f0 .event/or E_0x55cc80a534f0/0, E_0x55cc80a534f0/1;
S_0x55cc80a53cd0 .scope module, "reg1" "registro_mod" 4 35, 6 140 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55cc80a53ea0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55cc80a53ff0_0 .net "clk", 0 0, L_0x55cc80a6f9a0;  alias, 1 drivers
v0x55cc80a540d0_0 .net "d", 7 0, L_0x55cc80a6ee80;  alias, 1 drivers
v0x55cc80a541c0_0 .var "q", 7 0;
v0x55cc80a54290_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
E_0x55cc80a32cd0/0 .event negedge, v0x55cc80a53ff0_0;
E_0x55cc80a32cd0/1 .event posedge, v0x55cc80a4f940_0;
E_0x55cc80a32cd0 .event/or E_0x55cc80a32cd0/0, E_0x55cc80a32cd0/1;
S_0x55cc80a543e0 .scope module, "reg2" "registro_mod" 4 37, 6 140 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55cc80a545b0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55cc80a54770_0 .net "clk", 0 0, L_0x55cc80a6fa10;  alias, 1 drivers
v0x55cc80a54850_0 .net "d", 7 0, L_0x55cc80a6ee80;  alias, 1 drivers
v0x55cc80a54960_0 .var "q", 7 0;
v0x55cc80a54a20_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
E_0x55cc80a546f0/0 .event negedge, v0x55cc80a54770_0;
E_0x55cc80a546f0/1 .event posedge, v0x55cc80a4f940_0;
E_0x55cc80a546f0 .event/or E_0x55cc80a546f0/0, E_0x55cc80a546f0/1;
S_0x55cc80a54b70 .scope module, "reg3" "registro_mod" 4 39, 6 140 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55cc80a54cf0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55cc80a54eb0_0 .net "clk", 0 0, L_0x55cc80a6fb10;  alias, 1 drivers
v0x55cc80a54f90_0 .net "d", 7 0, L_0x55cc80a6ee80;  alias, 1 drivers
v0x55cc80a55050_0 .var "q", 7 0;
v0x55cc80a55140_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
E_0x55cc80a54e30/0 .event negedge, v0x55cc80a54eb0_0;
E_0x55cc80a54e30/1 .event posedge, v0x55cc80a4f940_0;
E_0x55cc80a54e30 .event/or E_0x55cc80a54e30/0, E_0x55cc80a54e30/1;
S_0x55cc80a55290 .scope module, "reg4" "registro_mod" 4 41, 6 140 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55cc80a55460 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55cc80a55620_0 .net "clk", 0 0, L_0x55cc80a6fb80;  alias, 1 drivers
v0x55cc80a55700_0 .net "d", 7 0, L_0x55cc80a6ee80;  alias, 1 drivers
v0x55cc80a557c0_0 .var "q", 7 0;
v0x55cc80a558b0_0 .net "reset", 0 0, v0x55cc80a5cf50_0;  alias, 1 drivers
E_0x55cc80a555a0/0 .event negedge, v0x55cc80a55620_0;
E_0x55cc80a555a0/1 .event posedge, v0x55cc80a4f940_0;
E_0x55cc80a555a0 .event/or E_0x55cc80a555a0/0, E_0x55cc80a555a0/1;
S_0x55cc80a55a00 .scope module, "regpro1" "regprog" 4 29, 6 101 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x55cc80a6e750 .functor BUFZ 8, L_0x55cc80a6ea10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55cc80a55c00_0 .net *"_s0", 7 0, L_0x55cc80a6ea10;  1 drivers
v0x55cc80a55d00_0 .net *"_s3", 7 0, L_0x55cc80a6eab0;  1 drivers
v0x55cc80a55de0_0 .net *"_s4", 9 0, L_0x55cc80a6eb50;  1 drivers
L_0x7f5c688712e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc80a55ed0_0 .net *"_s7", 1 0, L_0x7f5c688712e8;  1 drivers
v0x55cc80a55fb0_0 .net "clk", 0 0, v0x55cc80a5c3e0_0;  alias, 1 drivers
v0x55cc80a560a0_0 .net "rd", 7 0, L_0x55cc80a6e750;  alias, 1 drivers
v0x55cc80a56160 .array "regb", 255 0, 7 0;
v0x55cc80a56200_0 .net "wd", 7 0, L_0x55cc80a6d940;  alias, 1 drivers
v0x55cc80a56310_0 .net "we4", 0 0, v0x55cc80a5a450_0;  alias, 1 drivers
v0x55cc80a563d0_0 .net "wra", 11 0, L_0x55cc80a6ec40;  1 drivers
L_0x55cc80a6ea10 .array/port v0x55cc80a56160, L_0x55cc80a6eb50;
L_0x55cc80a6eab0 .part L_0x55cc80a6ec40, 4, 8;
L_0x55cc80a6eb50 .concat [ 8 2 0 0], L_0x55cc80a6eab0, L_0x7f5c688712e8;
S_0x55cc80a56550 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55cc80a24380;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55cc80a56740_0 .net "a", 9 0, v0x55cc80a53060_0;  alias, 1 drivers
L_0x7f5c688712a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55cc80a56820_0 .net "b", 9 0, L_0x7f5c688712a0;  1 drivers
v0x55cc80a56900_0 .net "y", 9 0, L_0x55cc80a6e6b0;  alias, 1 drivers
L_0x55cc80a6e6b0 .arith/sum 10, v0x55cc80a53060_0, L_0x7f5c688712a0;
S_0x55cc80a592a0 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x55cc80a259e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x55cc80a59750_0 .net "ie1", 0 0, v0x55cc80a5c8e0_0;  alias, 1 drivers
v0x55cc80a59830_0 .net "ie2", 0 0, v0x55cc80a5c9d0_0;  alias, 1 drivers
v0x55cc80a598f0_0 .net "ie3", 0 0, v0x55cc80a5cac0_0;  alias, 1 drivers
v0x55cc80a59990_0 .net "ie4", 0 0, v0x55cc80a5cbb0_0;  alias, 1 drivers
v0x55cc80a59a50_0 .var "op_alu", 2 0;
v0x55cc80a59bb0_0 .net "opcode", 15 0, L_0x55cc80a6fc40;  alias, 1 drivers
v0x55cc80a59c70_0 .var "pop", 0 0;
v0x55cc80a59d60_0 .var "push", 0 0;
v0x55cc80a59e50_0 .var "s_inc", 0 0;
v0x55cc80a59f80_0 .var "s_inm", 1 0;
v0x55cc80a5a070_0 .var "s_out", 0 0;
v0x55cc80a5a160_0 .var "s_pila", 0 0;
v0x55cc80a5a250_0 .var "s_port", 1 0;
v0x55cc80a5a360_0 .var "we3", 0 0;
v0x55cc80a5a450_0 .var "we4", 0 0;
v0x55cc80a5a540_0 .var "we5", 0 0;
v0x55cc80a5a5e0_0 .var "wez", 0 0;
v0x55cc80a5a6d0_0 .net "z", 0 0, v0x55cc80a4f8a0_0;  alias, 1 drivers
E_0x55cc80a596f0 .event edge, v0x55cc80a57750_0;
    .scope S_0x55cc80a52c10;
T_0 ;
    %wait E_0x55cc80a33150;
    %load/vec4 v0x55cc80a53160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55cc80a53060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cc80a52f70_0;
    %assign/vec4 v0x55cc80a53060_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cc80a4fa90;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55cc80a501e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55cc80a4d010;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55cc80a4e460 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55cc80a4d010;
T_3 ;
    %wait E_0x55cc809c2c00;
    %load/vec4 v0x55cc80a4e6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55cc80a4e5e0_0;
    %load/vec4 v0x55cc80a4e500_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cc80a4e460, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55cc80a50a60;
T_4 ;
    %wait E_0x55cc80a32f20;
    %load/vec4 v0x55cc80a51270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55cc80a50dc0_0;
    %assign/vec4 v0x55cc80a51160_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55cc80a50ed0_0;
    %assign/vec4 v0x55cc80a51160_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55cc80a50f90_0;
    %assign/vec4 v0x55cc80a51160_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55cc80a51080_0;
    %assign/vec4 v0x55cc80a51160_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cc809bb300;
T_5 ;
    %wait E_0x55cc809c2a00;
    %load/vec4 v0x55cc809d5930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x55cc80a11d40_0;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x55cc80a11d40_0;
    %inv;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55cc80a11d40_0;
    %load/vec4 v0x55cc80a11e10_0;
    %add;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55cc80a11d40_0;
    %load/vec4 v0x55cc80a11e10_0;
    %sub;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55cc80a11d40_0;
    %load/vec4 v0x55cc80a11e10_0;
    %and;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55cc80a11d40_0;
    %load/vec4 v0x55cc80a11e10_0;
    %or;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55cc80a11d40_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55cc80a11e10_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55cc80a27310_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55cc80a4f390;
T_6 ;
    %wait E_0x55cc80a33150;
    %load/vec4 v0x55cc80a4f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cc80a4f8a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55cc80a4f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55cc80a4f7a0_0;
    %assign/vec4 v0x55cc80a4f8a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55cc80a53280;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a53af0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x55cc80a53280;
T_8 ;
    %wait E_0x55cc80a534f0;
    %load/vec4 v0x55cc80a53a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a53af0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x55cc80a53940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55cc80a53630_0;
    %load/vec4 v0x55cc80a53af0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc80a536f0, 4, 0;
    %load/vec4 v0x55cc80a53af0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55cc80a53af0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55cc80a53790_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x55cc80a53850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55cc80a53af0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55cc80a53af0_0, 0, 3;
    %load/vec4 v0x55cc80a53af0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55cc80a536f0, 4;
    %store/vec4 v0x55cc80a53790_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55cc80a55a00;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x55cc80a56160 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55cc80a55a00;
T_10 ;
    %wait E_0x55cc809c2c00;
    %load/vec4 v0x55cc80a56310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55cc80a56200_0;
    %load/vec4 v0x55cc80a563d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cc80a56160, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55cc80a51b30;
T_11 ;
    %wait E_0x55cc80a51df0;
    %load/vec4 v0x55cc80a52340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55cc80a51e80_0;
    %assign/vec4 v0x55cc80a52230_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55cc80a51f80_0;
    %assign/vec4 v0x55cc80a52230_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55cc80a52060_0;
    %assign/vec4 v0x55cc80a52230_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55cc80a52150_0;
    %assign/vec4 v0x55cc80a52230_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55cc80a53cd0;
T_12 ;
    %wait E_0x55cc80a32cd0;
    %load/vec4 v0x55cc80a54290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cc80a541c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55cc80a540d0_0;
    %assign/vec4 v0x55cc80a541c0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55cc80a543e0;
T_13 ;
    %wait E_0x55cc80a546f0;
    %load/vec4 v0x55cc80a54a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cc80a54960_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55cc80a54850_0;
    %assign/vec4 v0x55cc80a54960_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55cc80a54b70;
T_14 ;
    %wait E_0x55cc80a54e30;
    %load/vec4 v0x55cc80a55140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cc80a55050_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55cc80a54f90_0;
    %assign/vec4 v0x55cc80a55050_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55cc80a55290;
T_15 ;
    %wait E_0x55cc80a555a0;
    %load/vec4 v0x55cc80a558b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55cc80a557c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55cc80a55700_0;
    %assign/vec4 v0x55cc80a557c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55cc80a592a0;
T_16 ;
    %wait E_0x55cc80a596f0;
    %load/vec4 v0x55cc80a59bb0_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_16.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_16.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_16.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_16.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_16.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_16.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_16.11, 4;
    %jmp T_16.13;
T_16.0 ;
    %load/vec4 v0x55cc80a59bb0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %jmp T_16.13;
T_16.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %jmp T_16.13;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %jmp T_16.13;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %load/vec4 v0x55cc80a5a6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
T_16.15 ;
    %jmp T_16.13;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %load/vec4 v0x55cc80a5a6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
T_16.17 ;
    %jmp T_16.13;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %load/vec4 v0x55cc80a59bb0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a59c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a5a250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5a070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a59e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc80a59f80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc80a59a50_0, 0, 3;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55cc80a26bd0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5c3e0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5c3e0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55cc80a26bd0;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc80a5cf50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc80a5cf50_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55cc80a26bd0;
T_19 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
