{"config":{"lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"Welcome to the Dune Timing documentation website. This area can be used as a collaborative working area for documentation that has not yet been finalized. Once the task force has agreed to adopt a document, it should be placed in the repository, and the links here should be updated accordingly. First steps","title":"Home"},{"location":"#first-steps","text":"","title":"First steps"},{"location":"FMCtesting/","text":"To enable testing and commissioning of the timing system, a timing FPGA mezzanine card(FMC) was designed and fabricated. The FMC has SFP, Ethernet, and U.FL connectors, and can act as either as a timing master or endpoint, depending on the firmware uploaded onto the carrier board FPGA. The following instructions will allow you to set up and control the timing FMC. Pre-requisites","title":"FMCtesting"},{"location":"FMCtesting/#pre-requisites","text":"","title":"Pre-requisites"},{"location":"TimingBoardSoftware/","text":"Test","title":"TimingBoardSoftware"}]}