

================================================================
== Vivado HLS Report for 'pool_2u_20u_24u_s'
================================================================
* Date:           Sat Aug  1 10:34:10 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  240|  240|        12|          -|          -|    20|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   20|   20|         2|          1|          1|    20|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     15|       0|   1261|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|     128|    130|
|Multiplexer      |        -|      -|       -|    703|
|Register         |        -|      -|    1340|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     15|    1468|   2094|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_20u_24u_s0iy  |        0|  64|  120|   240|   32|     1|         7680|
    |acc_U  |pool_2u_20u_24u_s1iI  |        0|  64|   10|    20|   32|     1|          640|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  130|   260|   64|     2|         8320|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_873_p2                |     *    |      3|  0|  20|          32|          32|
    |bound3_fu_858_p2                   |     *    |      3|  0|  20|          31|          32|
    |bound5_fu_867_p2                   |     *    |      3|  0|  20|          32|          31|
    |tmp1_fu_812_p2                     |     *    |      3|  0|  20|          32|          32|
    |tmp2_fu_816_p2                     |     *    |      3|  0|  20|          32|          32|
    |ch_3_fu_952_p2                     |     +    |      0|  0|  39|          32|           1|
    |ch_4_fu_981_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_882_p2                        |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next3_fu_893_p2     |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next4_fu_1053_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_904_p2     |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_928_p2      |     +    |      0|  0|  40|          33|           1|
    |j_2_fu_659_p2                      |     +    |      0|  0|  15|           5|           1|
    |outch_2_fu_1137_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_2_fu_1059_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_36_fu_732_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_37_fu_742_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_38_fu_752_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_39_fu_762_p2                   |     +    |      0|  0|  15|           9|           3|
    |tmp_40_fu_772_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_41_fu_782_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_42_fu_792_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_43_fu_802_p2                   |     +    |      0|  0|  15|           9|           4|
    |tmp_50_fu_1126_p2                  |     +    |      0|  0|  18|           9|           9|
    |tmp_55_fu_1018_p2                  |     +    |      0|  0|  18|           9|           9|
    |xp_2_fu_1043_p2                    |     +    |      0|  0|  38|          31|           1|
    |tmp_32_fu_685_p2                   |     -    |      0|  0|  15|           9|           9|
    |tmp_49_fu_1120_p2                  |     -    |      0|  0|  18|           9|           9|
    |tmp_54_fu_1012_p2                  |     -    |      0|  0|  18|           9|           9|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_pp3_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_497                   |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_910_p2                |   icmp   |      0|  0|  18|          31|          31|
    |exitcond5_fu_1065_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond6_fu_934_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten3_fu_888_p2        |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten4_fu_1048_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_899_p2        |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_923_p2         |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_877_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_fu_653_p2                   |   icmp   |      0|  0|  11|           5|           5|
    |tmp_18_fu_696_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_24_fu_957_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_25_fu_975_p2                   |   icmp   |      0|  0|  11|           5|           5|
    |tmp_28_fu_1028_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_632_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_33_fu_702_p2                   |    or    |      0|  0|   9|           9|           1|
    |tmp_34_fu_712_p2                   |    or    |      0|  0|   9|           9|           2|
    |tmp_35_fu_722_p2                   |    or    |      0|  0|   9|           9|           2|
    |acc_load_2_valIn_V_fu_963_p3       |  select  |      0|  0|  32|           1|          32|
    |ch_mid2_fu_940_p3                  |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1071_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_22_mid2_v_fu_1079_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_29_fu_1034_p3                  |  select  |      0|  0|  32|           1|          32|
    |xp_mid2_fu_915_p3                  |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     15|  0|1261|        1082|         821|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_1_loc_reg_497                 |    9|          2|   32|         64|
    |acc_address0                             |   15|          3|    5|         15|
    |acc_address1                             |  113|         24|    5|        120|
    |acc_d1                                   |   15|          3|   32|         96|
    |ap_NS_fsm                                |  225|         52|    1|         52|
    |ap_done                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_ch_phi_fu_577_p4              |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_566_p4  |    9|          2|   33|         66|
    |ap_phi_mux_outpix_phi_fu_610_p4          |    9|          2|   31|         62|
    |buf_address0                             |   15|          3|    8|         24|
    |buf_address1                             |   62|         15|    8|        120|
    |buf_d1                                   |   15|          3|   32|         96|
    |ch2_reg_584                              |    9|          2|    5|         10|
    |ch_reg_573                               |    9|          2|   32|         64|
    |i3_reg_518                               |    9|          2|   32|         64|
    |in_V_V_blk_n                             |    9|          2|    1|          2|
    |indvar_flatten3_reg_529                  |    9|          2|   63|        126|
    |indvar_flatten4_reg_595                  |    9|          2|   63|        126|
    |indvar_flatten6_reg_540                  |    9|          2|   32|         64|
    |indvar_flatten_reg_562                   |    9|          2|   33|         66|
    |j_reg_507                                |    9|          2|    5|         10|
    |out_V_V_blk_n                            |    9|          2|    1|          2|
    |out_V_V_din                              |   15|          3|   32|         96|
    |outch_reg_617                            |    9|          2|   32|         64|
    |outpix_reg_606                           |    9|          2|   31|         62|
    |real_start                               |    9|          2|    1|          2|
    |xp_reg_551                               |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  703|        156|  619|       1613|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr_1                              |  32|   0|   32|          0|
    |IFMCH_curr_1_loc_reg_497                  |  32|   0|   32|          0|
    |IFMDim_curr_1                             |  32|   0|   32|          0|
    |KER_bound_reg_1236                        |  32|   0|   32|          0|
    |acc_addr_7_reg_1319                       |   5|   0|    5|          0|
    |acc_addr_8_reg_1288                       |   5|   0|    5|          0|
    |ap_CS_fsm                                 |  51|   0|   51|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound3_reg_1226                           |  63|   0|   63|          0|
    |bound5_reg_1231                           |  63|   0|   63|          0|
    |buf_addr_5_reg_1344                       |   8|   0|    8|          0|
    |buf_addr_5_reg_1344_pp3_iter1_reg         |   8|   0|    8|          0|
    |buf_addr_6_reg_1313                       |   8|   0|    8|          0|
    |ch2_reg_584                               |   5|   0|    5|          0|
    |ch_3_reg_1294                             |  32|   0|   32|          0|
    |ch_mid2_reg_1282                          |  32|   0|   32|          0|
    |ch_reg_573                                |  32|   0|   32|          0|
    |exitcond_flatten4_reg_1330                |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1330_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1273                 |   1|   0|    1|          0|
    |exitcond_reg_1241                         |   1|   0|    1|          0|
    |i3_reg_518                                |  32|   0|   32|          0|
    |indvar_flatten3_reg_529                   |  63|   0|   63|          0|
    |indvar_flatten4_reg_595                   |  63|   0|   63|          0|
    |indvar_flatten6_reg_540                   |  32|   0|   32|          0|
    |indvar_flatten_next3_reg_1253             |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1262             |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1277              |  33|   0|   33|          0|
    |indvar_flatten_reg_562                    |  33|   0|   33|          0|
    |j_2_reg_1177                              |   5|   0|    5|          0|
    |j_reg_507                                 |   5|   0|    5|          0|
    |outch_reg_617                             |  32|   0|   32|          0|
    |outpix_reg_606                            |  31|   0|   31|          0|
    |reg_628                                   |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |tmp1_reg_1201                             |  32|   0|   32|          0|
    |tmp2_reg_1206                             |  32|   0|   32|          0|
    |tmp_18_reg_1197                           |   1|   0|    1|          0|
    |tmp_22_mid2_v_reg_1339                    |  31|   0|   31|          0|
    |tmp_25_reg_1304                           |   1|   0|    1|          0|
    |tmp_32_reg_1182                           |   7|   0|    9|          2|
    |tmp_44_reg_1216                           |  32|   0|   33|          1|
    |tmp_45_reg_1221                           |  31|   0|   32|          1|
    |tmp_51_reg_1299                           |   9|   0|    9|          0|
    |tmp_9_reg_1211                            |  31|   0|   31|          0|
    |tmp_V_21_reg_1143                         |  32|   0|   32|          0|
    |tmp_V_23_reg_1148                         |  32|   0|   32|          0|
    |tmp_V_25_reg_1154                         |  32|   0|   32|          0|
    |tmp_V_29_reg_1159                         |  32|   0|   32|          0|
    |tmp_V_31_reg_1166                         |  32|   0|   32|          0|
    |xp_mid2_reg_1267                          |  31|   0|   31|          0|
    |xp_reg_551                                |  31|   0|   31|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1340|   0| 1344|          4|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 20u, 24u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 41 42 }
  Pipeline-1 : II = 2, D = 3, States = { 46 47 48 }
  Pipeline-2 : II = 1, D = 2, States = { 50 51 }
  Pipeline-3 : II = 1, D = 3, States = { 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_17)
	21  / (tmp_17)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	9  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / (!tmp_18)
	44  / (tmp_18)
40 --> 
	41  / true
41 --> 
	43  / (exitcond)
	42  / (!exitcond)
42 --> 
	41  / true
43 --> 
44 --> 
	45  / (!exitcond_flatten3)
	43  / (exitcond_flatten3)
45 --> 
	46  / (!exitcond_flatten8)
	53  / (exitcond_flatten8)
46 --> 
	49  / (exitcond_flatten)
	47  / (!exitcond_flatten)
47 --> 
	48  / true
48 --> 
	46  / true
49 --> 
	50  / true
50 --> 
	52  / (tmp_25)
	51  / (!tmp_25)
51 --> 
	50  / true
52 --> 
	45  / true
53 --> 
	56  / (exitcond_flatten4)
	54  / (!exitcond_flatten4)
54 --> 
	55  / true
55 --> 
	53  / true
56 --> 
	44  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 57 [1/1] (2.26ns)   --->   "%buf = alloca [240 x i32], align 4" [LeNet_wrapper/../hw_library/pool.h:124]   --->   Operation 57 'alloca' 'buf' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%acc = alloca [20 x i32], align 16" [LeNet_wrapper/../hw_library/pool.h:126]   --->   Operation 58 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:72]   --->   Operation 59 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/pool.h:74]   --->   Operation 60 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 61 [1/1] (3.63ns)   --->   "%tmp_V_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 61 'read' 'tmp_V_21' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_21)" [LeNet_wrapper/../hw_library/pool.h:78]   --->   Operation 62 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:80]   --->   Operation 63 'read' 'tmp_V_23' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 64 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_23)" [LeNet_wrapper/../hw_library/pool.h:82]   --->   Operation 64 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_V_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:84]   --->   Operation 65 'read' 'tmp_V_25' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_25)" [LeNet_wrapper/../hw_library/pool.h:86]   --->   Operation 66 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_V_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:88]   --->   Operation 67 'read' 'tmp_V_27' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 68 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_27)" [LeNet_wrapper/../hw_library/pool.h:90]   --->   Operation 68 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 69 [1/1] (3.63ns)   --->   "%tmp_V_29 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 69 'read' 'tmp_V_29' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 70 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_29)" [LeNet_wrapper/../hw_library/pool.h:94]   --->   Operation 70 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 71 [1/1] (3.63ns)   --->   "%tmp_V_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:96]   --->   Operation 71 'read' 'tmp_V_31' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 72 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_31)" [LeNet_wrapper/../hw_library/pool.h:98]   --->   Operation 72 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_V_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:100]   --->   Operation 75 'read' 'tmp_V_33' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 76 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_33)" [LeNet_wrapper/../hw_library/pool.h:102]   --->   Operation 76 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 1" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 77 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load = load i32* @IFMCH_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 78 'load' 'IFMCH_curr_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %tmp_V_29, i32* @IFMCH_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:115]   --->   Operation 80 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %tmp_V_31, i32* @IFMDim_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:116]   --->   Operation 81 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.76ns)   --->   "br label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:118]   --->   Operation 82 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_loc = phi i32 [ %tmp_V_29, %1 ], [ %IFMCH_curr_1_load, %0 ]"   --->   Operation 83 'phi' 'IFMCH_curr_1_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:125]   --->   Operation 84 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([20 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:127]   --->   Operation 85 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.76ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.09>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %._crit_edge ], [ %j_2, %.preheader248.preheader ]"   --->   Operation 87 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.36ns)   --->   "%tmp_17 = icmp eq i5 %j, -12" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 88 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j, 1" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 90 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %.preheader247.0, label %.preheader248.preheader" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j, i4 0)" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 92 'bitconcatenate' 'tmp_30' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j, i2 0)" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 93 'bitconcatenate' 'tmp_31' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_31 to i9" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 94 'zext' 'p_shl1_cast' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_32 = sub i9 %tmp_30, %p_shl1_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 95 'sub' 'tmp_32' <Predicate = (!tmp_17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i9 %tmp_32 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 96 'sext' 'tmp_34_cast' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_34_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 97 'getelementptr' 'buf_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 98 'store' <Predicate = (!tmp_17)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 0" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 99 'getelementptr' 'acc_addr' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 100 'store' <Predicate = (tmp_17)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_18 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 101 'icmp' 'tmp_18' <Predicate = (tmp_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_33 = or i9 %tmp_32, 1" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 102 'or' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i9 %tmp_33 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 103 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_35_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 104 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_34 = or i9 %tmp_32, 2" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 106 'or' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i9 %tmp_34 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 107 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_36_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 108 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_8, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_35 = or i9 %tmp_32, 3" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 110 'or' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i9 %tmp_35 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 111 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_37_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 112 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_9, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 114 [1/1] (1.82ns)   --->   "%tmp_36 = add i9 %tmp_32, 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 114 'add' 'tmp_36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i9 %tmp_36 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 115 'sext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_38_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 116 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_10, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 4.09>
ST_14 : Operation 118 [1/1] (1.82ns)   --->   "%tmp_37 = add i9 %tmp_32, 5" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 118 'add' 'tmp_37' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i9 %tmp_37 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 119 'sext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_39_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 120 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_11, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 15 <SV = 14> <Delay = 4.09>
ST_15 : Operation 122 [1/1] (1.82ns)   --->   "%tmp_38 = add i9 %tmp_32, 6" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 122 'add' 'tmp_38' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i9 %tmp_38 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 123 'sext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_40_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 124 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_12, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 126 [1/1] (1.82ns)   --->   "%tmp_39 = add i9 %tmp_32, 7" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 126 'add' 'tmp_39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i9 %tmp_39 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 127 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%buf_addr_13 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_41_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 128 'getelementptr' 'buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_13, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 17 <SV = 16> <Delay = 4.09>
ST_17 : Operation 130 [1/1] (1.82ns)   --->   "%tmp_40 = add i9 %tmp_32, 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 130 'add' 'tmp_40' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i9 %tmp_40 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 131 'sext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_42_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 132 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_14, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 18 <SV = 17> <Delay = 4.09>
ST_18 : Operation 134 [1/1] (1.82ns)   --->   "%tmp_41 = add i9 %tmp_32, 9" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 134 'add' 'tmp_41' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i9 %tmp_41 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 135 'sext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_43_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 136 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_15, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 137 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 19 <SV = 18> <Delay = 4.09>
ST_19 : Operation 138 [1/1] (1.82ns)   --->   "%tmp_42 = add i9 %tmp_32, 10" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 138 'add' 'tmp_42' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_42 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 139 'sext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_44_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 140 'getelementptr' 'buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_16, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 20 <SV = 19> <Delay = 4.09>
ST_20 : Operation 142 [1/1] (1.82ns)   --->   "%tmp_43 = add i9 %tmp_32, 11" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 142 'add' 'tmp_43' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i9 %tmp_43 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 143 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_45_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 144 'getelementptr' 'buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_17, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 2.32>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%acc_addr_53 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 1" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 147 'getelementptr' 'acc_addr_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_53, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 22 <SV = 10> <Delay = 2.32>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%acc_addr_54 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 2" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 149 'getelementptr' 'acc_addr_54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_54, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 23 <SV = 11> <Delay = 2.32>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%acc_addr_55 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 3" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 151 'getelementptr' 'acc_addr_55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_55, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 24 <SV = 12> <Delay = 2.32>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%acc_addr_56 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 153 'getelementptr' 'acc_addr_56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_56, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 25 <SV = 13> <Delay = 2.32>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%acc_addr_57 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 5" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 155 'getelementptr' 'acc_addr_57' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_57, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 26 <SV = 14> <Delay = 2.32>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%acc_addr_58 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 6" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 157 'getelementptr' 'acc_addr_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_58, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 27 <SV = 15> <Delay = 2.32>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%acc_addr_59 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 7" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 159 'getelementptr' 'acc_addr_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_59, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 28 <SV = 16> <Delay = 2.32>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%acc_addr_60 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 161 'getelementptr' 'acc_addr_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 162 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_60, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 29 <SV = 17> <Delay = 2.32>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%acc_addr_61 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 9" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 163 'getelementptr' 'acc_addr_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_61, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 30 <SV = 18> <Delay = 2.32>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%acc_addr_62 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 10" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 165 'getelementptr' 'acc_addr_62' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_62, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 31 <SV = 19> <Delay = 2.32>
ST_31 : Operation 167 [1/1] (0.00ns)   --->   "%acc_addr_63 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 11" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 167 'getelementptr' 'acc_addr_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 168 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_63, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 32 <SV = 20> <Delay = 2.32>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%acc_addr_64 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 12" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 169 'getelementptr' 'acc_addr_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_64, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 33 <SV = 21> <Delay = 2.32>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%acc_addr_65 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 13" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 171 'getelementptr' 'acc_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_65, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 34 <SV = 22> <Delay = 2.32>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%acc_addr_66 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 14" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 173 'getelementptr' 'acc_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_66, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 35 <SV = 23> <Delay = 2.32>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%acc_addr_67 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 15" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 175 'getelementptr' 'acc_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_67, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 36 <SV = 24> <Delay = 2.32>
ST_36 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_68 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 177 'getelementptr' 'acc_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 178 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_68, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 37 <SV = 25> <Delay = 2.32>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_69 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 17" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 179 'getelementptr' 'acc_addr_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_69, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 38 <SV = 26> <Delay = 2.32>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_70 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 18" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 181 'getelementptr' 'acc_addr_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_70, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 39 <SV = 27> <Delay = 8.51>
ST_39 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_71 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 19" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 183 'getelementptr' 'acc_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_71, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %3, label %6" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 186 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_23, %tmp_V_23" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 186 'mul' 'tmp1' <Predicate = (!tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 187 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_V_25, %tmp_V_29" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 187 'mul' 'tmp2' <Predicate = (!tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 188 [1/1] (0.00ns)   --->   "%IFMDim_curr_1_load = load i32* @IFMDim_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 188 'load' 'IFMDim_curr_1_load' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_1_load, i32 1, i32 31)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 189 'partselect' 'tmp_9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_44 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_1_loc, i1 false)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 190 'bitconcatenate' 'tmp_44' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 false)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 191 'bitconcatenate' 'tmp_45' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 192 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_9 to i63" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 192 'zext' 'cast9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 193 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_1_loc to i63" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 193 'zext' 'cast' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 194 [1/1] (8.51ns)   --->   "%bound3 = mul i63 %cast9, %cast" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 194 'mul' 'bound3' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 195 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %tmp_V_21 to i63" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 195 'zext' 'cast2' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 196 [1/1] (8.51ns)   --->   "%bound5 = mul i63 %cast2, %cast9" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 196 'mul' 'bound5' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 197 [1/1] (1.76ns)   --->   "br label %.preheader245" [LeNet_wrapper/../hw_library/pool.h:144]   --->   Operation 197 'br' <Predicate = (tmp_18)> <Delay = 1.76>

State 40 <SV = 28> <Delay = 8.51>
ST_40 : Operation 198 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 198 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 199 [1/1] (1.76ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 199 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 29> <Delay = 2.55>
ST_41 : Operation 200 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 200 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 201 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 201 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 202 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 202 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %8" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 30> <Delay = 7.26>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 204 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:200]   --->   Operation 205 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (3.63ns)   --->   "%tmp_V_35 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:201]   --->   Operation 206 'read' 'tmp_V_35' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 207 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_35)" [LeNet_wrapper/../hw_library/pool.h:202]   --->   Operation 207 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp)" [LeNet_wrapper/../hw_library/pool.h:203]   --->   Operation 208 'specregionend' 'empty_25' <Predicate = (!exitcond)> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.00ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 209 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 43 <SV = 30> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 210 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_43 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/pool.h:206]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>

State 44 <SV = 28> <Delay = 3.77>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i63 [ 0, %3 ], [ %indvar_flatten_next3, %.preheader245.loopexit ]"   --->   Operation 212 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (2.78ns)   --->   "%exitcond_flatten3 = icmp eq i63 %indvar_flatten3, %bound5" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 213 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 214 [1/1] (3.49ns)   --->   "%indvar_flatten_next3 = add i63 %indvar_flatten3, 1"   --->   Operation 214 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.loopexit.loopexit253, label %.preheader243.preheader" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (1.76ns)   --->   "br label %.preheader243"   --->   Operation 216 'br' <Predicate = (!exitcond_flatten3)> <Delay = 1.76>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 217 'br' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 45 <SV = 29> <Delay = 3.46>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 218 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_2, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 219 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 220 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_45" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 220 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 221 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 221 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader244" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 223 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i31 %xp, %tmp_9" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 223 'icmp' 'exitcond4' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 224 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond4, i31 0, i31 %xp" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 224 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:149]   --->   Operation 225 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_45 : Operation 226 [1/1] (1.76ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 226 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 46 <SV = 30> <Delay = 3.47>
ST_46 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader244 ], [ %indvar_flatten_next, %.preheader242 ]"   --->   Operation 227 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 228 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader244 ], [ %ch_3, %.preheader242 ]"   --->   Operation 228 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 229 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_44" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 229 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 230 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 230 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader240.preheader, label %.preheader242" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 232 [1/1] (2.47ns)   --->   "%exitcond6 = icmp eq i32 %ch, %IFMCH_curr_1_loc" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 232 'icmp' 'exitcond6' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 233 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond6, i32 0, i32 %ch" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 233 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 31> <Delay = 3.63>
ST_47 : Operation 234 [1/1] (3.63ns)   --->   "%tmp_V_38 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:152]   --->   Operation 234 'read' 'tmp_V_38' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %ch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 235 'zext' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_23" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 236 'getelementptr' 'acc_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 237 [2/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 237 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_47 : Operation 238 [1/1] (2.55ns)   --->   "%ch_3 = add i32 %ch_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 238 'add' 'ch_3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 7.81>
ST_48 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 239 'specregionbegin' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:151]   --->   Operation 240 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 241 [1/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 241 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_48 : Operation 242 [1/1] (2.47ns)   --->   "%tmp_24 = icmp sgt i32 %acc_load_2, %tmp_V_38" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 242 'icmp' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 243 [1/1] (0.69ns)   --->   "%acc_load_2_valIn_V = select i1 %tmp_24, i32 %acc_load_2, i32 %tmp_V_38" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 243 'select' 'acc_load_2_valIn_V' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 244 [1/1] (2.32ns)   --->   "store i32 %acc_load_2_valIn_V, i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 244 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_48 : Operation 245 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_21)" [LeNet_wrapper/../hw_library/pool.h:155]   --->   Operation 245 'specregionend' 'empty_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 246 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 49 <SV = 31> <Delay = 1.76>
ST_49 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i31 %xp_mid2 to i9" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 247 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 248 [1/1] (1.76ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 248 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 32> <Delay = 5.96>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%ch2 = phi i5 [ %ch_4, %4 ], [ 0, %.preheader240.preheader ]"   --->   Operation 249 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (1.36ns)   --->   "%tmp_25 = icmp eq i5 %ch2, -12" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 250 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 251 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (1.78ns)   --->   "%ch_4 = add i5 %ch2, 1" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 252 'add' 'ch_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %5, label %4" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_27 = zext i5 %ch2 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 254 'zext' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ch2, i4 0)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 255 'bitconcatenate' 'tmp_52' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_53 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ch2, i2 0)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 256 'bitconcatenate' 'tmp_53' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i7 %tmp_53 to i9" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 257 'zext' 'p_shl5_cast' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_54 = sub i9 %tmp_52, %p_shl5_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 258 'sub' 'tmp_54' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 259 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_55 = add i9 %tmp_54, %tmp_51" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 259 'add' 'tmp_55' <Predicate = (!tmp_25)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i9 %tmp_55 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 260 'sext' 'tmp_56_cast' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 261 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_56_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 261 'getelementptr' 'buf_addr_6' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 262 [2/2] (2.26ns)   --->   "%buf_load = load i32* %buf_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 262 'load' 'buf_load' <Predicate = (!tmp_25)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_27" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 263 'getelementptr' 'acc_addr_7' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 264 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 264 'load' 'acc_load' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 51 <SV = 33> <Delay = 7.76>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 265 'specregionbegin' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_51 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:159]   --->   Operation 266 'specpipeline' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_51 : Operation 267 [1/2] (2.26ns)   --->   "%buf_load = load i32* %buf_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 267 'load' 'buf_load' <Predicate = (!tmp_25)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 268 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 268 'load' 'acc_load' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 269 [1/1] (2.47ns)   --->   "%tmp_28 = icmp sgt i32 %buf_load, %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 269 'icmp' 'tmp_28' <Predicate = (!tmp_25)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 270 [1/1] (0.69ns)   --->   "%tmp_29 = select i1 %tmp_28, i32 %buf_load, i32 %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 270 'select' 'tmp_29' <Predicate = (!tmp_25)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 271 [1/1] (2.26ns)   --->   "store i32 %tmp_29, i32* %buf_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 271 'store' <Predicate = (!tmp_25)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 272 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:162]   --->   Operation 272 'store' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 273 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_26)" [LeNet_wrapper/../hw_library/pool.h:168]   --->   Operation 273 'specregionend' 'empty_23' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 274 'br' <Predicate = (!tmp_25)> <Delay = 0.00>

State 52 <SV = 33> <Delay = 2.52>
ST_52 : Operation 275 [1/1] (2.52ns)   --->   "%xp_2 = add i31 %xp_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 275 'add' 'xp_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader243" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 30> <Delay = 6.95>
ST_53 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i63 [ %indvar_flatten_next4, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 277 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 278 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_22_mid2_v, %.preheader239 ], [ 0, %.preheader.preheader ]" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 278 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 279 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_2, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 279 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 280 [1/1] (2.78ns)   --->   "%exitcond_flatten4 = icmp eq i63 %indvar_flatten4, %bound3" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 280 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 281 [1/1] (3.49ns)   --->   "%indvar_flatten_next4 = add i63 %indvar_flatten4, 1"   --->   Operation 281 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.preheader245.loopexit, label %.preheader239" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 283 [1/1] (2.52ns)   --->   "%outpix_2 = add i31 1, %outpix" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 283 'add' 'outpix_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 284 [1/1] (2.47ns)   --->   "%exitcond5 = icmp eq i32 %outch, %IFMCH_curr_1_loc" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 284 'icmp' 'exitcond5' <Predicate = (!exitcond_flatten4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 285 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond5, i32 0, i32 %outch" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 285 'select' 'outch_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 286 [1/1] (0.73ns)   --->   "%tmp_22_mid2_v = select i1 %exitcond5, i31 %outpix_2, i31 %outpix" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 286 'select' 'tmp_22_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i31 %tmp_22_mid2_v to i9" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 287 'trunc' 'tmp_46' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %outch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 288 'zext' 'tmp_20' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %outch_mid2 to i5" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 289 'trunc' 'tmp_47' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_47, i4 0)" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 290 'bitconcatenate' 'p_shl2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %outch_mid2 to i7" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 291 'trunc' 'tmp_48' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 292 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_48, i2 0)" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 292 'bitconcatenate' 'p_shl3_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_49 = sub i9 %p_shl2_cast, %p_shl3_cast" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 293 'sub' 'tmp_49' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 294 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_50 = add i9 %tmp_46, %tmp_49" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 294 'add' 'tmp_50' <Predicate = (!exitcond_flatten4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i9 %tmp_50 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 295 'sext' 'tmp_52_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 296 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_52_cast" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 296 'getelementptr' 'buf_addr_5' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 297 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_20" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 297 'getelementptr' 'acc_addr_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 298 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 298 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_53 : Operation 299 [1/1] (2.55ns)   --->   "%outch_2 = add i32 1, %outch_mid2" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 299 'add' 'outch_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 31> <Delay = 2.26>
ST_54 : Operation 300 [2/2] (2.26ns)   --->   "%tmp_V_36 = load i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 300 'load' 'tmp_V_36' <Predicate = (!exitcond_flatten4)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 55 <SV = 32> <Delay = 5.90>
ST_55 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 301 'specregionbegin' 'tmp_19' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:174]   --->   Operation 302 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 303 [1/2] (2.26ns)   --->   "%tmp_V_36 = load i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 303 'load' 'tmp_V_36' <Predicate = (!exitcond_flatten4)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_55 : Operation 304 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_36)" [LeNet_wrapper/../hw_library/pool.h:177]   --->   Operation 304 'write' <Predicate = (!exitcond_flatten4)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_55 : Operation 305 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:180]   --->   Operation 305 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_55 : Operation 306 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_19)" [LeNet_wrapper/../hw_library/pool.h:187]   --->   Operation 306 'specregionend' 'empty_24' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 307 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 56 <SV = 31> <Delay = 0.00>
ST_56 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader245"   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IFMCH_curr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                  (alloca           ) [ 001111111111111111111111111111111111111100001111111111111]
acc                  (alloca           ) [ 001111111111111111111111111111111111111100001111111111111]
tmp_V                (read             ) [ 001111111111111111111000000000000000000000000000000000000]
StgValue_60          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_21             (read             ) [ 000111111111111111111111111111111111111100000000000000000]
StgValue_62          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_23             (read             ) [ 000011111111111111111111111111111111111100000000000000000]
StgValue_64          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_25             (read             ) [ 000001111111111111111111111111111111111100000000000000000]
StgValue_66          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_27             (read             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_68          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_29             (read             ) [ 000000011111111111111111111111111111111100000000000000000]
StgValue_70          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_31             (read             ) [ 000000001000000000000000000000000000000000000000000000000]
StgValue_72          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_73          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_74          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_33             (read             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_76          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 000000001000000000000000000000000000000000000000000000000]
IFMCH_curr_1_load    (load             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_79          (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_80          (store            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_81          (store            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_82          (br               ) [ 000000000000000000000000000000000000000000000000000000000]
IFMCH_curr_1_loc     (phi              ) [ 000000001111111111111111111111111111111100001111111111111]
StgValue_84          (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_85          (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_86          (br               ) [ 000000001111111111111000000000000000000000000000000000000]
j                    (phi              ) [ 000000000100000000000000000000000000000000000000000000000]
tmp_17               (icmp             ) [ 000000000111111111111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
j_2                  (add              ) [ 000000001111111111111000000000000000000000000000000000000]
StgValue_91          (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_30               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_31               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_32               (sub              ) [ 000000000011111111111000000000000000000000000000000000000]
tmp_34_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_98          (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_100         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_18               (icmp             ) [ 000000000000000000000111111111111111111111111111111111111]
tmp_33               (or               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_35_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_7           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_105         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_34               (or               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_36_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_8           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_109         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_35               (or               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_37_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_9           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_113         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_36               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_38_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_10          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_117         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_37               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_39_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_11          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_121         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_38               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_40_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_12          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_125         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_39               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_41_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_13          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_129         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_40               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_42_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_14          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_133         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_41               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_43_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_15          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_137         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_42               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_44_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_16          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_141         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_43               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_45_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_17          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_145         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_146         (br               ) [ 000000001111111111111000000000000000000000000000000000000]
acc_addr_53          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_148         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_54          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_150         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_55          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_152         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_56          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_154         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_57          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_156         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_58          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_158         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_59          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_160         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_60          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_162         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_61          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_164         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_62          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_166         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_63          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_168         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_64          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_170         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_65          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_172         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_66          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_174         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_67          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_176         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_68          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_178         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_69          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_180         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_70          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_182         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_71          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_184         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_185         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp1                 (mul              ) [ 000000000000000000000000000000000000000010000000000000000]
tmp2                 (mul              ) [ 000000000000000000000000000000000000000010000000000000000]
IFMDim_curr_1_load   (load             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_9                (partselect       ) [ 000000000000000000000000000000000000000000001111111111111]
tmp_44               (bitconcatenate   ) [ 000000000000000000000000000000000000000000001111111111111]
tmp_45               (bitconcatenate   ) [ 000000000000000000000000000000000000000000001111111111111]
cast9                (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
bound3               (mul              ) [ 000000000000000000000000000000000000000000001111111111111]
cast2                (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
bound5               (mul              ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_197         (br               ) [ 000000000000000000000000000000000000000100001111111111111]
KER_bound            (mul              ) [ 000000000000000000000000000000000000000001100000000000000]
StgValue_199         (br               ) [ 000000000000000000000000000000000000000011100000000000000]
i3                   (phi              ) [ 000000000000000000000000000000000000000001000000000000000]
exitcond             (icmp             ) [ 000000000000000000000000000000000000000001100000000000000]
i                    (add              ) [ 000000000000000000000000000000000000000011100000000000000]
StgValue_203         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_205         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_35             (read             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_207         (write            ) [ 000000000000000000000000000000000000000000000000000000000]
empty_25             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_209         (br               ) [ 000000000000000000000000000000000000000011100000000000000]
StgValue_210         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_211         (ret              ) [ 000000000000000000000000000000000000000000000000000000000]
indvar_flatten3      (phi              ) [ 000000000000000000000000000000000000000000001000000000000]
exitcond_flatten3    (icmp             ) [ 000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next3 (add              ) [ 000000000000000000000000000000000000000100001111111111111]
StgValue_215         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_216         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_217         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
indvar_flatten6      (phi              ) [ 000000000000000000000000000000000000000000000100000000000]
xp                   (phi              ) [ 000000000000000000000000000000000000000000000100000000000]
exitcond_flatten8    (icmp             ) [ 000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next7 (add              ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_222         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
exitcond4            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
xp_mid2              (select           ) [ 000000000000000000000000000000000000000000000011111110000]
StgValue_225         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_226         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
indvar_flatten       (phi              ) [ 000000000000000000000000000000000000000000000010000000000]
ch                   (phi              ) [ 000000000000000000000000000000000000000000000010000000000]
exitcond_flatten     (icmp             ) [ 000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next  (add              ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_231         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
exitcond6            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
ch_mid2              (select           ) [ 000000000000000000000000000000000000000000000001000000000]
tmp_V_38             (read             ) [ 000000000000000000000000000000000000000000000010100000000]
tmp_23               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
acc_addr_8           (getelementptr    ) [ 000000000000000000000000000000000000000000000010100000000]
ch_3                 (add              ) [ 000000000000000000000000000000000000000000001110111111111]
tmp_21               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_240         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
acc_load_2           (load             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_24               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
acc_load_2_valIn_V   (select           ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_244         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
empty_21             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_246         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
tmp_51               (trunc            ) [ 000000000000000000000000000000000000000000000000001100000]
StgValue_248         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
ch2                  (phi              ) [ 000000000000000000000000000000000000000000000000001000000]
tmp_25               (icmp             ) [ 000000000000000000000000000000000000000000001111111111111]
empty_22             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
ch_4                 (add              ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_253         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_27               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_52               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_53               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl5_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_54               (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_55               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_56_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_6           (getelementptr    ) [ 000000000000000000000000000000000000000000000000001100000]
acc_addr_7           (getelementptr    ) [ 000000000000000000000000000000000000000000000000001100000]
tmp_26               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_266         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
buf_load             (load             ) [ 000000000000000000000000000000000000000000000000000000000]
acc_load             (load             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_28               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_29               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_271         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_272         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
empty_23             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_274         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
xp_2                 (add              ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_276         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
indvar_flatten4      (phi              ) [ 000000000000000000000000000000000000000000000000000001000]
outpix               (phi              ) [ 000000000000000000000000000000000000000000000000000001000]
outch                (phi              ) [ 000000000000000000000000000000000000000000000000000001000]
exitcond_flatten4    (icmp             ) [ 000000000000000000000000000000000000000000001111111111111]
indvar_flatten_next4 (add              ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_282         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
outpix_2             (add              ) [ 000000000000000000000000000000000000000000000000000000000]
exitcond5            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
outch_mid2           (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_22_mid2_v        (select           ) [ 000000000000000000000000000000000000000000001111111111111]
tmp_46               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_20               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_47               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl2_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_48               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_49               (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_50               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_52_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
buf_addr_5           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000001110]
acc_addr_6           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_298         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
outch_2              (add              ) [ 000000000000000000000000000000000000000000001111111111111]
tmp_19               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_302         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_V_36             (load             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_304         (write            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_305         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
empty_24             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_307         (br               ) [ 000000000000000000000000000000000000000000001111111111111]
StgValue_308         (br               ) [ 000000000000000000000000000000000000000100001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="buf_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="acc_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_21/2 tmp_V_23/3 tmp_V_25/4 tmp_V_27/5 tmp_V_29/6 tmp_V_31/7 tmp_V_33/8 tmp_V_35/42 tmp_V_38/47 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/1 StgValue_62/2 StgValue_64/3 StgValue_66/4 StgValue_68/5 StgValue_70/6 StgValue_72/7 StgValue_76/8 StgValue_207/42 StgValue_304/55 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buf_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="209" dir="0" index="4" bw="8" slack="0"/>
<pin id="210" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
<pin id="212" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_98/9 StgValue_105/10 StgValue_109/11 StgValue_113/12 StgValue_117/13 StgValue_121/14 StgValue_125/15 StgValue_129/16 StgValue_133/17 StgValue_137/18 StgValue_141/19 StgValue_145/20 buf_load/50 StgValue_271/51 tmp_V_36/54 StgValue_305/55 "/>
</bind>
</comp>

<comp id="215" class="1004" name="acc_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="5" slack="0"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
<pin id="230" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_100/9 StgValue_148/21 StgValue_150/22 StgValue_152/23 StgValue_154/24 StgValue_156/25 StgValue_158/26 StgValue_160/27 StgValue_162/28 StgValue_164/29 StgValue_166/30 StgValue_168/31 StgValue_170/32 StgValue_172/33 StgValue_174/34 StgValue_176/35 StgValue_178/36 StgValue_180/37 StgValue_182/38 StgValue_184/39 acc_load_2/47 StgValue_244/48 acc_load/50 StgValue_272/51 StgValue_298/53 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buf_addr_7_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_7/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="buf_addr_8_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="buf_addr_9_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf_addr_10_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_10/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buf_addr_11_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_11/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="buf_addr_12_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_12/15 "/>
</bind>
</comp>

<comp id="275" class="1004" name="buf_addr_13_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_13/16 "/>
</bind>
</comp>

<comp id="282" class="1004" name="buf_addr_14_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_14/17 "/>
</bind>
</comp>

<comp id="289" class="1004" name="buf_addr_15_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_15/18 "/>
</bind>
</comp>

<comp id="296" class="1004" name="buf_addr_16_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_16/19 "/>
</bind>
</comp>

<comp id="303" class="1004" name="buf_addr_17_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="9" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_17/20 "/>
</bind>
</comp>

<comp id="310" class="1004" name="acc_addr_53_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_53/21 "/>
</bind>
</comp>

<comp id="318" class="1004" name="acc_addr_54_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="3" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_54/22 "/>
</bind>
</comp>

<comp id="326" class="1004" name="acc_addr_55_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="3" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_55/23 "/>
</bind>
</comp>

<comp id="334" class="1004" name="acc_addr_56_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="4" slack="0"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_56/24 "/>
</bind>
</comp>

<comp id="342" class="1004" name="acc_addr_57_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_57/25 "/>
</bind>
</comp>

<comp id="350" class="1004" name="acc_addr_58_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_58/26 "/>
</bind>
</comp>

<comp id="358" class="1004" name="acc_addr_59_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_59/27 "/>
</bind>
</comp>

<comp id="366" class="1004" name="acc_addr_60_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_60/28 "/>
</bind>
</comp>

<comp id="374" class="1004" name="acc_addr_61_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_61/29 "/>
</bind>
</comp>

<comp id="382" class="1004" name="acc_addr_62_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_62/30 "/>
</bind>
</comp>

<comp id="390" class="1004" name="acc_addr_63_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_63/31 "/>
</bind>
</comp>

<comp id="398" class="1004" name="acc_addr_64_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_64/32 "/>
</bind>
</comp>

<comp id="406" class="1004" name="acc_addr_65_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_65/33 "/>
</bind>
</comp>

<comp id="414" class="1004" name="acc_addr_66_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_66/34 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_addr_67_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_67/35 "/>
</bind>
</comp>

<comp id="430" class="1004" name="acc_addr_68_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_68/36 "/>
</bind>
</comp>

<comp id="438" class="1004" name="acc_addr_69_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_69/37 "/>
</bind>
</comp>

<comp id="446" class="1004" name="acc_addr_70_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_70/38 "/>
</bind>
</comp>

<comp id="454" class="1004" name="acc_addr_71_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_71/39 "/>
</bind>
</comp>

<comp id="462" class="1004" name="acc_addr_8_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_8/47 "/>
</bind>
</comp>

<comp id="469" class="1004" name="buf_addr_6_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="9" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_6/50 "/>
</bind>
</comp>

<comp id="476" class="1004" name="acc_addr_7_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_7/50 "/>
</bind>
</comp>

<comp id="483" class="1004" name="buf_addr_5_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="9" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/53 "/>
</bind>
</comp>

<comp id="489" class="1004" name="acc_addr_6_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_6/53 "/>
</bind>
</comp>

<comp id="497" class="1005" name="IFMCH_curr_1_loc_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="20"/>
<pin id="499" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="IFMCH_curr_1_loc (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="IFMCH_curr_1_loc_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="IFMCH_curr_1_loc/8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="j_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="1"/>
<pin id="509" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="518" class="1005" name="i3_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="i3_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/41 "/>
</bind>
</comp>

<comp id="529" class="1005" name="indvar_flatten3_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="63" slack="1"/>
<pin id="531" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="indvar_flatten3_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="63" slack="0"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/44 "/>
</bind>
</comp>

<comp id="540" class="1005" name="indvar_flatten6_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="indvar_flatten6_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="1" slack="1"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/45 "/>
</bind>
</comp>

<comp id="551" class="1005" name="xp_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="1"/>
<pin id="553" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="xp_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="1"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="1" slack="1"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/45 "/>
</bind>
</comp>

<comp id="562" class="1005" name="indvar_flatten_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="33" slack="1"/>
<pin id="564" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="indvar_flatten_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="33" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/46 "/>
</bind>
</comp>

<comp id="573" class="1005" name="ch_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="ch_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="32" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/46 "/>
</bind>
</comp>

<comp id="584" class="1005" name="ch2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="1"/>
<pin id="586" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ch2 (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="ch2_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="1" slack="1"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch2/50 "/>
</bind>
</comp>

<comp id="595" class="1005" name="indvar_flatten4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="63" slack="1"/>
<pin id="597" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="indvar_flatten4_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="63" slack="0"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="1" slack="1"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/53 "/>
</bind>
</comp>

<comp id="606" class="1005" name="outpix_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="1"/>
<pin id="608" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outpix (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="outpix_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="0"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="1" slack="1"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outpix/53 "/>
</bind>
</comp>

<comp id="617" class="1005" name="outch_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outch (phireg) "/>
</bind>
</comp>

<comp id="621" class="1004" name="outch_phi_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="1" slack="1"/>
<pin id="625" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outch/53 "/>
</bind>
</comp>

<comp id="628" class="1005" name="reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_38 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_s_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="7"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="IFMCH_curr_1_load_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_1_load/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="StgValue_80_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="2"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="StgValue_81_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_17_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="j_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_30_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="0"/>
<pin id="667" dir="0" index="1" bw="5" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_31_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="0" index="1" bw="5" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_shl1_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_32_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="0" index="1" bw="7" slack="0"/>
<pin id="688" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_34_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_18_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="8"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_33_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="1"/>
<pin id="704" dir="0" index="1" bw="9" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_35_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_34_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="2"/>
<pin id="714" dir="0" index="1" bw="9" slack="0"/>
<pin id="715" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_36_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/11 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_35_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="3"/>
<pin id="724" dir="0" index="1" bw="9" slack="0"/>
<pin id="725" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_37_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/12 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_36_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="4"/>
<pin id="734" dir="0" index="1" bw="4" slack="0"/>
<pin id="735" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_38_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="9" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_cast/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_37_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="5"/>
<pin id="744" dir="0" index="1" bw="4" slack="0"/>
<pin id="745" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_39_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_38_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="6"/>
<pin id="754" dir="0" index="1" bw="4" slack="0"/>
<pin id="755" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_40_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast/15 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_39_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="7"/>
<pin id="764" dir="0" index="1" bw="4" slack="0"/>
<pin id="765" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/16 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_41_cast_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="9" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_cast/16 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_40_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="8"/>
<pin id="774" dir="0" index="1" bw="5" slack="0"/>
<pin id="775" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/17 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_42_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_cast/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_41_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="9" slack="9"/>
<pin id="784" dir="0" index="1" bw="5" slack="0"/>
<pin id="785" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/18 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_43_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/18 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_42_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="10"/>
<pin id="794" dir="0" index="1" bw="5" slack="0"/>
<pin id="795" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/19 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_44_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44_cast/19 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_43_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="9" slack="11"/>
<pin id="804" dir="0" index="1" bw="5" slack="0"/>
<pin id="805" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/20 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_45_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/20 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="25"/>
<pin id="814" dir="0" index="1" bw="32" slack="25"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/39 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="24"/>
<pin id="818" dir="0" index="1" bw="32" slack="22"/>
<pin id="819" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/39 "/>
</bind>
</comp>

<comp id="820" class="1004" name="IFMDim_curr_1_load_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_1_load/39 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_9_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="31" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="0" index="3" bw="6" slack="0"/>
<pin id="829" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/39 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_44_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="33" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="20"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/39 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_45_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="31" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/39 "/>
</bind>
</comp>

<comp id="850" class="1004" name="cast9_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="31" slack="0"/>
<pin id="852" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/39 "/>
</bind>
</comp>

<comp id="854" class="1004" name="cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="20"/>
<pin id="856" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/39 "/>
</bind>
</comp>

<comp id="858" class="1004" name="bound3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="31" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="1" index="2" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound3/39 "/>
</bind>
</comp>

<comp id="864" class="1004" name="cast2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="26"/>
<pin id="866" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/39 "/>
</bind>
</comp>

<comp id="867" class="1004" name="bound5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="31" slack="0"/>
<pin id="870" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound5/39 "/>
</bind>
</comp>

<comp id="873" class="1004" name="KER_bound_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="0" index="1" bw="32" slack="1"/>
<pin id="876" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/40 "/>
</bind>
</comp>

<comp id="877" class="1004" name="exitcond_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="1"/>
<pin id="880" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/41 "/>
</bind>
</comp>

<comp id="882" class="1004" name="i_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/41 "/>
</bind>
</comp>

<comp id="888" class="1004" name="exitcond_flatten3_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="63" slack="0"/>
<pin id="890" dir="0" index="1" bw="63" slack="1"/>
<pin id="891" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/44 "/>
</bind>
</comp>

<comp id="893" class="1004" name="indvar_flatten_next3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="63" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/44 "/>
</bind>
</comp>

<comp id="899" class="1004" name="exitcond_flatten8_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="2"/>
<pin id="902" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/45 "/>
</bind>
</comp>

<comp id="904" class="1004" name="indvar_flatten_next7_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/45 "/>
</bind>
</comp>

<comp id="910" class="1004" name="exitcond4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="31" slack="0"/>
<pin id="912" dir="0" index="1" bw="31" slack="2"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/45 "/>
</bind>
</comp>

<comp id="915" class="1004" name="xp_mid2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="31" slack="0"/>
<pin id="918" dir="0" index="2" bw="31" slack="0"/>
<pin id="919" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xp_mid2/45 "/>
</bind>
</comp>

<comp id="923" class="1004" name="exitcond_flatten_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="33" slack="0"/>
<pin id="925" dir="0" index="1" bw="33" slack="3"/>
<pin id="926" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/46 "/>
</bind>
</comp>

<comp id="928" class="1004" name="indvar_flatten_next_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="33" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/46 "/>
</bind>
</comp>

<comp id="934" class="1004" name="exitcond6_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="23"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/46 "/>
</bind>
</comp>

<comp id="940" class="1004" name="ch_mid2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="0" index="2" bw="32" slack="0"/>
<pin id="944" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch_mid2/46 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_23_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/47 "/>
</bind>
</comp>

<comp id="952" class="1004" name="ch_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_3/47 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_24_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="1"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/48 "/>
</bind>
</comp>

<comp id="963" class="1004" name="acc_load_2_valIn_V_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="0" index="2" bw="32" slack="1"/>
<pin id="967" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_load_2_valIn_V/48 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_51_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="31" slack="2"/>
<pin id="974" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/49 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_25_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="0" index="1" bw="5" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/50 "/>
</bind>
</comp>

<comp id="981" class="1004" name="ch_4_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_4/50 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_27_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="0"/>
<pin id="989" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/50 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_52_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="9" slack="0"/>
<pin id="994" dir="0" index="1" bw="5" slack="0"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/50 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_53_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="7" slack="0"/>
<pin id="1002" dir="0" index="1" bw="5" slack="0"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/50 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_shl5_cast_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/50 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_54_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="0"/>
<pin id="1014" dir="0" index="1" bw="7" slack="0"/>
<pin id="1015" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_54/50 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_55_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="0" index="1" bw="9" slack="1"/>
<pin id="1021" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/50 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_56_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="9" slack="0"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast/50 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_28_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/51 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_29_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="0" index="2" bw="32" slack="0"/>
<pin id="1038" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/51 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="xp_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="31" slack="4"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp_2/52 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="exitcond_flatten4_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="63" slack="0"/>
<pin id="1050" dir="0" index="1" bw="63" slack="3"/>
<pin id="1051" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/53 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="indvar_flatten_next4_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="63" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/53 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="outpix_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="31" slack="0"/>
<pin id="1062" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outpix_2/53 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="exitcond5_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="23"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/53 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="outch_mid2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="0" index="2" bw="32" slack="0"/>
<pin id="1075" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outch_mid2/53 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_22_mid2_v_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="31" slack="0"/>
<pin id="1082" dir="0" index="2" bw="31" slack="0"/>
<pin id="1083" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_mid2_v/53 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_46_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="31" slack="0"/>
<pin id="1089" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/53 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_20_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/53 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_47_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/53 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="p_shl2_cast_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="9" slack="0"/>
<pin id="1102" dir="0" index="1" bw="5" slack="0"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/53 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_48_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/53 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="p_shl3_cast_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="9" slack="0"/>
<pin id="1114" dir="0" index="1" bw="7" slack="0"/>
<pin id="1115" dir="0" index="2" bw="1" slack="0"/>
<pin id="1116" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/53 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_49_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="0"/>
<pin id="1122" dir="0" index="1" bw="9" slack="0"/>
<pin id="1123" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_49/53 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_50_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="9" slack="0"/>
<pin id="1128" dir="0" index="1" bw="9" slack="0"/>
<pin id="1129" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/53 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_52_cast_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="0"/>
<pin id="1134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_52_cast/53 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="outch_2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outch_2/53 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_V_21_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="26"/>
<pin id="1145" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_V_21 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_V_23_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="25"/>
<pin id="1150" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="tmp_V_23 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_V_25_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="24"/>
<pin id="1156" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="tmp_V_25 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_V_29_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="2"/>
<pin id="1161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_29 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_V_31_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_31 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="j_2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="5" slack="0"/>
<pin id="1179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_32_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="9" slack="1"/>
<pin id="1184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_18_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="19"/>
<pin id="1199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="tmp1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp2_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_9_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="31" slack="2"/>
<pin id="1213" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_44_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="33" slack="3"/>
<pin id="1218" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_45_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="2"/>
<pin id="1223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="bound3_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="63" slack="3"/>
<pin id="1228" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="bound3 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="bound5_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="63" slack="1"/>
<pin id="1233" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound5 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="KER_bound_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="1241" class="1005" name="exitcond_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1245" class="1005" name="i_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1253" class="1005" name="indvar_flatten_next3_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="63" slack="0"/>
<pin id="1255" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="exitcond_flatten8_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="1"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="indvar_flatten_next7_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="0"/>
<pin id="1264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="xp_mid2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="31" slack="2"/>
<pin id="1269" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="xp_mid2 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="exitcond_flatten_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="1"/>
<pin id="1275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1277" class="1005" name="indvar_flatten_next_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="33" slack="0"/>
<pin id="1279" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1282" class="1005" name="ch_mid2_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_mid2 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="acc_addr_8_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="5" slack="1"/>
<pin id="1290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_8 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="ch_3_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_3 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_51_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="9" slack="1"/>
<pin id="1301" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_25_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="ch_4_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="5" slack="0"/>
<pin id="1310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ch_4 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="buf_addr_6_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="1"/>
<pin id="1315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_6 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="acc_addr_7_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="5" slack="1"/>
<pin id="1321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_7 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="xp_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="31" slack="1"/>
<pin id="1327" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="exitcond_flatten4_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="indvar_flatten_next4_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="63" slack="0"/>
<pin id="1336" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_22_mid2_v_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="31" slack="0"/>
<pin id="1341" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_22_mid2_v "/>
</bind>
</comp>

<comp id="1344" class="1005" name="buf_addr_5_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="1"/>
<pin id="1346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_5 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="outch_2_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="0"/>
<pin id="1352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outch_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="184" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="214"><net_src comp="198" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="232"><net_src comp="215" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="259"><net_src comp="76" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="273"><net_src comp="76" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="280"><net_src comp="76" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="8" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="102" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="331"><net_src comp="76" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="104" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="106" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="108" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="110" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="112" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="114" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="116" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="118" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="120" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="122" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="124" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="126" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="128" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="130" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="132" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="134" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="136" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="462" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="496"><net_src comp="204" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="506"><net_src comp="500" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="18" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="156" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="18" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="160" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="565"><net_src comp="162" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="18" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="58" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="156" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="160" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="18" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="184" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="48" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="4" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="647"><net_src comp="4" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="6" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="511" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="511" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="66" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="68" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="511" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="70" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="72" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="511" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="665" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="700"><net_src comp="628" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="18" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="80" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="716"><net_src comp="82" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="726"><net_src comp="84" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="736"><net_src comp="86" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="746"><net_src comp="88" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="756"><net_src comp="90" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="766"><net_src comp="92" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="762" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="776"><net_src comp="94" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="786"><net_src comp="96" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="796"><net_src comp="98" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="806"><net_src comp="100" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="823"><net_src comp="6" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="830"><net_src comp="138" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="48" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="140" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="839"><net_src comp="142" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="497" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="144" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="847"><net_src comp="146" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="824" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="144" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="824" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="497" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="850" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="850" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="881"><net_src comp="522" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="522" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="48" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="533" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="533" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="158" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="544" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="544" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="48" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="555" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="160" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="555" pin="4"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="566" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="566" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="164" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="577" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="497" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="945"><net_src comp="934" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="18" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="577" pin="4"/><net_sink comp="940" pin=2"/></net>

<net id="951"><net_src comp="948" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="956"><net_src comp="48" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="222" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="628" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="222" pin="3"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="628" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="971"><net_src comp="963" pin="3"/><net_sink comp="222" pin=4"/></net>

<net id="979"><net_src comp="588" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="60" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="588" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="66" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="588" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="997"><net_src comp="68" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="588" pin="4"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="70" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1005"><net_src comp="72" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="588" pin="4"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="74" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1011"><net_src comp="1000" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="992" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1032"><net_src comp="204" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="222" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1039"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="204" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="222" pin="3"/><net_sink comp="1034" pin=2"/></net>

<net id="1042"><net_src comp="1034" pin="3"/><net_sink comp="204" pin=4"/></net>

<net id="1047"><net_src comp="170" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="599" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="599" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="158" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="170" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="610" pin="4"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="621" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="497" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="18" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="621" pin="4"/><net_sink comp="1071" pin=2"/></net>

<net id="1084"><net_src comp="1065" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="1059" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="610" pin="4"/><net_sink comp="1079" pin=2"/></net>

<net id="1090"><net_src comp="1079" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1071" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1099"><net_src comp="1071" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1105"><net_src comp="68" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="70" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1111"><net_src comp="1071" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1117"><net_src comp="172" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="1108" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="74" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1124"><net_src comp="1100" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1112" pin="3"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1087" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1120" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1141"><net_src comp="48" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1071" pin="3"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="184" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1151"><net_src comp="184" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1157"><net_src comp="184" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1162"><net_src comp="184" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1169"><net_src comp="184" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1180"><net_src comp="659" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1185"><net_src comp="685" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1189"><net_src comp="1182" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1191"><net_src comp="1182" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1192"><net_src comp="1182" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1193"><net_src comp="1182" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1194"><net_src comp="1182" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1195"><net_src comp="1182" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1196"><net_src comp="1182" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1200"><net_src comp="696" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="812" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1209"><net_src comp="816" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1214"><net_src comp="824" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1219"><net_src comp="834" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1224"><net_src comp="842" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1229"><net_src comp="858" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1234"><net_src comp="867" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1239"><net_src comp="873" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1244"><net_src comp="877" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="882" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1256"><net_src comp="893" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1261"><net_src comp="899" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="904" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1270"><net_src comp="915" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1276"><net_src comp="923" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="928" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1285"><net_src comp="940" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1291"><net_src comp="462" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1297"><net_src comp="952" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1302"><net_src comp="972" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1307"><net_src comp="975" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="981" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1316"><net_src comp="469" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1322"><net_src comp="476" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1328"><net_src comp="1043" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1333"><net_src comp="1048" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1337"><net_src comp="1053" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1342"><net_src comp="1079" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1347"><net_src comp="483" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1353"><net_src comp="1137" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="621" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {1 2 3 4 5 6 7 8 42 55 }
	Port: IFMCH_curr_1 | {8 }
	Port: IFMDim_curr_1 | {8 }
 - Input state : 
	Port: pool<2u, 20u, 24u> : in_V_V | {1 2 3 4 5 6 7 8 42 47 }
	Port: pool<2u, 20u, 24u> : IFMCH_curr_1 | {8 }
	Port: pool<2u, 20u, 24u> : IFMDim_curr_1 | {39 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_79 : 1
		IFMCH_curr_1_loc : 2
	State 9
		tmp_17 : 1
		j_2 : 1
		StgValue_91 : 2
		tmp_30 : 1
		tmp_31 : 1
		p_shl1_cast : 2
		tmp_32 : 3
		tmp_34_cast : 4
		buf_addr : 5
		StgValue_98 : 6
		StgValue_100 : 1
	State 10
		buf_addr_7 : 1
		StgValue_105 : 2
	State 11
		buf_addr_8 : 1
		StgValue_109 : 2
	State 12
		buf_addr_9 : 1
		StgValue_113 : 2
	State 13
		tmp_38_cast : 1
		buf_addr_10 : 2
		StgValue_117 : 3
	State 14
		tmp_39_cast : 1
		buf_addr_11 : 2
		StgValue_121 : 3
	State 15
		tmp_40_cast : 1
		buf_addr_12 : 2
		StgValue_125 : 3
	State 16
		tmp_41_cast : 1
		buf_addr_13 : 2
		StgValue_129 : 3
	State 17
		tmp_42_cast : 1
		buf_addr_14 : 2
		StgValue_133 : 3
	State 18
		tmp_43_cast : 1
		buf_addr_15 : 2
		StgValue_137 : 3
	State 19
		tmp_44_cast : 1
		buf_addr_16 : 2
		StgValue_141 : 3
	State 20
		tmp_45_cast : 1
		buf_addr_17 : 2
		StgValue_145 : 3
	State 21
		StgValue_148 : 1
	State 22
		StgValue_150 : 1
	State 23
		StgValue_152 : 1
	State 24
		StgValue_154 : 1
	State 25
		StgValue_156 : 1
	State 26
		StgValue_158 : 1
	State 27
		StgValue_160 : 1
	State 28
		StgValue_162 : 1
	State 29
		StgValue_164 : 1
	State 30
		StgValue_166 : 1
	State 31
		StgValue_168 : 1
	State 32
		StgValue_170 : 1
	State 33
		StgValue_172 : 1
	State 34
		StgValue_174 : 1
	State 35
		StgValue_176 : 1
	State 36
		StgValue_178 : 1
	State 37
		StgValue_180 : 1
	State 38
		StgValue_182 : 1
	State 39
		StgValue_184 : 1
		tmp_9 : 1
		tmp_45 : 2
		cast9 : 2
		bound3 : 3
		bound5 : 3
	State 40
	State 41
		exitcond : 1
		i : 1
		StgValue_203 : 2
	State 42
		empty_25 : 1
	State 43
	State 44
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_215 : 2
	State 45
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		StgValue_222 : 2
		exitcond4 : 1
		xp_mid2 : 2
	State 46
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_231 : 2
		exitcond6 : 1
		ch_mid2 : 2
	State 47
		acc_addr_8 : 1
		acc_load_2 : 2
	State 48
		tmp_24 : 1
		acc_load_2_valIn_V : 2
		StgValue_244 : 3
		empty_21 : 1
	State 49
	State 50
		tmp_25 : 1
		ch_4 : 1
		StgValue_253 : 2
		tmp_27 : 1
		tmp_52 : 1
		tmp_53 : 1
		p_shl5_cast : 2
		tmp_54 : 3
		tmp_55 : 4
		tmp_56_cast : 5
		buf_addr_6 : 6
		buf_load : 7
		acc_addr_7 : 2
		acc_load : 3
	State 51
		tmp_28 : 1
		tmp_29 : 2
		StgValue_271 : 3
		empty_23 : 1
	State 52
	State 53
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_282 : 2
		outpix_2 : 1
		exitcond5 : 1
		outch_mid2 : 2
		tmp_22_mid2_v : 2
		tmp_46 : 3
		tmp_20 : 3
		tmp_47 : 3
		p_shl2_cast : 4
		tmp_48 : 3
		p_shl3_cast : 4
		tmp_49 : 5
		tmp_50 : 6
		tmp_52_cast : 7
		buf_addr_5 : 8
		acc_addr_6 : 4
		StgValue_298 : 5
		outch_2 : 3
	State 54
	State 55
		StgValue_304 : 1
		empty_24 : 1
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          j_2_fu_659          |    0    |    0    |    15   |
|          |         tmp_36_fu_732        |    0    |    0    |    15   |
|          |         tmp_37_fu_742        |    0    |    0    |    15   |
|          |         tmp_38_fu_752        |    0    |    0    |    15   |
|          |         tmp_39_fu_762        |    0    |    0    |    15   |
|          |         tmp_40_fu_772        |    0    |    0    |    15   |
|          |         tmp_41_fu_782        |    0    |    0    |    15   |
|          |         tmp_42_fu_792        |    0    |    0    |    15   |
|          |         tmp_43_fu_802        |    0    |    0    |    15   |
|          |           i_fu_882           |    0    |    0    |    39   |
|    add   |  indvar_flatten_next3_fu_893 |    0    |    0    |    70   |
|          |  indvar_flatten_next7_fu_904 |    0    |    0    |    39   |
|          |  indvar_flatten_next_fu_928  |    0    |    0    |    40   |
|          |          ch_3_fu_952         |    0    |    0    |    39   |
|          |          ch_4_fu_981         |    0    |    0    |    15   |
|          |        tmp_55_fu_1018        |    0    |    0    |    18   |
|          |         xp_2_fu_1043         |    0    |    0    |    38   |
|          | indvar_flatten_next4_fu_1053 |    0    |    0    |    70   |
|          |       outpix_2_fu_1059       |    0    |    0    |    38   |
|          |        tmp_50_fu_1126        |    0    |    0    |    18   |
|          |        outch_2_fu_1137       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_632         |    0    |    0    |    18   |
|          |         tmp_17_fu_653        |    0    |    0    |    11   |
|          |         tmp_18_fu_696        |    0    |    0    |    18   |
|          |        exitcond_fu_877       |    0    |    0    |    18   |
|          |   exitcond_flatten3_fu_888   |    0    |    0    |    29   |
|          |   exitcond_flatten8_fu_899   |    0    |    0    |    18   |
|   icmp   |       exitcond4_fu_910       |    0    |    0    |    18   |
|          |    exitcond_flatten_fu_923   |    0    |    0    |    21   |
|          |       exitcond6_fu_934       |    0    |    0    |    18   |
|          |         tmp_24_fu_957        |    0    |    0    |    18   |
|          |         tmp_25_fu_975        |    0    |    0    |    11   |
|          |        tmp_28_fu_1028        |    0    |    0    |    18   |
|          |   exitcond_flatten4_fu_1048  |    0    |    0    |    29   |
|          |       exitcond5_fu_1065      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |        xp_mid2_fu_915        |    0    |    0    |    31   |
|          |        ch_mid2_fu_940        |    0    |    0    |    32   |
|  select  |   acc_load_2_valIn_V_fu_963  |    0    |    0    |    32   |
|          |        tmp_29_fu_1034        |    0    |    0    |    32   |
|          |      outch_mid2_fu_1071      |    0    |    0    |    32   |
|          |     tmp_22_mid2_v_fu_1079    |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_812         |    3    |    0    |    20   |
|          |          tmp2_fu_816         |    3    |    0    |    20   |
|    mul   |         bound3_fu_858        |    3    |    0    |    20   |
|          |         bound5_fu_867        |    3    |    0    |    20   |
|          |       KER_bound_fu_873       |    3    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_32_fu_685        |    0    |    0    |    15   |
|    sub   |        tmp_54_fu_1012        |    0    |    0    |    18   |
|          |        tmp_49_fu_1120        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_184       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_190       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_30_fu_665        |    0    |    0    |    0    |
|          |         tmp_31_fu_673        |    0    |    0    |    0    |
|          |         tmp_44_fu_834        |    0    |    0    |    0    |
|bitconcatenate|         tmp_45_fu_842        |    0    |    0    |    0    |
|          |         tmp_52_fu_992        |    0    |    0    |    0    |
|          |        tmp_53_fu_1000        |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_1100     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_1112     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_shl1_cast_fu_681      |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_707      |    0    |    0    |    0    |
|          |      tmp_36_cast_fu_717      |    0    |    0    |    0    |
|          |      tmp_37_cast_fu_727      |    0    |    0    |    0    |
|          |         cast9_fu_850         |    0    |    0    |    0    |
|   zext   |          cast_fu_854         |    0    |    0    |    0    |
|          |         cast2_fu_864         |    0    |    0    |    0    |
|          |         tmp_23_fu_948        |    0    |    0    |    0    |
|          |         tmp_27_fu_987        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_1008     |    0    |    0    |    0    |
|          |        tmp_20_fu_1091        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_34_cast_fu_691      |    0    |    0    |    0    |
|          |      tmp_38_cast_fu_737      |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_747      |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_757      |    0    |    0    |    0    |
|          |      tmp_41_cast_fu_767      |    0    |    0    |    0    |
|   sext   |      tmp_42_cast_fu_777      |    0    |    0    |    0    |
|          |      tmp_43_cast_fu_787      |    0    |    0    |    0    |
|          |      tmp_44_cast_fu_797      |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_807      |    0    |    0    |    0    |
|          |      tmp_56_cast_fu_1023     |    0    |    0    |    0    |
|          |      tmp_52_cast_fu_1132     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_33_fu_702        |    0    |    0    |    0    |
|    or    |         tmp_34_fu_712        |    0    |    0    |    0    |
|          |         tmp_35_fu_722        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_9_fu_824         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_51_fu_972        |    0    |    0    |    0    |
|   trunc  |        tmp_46_fu_1087        |    0    |    0    |    0    |
|          |        tmp_47_fu_1096        |    0    |    0    |    0    |
|          |        tmp_48_fu_1108        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    15   |    0    |   1202  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+
|    |   FF   |   LUT  |
+----+--------+--------+
| acc|   64   |   10   |
| buf|   64   |   120  |
+----+--------+--------+
|Total|   128  |   130  |
+----+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   IFMCH_curr_1_loc_reg_497  |   32   |
|      KER_bound_reg_1236     |   32   |
|     acc_addr_7_reg_1319     |    5   |
|     acc_addr_8_reg_1288     |    5   |
|       bound3_reg_1226       |   63   |
|       bound5_reg_1231       |   63   |
|     buf_addr_5_reg_1344     |    8   |
|     buf_addr_6_reg_1313     |    8   |
|         ch2_reg_584         |    5   |
|        ch_3_reg_1294        |   32   |
|        ch_4_reg_1308        |    5   |
|       ch_mid2_reg_1282      |   32   |
|          ch_reg_573         |   32   |
|  exitcond_flatten4_reg_1330 |    1   |
|  exitcond_flatten8_reg_1258 |    1   |
|  exitcond_flatten_reg_1273  |    1   |
|      exitcond_reg_1241      |    1   |
|          i3_reg_518         |   32   |
|          i_reg_1245         |   32   |
|   indvar_flatten3_reg_529   |   63   |
|   indvar_flatten4_reg_595   |   63   |
|   indvar_flatten6_reg_540   |   32   |
|indvar_flatten_next3_reg_1253|   63   |
|indvar_flatten_next4_reg_1334|   63   |
|indvar_flatten_next7_reg_1262|   32   |
| indvar_flatten_next_reg_1277|   33   |
|    indvar_flatten_reg_562   |   33   |
|         j_2_reg_1177        |    5   |
|          j_reg_507          |    5   |
|       outch_2_reg_1350      |   32   |
|        outch_reg_617        |   32   |
|        outpix_reg_606       |   31   |
|           reg_628           |   32   |
|        tmp1_reg_1201        |   32   |
|        tmp2_reg_1206        |   32   |
|       tmp_18_reg_1197       |    1   |
|    tmp_22_mid2_v_reg_1339   |   31   |
|       tmp_25_reg_1304       |    1   |
|       tmp_32_reg_1182       |    9   |
|       tmp_44_reg_1216       |   33   |
|       tmp_45_reg_1221       |   32   |
|       tmp_51_reg_1299       |    9   |
|        tmp_9_reg_1211       |   31   |
|      tmp_V_21_reg_1143      |   32   |
|      tmp_V_23_reg_1148      |   32   |
|      tmp_V_25_reg_1154      |   32   |
|      tmp_V_29_reg_1159      |   32   |
|      tmp_V_31_reg_1166      |   32   |
|        xp_2_reg_1325        |   31   |
|       xp_mid2_reg_1267      |   31   |
|          xp_reg_551         |   31   |
+-----------------------------+--------+
|            Total            |  1373  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_190 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_204 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_204 |  p2  |  14  |   0  |    0   ||    59   |
| grp_access_fu_204 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_222 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_222 |  p2  |  23  |   0  |    0   ||   109   |
| grp_access_fu_222 |  p4  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  || 13.5654 ||   231   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |  1202  |
|   Memory  |    -   |    -   |   128  |   130  |
|Multiplexer|    -   |   13   |    -   |   231  |
|  Register |    -   |    -   |  1373  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   13   |  1501  |  1563  |
+-----------+--------+--------+--------+--------+
