{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591734778838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591734778838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 09 15:32:58 2020 " "Processing started: Tue Jun 09 15:32:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591734778838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1591734778838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diagram -c diagram --convert_bdf_to_verilog=U:/CPRE281/Lab04(2)/diagram.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off diagram -c diagram --convert_bdf_to_verilog=U:/CPRE281/Lab04(2)/diagram.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1591734778838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diagram " "Found entity 1: diagram" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591734779522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591734779522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1591734779557 ""}
{ "Error" "EGDFX_UNMAPPED_MAPPER_FOUND_ON_CONDUIT" "Normal inst " "Can't find mapping for conduit in block of type Normal of instance \"inst\"" { { "Error" "EGDFX_UNMAPPED_SIGNAL" "pin p " "Can't find mapping for pin \"p\"" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 272 320 488 288 "p" "" } } } }  } 0 275066 "Can't find mapping for %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""} { "Error" "EGDFX_UNMAPPED_SIGNAL" "pin h " "Can't find mapping for pin \"h\"" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 312 320 488 328 "h" "" } } } }  } 0 275066 "Can't find mapping for %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""} { "Error" "EGDFX_UNMAPPED_SIGNAL" "pin t " "Can't find mapping for pin \"t\"" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 352 320 488 368 "t" "" } } } }  } 0 275066 "Can't find mapping for %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""}  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 320 560 584 320 "" "" } } } }  } 0 275063 "Can't find mapping for conduit in block of type %1!s! of instance \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""}
{ "Error" "EGDFX_UNMAPPED_MAPPER_FOUND_ON_CONDUIT" "Powersaving inst1 " "Can't find mapping for conduit in block of type Powersaving of instance \"inst1\"" { { "Error" "EGDFX_UNMAPPED_SIGNAL" "pin p " "Can't find mapping for pin \"p\"" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 272 320 488 288 "p" "" } } } }  } 0 275066 "Can't find mapping for %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""} { "Error" "EGDFX_UNMAPPED_SIGNAL" "pin h " "Can't find mapping for pin \"h\"" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 312 320 488 328 "h" "" } } } }  } 0 275066 "Can't find mapping for %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""} { "Error" "EGDFX_UNMAPPED_SIGNAL" "pin t " "Can't find mapping for pin \"t\"" {  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 352 320 488 368 "t" "" } } } }  } 0 275066 "Can't find mapping for %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""}  } { { "diagram.bdf" "" { Schematic "U:/CPRE281/Lab04(2)/diagram.bdf" { { 568 560 584 568 "" "" } } } }  } 0 275063 "Can't find mapping for conduit in block of type %1!s! of instance \"%2!s!\"" 0 0 "Design Software" 0 -1 1591734779567 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1591734779567 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 9 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591734779613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 09 15:32:59 2020 " "Processing ended: Tue Jun 09 15:32:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591734779613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591734779613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591734779613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1591734779613 ""}
