// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module snn_top_hls_process_pre_spike_Pipeline_STDP_LTD_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_update_fifo_din,
        weight_update_fifo_full_n,
        weight_update_fifo_write,
        params_stdp_window_val,
        current_time,
        sext_ln55,
        zext_ln46,
        sext_ln48,
        sext_ln58,
        sext_ln93,
        pre_id,
        p_ZL16post_spike_times_7_address0,
        p_ZL16post_spike_times_7_ce0,
        p_ZL16post_spike_times_7_q0,
        p_ZL16post_spike_times_6_address0,
        p_ZL16post_spike_times_6_ce0,
        p_ZL16post_spike_times_6_q0,
        p_ZL16post_spike_times_5_address0,
        p_ZL16post_spike_times_5_ce0,
        p_ZL16post_spike_times_5_q0,
        p_ZL16post_spike_times_4_address0,
        p_ZL16post_spike_times_4_ce0,
        p_ZL16post_spike_times_4_q0,
        p_ZL16post_spike_times_3_address0,
        p_ZL16post_spike_times_3_ce0,
        p_ZL16post_spike_times_3_q0,
        p_ZL16post_spike_times_2_address0,
        p_ZL16post_spike_times_2_ce0,
        p_ZL16post_spike_times_2_q0,
        p_ZL16post_spike_times_1_address0,
        p_ZL16post_spike_times_1_ce0,
        p_ZL16post_spike_times_1_q0,
        p_ZL16post_spike_times_0_address0,
        p_ZL16post_spike_times_0_ce0,
        p_ZL16post_spike_times_0_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [63:0] weight_update_fifo_din;
input   weight_update_fifo_full_n;
output   weight_update_fifo_write;
input  [15:0] params_stdp_window_val;
input  [31:0] current_time;
input  [15:0] sext_ln55;
input  [15:0] zext_ln46;
input  [15:0] sext_ln48;
input  [15:0] sext_ln58;
input  [15:0] sext_ln93;
input  [7:0] pre_id;
output  [2:0] p_ZL16post_spike_times_7_address0;
output   p_ZL16post_spike_times_7_ce0;
input  [31:0] p_ZL16post_spike_times_7_q0;
output  [2:0] p_ZL16post_spike_times_6_address0;
output   p_ZL16post_spike_times_6_ce0;
input  [31:0] p_ZL16post_spike_times_6_q0;
output  [2:0] p_ZL16post_spike_times_5_address0;
output   p_ZL16post_spike_times_5_ce0;
input  [31:0] p_ZL16post_spike_times_5_q0;
output  [2:0] p_ZL16post_spike_times_4_address0;
output   p_ZL16post_spike_times_4_ce0;
input  [31:0] p_ZL16post_spike_times_4_q0;
output  [2:0] p_ZL16post_spike_times_3_address0;
output   p_ZL16post_spike_times_3_ce0;
input  [31:0] p_ZL16post_spike_times_3_q0;
output  [2:0] p_ZL16post_spike_times_2_address0;
output   p_ZL16post_spike_times_2_ce0;
input  [31:0] p_ZL16post_spike_times_2_q0;
output  [2:0] p_ZL16post_spike_times_1_address0;
output   p_ZL16post_spike_times_1_ce0;
input  [31:0] p_ZL16post_spike_times_1_q0;
output  [2:0] p_ZL16post_spike_times_0_address0;
output   p_ZL16post_spike_times_0_ce0;
input  [31:0] p_ZL16post_spike_times_0_q0;

reg ap_idle;
reg[63:0] weight_update_fifo_din;
reg weight_update_fifo_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] icmp_ln98_4_reg_2933;
reg   [0:0] icmp_ln98_4_reg_2933_pp0_iter4_reg;
reg   [0:0] icmp_ln102_4_reg_3659;
wire   [0:0] grp_nbwritereq_fu_202_p3;
reg    ap_predicate_op1008_write_state40;
reg    ap_block_state40_pp0_stage7_iter4_grp5;
reg    ap_block_pp0_stage7_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] tmp_reg_2825;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    weight_update_fifo_blk_n;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp1;
reg   [0:0] icmp_ln98_reg_2877;
reg   [0:0] icmp_ln98_reg_2877_pp0_iter4_reg;
reg   [0:0] icmp_ln102_reg_3523;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp2;
reg   [0:0] icmp_ln98_1_reg_2891;
reg   [0:0] icmp_ln98_1_reg_2891_pp0_iter4_reg;
reg   [0:0] icmp_ln102_1_reg_3557;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp3;
reg   [0:0] icmp_ln98_2_reg_2905;
reg   [0:0] icmp_ln98_2_reg_2905_pp0_iter4_reg;
reg   [0:0] icmp_ln102_2_reg_3591;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp4;
reg   [0:0] icmp_ln98_3_reg_2919;
reg   [0:0] icmp_ln98_3_reg_2919_pp0_iter4_reg;
reg   [0:0] icmp_ln102_3_reg_3625;
wire    ap_block_pp0_stage7_grp5;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln98_5_reg_2947;
reg   [0:0] icmp_ln98_5_reg_2947_pp0_iter4_reg;
reg   [0:0] icmp_ln102_5_reg_3671;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp7;
reg   [0:0] icmp_ln98_6_reg_2961;
reg   [0:0] icmp_ln98_6_reg_2961_pp0_iter4_reg;
reg   [0:0] icmp_ln102_6_reg_3683;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp8;
reg   [0:0] icmp_ln98_7_reg_2975;
reg   [0:0] icmp_ln98_7_reg_2975_pp0_iter5_reg;
reg   [0:0] icmp_ln102_7_reg_3690;
reg   [15:0] delta_24_reg_321;
reg   [15:0] delta_25_reg_347;
reg   [15:0] delta_26_reg_373;
reg   [15:0] delta_27_reg_399;
reg   [15:0] delta_28_reg_425;
reg   [15:0] delta_29_reg_451;
reg   [15:0] delta_30_reg_477;
reg   [15:0] delta_31_reg_503;
reg    ap_predicate_op1029_write_state41;
reg    ap_block_state41_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire  signed [30:0] sext_ln93_cast_fu_538_p1;
reg  signed [30:0] sext_ln93_cast_reg_2741;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire  signed [23:0] sext_ln58_cast_fu_542_p1;
reg  signed [23:0] sext_ln58_cast_reg_2753;
wire  signed [30:0] sext_ln48_cast_fu_546_p1;
reg  signed [30:0] sext_ln48_cast_reg_2765;
wire   [31:0] zext_ln46_cast_fu_550_p1;
reg   [31:0] zext_ln46_cast_reg_2777;
wire  signed [23:0] sext_ln55_cast_fu_554_p1;
reg  signed [23:0] sext_ln55_cast_reg_2789;
wire   [32:0] zext_ln53_fu_558_p1;
reg   [32:0] zext_ln53_reg_2801;
wire   [0:0] icmp_ln41_fu_562_p2;
reg   [0:0] icmp_ln41_reg_2813;
reg   [6:0] post_id_2_reg_2817;
reg   [6:0] post_id_2_reg_2817_pp0_iter1_reg;
reg   [6:0] post_id_2_reg_2817_pp0_iter2_reg;
reg   [6:0] post_id_2_reg_2817_pp0_iter3_reg;
reg   [6:0] post_id_2_reg_2817_pp0_iter4_reg;
wire   [0:0] tmp_fu_576_p3;
reg   [0:0] tmp_reg_2825_pp0_iter1_reg;
reg   [0:0] tmp_reg_2825_pp0_iter2_reg;
reg   [0:0] tmp_reg_2825_pp0_iter3_reg;
reg   [0:0] tmp_reg_2825_pp0_iter4_reg;
wire   [2:0] lshr_ln5_fu_584_p4;
reg   [2:0] lshr_ln5_reg_2829;
reg   [2:0] lshr_ln5_reg_2829_pp0_iter1_reg;
reg   [2:0] lshr_ln5_reg_2829_pp0_iter2_reg;
reg   [2:0] lshr_ln5_reg_2829_pp0_iter3_reg;
reg   [2:0] lshr_ln5_reg_2829_pp0_iter4_reg;
reg   [2:0] lshr_ln5_reg_2829_pp0_iter5_reg;
wire   [0:0] icmp_ln98_fu_617_p2;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln98_reg_2877_pp0_iter1_reg;
reg   [0:0] icmp_ln98_reg_2877_pp0_iter2_reg;
reg   [0:0] icmp_ln98_reg_2877_pp0_iter3_reg;
wire  signed [31:0] dt_fu_623_p2;
reg  signed [31:0] dt_reg_2881;
wire   [0:0] icmp_ln98_1_fu_628_p2;
reg   [0:0] icmp_ln98_1_reg_2891_pp0_iter1_reg;
reg   [0:0] icmp_ln98_1_reg_2891_pp0_iter2_reg;
reg   [0:0] icmp_ln98_1_reg_2891_pp0_iter3_reg;
wire  signed [31:0] dt_1_fu_634_p2;
reg  signed [31:0] dt_1_reg_2895;
wire   [0:0] icmp_ln98_2_fu_639_p2;
reg   [0:0] icmp_ln98_2_reg_2905_pp0_iter1_reg;
reg   [0:0] icmp_ln98_2_reg_2905_pp0_iter2_reg;
reg   [0:0] icmp_ln98_2_reg_2905_pp0_iter3_reg;
wire  signed [31:0] dt_2_fu_645_p2;
reg  signed [31:0] dt_2_reg_2909;
wire   [0:0] icmp_ln98_3_fu_650_p2;
reg   [0:0] icmp_ln98_3_reg_2919_pp0_iter1_reg;
reg   [0:0] icmp_ln98_3_reg_2919_pp0_iter2_reg;
reg   [0:0] icmp_ln98_3_reg_2919_pp0_iter3_reg;
wire  signed [31:0] dt_3_fu_656_p2;
reg  signed [31:0] dt_3_reg_2923;
wire   [0:0] icmp_ln98_4_fu_661_p2;
reg   [0:0] icmp_ln98_4_reg_2933_pp0_iter1_reg;
reg   [0:0] icmp_ln98_4_reg_2933_pp0_iter2_reg;
reg   [0:0] icmp_ln98_4_reg_2933_pp0_iter3_reg;
wire  signed [31:0] dt_4_fu_667_p2;
reg  signed [31:0] dt_4_reg_2937;
wire   [0:0] icmp_ln98_5_fu_672_p2;
reg   [0:0] icmp_ln98_5_reg_2947_pp0_iter1_reg;
reg   [0:0] icmp_ln98_5_reg_2947_pp0_iter2_reg;
reg   [0:0] icmp_ln98_5_reg_2947_pp0_iter3_reg;
wire  signed [31:0] dt_5_fu_678_p2;
reg  signed [31:0] dt_5_reg_2951;
wire   [0:0] icmp_ln98_6_fu_683_p2;
reg    ap_predicate_op1047_write_state42;
reg    ap_block_state42_pp0_stage1_iter5_grp7;
reg    ap_block_pp0_stage1_11001_grp7;
reg   [0:0] icmp_ln98_6_reg_2961_pp0_iter1_reg;
reg   [0:0] icmp_ln98_6_reg_2961_pp0_iter2_reg;
reg   [0:0] icmp_ln98_6_reg_2961_pp0_iter3_reg;
wire  signed [31:0] dt_6_fu_689_p2;
reg  signed [31:0] dt_6_reg_2965;
wire   [0:0] icmp_ln98_7_fu_694_p2;
reg   [0:0] icmp_ln98_7_reg_2975_pp0_iter1_reg;
reg   [0:0] icmp_ln98_7_reg_2975_pp0_iter2_reg;
reg   [0:0] icmp_ln98_7_reg_2975_pp0_iter3_reg;
reg   [0:0] icmp_ln98_7_reg_2975_pp0_iter4_reg;
wire  signed [31:0] dt_7_fu_700_p2;
reg  signed [31:0] dt_7_reg_2979;
wire   [0:0] and_ln46_fu_714_p2;
reg   [0:0] and_ln46_reg_2989;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
reg   [0:0] and_ln46_reg_2989_pp0_iter1_reg;
reg   [0:0] and_ln46_reg_2989_pp0_iter2_reg;
reg   [0:0] and_ln46_reg_2989_pp0_iter3_reg;
wire   [0:0] tmp_13_fu_720_p3;
reg   [0:0] tmp_13_reg_2993;
reg   [0:0] tmp_13_reg_2993_pp0_iter1_reg;
reg   [0:0] tmp_13_reg_2993_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_2993_pp0_iter3_reg;
wire   [0:0] icmp_ln53_fu_736_p2;
reg   [0:0] icmp_ln53_reg_2997;
reg   [0:0] icmp_ln53_reg_2997_pp0_iter1_reg;
reg   [0:0] icmp_ln53_reg_2997_pp0_iter2_reg;
reg   [0:0] icmp_ln53_reg_2997_pp0_iter3_reg;
wire   [0:0] and_ln46_1_fu_782_p2;
reg   [0:0] and_ln46_1_reg_3011;
reg   [0:0] and_ln46_1_reg_3011_pp0_iter1_reg;
reg   [0:0] and_ln46_1_reg_3011_pp0_iter2_reg;
reg   [0:0] and_ln46_1_reg_3011_pp0_iter3_reg;
wire   [0:0] tmp_16_fu_788_p3;
reg   [0:0] tmp_16_reg_3015;
reg   [0:0] tmp_16_reg_3015_pp0_iter1_reg;
reg   [0:0] tmp_16_reg_3015_pp0_iter2_reg;
reg   [0:0] tmp_16_reg_3015_pp0_iter3_reg;
wire   [0:0] icmp_ln53_1_fu_804_p2;
reg   [0:0] icmp_ln53_1_reg_3019;
reg   [0:0] icmp_ln53_1_reg_3019_pp0_iter1_reg;
reg   [0:0] icmp_ln53_1_reg_3019_pp0_iter2_reg;
reg   [0:0] icmp_ln53_1_reg_3019_pp0_iter3_reg;
wire   [0:0] and_ln46_2_fu_850_p2;
reg   [0:0] and_ln46_2_reg_3033;
reg   [0:0] and_ln46_2_reg_3033_pp0_iter1_reg;
reg   [0:0] and_ln46_2_reg_3033_pp0_iter2_reg;
reg   [0:0] and_ln46_2_reg_3033_pp0_iter3_reg;
wire   [0:0] tmp_22_fu_856_p3;
reg   [0:0] tmp_22_reg_3037;
reg   [0:0] tmp_22_reg_3037_pp0_iter1_reg;
reg   [0:0] tmp_22_reg_3037_pp0_iter2_reg;
reg   [0:0] tmp_22_reg_3037_pp0_iter3_reg;
wire   [0:0] icmp_ln53_2_fu_872_p2;
reg   [0:0] icmp_ln53_2_reg_3041;
reg   [0:0] icmp_ln53_2_reg_3041_pp0_iter1_reg;
reg   [0:0] icmp_ln53_2_reg_3041_pp0_iter2_reg;
reg   [0:0] icmp_ln53_2_reg_3041_pp0_iter3_reg;
wire   [7:0] trunc_ln55_4_fu_877_p1;
reg   [7:0] trunc_ln55_4_reg_3045;
wire   [7:0] trunc_ln48_4_fu_880_p1;
reg   [7:0] trunc_ln48_4_reg_3050;
wire   [0:0] and_ln46_3_fu_892_p2;
reg   [0:0] and_ln46_3_reg_3055;
reg   [0:0] and_ln46_3_reg_3055_pp0_iter1_reg;
reg   [0:0] and_ln46_3_reg_3055_pp0_iter2_reg;
reg   [0:0] and_ln46_3_reg_3055_pp0_iter3_reg;
reg   [0:0] and_ln46_3_reg_3055_pp0_iter4_reg;
wire   [0:0] tmp_29_fu_898_p3;
reg   [0:0] tmp_29_reg_3059;
reg   [0:0] tmp_29_reg_3059_pp0_iter1_reg;
reg   [0:0] tmp_29_reg_3059_pp0_iter2_reg;
reg   [0:0] tmp_29_reg_3059_pp0_iter3_reg;
reg   [0:0] tmp_29_reg_3059_pp0_iter4_reg;
wire   [0:0] icmp_ln53_3_fu_914_p2;
reg   [0:0] icmp_ln53_3_reg_3063;
reg   [0:0] icmp_ln53_3_reg_3063_pp0_iter1_reg;
reg   [0:0] icmp_ln53_3_reg_3063_pp0_iter2_reg;
reg   [0:0] icmp_ln53_3_reg_3063_pp0_iter3_reg;
reg   [0:0] icmp_ln53_3_reg_3063_pp0_iter4_reg;
wire   [7:0] trunc_ln55_6_fu_919_p1;
reg   [7:0] trunc_ln55_6_reg_3067;
wire   [7:0] trunc_ln48_6_fu_922_p1;
reg   [7:0] trunc_ln48_6_reg_3072;
wire   [0:0] and_ln46_4_fu_934_p2;
reg   [0:0] and_ln46_4_reg_3077;
reg   [0:0] and_ln46_4_reg_3077_pp0_iter1_reg;
reg   [0:0] and_ln46_4_reg_3077_pp0_iter2_reg;
reg   [0:0] and_ln46_4_reg_3077_pp0_iter3_reg;
reg   [0:0] and_ln46_4_reg_3077_pp0_iter4_reg;
wire   [0:0] tmp_36_fu_940_p3;
reg   [0:0] tmp_36_reg_3081;
reg   [0:0] tmp_36_reg_3081_pp0_iter1_reg;
reg   [0:0] tmp_36_reg_3081_pp0_iter2_reg;
reg   [0:0] tmp_36_reg_3081_pp0_iter3_reg;
reg   [0:0] tmp_36_reg_3081_pp0_iter4_reg;
wire   [0:0] icmp_ln53_4_fu_956_p2;
reg   [0:0] icmp_ln53_4_reg_3085;
reg   [0:0] icmp_ln53_4_reg_3085_pp0_iter1_reg;
reg   [0:0] icmp_ln53_4_reg_3085_pp0_iter2_reg;
reg   [0:0] icmp_ln53_4_reg_3085_pp0_iter3_reg;
reg   [0:0] icmp_ln53_4_reg_3085_pp0_iter4_reg;
wire   [7:0] trunc_ln55_8_fu_961_p1;
reg   [7:0] trunc_ln55_8_reg_3089;
wire   [7:0] trunc_ln48_8_fu_964_p1;
reg   [7:0] trunc_ln48_8_reg_3094;
wire   [0:0] and_ln46_5_fu_976_p2;
reg   [0:0] and_ln46_5_reg_3099;
reg   [0:0] and_ln46_5_reg_3099_pp0_iter1_reg;
reg   [0:0] and_ln46_5_reg_3099_pp0_iter2_reg;
reg   [0:0] and_ln46_5_reg_3099_pp0_iter3_reg;
reg   [0:0] and_ln46_5_reg_3099_pp0_iter4_reg;
wire   [0:0] tmp_42_fu_982_p3;
reg   [0:0] tmp_42_reg_3103;
reg   [0:0] tmp_42_reg_3103_pp0_iter1_reg;
reg   [0:0] tmp_42_reg_3103_pp0_iter2_reg;
reg   [0:0] tmp_42_reg_3103_pp0_iter3_reg;
reg   [0:0] tmp_42_reg_3103_pp0_iter4_reg;
wire   [0:0] icmp_ln53_5_fu_998_p2;
reg   [0:0] icmp_ln53_5_reg_3107;
reg   [0:0] icmp_ln53_5_reg_3107_pp0_iter1_reg;
reg   [0:0] icmp_ln53_5_reg_3107_pp0_iter2_reg;
reg   [0:0] icmp_ln53_5_reg_3107_pp0_iter3_reg;
reg   [0:0] icmp_ln53_5_reg_3107_pp0_iter4_reg;
wire   [7:0] trunc_ln55_10_fu_1003_p1;
reg   [7:0] trunc_ln55_10_reg_3111;
wire   [7:0] trunc_ln48_10_fu_1006_p1;
reg   [7:0] trunc_ln48_10_reg_3116;
wire   [0:0] and_ln46_6_fu_1018_p2;
reg   [0:0] and_ln46_6_reg_3121;
reg   [0:0] and_ln46_6_reg_3121_pp0_iter1_reg;
reg   [0:0] and_ln46_6_reg_3121_pp0_iter2_reg;
reg   [0:0] and_ln46_6_reg_3121_pp0_iter3_reg;
reg   [0:0] and_ln46_6_reg_3121_pp0_iter4_reg;
wire   [0:0] tmp_49_fu_1024_p3;
reg   [0:0] tmp_49_reg_3125;
reg   [0:0] tmp_49_reg_3125_pp0_iter1_reg;
reg   [0:0] tmp_49_reg_3125_pp0_iter2_reg;
reg   [0:0] tmp_49_reg_3125_pp0_iter3_reg;
reg   [0:0] tmp_49_reg_3125_pp0_iter4_reg;
wire   [0:0] icmp_ln53_6_fu_1040_p2;
reg   [0:0] icmp_ln53_6_reg_3129;
reg   [0:0] icmp_ln53_6_reg_3129_pp0_iter1_reg;
reg   [0:0] icmp_ln53_6_reg_3129_pp0_iter2_reg;
reg   [0:0] icmp_ln53_6_reg_3129_pp0_iter3_reg;
reg   [0:0] icmp_ln53_6_reg_3129_pp0_iter4_reg;
wire   [7:0] trunc_ln55_12_fu_1045_p1;
reg   [7:0] trunc_ln55_12_reg_3133;
wire   [7:0] trunc_ln48_12_fu_1048_p1;
reg   [7:0] trunc_ln48_12_reg_3138;
wire   [0:0] and_ln46_7_fu_1060_p2;
reg   [0:0] and_ln46_7_reg_3143;
reg   [0:0] and_ln46_7_reg_3143_pp0_iter1_reg;
reg   [0:0] and_ln46_7_reg_3143_pp0_iter2_reg;
reg   [0:0] and_ln46_7_reg_3143_pp0_iter3_reg;
reg   [0:0] and_ln46_7_reg_3143_pp0_iter4_reg;
wire   [0:0] tmp_55_fu_1066_p3;
reg   [0:0] tmp_55_reg_3147;
reg   [0:0] tmp_55_reg_3147_pp0_iter1_reg;
reg   [0:0] tmp_55_reg_3147_pp0_iter2_reg;
reg   [0:0] tmp_55_reg_3147_pp0_iter3_reg;
reg   [0:0] tmp_55_reg_3147_pp0_iter4_reg;
wire   [0:0] icmp_ln53_7_fu_1082_p2;
reg   [0:0] icmp_ln53_7_reg_3151;
reg   [0:0] icmp_ln53_7_reg_3151_pp0_iter1_reg;
reg   [0:0] icmp_ln53_7_reg_3151_pp0_iter2_reg;
reg   [0:0] icmp_ln53_7_reg_3151_pp0_iter3_reg;
reg   [0:0] icmp_ln53_7_reg_3151_pp0_iter4_reg;
wire   [7:0] trunc_ln55_14_fu_1087_p1;
reg   [7:0] trunc_ln55_14_reg_3155;
wire   [7:0] trunc_ln48_14_fu_1090_p1;
reg   [7:0] trunc_ln48_14_reg_3160;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg    ap_block_pp0_stage5_subdone;
wire   [15:0] grp_fu_752_p2;
reg   [15:0] sdiv_ln55_reg_3225;
wire   [15:0] exp_decay_fu_1241_p2;
reg   [15:0] exp_decay_reg_3230;
wire   [15:0] grp_fu_820_p2;
reg   [15:0] sdiv_ln55_1_reg_3236;
wire   [15:0] grp_fu_836_p2;
reg   [15:0] sdiv_ln48_1_reg_3241;
wire   [0:0] icmp_ln57_fu_1256_p2;
reg   [0:0] icmp_ln57_reg_3246;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
reg    ap_block_pp0_stage6_subdone;
wire   [0:0] icmp_ln50_fu_1266_p2;
reg   [0:0] icmp_ln50_reg_3255;
wire   [30:0] mul_ln51_fu_1274_p2;
reg   [30:0] mul_ln51_reg_3259;
reg   [15:0] tmp_10_cast_reg_3264;
wire   [8:0] trunc_ln51_fu_1289_p1;
reg   [8:0] trunc_ln51_reg_3271;
wire   [15:0] exp_decay_3_fu_1296_p2;
reg   [15:0] exp_decay_3_reg_3276;
wire   [0:0] icmp_ln57_1_fu_1302_p2;
reg   [0:0] icmp_ln57_1_reg_3281;
wire   [15:0] exp_decay_2_fu_1311_p2;
reg   [15:0] exp_decay_2_reg_3285;
wire   [0:0] icmp_ln50_1_fu_1317_p2;
reg   [0:0] icmp_ln50_1_reg_3290;
wire   [15:0] grp_fu_1100_p2;
reg   [15:0] sdiv_ln55_2_reg_3294;
wire   [15:0] grp_fu_1112_p2;
reg   [15:0] sdiv_ln48_2_reg_3299;
wire   [15:0] grp_fu_1124_p2;
reg   [15:0] sdiv_ln55_3_reg_3304;
wire   [15:0] exp_decay_6_fu_1327_p2;
reg   [15:0] exp_decay_6_reg_3309;
wire   [15:0] delta_fu_1365_p3;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire   [30:0] mul_ln51_1_fu_1378_p2;
reg   [30:0] mul_ln51_1_reg_3325;
reg   [15:0] tmp_13_cast_reg_3330;
wire   [8:0] trunc_ln51_1_fu_1393_p1;
reg   [8:0] trunc_ln51_1_reg_3337;
wire   [15:0] exp_decay_5_fu_1400_p2;
reg   [15:0] exp_decay_5_reg_3342;
wire   [0:0] icmp_ln57_2_fu_1406_p2;
reg   [0:0] icmp_ln57_2_reg_3347;
wire   [15:0] exp_decay_4_fu_1415_p2;
reg   [15:0] exp_decay_4_reg_3351;
wire   [0:0] icmp_ln50_2_fu_1421_p2;
reg   [0:0] icmp_ln50_2_reg_3356;
wire   [15:0] exp_decay_7_fu_1430_p2;
reg   [15:0] exp_decay_7_reg_3360;
wire   [0:0] icmp_ln57_3_fu_1436_p2;
reg   [0:0] icmp_ln57_3_reg_3365;
wire   [0:0] icmp_ln50_3_fu_1442_p2;
reg   [0:0] icmp_ln50_3_reg_3369;
wire   [15:0] grp_fu_1148_p2;
reg   [15:0] sdiv_ln55_4_reg_3373;
wire   [15:0] exp_decay_8_fu_1451_p2;
reg   [15:0] exp_decay_8_reg_3378;
wire   [15:0] grp_fu_1172_p2;
reg   [15:0] sdiv_ln55_5_reg_3384;
wire   [15:0] exp_decay_10_fu_1461_p2;
reg   [15:0] exp_decay_10_reg_3389;
wire   [15:0] delta_3_fu_1499_p3;
wire   [30:0] mul_ln51_2_fu_1512_p2;
reg   [30:0] mul_ln51_2_reg_3405;
reg   [15:0] tmp_17_cast_reg_3410;
wire   [8:0] trunc_ln51_2_fu_1527_p1;
reg   [8:0] trunc_ln51_2_reg_3417;
wire   [15:0] exp_decay_9_fu_1534_p2;
reg   [15:0] exp_decay_9_reg_3422;
wire   [0:0] icmp_ln57_4_fu_1540_p2;
reg   [0:0] icmp_ln57_4_reg_3427;
wire   [0:0] icmp_ln50_4_fu_1546_p2;
reg   [0:0] icmp_ln50_4_reg_3431;
wire   [15:0] exp_decay_11_fu_1554_p2;
reg   [15:0] exp_decay_11_reg_3435;
wire   [0:0] icmp_ln57_5_fu_1560_p2;
reg   [0:0] icmp_ln57_5_reg_3440;
wire   [0:0] icmp_ln50_5_fu_1566_p2;
reg   [0:0] icmp_ln50_5_reg_3444;
wire   [15:0] grp_fu_1196_p2;
reg   [15:0] sdiv_ln55_6_reg_3448;
wire   [15:0] exp_decay_12_fu_1575_p2;
reg   [15:0] exp_decay_12_reg_3453;
wire   [15:0] grp_fu_1220_p2;
reg   [15:0] sdiv_ln55_7_reg_3459;
wire   [15:0] exp_decay_14_fu_1585_p2;
reg   [15:0] exp_decay_14_reg_3464;
wire   [15:0] delta_6_fu_1679_p3;
wire   [30:0] mul_ln51_3_fu_1692_p2;
reg   [30:0] mul_ln51_3_reg_3480;
reg   [15:0] tmp_21_cast_reg_3485;
wire   [8:0] trunc_ln51_3_fu_1707_p1;
reg   [8:0] trunc_ln51_3_reg_3492;
wire   [15:0] exp_decay_13_fu_1714_p2;
reg   [15:0] exp_decay_13_reg_3497;
wire   [0:0] icmp_ln57_6_fu_1720_p2;
reg   [0:0] icmp_ln57_6_reg_3502;
wire   [0:0] icmp_ln50_6_fu_1726_p2;
reg   [0:0] icmp_ln50_6_reg_3506;
wire   [15:0] exp_decay_15_fu_1734_p2;
reg   [15:0] exp_decay_15_reg_3510;
wire   [0:0] icmp_ln57_7_fu_1740_p2;
reg   [0:0] icmp_ln57_7_reg_3515;
wire   [0:0] icmp_ln50_7_fu_1746_p2;
reg   [0:0] icmp_ln50_7_reg_3519;
wire   [0:0] icmp_ln102_fu_1751_p2;
wire   [15:0] delta_9_fu_1845_p3;
wire   [30:0] mul_ln51_4_fu_1858_p2;
reg   [30:0] mul_ln51_4_reg_3537;
reg   [15:0] tmp_44_cast_reg_3542;
wire   [8:0] trunc_ln51_4_fu_1873_p1;
reg   [8:0] trunc_ln51_4_reg_3549;
wire   [0:0] icmp_ln102_1_fu_1893_p2;
wire   [15:0] delta_12_fu_1987_p3;
wire   [30:0] mul_ln51_5_fu_2000_p2;
reg   [30:0] mul_ln51_5_reg_3571;
reg   [15:0] tmp_53_cast_reg_3576;
wire   [8:0] trunc_ln51_5_fu_2015_p1;
reg   [8:0] trunc_ln51_5_reg_3583;
wire   [0:0] icmp_ln102_2_fu_2043_p2;
wire   [15:0] delta_15_fu_2137_p3;
wire   [30:0] mul_ln51_6_fu_2150_p2;
reg   [30:0] mul_ln51_6_reg_3605;
reg   [15:0] tmp_62_cast_reg_3610;
wire   [8:0] trunc_ln51_6_fu_2165_p1;
reg   [8:0] trunc_ln51_6_reg_3617;
wire   [0:0] icmp_ln102_3_fu_2184_p2;
wire   [15:0] delta_18_fu_2278_p3;
wire   [30:0] mul_ln51_7_fu_2291_p2;
reg   [30:0] mul_ln51_7_reg_3639;
reg   [15:0] tmp_76_cast_reg_3644;
wire   [8:0] trunc_ln51_7_fu_2306_p1;
reg   [8:0] trunc_ln51_7_reg_3651;
wire   [0:0] icmp_ln102_4_fu_2325_p2;
wire   [15:0] delta_21_fu_2419_p3;
wire   [0:0] icmp_ln102_5_fu_2440_p2;
reg   [0:0] tmp_47_reg_3675;
wire   [0:0] icmp_ln102_6_fu_2526_p2;
wire   [0:0] icmp_ln102_7_fu_2602_p2;
reg    ap_predicate_op1055_write_state43;
reg    ap_block_state43_pp0_stage2_iter5_grp8;
wire   [15:0] delta_1_fu_1638_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_24_reg_321;
reg    ap_predicate_pred1094_state34;
wire   [15:0] ap_phi_reg_pp0_iter2_delta_24_reg_321;
reg   [15:0] ap_phi_reg_pp0_iter3_delta_24_reg_321;
wire   [15:0] delta_4_fu_1804_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_25_reg_347;
reg    ap_predicate_pred1186_state35;
wire   [15:0] ap_phi_reg_pp0_iter2_delta_25_reg_347;
reg   [15:0] ap_phi_reg_pp0_iter3_delta_25_reg_347;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_pred1207_state33;
wire   [15:0] delta_7_fu_1946_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_26_reg_373;
reg    ap_predicate_pred1264_state36;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_26_reg_373;
reg    ap_predicate_pred1285_state34;
wire   [15:0] delta_10_fu_2096_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_27_reg_399;
reg    ap_predicate_op873_write_state36;
reg    ap_block_state36_pp0_stage3_iter4_grp1;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_pred1337_state37;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_27_reg_399;
reg    ap_predicate_pred1362_state35;
wire   [15:0] delta_13_fu_2237_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_28_reg_425;
reg    ap_predicate_op909_write_state37;
reg    ap_block_state37_pp0_stage4_iter4_grp2;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_pred1419_state38;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_28_reg_425;
reg    ap_predicate_pred1442_state36;
wire   [15:0] delta_16_fu_2378_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_29_reg_451;
reg    ap_predicate_op945_write_state38;
reg    ap_block_state38_pp0_stage5_iter4_grp3;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_pred1501_state39;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_29_reg_451;
reg    ap_predicate_pred1524_state37;
wire   [15:0] delta_19_fu_2500_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_30_reg_477;
reg    ap_predicate_op981_write_state39;
reg    ap_block_state39_pp0_stage6_iter4_grp4;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_pred1583_state40;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_30_reg_477;
reg    ap_predicate_pred1606_state38;
wire   [15:0] delta_22_fu_2579_p3;
reg   [15:0] ap_phi_reg_pp0_iter5_delta_31_reg_503;
reg    ap_predicate_pred1670_state41;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_31_reg_503;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_31_reg_503;
reg    ap_predicate_pred1682_state39;
wire   [63:0] zext_ln93_fu_594_p1;
reg   [6:0] post_id_fu_150;
wire   [6:0] post_id_3_fu_606_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_post_id_2;
wire   [63:0] p_s_fu_1880_p6;
reg    ap_block_pp0_stage3_01001_grp1;
wire   [63:0] p_1_fu_2028_p7;
reg    ap_block_pp0_stage4_01001_grp2;
wire   [63:0] p_2_fu_2169_p7;
reg    ap_block_pp0_stage5_01001_grp3;
wire   [63:0] p_3_fu_2310_p7;
reg    ap_block_pp0_stage6_01001_grp4;
wire   [63:0] p_4_fu_2426_p7;
reg    ap_block_pp0_stage7_01001_grp5;
wire   [63:0] p_5_fu_2509_p9;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] p_6_fu_2588_p7;
reg    ap_block_pp0_stage1_01001_grp7;
wire   [63:0] p_0_fu_2608_p7;
reg    ap_block_pp0_stage2_01001_grp8;
reg    ap_block_pp0_stage3_11001_grp1;
reg    ap_block_pp0_stage4_11001_grp2;
reg    ap_block_pp0_stage5_11001_grp3;
reg    ap_block_pp0_stage6_11001_grp4;
reg    ap_block_pp0_stage7_11001_grp5;
reg    ap_block_pp0_stage2_11001_grp8;
reg    p_ZL16post_spike_times_0_ce0_local;
reg    p_ZL16post_spike_times_1_ce0_local;
reg    p_ZL16post_spike_times_2_ce0_local;
reg    p_ZL16post_spike_times_3_ce0_local;
reg    p_ZL16post_spike_times_4_ce0_local;
reg    p_ZL16post_spike_times_5_ce0_local;
reg    p_ZL16post_spike_times_6_ce0_local;
reg    p_ZL16post_spike_times_7_ce0_local;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage1_grp0;
wire    ap_block_pp0_stage2_grp0;
wire   [0:0] icmp_ln46_fu_705_p2;
wire   [0:0] icmp_ln46_1_fu_710_p2;
wire  signed [32:0] sext_ln53_fu_727_p1;
wire   [32:0] sub_ln53_fu_730_p2;
wire   [7:0] trunc_ln55_fu_741_p1;
wire   [23:0] grp_fu_752_p0;
wire  signed [15:0] grp_fu_752_p1;
wire   [7:0] trunc_ln48_fu_757_p1;
wire   [23:0] grp_fu_768_p0;
wire  signed [15:0] grp_fu_768_p1;
wire   [0:0] icmp_ln46_2_fu_773_p2;
wire   [0:0] icmp_ln46_3_fu_778_p2;
wire  signed [32:0] sext_ln53_1_fu_795_p1;
wire   [32:0] sub_ln53_1_fu_798_p2;
wire   [7:0] trunc_ln55_2_fu_809_p1;
wire   [23:0] grp_fu_820_p0;
wire  signed [15:0] grp_fu_820_p1;
wire   [7:0] trunc_ln48_2_fu_825_p1;
wire   [23:0] grp_fu_836_p0;
wire  signed [15:0] grp_fu_836_p1;
wire   [0:0] icmp_ln46_4_fu_841_p2;
wire   [0:0] icmp_ln46_5_fu_846_p2;
wire  signed [32:0] sext_ln53_2_fu_863_p1;
wire   [32:0] sub_ln53_2_fu_866_p2;
wire   [0:0] icmp_ln46_6_fu_883_p2;
wire   [0:0] icmp_ln46_7_fu_888_p2;
wire  signed [32:0] sext_ln53_3_fu_905_p1;
wire   [32:0] sub_ln53_3_fu_908_p2;
wire   [0:0] icmp_ln46_8_fu_925_p2;
wire   [0:0] icmp_ln46_9_fu_930_p2;
wire  signed [32:0] sext_ln53_4_fu_947_p1;
wire   [32:0] sub_ln53_4_fu_950_p2;
wire   [0:0] icmp_ln46_10_fu_967_p2;
wire   [0:0] icmp_ln46_11_fu_972_p2;
wire  signed [32:0] sext_ln53_5_fu_989_p1;
wire   [32:0] sub_ln53_5_fu_992_p2;
wire   [0:0] icmp_ln46_12_fu_1009_p2;
wire   [0:0] icmp_ln46_13_fu_1014_p2;
wire  signed [32:0] sext_ln53_6_fu_1031_p1;
wire   [32:0] sub_ln53_6_fu_1034_p2;
wire   [0:0] icmp_ln46_14_fu_1051_p2;
wire   [0:0] icmp_ln46_15_fu_1056_p2;
wire  signed [32:0] sext_ln53_7_fu_1073_p1;
wire   [32:0] sub_ln53_7_fu_1076_p2;
wire    ap_block_pp0_stage3_grp0;
wire   [23:0] grp_fu_1100_p0;
wire  signed [15:0] grp_fu_1100_p1;
wire   [23:0] grp_fu_1112_p0;
wire  signed [15:0] grp_fu_1112_p1;
wire   [23:0] grp_fu_1124_p0;
wire  signed [15:0] grp_fu_1124_p1;
wire   [23:0] grp_fu_1136_p0;
wire  signed [15:0] grp_fu_1136_p1;
wire    ap_block_pp0_stage4_grp0;
wire   [23:0] grp_fu_1148_p0;
wire  signed [15:0] grp_fu_1148_p1;
wire   [23:0] grp_fu_1160_p0;
wire  signed [15:0] grp_fu_1160_p1;
wire   [23:0] grp_fu_1172_p0;
wire  signed [15:0] grp_fu_1172_p1;
wire   [23:0] grp_fu_1184_p0;
wire  signed [15:0] grp_fu_1184_p1;
wire    ap_block_pp0_stage5_grp0;
wire   [23:0] grp_fu_1196_p0;
wire  signed [15:0] grp_fu_1196_p1;
wire   [23:0] grp_fu_1208_p0;
wire  signed [15:0] grp_fu_1208_p1;
wire   [23:0] grp_fu_1220_p0;
wire  signed [15:0] grp_fu_1220_p1;
wire   [23:0] grp_fu_1232_p0;
wire  signed [15:0] grp_fu_1232_p1;
wire   [15:0] grp_fu_768_p2;
wire   [15:0] dt_ratio_fu_1237_p1;
wire    ap_block_pp0_stage6_grp0;
wire   [15:0] dt_ratio_1_fu_1247_p1;
wire   [15:0] exp_decay_1_fu_1250_p2;
wire   [15:0] mul_ln51_fu_1274_p0;
wire  signed [15:0] mul_ln51_fu_1274_p1;
wire   [15:0] dt_ratio_3_fu_1293_p1;
wire   [15:0] dt_ratio_2_fu_1308_p1;
wire   [15:0] grp_fu_1136_p2;
wire   [15:0] dt_ratio_6_fu_1323_p1;
wire    ap_block_pp0_stage7_grp0;
wire   [15:0] tmp_s_fu_1340_p3;
wire   [0:0] icmp_ln51_fu_1347_p2;
wire   [15:0] add_ln51_fu_1353_p2;
wire   [0:0] tmp_14_fu_1333_p3;
wire   [15:0] select_ln51_fu_1358_p3;
wire   [15:0] mul_ln51_1_fu_1378_p0;
wire  signed [15:0] mul_ln51_1_fu_1378_p1;
wire   [15:0] dt_ratio_5_fu_1397_p1;
wire   [15:0] dt_ratio_4_fu_1412_p1;
wire   [15:0] dt_ratio_7_fu_1427_p1;
wire   [15:0] grp_fu_1160_p2;
wire   [15:0] dt_ratio_8_fu_1447_p1;
wire   [15:0] grp_fu_1184_p2;
wire   [15:0] dt_ratio_10_fu_1457_p1;
wire   [15:0] tmp_12_fu_1474_p3;
wire   [0:0] icmp_ln51_1_fu_1481_p2;
wire   [15:0] add_ln51_1_fu_1487_p2;
wire   [0:0] tmp_17_fu_1467_p3;
wire   [15:0] select_ln51_1_fu_1492_p3;
wire   [15:0] mul_ln51_2_fu_1512_p0;
wire  signed [15:0] mul_ln51_2_fu_1512_p1;
wire   [15:0] dt_ratio_9_fu_1531_p1;
wire   [15:0] dt_ratio_11_fu_1551_p1;
wire   [15:0] grp_fu_1208_p2;
wire   [15:0] dt_ratio_12_fu_1571_p1;
wire   [15:0] grp_fu_1232_p2;
wire   [15:0] dt_ratio_14_fu_1581_p1;
wire  signed [30:0] tmp_11_cast_fu_1591_p1;
wire   [30:0] grp_fu_2622_p3;
wire  signed [30:0] tmp_15_fu_1600_p1;
wire  signed [30:0] trunc_ln58_fu_1607_p0;
wire   [8:0] trunc_ln58_fu_1607_p1;
wire   [15:0] tmp_10_fu_1610_p3;
wire   [15:0] tmp_11_cast_fu_1591_p4;
wire   [0:0] icmp_ln58_fu_1618_p2;
wire   [15:0] add_ln58_fu_1624_p2;
wire   [0:0] tmp_15_fu_1600_p3;
wire   [15:0] select_ln58_fu_1630_p3;
wire   [15:0] tmp_24_fu_1654_p3;
wire   [0:0] icmp_ln51_2_fu_1661_p2;
wire   [15:0] add_ln51_2_fu_1667_p2;
wire   [0:0] tmp_23_fu_1647_p3;
wire   [15:0] select_ln51_2_fu_1672_p3;
wire   [15:0] mul_ln51_3_fu_1692_p0;
wire  signed [15:0] mul_ln51_3_fu_1692_p1;
wire   [15:0] dt_ratio_13_fu_1711_p1;
wire   [15:0] dt_ratio_15_fu_1731_p1;
wire  signed [30:0] tmp_15_cast_fu_1757_p1;
wire   [30:0] grp_fu_2632_p3;
wire  signed [30:0] tmp_18_fu_1766_p1;
wire  signed [30:0] trunc_ln58_1_fu_1773_p0;
wire   [8:0] trunc_ln58_1_fu_1773_p1;
wire   [15:0] tmp_19_fu_1776_p3;
wire   [15:0] tmp_15_cast_fu_1757_p4;
wire   [0:0] icmp_ln58_1_fu_1784_p2;
wire   [15:0] add_ln58_1_fu_1790_p2;
wire   [0:0] tmp_18_fu_1766_p3;
wire   [15:0] select_ln58_1_fu_1796_p3;
wire   [15:0] tmp_31_fu_1820_p3;
wire   [0:0] icmp_ln51_3_fu_1827_p2;
wire   [15:0] add_ln51_3_fu_1833_p2;
wire   [0:0] tmp_30_fu_1813_p3;
wire   [15:0] select_ln51_3_fu_1838_p3;
wire   [15:0] mul_ln51_4_fu_1858_p0;
wire  signed [15:0] mul_ln51_4_fu_1858_p1;
wire   [5:0] trunc_ln110_fu_1877_p1;
wire  signed [30:0] tmp_19_cast_fu_1899_p1;
wire   [30:0] grp_fu_2642_p3;
wire  signed [30:0] tmp_25_fu_1908_p1;
wire  signed [30:0] trunc_ln58_2_fu_1915_p0;
wire   [8:0] trunc_ln58_2_fu_1915_p1;
wire   [15:0] tmp_26_fu_1918_p3;
wire   [15:0] tmp_19_cast_fu_1899_p4;
wire   [0:0] icmp_ln58_2_fu_1926_p2;
wire   [15:0] add_ln58_2_fu_1932_p2;
wire   [0:0] tmp_25_fu_1908_p3;
wire   [15:0] select_ln58_2_fu_1938_p3;
wire   [15:0] tmp_38_fu_1962_p3;
wire   [0:0] icmp_ln51_4_fu_1969_p2;
wire   [15:0] add_ln51_4_fu_1975_p2;
wire   [0:0] tmp_37_fu_1955_p3;
wire   [15:0] select_ln51_4_fu_1980_p3;
wire   [15:0] mul_ln51_5_fu_2000_p0;
wire  signed [15:0] mul_ln51_5_fu_2000_p1;
wire   [4:0] tmp_20_fu_2019_p4;
wire  signed [30:0] tmp_23_cast_fu_2049_p1;
wire   [30:0] grp_fu_2652_p3;
wire  signed [30:0] tmp_32_fu_2058_p1;
wire  signed [30:0] trunc_ln58_3_fu_2065_p0;
wire   [8:0] trunc_ln58_3_fu_2065_p1;
wire   [15:0] tmp_33_fu_2068_p3;
wire   [15:0] tmp_23_cast_fu_2049_p4;
wire   [0:0] icmp_ln58_3_fu_2076_p2;
wire   [15:0] add_ln58_3_fu_2082_p2;
wire   [0:0] tmp_32_fu_2058_p3;
wire   [15:0] select_ln58_3_fu_2088_p3;
wire   [15:0] tmp_44_fu_2112_p3;
wire   [0:0] icmp_ln51_5_fu_2119_p2;
wire   [15:0] add_ln51_5_fu_2125_p2;
wire   [0:0] tmp_43_fu_2105_p3;
wire   [15:0] select_ln51_5_fu_2130_p3;
wire   [15:0] mul_ln51_6_fu_2150_p0;
wire  signed [15:0] mul_ln51_6_fu_2150_p1;
wire   [3:0] grp_fu_529_p4;
wire  signed [30:0] tmp_48_cast_fu_2190_p1;
wire   [30:0] grp_fu_2662_p3;
wire  signed [30:0] tmp_39_fu_2199_p1;
wire  signed [30:0] trunc_ln58_4_fu_2206_p0;
wire   [8:0] trunc_ln58_4_fu_2206_p1;
wire   [15:0] tmp_40_fu_2209_p3;
wire   [15:0] tmp_48_cast_fu_2190_p4;
wire   [0:0] icmp_ln58_4_fu_2217_p2;
wire   [15:0] add_ln58_4_fu_2223_p2;
wire   [0:0] tmp_39_fu_2199_p3;
wire   [15:0] select_ln58_4_fu_2229_p3;
wire   [15:0] tmp_51_fu_2253_p3;
wire   [0:0] icmp_ln51_6_fu_2260_p2;
wire   [15:0] add_ln51_6_fu_2266_p2;
wire   [0:0] tmp_50_fu_2246_p3;
wire   [15:0] select_ln51_6_fu_2271_p3;
wire   [15:0] mul_ln51_7_fu_2291_p0;
wire  signed [15:0] mul_ln51_7_fu_2291_p1;
wire  signed [30:0] tmp_57_cast_fu_2331_p1;
wire   [30:0] grp_fu_2672_p3;
wire  signed [30:0] tmp_45_fu_2340_p1;
wire  signed [30:0] trunc_ln58_5_fu_2347_p0;
wire   [8:0] trunc_ln58_5_fu_2347_p1;
wire   [15:0] tmp_46_fu_2350_p3;
wire   [15:0] tmp_57_cast_fu_2331_p4;
wire   [0:0] icmp_ln58_5_fu_2358_p2;
wire   [15:0] add_ln58_5_fu_2364_p2;
wire   [0:0] tmp_45_fu_2340_p3;
wire   [15:0] select_ln58_5_fu_2370_p3;
wire   [15:0] tmp_57_fu_2394_p3;
wire   [0:0] icmp_ln51_7_fu_2401_p2;
wire   [15:0] add_ln51_7_fu_2407_p2;
wire   [0:0] tmp_56_fu_2387_p3;
wire   [15:0] select_ln51_7_fu_2412_p3;
wire  signed [30:0] tmp_66_cast_fu_2453_p1;
wire   [30:0] grp_fu_2682_p3;
wire  signed [30:0] tmp_52_fu_2462_p1;
wire  signed [30:0] trunc_ln58_6_fu_2469_p0;
wire   [8:0] trunc_ln58_6_fu_2469_p1;
wire   [15:0] tmp_53_fu_2472_p3;
wire   [15:0] tmp_66_cast_fu_2453_p4;
wire   [0:0] icmp_ln58_6_fu_2480_p2;
wire   [15:0] add_ln58_6_fu_2486_p2;
wire   [0:0] tmp_52_fu_2462_p3;
wire   [15:0] select_ln58_6_fu_2492_p3;
wire  signed [30:0] tmp_78_cast_fu_2532_p1;
wire   [30:0] grp_fu_2692_p3;
wire  signed [30:0] tmp_58_fu_2541_p1;
wire  signed [30:0] trunc_ln58_7_fu_2548_p0;
wire   [8:0] trunc_ln58_7_fu_2548_p1;
wire   [15:0] tmp_59_fu_2551_p3;
wire   [15:0] tmp_78_cast_fu_2532_p4;
wire   [0:0] icmp_ln58_7_fu_2559_p2;
wire   [15:0] add_ln58_7_fu_2565_p2;
wire   [0:0] tmp_58_fu_2541_p3;
wire   [15:0] select_ln58_7_fu_2571_p3;
wire  signed [15:0] grp_fu_2622_p0;
wire   [15:0] grp_fu_2622_p1;
wire   [0:0] grp_fu_2622_p2;
wire  signed [15:0] grp_fu_2632_p0;
wire   [15:0] grp_fu_2632_p1;
wire   [0:0] grp_fu_2632_p2;
wire  signed [15:0] grp_fu_2642_p0;
wire   [15:0] grp_fu_2642_p1;
wire   [0:0] grp_fu_2642_p2;
wire  signed [15:0] grp_fu_2652_p0;
wire   [15:0] grp_fu_2652_p1;
wire   [0:0] grp_fu_2652_p2;
wire  signed [15:0] grp_fu_2662_p0;
wire   [15:0] grp_fu_2662_p1;
wire   [0:0] grp_fu_2662_p2;
wire  signed [15:0] grp_fu_2672_p0;
wire   [15:0] grp_fu_2672_p1;
wire   [0:0] grp_fu_2672_p2;
wire  signed [15:0] grp_fu_2682_p0;
wire   [15:0] grp_fu_2682_p1;
wire   [0:0] grp_fu_2682_p2;
wire  signed [15:0] grp_fu_2692_p0;
wire   [15:0] grp_fu_2692_p1;
wire   [0:0] grp_fu_2692_p2;
reg    grp_fu_752_ce;
reg    grp_fu_768_ce;
reg    grp_fu_820_ce;
reg    grp_fu_836_ce;
reg    grp_fu_1100_ce;
reg    grp_fu_1112_ce;
reg    grp_fu_1124_ce;
reg    grp_fu_1136_ce;
reg    grp_fu_1148_ce;
reg    grp_fu_1160_ce;
reg    grp_fu_1172_ce;
reg    grp_fu_1184_ce;
reg    grp_fu_1196_ce;
reg    grp_fu_1208_ce;
reg    grp_fu_1220_ce;
reg    grp_fu_1232_ce;
reg    ap_predicate_pred1092_state31;
reg    ap_predicate_pred1240_state31;
reg    ap_predicate_pred1313_state32;
reg    ap_predicate_pred1394_state32;
reg    ap_predicate_pred1476_state33;
reg    ap_predicate_pred1557_state33;
reg    ap_predicate_pred1639_state34;
reg    ap_predicate_pred1713_state34;
reg    grp_fu_2622_ce;
reg    grp_fu_2632_ce;
reg    grp_fu_2642_ce;
reg    grp_fu_2652_ce;
reg    grp_fu_2662_ce;
reg    grp_fu_2672_ce;
reg    grp_fu_2682_ce;
reg    grp_fu_2692_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage2;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [30:0] grp_fu_2622_p10;
wire   [30:0] grp_fu_2632_p10;
wire   [30:0] grp_fu_2642_p10;
wire   [30:0] grp_fu_2652_p10;
wire   [30:0] grp_fu_2662_p10;
wire   [30:0] grp_fu_2672_p10;
wire   [30:0] grp_fu_2682_p10;
wire   [30:0] grp_fu_2692_p10;
wire   [30:0] mul_ln51_1_fu_1378_p00;
wire   [30:0] mul_ln51_2_fu_1512_p00;
wire   [30:0] mul_ln51_3_fu_1692_p00;
wire   [30:0] mul_ln51_4_fu_1858_p00;
wire   [30:0] mul_ln51_5_fu_2000_p00;
wire   [30:0] mul_ln51_6_fu_2150_p00;
wire   [30:0] mul_ln51_7_fu_2291_p00;
wire   [30:0] mul_ln51_fu_1274_p00;
reg    ap_condition_1128;
reg    ap_condition_1124;
reg    ap_condition_1659;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 post_id_fu_150 = 7'd0;
#0 ap_done_reg = 1'b0;
end

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_752_p0),
    .din1(grp_fu_752_p1),
    .ce(grp_fu_752_ce),
    .dout(grp_fu_752_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_768_p0),
    .din1(grp_fu_768_p1),
    .ce(grp_fu_768_ce),
    .dout(grp_fu_768_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_820_p0),
    .din1(grp_fu_820_p1),
    .ce(grp_fu_820_ce),
    .dout(grp_fu_820_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_836_p0),
    .din1(grp_fu_836_p1),
    .ce(grp_fu_836_ce),
    .dout(grp_fu_836_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1100_p0),
    .din1(grp_fu_1100_p1),
    .ce(grp_fu_1100_ce),
    .dout(grp_fu_1100_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1112_p0),
    .din1(grp_fu_1112_p1),
    .ce(grp_fu_1112_ce),
    .dout(grp_fu_1112_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1124_p0),
    .din1(grp_fu_1124_p1),
    .ce(grp_fu_1124_ce),
    .dout(grp_fu_1124_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1136_p0),
    .din1(grp_fu_1136_p1),
    .ce(grp_fu_1136_ce),
    .dout(grp_fu_1136_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1148_p0),
    .din1(grp_fu_1148_p1),
    .ce(grp_fu_1148_ce),
    .dout(grp_fu_1148_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1160_p0),
    .din1(grp_fu_1160_p1),
    .ce(grp_fu_1160_ce),
    .dout(grp_fu_1160_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1172_p0),
    .din1(grp_fu_1172_p1),
    .ce(grp_fu_1172_ce),
    .dout(grp_fu_1172_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1184_p0),
    .din1(grp_fu_1184_p1),
    .ce(grp_fu_1184_ce),
    .dout(grp_fu_1184_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1196_p0),
    .din1(grp_fu_1196_p1),
    .ce(grp_fu_1196_ce),
    .dout(grp_fu_1196_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1208_p0),
    .din1(grp_fu_1208_p1),
    .ce(grp_fu_1208_ce),
    .dout(grp_fu_1208_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1220_p0),
    .din1(grp_fu_1220_p1),
    .ce(grp_fu_1220_ce),
    .dout(grp_fu_1220_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1232_p0),
    .din1(grp_fu_1232_p1),
    .ce(grp_fu_1232_ce),
    .dout(grp_fu_1232_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U45(
    .din0(mul_ln51_fu_1274_p0),
    .din1(mul_ln51_fu_1274_p1),
    .dout(mul_ln51_fu_1274_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U46(
    .din0(mul_ln51_1_fu_1378_p0),
    .din1(mul_ln51_1_fu_1378_p1),
    .dout(mul_ln51_1_fu_1378_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U47(
    .din0(mul_ln51_2_fu_1512_p0),
    .din1(mul_ln51_2_fu_1512_p1),
    .dout(mul_ln51_2_fu_1512_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U48(
    .din0(mul_ln51_3_fu_1692_p0),
    .din1(mul_ln51_3_fu_1692_p1),
    .dout(mul_ln51_3_fu_1692_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U49(
    .din0(mul_ln51_4_fu_1858_p0),
    .din1(mul_ln51_4_fu_1858_p1),
    .dout(mul_ln51_4_fu_1858_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U50(
    .din0(mul_ln51_5_fu_2000_p0),
    .din1(mul_ln51_5_fu_2000_p1),
    .dout(mul_ln51_5_fu_2000_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U51(
    .din0(mul_ln51_6_fu_2150_p0),
    .din1(mul_ln51_6_fu_2150_p1),
    .dout(mul_ln51_6_fu_2150_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U52(
    .din0(mul_ln51_7_fu_2291_p0),
    .din1(mul_ln51_7_fu_2291_p1),
    .dout(mul_ln51_7_fu_2291_p2)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2622_p0),
    .din1(grp_fu_2622_p1),
    .din2(grp_fu_2622_p2),
    .ce(grp_fu_2622_ce),
    .dout(grp_fu_2622_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2632_p0),
    .din1(grp_fu_2632_p1),
    .din2(grp_fu_2632_p2),
    .ce(grp_fu_2632_ce),
    .dout(grp_fu_2632_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2642_p0),
    .din1(grp_fu_2642_p1),
    .din2(grp_fu_2642_p2),
    .ce(grp_fu_2642_ce),
    .dout(grp_fu_2642_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2652_p0),
    .din1(grp_fu_2652_p1),
    .din2(grp_fu_2652_p2),
    .ce(grp_fu_2652_ce),
    .dout(grp_fu_2652_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2662_p0),
    .din1(grp_fu_2662_p1),
    .din2(grp_fu_2662_p2),
    .ce(grp_fu_2662_ce),
    .dout(grp_fu_2662_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2672_p0),
    .din1(grp_fu_2672_p1),
    .din2(grp_fu_2672_p2),
    .ce(grp_fu_2672_ce),
    .dout(grp_fu_2672_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2682_p0),
    .din1(grp_fu_2682_p1),
    .din2(grp_fu_2682_p2),
    .ce(grp_fu_2682_ce),
    .dout(grp_fu_2682_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2692_p0),
    .din1(grp_fu_2692_p1),
    .din2(grp_fu_2692_p2),
    .ce(grp_fu_2692_ce),
    .dout(grp_fu_2692_p3)
);

snn_top_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1124)) begin
        if ((1'b1 == ap_condition_1128)) begin
            ap_phi_reg_pp0_iter4_delta_24_reg_321 <= delta_fu_1365_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_delta_24_reg_321 <= ap_phi_reg_pp0_iter3_delta_24_reg_321;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_pred1207_state33 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_25_reg_347 <= delta_3_fu_1499_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_25_reg_347 <= ap_phi_reg_pp0_iter3_delta_25_reg_347;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_2_fu_1421_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'd1 == and_ln46_2_reg_3033_pp0_iter3_reg) & (icmp_ln98_2_reg_2905_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln57_2_fu_1406_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'd0 == and_ln46_2_reg_3033_pp0_iter3_reg) & (icmp_ln53_2_reg_3041_pp0_iter3_reg == 1'd1) & (tmp_22_reg_3037_pp0_iter3_reg == 1'd1) & (icmp_ln98_2_reg_2905_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        ap_phi_reg_pp0_iter4_delta_26_reg_373 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1285_state34 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_26_reg_373 <= delta_6_fu_1679_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_26_reg_373 <= ap_phi_reg_pp0_iter3_delta_26_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_3_fu_1442_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'd1 == and_ln46_3_reg_3055_pp0_iter3_reg) & (icmp_ln98_3_reg_2919_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln57_3_fu_1436_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln53_3_reg_3063_pp0_iter3_reg == 1'd1) & (tmp_29_reg_3059_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_3_reg_3055_pp0_iter3_reg) & (icmp_ln98_3_reg_2919_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        ap_phi_reg_pp0_iter4_delta_27_reg_399 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred1362_state35 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_27_reg_399 <= delta_9_fu_1845_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_27_reg_399 <= ap_phi_reg_pp0_iter3_delta_27_reg_399;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_4_fu_1546_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'd1 == and_ln46_4_reg_3077_pp0_iter3_reg) & (icmp_ln98_4_reg_2933_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln57_4_fu_1540_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (icmp_ln53_4_reg_3085_pp0_iter3_reg == 1'd1) & (tmp_36_reg_3081_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_4_reg_3077_pp0_iter3_reg) & (icmp_ln98_4_reg_2933_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter4_delta_28_reg_425 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1442_state36 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_28_reg_425 <= delta_12_fu_1987_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_28_reg_425 <= ap_phi_reg_pp0_iter3_delta_28_reg_425;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_5_fu_1566_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'd1 == and_ln46_5_reg_3099_pp0_iter3_reg) & (icmp_ln98_5_reg_2947_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln57_5_fu_1560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (icmp_ln53_5_reg_3107_pp0_iter3_reg == 1'd1) & (tmp_42_reg_3103_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_5_reg_3099_pp0_iter3_reg) & (icmp_ln98_5_reg_2947_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter4_delta_29_reg_451 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_pred1524_state37 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_29_reg_451 <= delta_15_fu_2137_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_29_reg_451 <= ap_phi_reg_pp0_iter3_delta_29_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_6_fu_1726_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'd1 == and_ln46_6_reg_3121_pp0_iter3_reg) & (icmp_ln98_6_reg_2961_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln57_6_fu_1720_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln53_6_reg_3129_pp0_iter3_reg == 1'd1) & (tmp_49_reg_3125_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_6_reg_3121_pp0_iter3_reg) & (icmp_ln98_6_reg_2961_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter4_delta_30_reg_477 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1606_state38 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_30_reg_477 <= delta_18_fu_2278_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_30_reg_477 <= ap_phi_reg_pp0_iter3_delta_30_reg_477;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'd1 == and_ln46_7_reg_3143_pp0_iter3_reg) & (icmp_ln98_7_reg_2975_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln50_7_fu_1746_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln53_7_reg_3151_pp0_iter3_reg == 1'd1) & (tmp_55_reg_3147_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_7_reg_3143_pp0_iter3_reg) & (icmp_ln98_7_reg_2975_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln57_7_fu_1740_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter4_delta_31_reg_503 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_pred1682_state39 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_31_reg_503 <= delta_21_fu_2419_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_31_reg_503 <= ap_phi_reg_pp0_iter3_delta_31_reg_503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1094_state34 == 1'b1))) begin
        delta_24_reg_321 <= delta_1_fu_1638_p3;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delta_24_reg_321 <= ap_phi_reg_pp0_iter4_delta_24_reg_321;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred1186_state35 == 1'b1))) begin
        delta_25_reg_347 <= delta_4_fu_1804_p3;
    end else if ((((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        delta_25_reg_347 <= ap_phi_reg_pp0_iter4_delta_25_reg_347;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1264_state36 == 1'b1))) begin
        delta_26_reg_373 <= delta_7_fu_1946_p3;
    end else if ((((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        delta_26_reg_373 <= ap_phi_reg_pp0_iter4_delta_26_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_pred1337_state37 == 1'b1))) begin
        delta_27_reg_399 <= delta_10_fu_2096_p3;
    end else if ((((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        delta_27_reg_399 <= ap_phi_reg_pp0_iter4_delta_27_reg_399;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1419_state38 == 1'b1))) begin
        delta_28_reg_425 <= delta_13_fu_2237_p3;
    end else if ((((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        delta_28_reg_425 <= ap_phi_reg_pp0_iter4_delta_28_reg_425;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_pred1501_state39 == 1'b1))) begin
        delta_29_reg_451 <= delta_16_fu_2378_p3;
    end else if ((((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        delta_29_reg_451 <= ap_phi_reg_pp0_iter4_delta_29_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_pred1583_state40 == 1'b1))) begin
        delta_30_reg_477 <= delta_19_fu_2500_p3;
    end else if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        delta_30_reg_477 <= ap_phi_reg_pp0_iter4_delta_30_reg_477;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1659)) begin
        if ((ap_predicate_pred1670_state41 == 1'b1)) begin
            delta_31_reg_503 <= delta_22_fu_2579_p3;
        end else if ((1'b1 == 1'b1)) begin
            delta_31_reg_503 <= ap_phi_reg_pp0_iter5_delta_31_reg_503;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_576_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            post_id_fu_150 <= post_id_3_fu_606_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            post_id_fu_150 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln46_1_reg_3011 <= and_ln46_1_fu_782_p2;
        and_ln46_1_reg_3011_pp0_iter1_reg <= and_ln46_1_reg_3011;
        and_ln46_1_reg_3011_pp0_iter2_reg <= and_ln46_1_reg_3011_pp0_iter1_reg;
        and_ln46_1_reg_3011_pp0_iter3_reg <= and_ln46_1_reg_3011_pp0_iter2_reg;
        and_ln46_2_reg_3033 <= and_ln46_2_fu_850_p2;
        and_ln46_2_reg_3033_pp0_iter1_reg <= and_ln46_2_reg_3033;
        and_ln46_2_reg_3033_pp0_iter2_reg <= and_ln46_2_reg_3033_pp0_iter1_reg;
        and_ln46_2_reg_3033_pp0_iter3_reg <= and_ln46_2_reg_3033_pp0_iter2_reg;
        and_ln46_3_reg_3055 <= and_ln46_3_fu_892_p2;
        and_ln46_3_reg_3055_pp0_iter1_reg <= and_ln46_3_reg_3055;
        and_ln46_3_reg_3055_pp0_iter2_reg <= and_ln46_3_reg_3055_pp0_iter1_reg;
        and_ln46_3_reg_3055_pp0_iter3_reg <= and_ln46_3_reg_3055_pp0_iter2_reg;
        and_ln46_3_reg_3055_pp0_iter4_reg <= and_ln46_3_reg_3055_pp0_iter3_reg;
        and_ln46_4_reg_3077 <= and_ln46_4_fu_934_p2;
        and_ln46_4_reg_3077_pp0_iter1_reg <= and_ln46_4_reg_3077;
        and_ln46_4_reg_3077_pp0_iter2_reg <= and_ln46_4_reg_3077_pp0_iter1_reg;
        and_ln46_4_reg_3077_pp0_iter3_reg <= and_ln46_4_reg_3077_pp0_iter2_reg;
        and_ln46_4_reg_3077_pp0_iter4_reg <= and_ln46_4_reg_3077_pp0_iter3_reg;
        and_ln46_5_reg_3099 <= and_ln46_5_fu_976_p2;
        and_ln46_5_reg_3099_pp0_iter1_reg <= and_ln46_5_reg_3099;
        and_ln46_5_reg_3099_pp0_iter2_reg <= and_ln46_5_reg_3099_pp0_iter1_reg;
        and_ln46_5_reg_3099_pp0_iter3_reg <= and_ln46_5_reg_3099_pp0_iter2_reg;
        and_ln46_5_reg_3099_pp0_iter4_reg <= and_ln46_5_reg_3099_pp0_iter3_reg;
        and_ln46_6_reg_3121 <= and_ln46_6_fu_1018_p2;
        and_ln46_6_reg_3121_pp0_iter1_reg <= and_ln46_6_reg_3121;
        and_ln46_6_reg_3121_pp0_iter2_reg <= and_ln46_6_reg_3121_pp0_iter1_reg;
        and_ln46_6_reg_3121_pp0_iter3_reg <= and_ln46_6_reg_3121_pp0_iter2_reg;
        and_ln46_6_reg_3121_pp0_iter4_reg <= and_ln46_6_reg_3121_pp0_iter3_reg;
        and_ln46_7_reg_3143 <= and_ln46_7_fu_1060_p2;
        and_ln46_7_reg_3143_pp0_iter1_reg <= and_ln46_7_reg_3143;
        and_ln46_7_reg_3143_pp0_iter2_reg <= and_ln46_7_reg_3143_pp0_iter1_reg;
        and_ln46_7_reg_3143_pp0_iter3_reg <= and_ln46_7_reg_3143_pp0_iter2_reg;
        and_ln46_7_reg_3143_pp0_iter4_reg <= and_ln46_7_reg_3143_pp0_iter3_reg;
        and_ln46_reg_2989 <= and_ln46_fu_714_p2;
        and_ln46_reg_2989_pp0_iter1_reg <= and_ln46_reg_2989;
        and_ln46_reg_2989_pp0_iter2_reg <= and_ln46_reg_2989_pp0_iter1_reg;
        and_ln46_reg_2989_pp0_iter3_reg <= and_ln46_reg_2989_pp0_iter2_reg;
        ap_predicate_pred1264_state36 <= ((icmp_ln57_2_reg_3347 == 1'd1) & (1'd0 == and_ln46_2_reg_3033_pp0_iter3_reg) & (icmp_ln53_2_reg_3041_pp0_iter3_reg == 1'd1) & (tmp_22_reg_3037_pp0_iter3_reg == 1'd1) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln98_2_reg_2905_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1442_state36 <= ((icmp_ln50_4_reg_3431 == 1'd1) & (1'd1 == and_ln46_4_reg_3077_pp0_iter3_reg) & (icmp_ln98_4_reg_2933_pp0_iter4_reg == 1'd0) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        icmp_ln102_reg_3523 <= icmp_ln102_fu_1751_p2;
        icmp_ln53_1_reg_3019 <= icmp_ln53_1_fu_804_p2;
        icmp_ln53_1_reg_3019_pp0_iter1_reg <= icmp_ln53_1_reg_3019;
        icmp_ln53_1_reg_3019_pp0_iter2_reg <= icmp_ln53_1_reg_3019_pp0_iter1_reg;
        icmp_ln53_1_reg_3019_pp0_iter3_reg <= icmp_ln53_1_reg_3019_pp0_iter2_reg;
        icmp_ln53_2_reg_3041 <= icmp_ln53_2_fu_872_p2;
        icmp_ln53_2_reg_3041_pp0_iter1_reg <= icmp_ln53_2_reg_3041;
        icmp_ln53_2_reg_3041_pp0_iter2_reg <= icmp_ln53_2_reg_3041_pp0_iter1_reg;
        icmp_ln53_2_reg_3041_pp0_iter3_reg <= icmp_ln53_2_reg_3041_pp0_iter2_reg;
        icmp_ln53_3_reg_3063 <= icmp_ln53_3_fu_914_p2;
        icmp_ln53_3_reg_3063_pp0_iter1_reg <= icmp_ln53_3_reg_3063;
        icmp_ln53_3_reg_3063_pp0_iter2_reg <= icmp_ln53_3_reg_3063_pp0_iter1_reg;
        icmp_ln53_3_reg_3063_pp0_iter3_reg <= icmp_ln53_3_reg_3063_pp0_iter2_reg;
        icmp_ln53_3_reg_3063_pp0_iter4_reg <= icmp_ln53_3_reg_3063_pp0_iter3_reg;
        icmp_ln53_4_reg_3085 <= icmp_ln53_4_fu_956_p2;
        icmp_ln53_4_reg_3085_pp0_iter1_reg <= icmp_ln53_4_reg_3085;
        icmp_ln53_4_reg_3085_pp0_iter2_reg <= icmp_ln53_4_reg_3085_pp0_iter1_reg;
        icmp_ln53_4_reg_3085_pp0_iter3_reg <= icmp_ln53_4_reg_3085_pp0_iter2_reg;
        icmp_ln53_4_reg_3085_pp0_iter4_reg <= icmp_ln53_4_reg_3085_pp0_iter3_reg;
        icmp_ln53_5_reg_3107 <= icmp_ln53_5_fu_998_p2;
        icmp_ln53_5_reg_3107_pp0_iter1_reg <= icmp_ln53_5_reg_3107;
        icmp_ln53_5_reg_3107_pp0_iter2_reg <= icmp_ln53_5_reg_3107_pp0_iter1_reg;
        icmp_ln53_5_reg_3107_pp0_iter3_reg <= icmp_ln53_5_reg_3107_pp0_iter2_reg;
        icmp_ln53_5_reg_3107_pp0_iter4_reg <= icmp_ln53_5_reg_3107_pp0_iter3_reg;
        icmp_ln53_6_reg_3129 <= icmp_ln53_6_fu_1040_p2;
        icmp_ln53_6_reg_3129_pp0_iter1_reg <= icmp_ln53_6_reg_3129;
        icmp_ln53_6_reg_3129_pp0_iter2_reg <= icmp_ln53_6_reg_3129_pp0_iter1_reg;
        icmp_ln53_6_reg_3129_pp0_iter3_reg <= icmp_ln53_6_reg_3129_pp0_iter2_reg;
        icmp_ln53_6_reg_3129_pp0_iter4_reg <= icmp_ln53_6_reg_3129_pp0_iter3_reg;
        icmp_ln53_7_reg_3151 <= icmp_ln53_7_fu_1082_p2;
        icmp_ln53_7_reg_3151_pp0_iter1_reg <= icmp_ln53_7_reg_3151;
        icmp_ln53_7_reg_3151_pp0_iter2_reg <= icmp_ln53_7_reg_3151_pp0_iter1_reg;
        icmp_ln53_7_reg_3151_pp0_iter3_reg <= icmp_ln53_7_reg_3151_pp0_iter2_reg;
        icmp_ln53_7_reg_3151_pp0_iter4_reg <= icmp_ln53_7_reg_3151_pp0_iter3_reg;
        icmp_ln53_reg_2997 <= icmp_ln53_fu_736_p2;
        icmp_ln53_reg_2997_pp0_iter1_reg <= icmp_ln53_reg_2997;
        icmp_ln53_reg_2997_pp0_iter2_reg <= icmp_ln53_reg_2997_pp0_iter1_reg;
        icmp_ln53_reg_2997_pp0_iter3_reg <= icmp_ln53_reg_2997_pp0_iter2_reg;
        mul_ln51_4_reg_3537 <= mul_ln51_4_fu_1858_p2;
        tmp_13_reg_2993 <= dt_reg_2881[32'd31];
        tmp_13_reg_2993_pp0_iter1_reg <= tmp_13_reg_2993;
        tmp_13_reg_2993_pp0_iter2_reg <= tmp_13_reg_2993_pp0_iter1_reg;
        tmp_13_reg_2993_pp0_iter3_reg <= tmp_13_reg_2993_pp0_iter2_reg;
        tmp_16_reg_3015 <= dt_1_reg_2895[32'd31];
        tmp_16_reg_3015_pp0_iter1_reg <= tmp_16_reg_3015;
        tmp_16_reg_3015_pp0_iter2_reg <= tmp_16_reg_3015_pp0_iter1_reg;
        tmp_16_reg_3015_pp0_iter3_reg <= tmp_16_reg_3015_pp0_iter2_reg;
        tmp_22_reg_3037 <= dt_2_reg_2909[32'd31];
        tmp_22_reg_3037_pp0_iter1_reg <= tmp_22_reg_3037;
        tmp_22_reg_3037_pp0_iter2_reg <= tmp_22_reg_3037_pp0_iter1_reg;
        tmp_22_reg_3037_pp0_iter3_reg <= tmp_22_reg_3037_pp0_iter2_reg;
        tmp_29_reg_3059 <= dt_3_reg_2923[32'd31];
        tmp_29_reg_3059_pp0_iter1_reg <= tmp_29_reg_3059;
        tmp_29_reg_3059_pp0_iter2_reg <= tmp_29_reg_3059_pp0_iter1_reg;
        tmp_29_reg_3059_pp0_iter3_reg <= tmp_29_reg_3059_pp0_iter2_reg;
        tmp_29_reg_3059_pp0_iter4_reg <= tmp_29_reg_3059_pp0_iter3_reg;
        tmp_36_reg_3081 <= dt_4_reg_2937[32'd31];
        tmp_36_reg_3081_pp0_iter1_reg <= tmp_36_reg_3081;
        tmp_36_reg_3081_pp0_iter2_reg <= tmp_36_reg_3081_pp0_iter1_reg;
        tmp_36_reg_3081_pp0_iter3_reg <= tmp_36_reg_3081_pp0_iter2_reg;
        tmp_36_reg_3081_pp0_iter4_reg <= tmp_36_reg_3081_pp0_iter3_reg;
        tmp_42_reg_3103 <= dt_5_reg_2951[32'd31];
        tmp_42_reg_3103_pp0_iter1_reg <= tmp_42_reg_3103;
        tmp_42_reg_3103_pp0_iter2_reg <= tmp_42_reg_3103_pp0_iter1_reg;
        tmp_42_reg_3103_pp0_iter3_reg <= tmp_42_reg_3103_pp0_iter2_reg;
        tmp_42_reg_3103_pp0_iter4_reg <= tmp_42_reg_3103_pp0_iter3_reg;
        tmp_44_cast_reg_3542 <= {{mul_ln51_4_fu_1858_p2[24:9]}};
        tmp_49_reg_3125 <= dt_6_reg_2965[32'd31];
        tmp_49_reg_3125_pp0_iter1_reg <= tmp_49_reg_3125;
        tmp_49_reg_3125_pp0_iter2_reg <= tmp_49_reg_3125_pp0_iter1_reg;
        tmp_49_reg_3125_pp0_iter3_reg <= tmp_49_reg_3125_pp0_iter2_reg;
        tmp_49_reg_3125_pp0_iter4_reg <= tmp_49_reg_3125_pp0_iter3_reg;
        tmp_55_reg_3147 <= dt_7_reg_2979[32'd31];
        tmp_55_reg_3147_pp0_iter1_reg <= tmp_55_reg_3147;
        tmp_55_reg_3147_pp0_iter2_reg <= tmp_55_reg_3147_pp0_iter1_reg;
        tmp_55_reg_3147_pp0_iter3_reg <= tmp_55_reg_3147_pp0_iter2_reg;
        tmp_55_reg_3147_pp0_iter4_reg <= tmp_55_reg_3147_pp0_iter3_reg;
        trunc_ln48_10_reg_3116 <= trunc_ln48_10_fu_1006_p1;
        trunc_ln48_12_reg_3138 <= trunc_ln48_12_fu_1048_p1;
        trunc_ln48_14_reg_3160 <= trunc_ln48_14_fu_1090_p1;
        trunc_ln48_4_reg_3050 <= trunc_ln48_4_fu_880_p1;
        trunc_ln48_6_reg_3072 <= trunc_ln48_6_fu_922_p1;
        trunc_ln48_8_reg_3094 <= trunc_ln48_8_fu_964_p1;
        trunc_ln51_4_reg_3549 <= trunc_ln51_4_fu_1873_p1;
        trunc_ln55_10_reg_3111 <= trunc_ln55_10_fu_1003_p1;
        trunc_ln55_12_reg_3133 <= trunc_ln55_12_fu_1045_p1;
        trunc_ln55_14_reg_3155 <= trunc_ln55_14_fu_1087_p1;
        trunc_ln55_4_reg_3045 <= trunc_ln55_4_fu_877_p1;
        trunc_ln55_6_reg_3067 <= trunc_ln55_6_fu_919_p1;
        trunc_ln55_8_reg_3089 <= trunc_ln55_8_fu_961_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter5_delta_31_reg_503 <= ap_phi_reg_pp0_iter4_delta_31_reg_503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_predicate_pred1092_state31 <= ((1'd0 == and_ln46_reg_2989_pp0_iter3_reg) & (icmp_ln53_reg_2997_pp0_iter3_reg == 1'd1) & (tmp_13_reg_2993_pp0_iter3_reg == 1'd1) & (icmp_ln98_reg_2877_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1240_state31 <= ((1'd0 == and_ln46_1_reg_3011_pp0_iter3_reg) & (icmp_ln53_1_reg_3019_pp0_iter3_reg == 1'd1) & (tmp_16_reg_3015_pp0_iter3_reg == 1'd1) & (icmp_ln98_1_reg_2891_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1501_state39 <= ((icmp_ln57_5_reg_3440 == 1'd1) & (icmp_ln53_5_reg_3107_pp0_iter4_reg == 1'd1) & (tmp_42_reg_3103_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_5_reg_3099_pp0_iter4_reg) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln98_5_reg_2947_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1682_state39 <= ((1'd1 == and_ln46_7_reg_3143_pp0_iter4_reg) & (icmp_ln98_7_reg_2975_pp0_iter4_reg == 1'd0) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln50_7_reg_3519 == 1'd1));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_predicate_pred1094_state34 <= ((icmp_ln57_reg_3246 == 1'd1) & (1'd0 == and_ln46_reg_2989_pp0_iter3_reg) & (icmp_ln53_reg_2997_pp0_iter3_reg == 1'd1) & (tmp_13_reg_2993_pp0_iter3_reg == 1'd1) & (icmp_ln98_reg_2877_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1285_state34 <= ((icmp_ln50_2_reg_3356 == 1'd1) & (1'd1 == and_ln46_2_reg_3033_pp0_iter3_reg) & (icmp_ln98_2_reg_2905_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1639_state34 <= ((icmp_ln53_6_reg_3129_pp0_iter3_reg == 1'd1) & (tmp_49_reg_3125_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_6_reg_3121_pp0_iter3_reg) & (icmp_ln98_6_reg_2961_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1713_state34 <= ((icmp_ln53_7_reg_3151_pp0_iter3_reg == 1'd1) & (tmp_55_reg_3147_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_7_reg_3143_pp0_iter3_reg) & (icmp_ln98_7_reg_2975_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        icmp_ln41_reg_2813 <= icmp_ln41_fu_562_p2;
        lshr_ln5_reg_2829 <= {{ap_sig_allocacmp_post_id_2[5:3]}};
        lshr_ln5_reg_2829_pp0_iter1_reg <= lshr_ln5_reg_2829;
        lshr_ln5_reg_2829_pp0_iter2_reg <= lshr_ln5_reg_2829_pp0_iter1_reg;
        lshr_ln5_reg_2829_pp0_iter3_reg <= lshr_ln5_reg_2829_pp0_iter2_reg;
        lshr_ln5_reg_2829_pp0_iter4_reg <= lshr_ln5_reg_2829_pp0_iter3_reg;
        lshr_ln5_reg_2829_pp0_iter5_reg <= lshr_ln5_reg_2829_pp0_iter4_reg;
        post_id_2_reg_2817 <= ap_sig_allocacmp_post_id_2;
        post_id_2_reg_2817_pp0_iter1_reg <= post_id_2_reg_2817;
        post_id_2_reg_2817_pp0_iter2_reg <= post_id_2_reg_2817_pp0_iter1_reg;
        post_id_2_reg_2817_pp0_iter3_reg <= post_id_2_reg_2817_pp0_iter2_reg;
        post_id_2_reg_2817_pp0_iter4_reg <= post_id_2_reg_2817_pp0_iter3_reg;
        tmp_reg_2825 <= ap_sig_allocacmp_post_id_2[32'd6];
        tmp_reg_2825_pp0_iter1_reg <= tmp_reg_2825;
        tmp_reg_2825_pp0_iter2_reg <= tmp_reg_2825_pp0_iter1_reg;
        tmp_reg_2825_pp0_iter3_reg <= tmp_reg_2825_pp0_iter2_reg;
        tmp_reg_2825_pp0_iter4_reg <= tmp_reg_2825_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_predicate_pred1186_state35 <= ((icmp_ln57_1_reg_3281 == 1'd1) & (1'd0 == and_ln46_1_reg_3011_pp0_iter3_reg) & (icmp_ln53_1_reg_3019_pp0_iter3_reg == 1'd1) & (tmp_16_reg_3015_pp0_iter3_reg == 1'd1) & (icmp_ln98_1_reg_2891_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1362_state35 <= ((icmp_ln50_3_reg_3369 == 1'd1) & (1'd1 == and_ln46_3_reg_3055_pp0_iter3_reg) & (icmp_ln98_3_reg_2919_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        dt_1_reg_2895 <= dt_1_fu_634_p2;
        dt_2_reg_2909 <= dt_2_fu_645_p2;
        dt_3_reg_2923 <= dt_3_fu_656_p2;
        dt_4_reg_2937 <= dt_4_fu_667_p2;
        dt_5_reg_2951 <= dt_5_fu_678_p2;
        dt_7_reg_2979 <= dt_7_fu_700_p2;
        dt_reg_2881 <= dt_fu_623_p2;
        exp_decay_13_reg_3497 <= exp_decay_13_fu_1714_p2;
        exp_decay_15_reg_3510 <= exp_decay_15_fu_1734_p2;
        icmp_ln102_7_reg_3690 <= icmp_ln102_7_fu_2602_p2;
        icmp_ln50_6_reg_3506 <= icmp_ln50_6_fu_1726_p2;
        icmp_ln50_7_reg_3519 <= icmp_ln50_7_fu_1746_p2;
        icmp_ln57_6_reg_3502 <= icmp_ln57_6_fu_1720_p2;
        icmp_ln57_7_reg_3515 <= icmp_ln57_7_fu_1740_p2;
        icmp_ln98_1_reg_2891 <= icmp_ln98_1_fu_628_p2;
        icmp_ln98_1_reg_2891_pp0_iter1_reg <= icmp_ln98_1_reg_2891;
        icmp_ln98_1_reg_2891_pp0_iter2_reg <= icmp_ln98_1_reg_2891_pp0_iter1_reg;
        icmp_ln98_1_reg_2891_pp0_iter3_reg <= icmp_ln98_1_reg_2891_pp0_iter2_reg;
        icmp_ln98_1_reg_2891_pp0_iter4_reg <= icmp_ln98_1_reg_2891_pp0_iter3_reg;
        icmp_ln98_2_reg_2905 <= icmp_ln98_2_fu_639_p2;
        icmp_ln98_2_reg_2905_pp0_iter1_reg <= icmp_ln98_2_reg_2905;
        icmp_ln98_2_reg_2905_pp0_iter2_reg <= icmp_ln98_2_reg_2905_pp0_iter1_reg;
        icmp_ln98_2_reg_2905_pp0_iter3_reg <= icmp_ln98_2_reg_2905_pp0_iter2_reg;
        icmp_ln98_2_reg_2905_pp0_iter4_reg <= icmp_ln98_2_reg_2905_pp0_iter3_reg;
        icmp_ln98_3_reg_2919 <= icmp_ln98_3_fu_650_p2;
        icmp_ln98_3_reg_2919_pp0_iter1_reg <= icmp_ln98_3_reg_2919;
        icmp_ln98_3_reg_2919_pp0_iter2_reg <= icmp_ln98_3_reg_2919_pp0_iter1_reg;
        icmp_ln98_3_reg_2919_pp0_iter3_reg <= icmp_ln98_3_reg_2919_pp0_iter2_reg;
        icmp_ln98_3_reg_2919_pp0_iter4_reg <= icmp_ln98_3_reg_2919_pp0_iter3_reg;
        icmp_ln98_4_reg_2933 <= icmp_ln98_4_fu_661_p2;
        icmp_ln98_4_reg_2933_pp0_iter1_reg <= icmp_ln98_4_reg_2933;
        icmp_ln98_4_reg_2933_pp0_iter2_reg <= icmp_ln98_4_reg_2933_pp0_iter1_reg;
        icmp_ln98_4_reg_2933_pp0_iter3_reg <= icmp_ln98_4_reg_2933_pp0_iter2_reg;
        icmp_ln98_4_reg_2933_pp0_iter4_reg <= icmp_ln98_4_reg_2933_pp0_iter3_reg;
        icmp_ln98_5_reg_2947 <= icmp_ln98_5_fu_672_p2;
        icmp_ln98_5_reg_2947_pp0_iter1_reg <= icmp_ln98_5_reg_2947;
        icmp_ln98_5_reg_2947_pp0_iter2_reg <= icmp_ln98_5_reg_2947_pp0_iter1_reg;
        icmp_ln98_5_reg_2947_pp0_iter3_reg <= icmp_ln98_5_reg_2947_pp0_iter2_reg;
        icmp_ln98_5_reg_2947_pp0_iter4_reg <= icmp_ln98_5_reg_2947_pp0_iter3_reg;
        icmp_ln98_7_reg_2975 <= icmp_ln98_7_fu_694_p2;
        icmp_ln98_7_reg_2975_pp0_iter1_reg <= icmp_ln98_7_reg_2975;
        icmp_ln98_7_reg_2975_pp0_iter2_reg <= icmp_ln98_7_reg_2975_pp0_iter1_reg;
        icmp_ln98_7_reg_2975_pp0_iter3_reg <= icmp_ln98_7_reg_2975_pp0_iter2_reg;
        icmp_ln98_7_reg_2975_pp0_iter4_reg <= icmp_ln98_7_reg_2975_pp0_iter3_reg;
        icmp_ln98_7_reg_2975_pp0_iter5_reg <= icmp_ln98_7_reg_2975_pp0_iter4_reg;
        icmp_ln98_reg_2877 <= icmp_ln98_fu_617_p2;
        icmp_ln98_reg_2877_pp0_iter1_reg <= icmp_ln98_reg_2877;
        icmp_ln98_reg_2877_pp0_iter2_reg <= icmp_ln98_reg_2877_pp0_iter1_reg;
        icmp_ln98_reg_2877_pp0_iter3_reg <= icmp_ln98_reg_2877_pp0_iter2_reg;
        icmp_ln98_reg_2877_pp0_iter4_reg <= icmp_ln98_reg_2877_pp0_iter3_reg;
        mul_ln51_3_reg_3480 <= mul_ln51_3_fu_1692_p2;
        tmp_21_cast_reg_3485 <= {{mul_ln51_3_fu_1692_p2[24:9]}};
        trunc_ln51_3_reg_3492 <= trunc_ln51_3_fu_1707_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_predicate_pred1207_state33 <= ((icmp_ln50_1_reg_3290 == 1'd1) & (1'd1 == and_ln46_1_reg_3011_pp0_iter3_reg) & (icmp_ln98_1_reg_2891_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1476_state33 <= ((icmp_ln53_4_reg_3085_pp0_iter3_reg == 1'd1) & (tmp_36_reg_3081_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_4_reg_3077_pp0_iter3_reg) & (icmp_ln98_4_reg_2933_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1557_state33 <= ((icmp_ln53_5_reg_3107_pp0_iter3_reg == 1'd1) & (tmp_42_reg_3103_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_5_reg_3099_pp0_iter3_reg) & (icmp_ln98_5_reg_2947_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1670_state41 <= ((icmp_ln53_7_reg_3151_pp0_iter4_reg == 1'd1) & (tmp_55_reg_3147_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_7_reg_3143_pp0_iter4_reg) & (icmp_ln98_7_reg_2975_pp0_iter4_reg == 1'd0) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln57_7_reg_3515 == 1'd1));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_predicate_pred1313_state32 <= ((1'd0 == and_ln46_2_reg_3033_pp0_iter3_reg) & (icmp_ln53_2_reg_3041_pp0_iter3_reg == 1'd1) & (tmp_22_reg_3037_pp0_iter3_reg == 1'd1) & (icmp_ln98_2_reg_2905_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1394_state32 <= ((icmp_ln53_3_reg_3063_pp0_iter3_reg == 1'd1) & (tmp_29_reg_3059_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_3_reg_3055_pp0_iter3_reg) & (icmp_ln98_3_reg_2919_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1583_state40 <= ((icmp_ln57_6_reg_3502 == 1'd1) & (icmp_ln53_6_reg_3129_pp0_iter4_reg == 1'd1) & (tmp_49_reg_3125_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_6_reg_3121_pp0_iter4_reg) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln98_6_reg_2961_pp0_iter4_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_predicate_pred1337_state37 <= ((icmp_ln57_3_reg_3365 == 1'd1) & (icmp_ln53_3_reg_3063_pp0_iter4_reg == 1'd1) & (tmp_29_reg_3059_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_3_reg_3055_pp0_iter4_reg) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln98_3_reg_2919_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1524_state37 <= ((icmp_ln50_5_reg_3444 == 1'd1) & (1'd1 == and_ln46_5_reg_3099_pp0_iter4_reg) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln98_5_reg_2947_pp0_iter4_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_predicate_pred1419_state38 <= ((icmp_ln57_4_reg_3427 == 1'd1) & (icmp_ln53_4_reg_3085_pp0_iter4_reg == 1'd1) & (tmp_36_reg_3081_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_4_reg_3077_pp0_iter4_reg) & (icmp_ln98_4_reg_2933_pp0_iter4_reg == 1'd0) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
        ap_predicate_pred1606_state38 <= ((icmp_ln50_6_reg_3506 == 1'd1) & (1'd1 == and_ln46_6_reg_3121_pp0_iter4_reg) & (tmp_reg_2825_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0) & (icmp_ln98_6_reg_2961_pp0_iter4_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp7) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dt_6_reg_2965 <= dt_6_fu_689_p2;
        icmp_ln98_6_reg_2961 <= icmp_ln98_6_fu_683_p2;
        icmp_ln98_6_reg_2961_pp0_iter1_reg <= icmp_ln98_6_reg_2961;
        icmp_ln98_6_reg_2961_pp0_iter2_reg <= icmp_ln98_6_reg_2961_pp0_iter1_reg;
        icmp_ln98_6_reg_2961_pp0_iter3_reg <= icmp_ln98_6_reg_2961_pp0_iter2_reg;
        icmp_ln98_6_reg_2961_pp0_iter4_reg <= icmp_ln98_6_reg_2961_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        exp_decay_10_reg_3389 <= exp_decay_10_fu_1461_p2;
        exp_decay_4_reg_3351 <= exp_decay_4_fu_1415_p2;
        exp_decay_5_reg_3342 <= exp_decay_5_fu_1400_p2;
        exp_decay_7_reg_3360 <= exp_decay_7_fu_1430_p2;
        exp_decay_8_reg_3378 <= exp_decay_8_fu_1451_p2;
        icmp_ln102_5_reg_3671 <= icmp_ln102_5_fu_2440_p2;
        icmp_ln50_2_reg_3356 <= icmp_ln50_2_fu_1421_p2;
        icmp_ln50_3_reg_3369 <= icmp_ln50_3_fu_1442_p2;
        icmp_ln57_2_reg_3347 <= icmp_ln57_2_fu_1406_p2;
        icmp_ln57_3_reg_3365 <= icmp_ln57_3_fu_1436_p2;
        mul_ln51_1_reg_3325 <= mul_ln51_1_fu_1378_p2;
        sdiv_ln55_4_reg_3373 <= grp_fu_1148_p2;
        sdiv_ln55_5_reg_3384 <= grp_fu_1172_p2;
        tmp_13_cast_reg_3330 <= {{mul_ln51_1_fu_1378_p2[24:9]}};
        tmp_47_reg_3675 <= post_id_2_reg_2817_pp0_iter4_reg[32'd1];
        trunc_ln51_1_reg_3337 <= trunc_ln51_1_fu_1393_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_decay_11_reg_3435 <= exp_decay_11_fu_1554_p2;
        exp_decay_12_reg_3453 <= exp_decay_12_fu_1575_p2;
        exp_decay_14_reg_3464 <= exp_decay_14_fu_1585_p2;
        exp_decay_9_reg_3422 <= exp_decay_9_fu_1534_p2;
        icmp_ln102_6_reg_3683 <= icmp_ln102_6_fu_2526_p2;
        icmp_ln50_4_reg_3431 <= icmp_ln50_4_fu_1546_p2;
        icmp_ln50_5_reg_3444 <= icmp_ln50_5_fu_1566_p2;
        icmp_ln57_4_reg_3427 <= icmp_ln57_4_fu_1540_p2;
        icmp_ln57_5_reg_3440 <= icmp_ln57_5_fu_1560_p2;
        mul_ln51_2_reg_3405 <= mul_ln51_2_fu_1512_p2;
        sdiv_ln55_6_reg_3448 <= grp_fu_1196_p2;
        sdiv_ln55_7_reg_3459 <= grp_fu_1220_p2;
        sext_ln48_cast_reg_2765 <= sext_ln48_cast_fu_546_p1;
        sext_ln55_cast_reg_2789 <= sext_ln55_cast_fu_554_p1;
        sext_ln58_cast_reg_2753 <= sext_ln58_cast_fu_542_p1;
        sext_ln93_cast_reg_2741 <= sext_ln93_cast_fu_538_p1;
        tmp_17_cast_reg_3410 <= {{mul_ln51_2_fu_1512_p2[24:9]}};
        trunc_ln51_2_reg_3417 <= trunc_ln51_2_fu_1527_p1;
        zext_ln46_cast_reg_2777[15 : 0] <= zext_ln46_cast_fu_550_p1[15 : 0];
        zext_ln53_reg_2801[15 : 0] <= zext_ln53_fu_558_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        exp_decay_2_reg_3285 <= exp_decay_2_fu_1311_p2;
        exp_decay_3_reg_3276 <= exp_decay_3_fu_1296_p2;
        exp_decay_6_reg_3309 <= exp_decay_6_fu_1327_p2;
        icmp_ln102_4_reg_3659 <= icmp_ln102_4_fu_2325_p2;
        icmp_ln50_1_reg_3290 <= icmp_ln50_1_fu_1317_p2;
        icmp_ln50_reg_3255 <= icmp_ln50_fu_1266_p2;
        icmp_ln57_1_reg_3281 <= icmp_ln57_1_fu_1302_p2;
        icmp_ln57_reg_3246 <= icmp_ln57_fu_1256_p2;
        mul_ln51_reg_3259 <= mul_ln51_fu_1274_p2;
        sdiv_ln48_2_reg_3299 <= grp_fu_1112_p2;
        sdiv_ln55_2_reg_3294 <= grp_fu_1100_p2;
        sdiv_ln55_3_reg_3304 <= grp_fu_1124_p2;
        tmp_10_cast_reg_3264 <= {{mul_ln51_fu_1274_p2[24:9]}};
        trunc_ln51_reg_3271 <= trunc_ln51_fu_1289_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        exp_decay_reg_3230 <= exp_decay_fu_1241_p2;
        icmp_ln102_3_reg_3625 <= icmp_ln102_3_fu_2184_p2;
        mul_ln51_7_reg_3639 <= mul_ln51_7_fu_2291_p2;
        sdiv_ln48_1_reg_3241 <= grp_fu_836_p2;
        sdiv_ln55_1_reg_3236 <= grp_fu_820_p2;
        sdiv_ln55_reg_3225 <= grp_fu_752_p2;
        tmp_76_cast_reg_3644 <= {{mul_ln51_7_fu_2291_p2[24:9]}};
        trunc_ln51_7_reg_3651 <= trunc_ln51_7_fu_2306_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln102_1_reg_3557 <= icmp_ln102_1_fu_1893_p2;
        mul_ln51_5_reg_3571 <= mul_ln51_5_fu_2000_p2;
        tmp_53_cast_reg_3576 <= {{mul_ln51_5_fu_2000_p2[24:9]}};
        trunc_ln51_5_reg_3583 <= trunc_ln51_5_fu_2015_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln102_2_reg_3591 <= icmp_ln102_2_fu_2043_p2;
        mul_ln51_6_reg_3605 <= mul_ln51_6_fu_2150_p2;
        tmp_62_cast_reg_3610 <= {{mul_ln51_6_fu_2150_p2[24:9]}};
        trunc_ln51_6_reg_3617 <= trunc_ln51_6_fu_2165_p1;
    end
end

always @ (*) begin
    if (((tmp_reg_2825 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2825_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter4_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_post_id_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_post_id_2 = post_id_fu_150;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1100_ce = 1'b1;
    end else begin
        grp_fu_1100_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1112_ce = 1'b1;
    end else begin
        grp_fu_1112_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1124_ce = 1'b1;
    end else begin
        grp_fu_1124_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1136_ce = 1'b1;
    end else begin
        grp_fu_1136_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1148_ce = 1'b1;
    end else begin
        grp_fu_1148_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1160_ce = 1'b1;
    end else begin
        grp_fu_1160_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1172_ce = 1'b1;
    end else begin
        grp_fu_1172_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1184_ce = 1'b1;
    end else begin
        grp_fu_1184_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1196_ce = 1'b1;
    end else begin
        grp_fu_1196_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1208_ce = 1'b1;
    end else begin
        grp_fu_1208_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1220_ce = 1'b1;
    end else begin
        grp_fu_1220_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1232_ce = 1'b1;
    end else begin
        grp_fu_1232_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2622_ce = 1'b1;
    end else begin
        grp_fu_2622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2632_ce = 1'b1;
    end else begin
        grp_fu_2632_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2642_ce = 1'b1;
    end else begin
        grp_fu_2642_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2652_ce = 1'b1;
    end else begin
        grp_fu_2652_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2662_ce = 1'b1;
    end else begin
        grp_fu_2662_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2672_ce = 1'b1;
    end else begin
        grp_fu_2672_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2682_ce = 1'b1;
    end else begin
        grp_fu_2682_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2692_ce = 1'b1;
    end else begin
        grp_fu_2692_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_752_ce = 1'b1;
    end else begin
        grp_fu_752_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_768_ce = 1'b1;
    end else begin
        grp_fu_768_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_820_ce = 1'b1;
    end else begin
        grp_fu_820_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_836_ce = 1'b1;
    end else begin
        grp_fu_836_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_0_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_1_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_2_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_3_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_4_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_5_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_6_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL16post_spike_times_7_ce0_local = 1'b1;
    end else begin
        p_ZL16post_spike_times_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_grp8) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln102_7_reg_3690 == 1'd0) & (icmp_ln98_7_reg_2975_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_grp7) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln102_6_reg_3683 == 1'd0) & (icmp_ln98_6_reg_2961_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln102_5_reg_3671 == 1'd0) & (icmp_ln98_5_reg_2947_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_grp5) & (ap_predicate_op1008_write_state40 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_grp4) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln102_3_reg_3625 == 1'd0) & (icmp_ln98_3_reg_2919_pp0_iter4_reg == 1'd0) & (1'b1 
    == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_grp3) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln102_2_reg_3591 == 1'd0) & (icmp_ln98_2_reg_2905_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_grp2) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln102_1_reg_3557 == 1'd0) & (icmp_ln98_1_reg_2891_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_grp1) & (grp_nbwritereq_fu_202_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln102_reg_3523 == 1'd0) & (icmp_ln98_reg_2877_pp0_iter4_reg == 1'd0)))) begin
        weight_update_fifo_blk_n = weight_update_fifo_full_n;
    end else begin
        weight_update_fifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_01001_grp8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op1055_write_state43 == 1'b1))) begin
        weight_update_fifo_din = p_0_fu_2608_p7;
    end else if (((1'b0 == ap_block_pp0_stage1_01001_grp7) & (ap_predicate_op1047_write_state42 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weight_update_fifo_din = p_6_fu_2588_p7;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op1029_write_state41 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_update_fifo_din = p_5_fu_2509_p9;
    end else if (((1'b0 == ap_block_pp0_stage7_01001_grp5) & (ap_predicate_op1008_write_state40 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        weight_update_fifo_din = p_4_fu_2426_p7;
    end else if (((1'b0 == ap_block_pp0_stage6_01001_grp4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op981_write_state39 == 1'b1))) begin
        weight_update_fifo_din = p_3_fu_2310_p7;
    end else if (((1'b0 == ap_block_pp0_stage5_01001_grp3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op945_write_state38 == 1'b1))) begin
        weight_update_fifo_din = p_2_fu_2169_p7;
    end else if (((1'b0 == ap_block_pp0_stage4_01001_grp2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op909_write_state37 == 1'b1))) begin
        weight_update_fifo_din = p_1_fu_2028_p7;
    end else if (((1'b0 == ap_block_pp0_stage3_01001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op873_write_state36 == 1'b1))) begin
        weight_update_fifo_din = p_s_fu_1880_p6;
    end else begin
        weight_update_fifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_grp7) & (ap_predicate_op1047_write_state42 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op1029_write_state41 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_grp8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op1055_write_state43 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001_grp5) & (ap_predicate_op1008_write_state40 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_grp4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op981_write_state39 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001_grp3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op945_write_state38 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001_grp2) & (ap_enable_reg_pp0_iter4 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op909_write_state37 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op873_write_state36 == 1'b1)))) begin
        weight_update_fifo_write = 1'b1;
    end else begin
        weight_update_fifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_1_fu_1487_p2 = (tmp_13_cast_reg_3330 + 16'd1);

assign add_ln51_2_fu_1667_p2 = (tmp_17_cast_reg_3410 + 16'd1);

assign add_ln51_3_fu_1833_p2 = (tmp_21_cast_reg_3485 + 16'd1);

assign add_ln51_4_fu_1975_p2 = (tmp_44_cast_reg_3542 + 16'd1);

assign add_ln51_5_fu_2125_p2 = (tmp_53_cast_reg_3576 + 16'd1);

assign add_ln51_6_fu_2266_p2 = (tmp_62_cast_reg_3610 + 16'd1);

assign add_ln51_7_fu_2407_p2 = (tmp_76_cast_reg_3644 + 16'd1);

assign add_ln51_fu_1353_p2 = (tmp_10_cast_reg_3264 + 16'd1);

assign add_ln58_1_fu_1790_p2 = (tmp_15_cast_fu_1757_p4 + 16'd1);

assign add_ln58_2_fu_1932_p2 = (tmp_19_cast_fu_1899_p4 + 16'd1);

assign add_ln58_3_fu_2082_p2 = (tmp_23_cast_fu_2049_p4 + 16'd1);

assign add_ln58_4_fu_2223_p2 = (tmp_48_cast_fu_2190_p4 + 16'd1);

assign add_ln58_5_fu_2364_p2 = (tmp_57_cast_fu_2331_p4 + 16'd1);

assign add_ln58_6_fu_2486_p2 = (tmp_66_cast_fu_2453_p4 + 16'd1);

assign add_ln58_7_fu_2565_p2 = (tmp_78_cast_fu_2532_p4 + 16'd1);

assign add_ln58_fu_1624_p2 = (tmp_11_cast_fu_1591_p4 + 16'd1);

assign and_ln46_1_fu_782_p2 = (icmp_ln46_3_fu_778_p2 & icmp_ln46_2_fu_773_p2);

assign and_ln46_2_fu_850_p2 = (icmp_ln46_5_fu_846_p2 & icmp_ln46_4_fu_841_p2);

assign and_ln46_3_fu_892_p2 = (icmp_ln46_7_fu_888_p2 & icmp_ln46_6_fu_883_p2);

assign and_ln46_4_fu_934_p2 = (icmp_ln46_9_fu_930_p2 & icmp_ln46_8_fu_925_p2);

assign and_ln46_5_fu_976_p2 = (icmp_ln46_11_fu_972_p2 & icmp_ln46_10_fu_967_p2);

assign and_ln46_6_fu_1018_p2 = (icmp_ln46_13_fu_1014_p2 & icmp_ln46_12_fu_1009_p2);

assign and_ln46_7_fu_1060_p2 = (icmp_ln46_15_fu_1056_p2 & icmp_ln46_14_fu_1051_p2);

assign and_ln46_fu_714_p2 = (icmp_ln46_fu_705_p2 & icmp_ln46_1_fu_710_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter5));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter5));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter5));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001_grp7 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter5_grp7));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp7 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter5_grp7));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter5_grp7));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001_grp8 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter5_grp8));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp8 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter5_grp8));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter5_grp8));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001_grp2 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp2 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001_grp3 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp3 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001_grp4 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp4 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001_grp5 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp5 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage3_iter4_grp1 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op873_write_state36 == 1'b1));
end

always @ (*) begin
    ap_block_state37_pp0_stage4_iter4_grp2 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op909_write_state37 == 1'b1));
end

always @ (*) begin
    ap_block_state38_pp0_stage5_iter4_grp3 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op945_write_state38 == 1'b1));
end

always @ (*) begin
    ap_block_state39_pp0_stage6_iter4_grp4 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op981_write_state39 == 1'b1));
end

always @ (*) begin
    ap_block_state40_pp0_stage7_iter4_grp5 = ((ap_predicate_op1008_write_state40 == 1'b1) & (weight_update_fifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state41_pp0_stage0_iter5 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op1029_write_state41 == 1'b1));
end

always @ (*) begin
    ap_block_state42_pp0_stage1_iter5_grp7 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op1047_write_state42 == 1'b1));
end

always @ (*) begin
    ap_block_state43_pp0_stage2_iter5_grp8 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op1055_write_state43 == 1'b1));
end

always @ (*) begin
    ap_condition_1124 = ((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1128 = ((icmp_ln50_reg_3255 == 1'd1) & (1'd1 == and_ln46_reg_2989_pp0_iter3_reg) & (icmp_ln98_reg_2877_pp0_iter3_reg == 1'd0) & (tmp_reg_2825_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2813 == 1'd0));
end

always @ (*) begin
    ap_condition_1659 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign ap_phi_reg_pp0_iter2_delta_24_reg_321 = 16'd0;

assign ap_phi_reg_pp0_iter2_delta_25_reg_347 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_26_reg_373 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_27_reg_399 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_28_reg_425 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_29_reg_451 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_30_reg_477 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_31_reg_503 = 16'd0;

always @ (*) begin
    ap_predicate_op1008_write_state40 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_4_reg_3659 == 1'd0) & (icmp_ln98_4_reg_2933_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1029_write_state41 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_5_reg_3671 == 1'd0) & (icmp_ln98_5_reg_2947_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1047_write_state42 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_6_reg_3683 == 1'd0) & (icmp_ln98_6_reg_2961_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1055_write_state43 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_7_reg_3690 == 1'd0) & (icmp_ln98_7_reg_2975_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op873_write_state36 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_reg_3523 == 1'd0) & (icmp_ln98_reg_2877_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op909_write_state37 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_1_reg_3557 == 1'd0) & (icmp_ln98_1_reg_2891_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op945_write_state38 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_2_reg_3591 == 1'd0) & (icmp_ln98_2_reg_2905_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op981_write_state39 = ((grp_nbwritereq_fu_202_p3 == 1'd1) & (icmp_ln102_3_reg_3625 == 1'd0) & (icmp_ln98_3_reg_2919_pp0_iter4_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign delta_10_fu_2096_p3 = ((tmp_32_fu_2058_p3[0:0] == 1'b1) ? select_ln58_3_fu_2088_p3 : tmp_23_cast_fu_2049_p4);

assign delta_12_fu_1987_p3 = ((tmp_37_fu_1955_p3[0:0] == 1'b1) ? select_ln51_4_fu_1980_p3 : tmp_44_cast_reg_3542);

assign delta_13_fu_2237_p3 = ((tmp_39_fu_2199_p3[0:0] == 1'b1) ? select_ln58_4_fu_2229_p3 : tmp_48_cast_fu_2190_p4);

assign delta_15_fu_2137_p3 = ((tmp_43_fu_2105_p3[0:0] == 1'b1) ? select_ln51_5_fu_2130_p3 : tmp_53_cast_reg_3576);

assign delta_16_fu_2378_p3 = ((tmp_45_fu_2340_p3[0:0] == 1'b1) ? select_ln58_5_fu_2370_p3 : tmp_57_cast_fu_2331_p4);

assign delta_18_fu_2278_p3 = ((tmp_50_fu_2246_p3[0:0] == 1'b1) ? select_ln51_6_fu_2271_p3 : tmp_62_cast_reg_3610);

assign delta_19_fu_2500_p3 = ((tmp_52_fu_2462_p3[0:0] == 1'b1) ? select_ln58_6_fu_2492_p3 : tmp_66_cast_fu_2453_p4);

assign delta_1_fu_1638_p3 = ((tmp_15_fu_1600_p3[0:0] == 1'b1) ? select_ln58_fu_1630_p3 : tmp_11_cast_fu_1591_p4);

assign delta_21_fu_2419_p3 = ((tmp_56_fu_2387_p3[0:0] == 1'b1) ? select_ln51_7_fu_2412_p3 : tmp_76_cast_reg_3644);

assign delta_22_fu_2579_p3 = ((tmp_58_fu_2541_p3[0:0] == 1'b1) ? select_ln58_7_fu_2571_p3 : tmp_78_cast_fu_2532_p4);

assign delta_3_fu_1499_p3 = ((tmp_17_fu_1467_p3[0:0] == 1'b1) ? select_ln51_1_fu_1492_p3 : tmp_13_cast_reg_3330);

assign delta_4_fu_1804_p3 = ((tmp_18_fu_1766_p3[0:0] == 1'b1) ? select_ln58_1_fu_1796_p3 : tmp_15_cast_fu_1757_p4);

assign delta_6_fu_1679_p3 = ((tmp_23_fu_1647_p3[0:0] == 1'b1) ? select_ln51_2_fu_1672_p3 : tmp_17_cast_reg_3410);

assign delta_7_fu_1946_p3 = ((tmp_25_fu_1908_p3[0:0] == 1'b1) ? select_ln58_2_fu_1938_p3 : tmp_19_cast_fu_1899_p4);

assign delta_9_fu_1845_p3 = ((tmp_30_fu_1813_p3[0:0] == 1'b1) ? select_ln51_3_fu_1838_p3 : tmp_21_cast_reg_3485);

assign delta_fu_1365_p3 = ((tmp_14_fu_1333_p3[0:0] == 1'b1) ? select_ln51_fu_1358_p3 : tmp_10_cast_reg_3264);

assign dt_1_fu_634_p2 = (p_ZL16post_spike_times_1_q0 - current_time);

assign dt_2_fu_645_p2 = (p_ZL16post_spike_times_2_q0 - current_time);

assign dt_3_fu_656_p2 = (p_ZL16post_spike_times_3_q0 - current_time);

assign dt_4_fu_667_p2 = (p_ZL16post_spike_times_4_q0 - current_time);

assign dt_5_fu_678_p2 = (p_ZL16post_spike_times_5_q0 - current_time);

assign dt_6_fu_689_p2 = (p_ZL16post_spike_times_6_q0 - current_time);

assign dt_7_fu_700_p2 = (p_ZL16post_spike_times_7_q0 - current_time);

assign dt_fu_623_p2 = (p_ZL16post_spike_times_0_q0 - current_time);

assign dt_ratio_10_fu_1457_p1 = grp_fu_1184_p2[15:0];

assign dt_ratio_11_fu_1551_p1 = sdiv_ln55_5_reg_3384[15:0];

assign dt_ratio_12_fu_1571_p1 = grp_fu_1208_p2[15:0];

assign dt_ratio_13_fu_1711_p1 = sdiv_ln55_6_reg_3448[15:0];

assign dt_ratio_14_fu_1581_p1 = grp_fu_1232_p2[15:0];

assign dt_ratio_15_fu_1731_p1 = sdiv_ln55_7_reg_3459[15:0];

assign dt_ratio_1_fu_1247_p1 = sdiv_ln55_reg_3225[15:0];

assign dt_ratio_2_fu_1308_p1 = sdiv_ln48_1_reg_3241[15:0];

assign dt_ratio_3_fu_1293_p1 = sdiv_ln55_1_reg_3236[15:0];

assign dt_ratio_4_fu_1412_p1 = sdiv_ln48_2_reg_3299[15:0];

assign dt_ratio_5_fu_1397_p1 = sdiv_ln55_2_reg_3294[15:0];

assign dt_ratio_6_fu_1323_p1 = grp_fu_1136_p2[15:0];

assign dt_ratio_7_fu_1427_p1 = sdiv_ln55_3_reg_3304[15:0];

assign dt_ratio_8_fu_1447_p1 = grp_fu_1160_p2[15:0];

assign dt_ratio_9_fu_1531_p1 = sdiv_ln55_4_reg_3373[15:0];

assign dt_ratio_fu_1237_p1 = grp_fu_768_p2[15:0];

assign exp_decay_10_fu_1461_p2 = (16'd256 - dt_ratio_10_fu_1457_p1);

assign exp_decay_11_fu_1554_p2 = (dt_ratio_11_fu_1551_p1 + 16'd256);

assign exp_decay_12_fu_1575_p2 = (16'd256 - dt_ratio_12_fu_1571_p1);

assign exp_decay_13_fu_1714_p2 = (dt_ratio_13_fu_1711_p1 + 16'd256);

assign exp_decay_14_fu_1585_p2 = (16'd256 - dt_ratio_14_fu_1581_p1);

assign exp_decay_15_fu_1734_p2 = (dt_ratio_15_fu_1731_p1 + 16'd256);

assign exp_decay_1_fu_1250_p2 = (dt_ratio_1_fu_1247_p1 + 16'd256);

assign exp_decay_2_fu_1311_p2 = (16'd256 - dt_ratio_2_fu_1308_p1);

assign exp_decay_3_fu_1296_p2 = (dt_ratio_3_fu_1293_p1 + 16'd256);

assign exp_decay_4_fu_1415_p2 = (16'd256 - dt_ratio_4_fu_1412_p1);

assign exp_decay_5_fu_1400_p2 = (dt_ratio_5_fu_1397_p1 + 16'd256);

assign exp_decay_6_fu_1327_p2 = (16'd256 - dt_ratio_6_fu_1323_p1);

assign exp_decay_7_fu_1430_p2 = (dt_ratio_7_fu_1427_p1 + 16'd256);

assign exp_decay_8_fu_1451_p2 = (16'd256 - dt_ratio_8_fu_1447_p1);

assign exp_decay_9_fu_1534_p2 = (dt_ratio_9_fu_1531_p1 + 16'd256);

assign exp_decay_fu_1241_p2 = (16'd256 - dt_ratio_fu_1237_p1);

assign grp_fu_1100_p0 = {{trunc_ln55_4_reg_3045}, {16'd0}};

assign grp_fu_1100_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_1112_p0 = {{trunc_ln48_4_reg_3050}, {16'd0}};

assign grp_fu_1112_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_1124_p0 = {{trunc_ln55_6_reg_3067}, {16'd0}};

assign grp_fu_1124_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_1136_p0 = {{trunc_ln48_6_reg_3072}, {16'd0}};

assign grp_fu_1136_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_1148_p0 = {{trunc_ln55_8_reg_3089}, {16'd0}};

assign grp_fu_1148_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_1160_p0 = {{trunc_ln48_8_reg_3094}, {16'd0}};

assign grp_fu_1160_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_1172_p0 = {{trunc_ln55_10_reg_3111}, {16'd0}};

assign grp_fu_1172_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_1184_p0 = {{trunc_ln48_10_reg_3116}, {16'd0}};

assign grp_fu_1184_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_1196_p0 = {{trunc_ln55_12_reg_3133}, {16'd0}};

assign grp_fu_1196_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_1208_p0 = {{trunc_ln48_12_reg_3138}, {16'd0}};

assign grp_fu_1208_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_1220_p0 = {{trunc_ln55_14_reg_3155}, {16'd0}};

assign grp_fu_1220_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_1232_p0 = {{trunc_ln48_14_reg_3160}, {16'd0}};

assign grp_fu_1232_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_2622_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2622_p1 = grp_fu_2622_p10;

assign grp_fu_2622_p10 = exp_decay_1_fu_1250_p2;

assign grp_fu_2622_p2 = 31'd0;

assign grp_fu_2632_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2632_p1 = grp_fu_2632_p10;

assign grp_fu_2632_p10 = exp_decay_3_reg_3276;

assign grp_fu_2632_p2 = 31'd0;

assign grp_fu_2642_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2642_p1 = grp_fu_2642_p10;

assign grp_fu_2642_p10 = exp_decay_5_reg_3342;

assign grp_fu_2642_p2 = 31'd0;

assign grp_fu_2652_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2652_p1 = grp_fu_2652_p10;

assign grp_fu_2652_p10 = exp_decay_7_reg_3360;

assign grp_fu_2652_p2 = 31'd0;

assign grp_fu_2662_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2662_p1 = grp_fu_2662_p10;

assign grp_fu_2662_p10 = exp_decay_9_reg_3422;

assign grp_fu_2662_p2 = 31'd0;

assign grp_fu_2672_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2672_p1 = grp_fu_2672_p10;

assign grp_fu_2672_p10 = exp_decay_11_reg_3435;

assign grp_fu_2672_p2 = 31'd0;

assign grp_fu_2682_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2682_p1 = grp_fu_2682_p10;

assign grp_fu_2682_p10 = exp_decay_13_reg_3497;

assign grp_fu_2682_p2 = 31'd0;

assign grp_fu_2692_p0 = sext_ln93_cast_reg_2741;

assign grp_fu_2692_p1 = grp_fu_2692_p10;

assign grp_fu_2692_p10 = exp_decay_15_reg_3510;

assign grp_fu_2692_p2 = 31'd0;

assign grp_fu_529_p4 = {{post_id_2_reg_2817_pp0_iter4_reg[5:2]}};

assign grp_fu_752_p0 = {{trunc_ln55_fu_741_p1}, {16'd0}};

assign grp_fu_752_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_768_p0 = {{trunc_ln48_fu_757_p1}, {16'd0}};

assign grp_fu_768_p1 = sext_ln55_cast_reg_2789;

assign grp_fu_820_p0 = {{trunc_ln55_2_fu_809_p1}, {16'd0}};

assign grp_fu_820_p1 = sext_ln58_cast_reg_2753;

assign grp_fu_836_p0 = {{trunc_ln48_2_fu_825_p1}, {16'd0}};

assign grp_fu_836_p1 = sext_ln55_cast_reg_2789;

assign grp_nbwritereq_fu_202_p3 = weight_update_fifo_full_n;

assign icmp_ln102_1_fu_1893_p2 = ((delta_25_reg_347 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_2_fu_2043_p2 = ((delta_26_reg_373 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_3_fu_2184_p2 = ((delta_27_reg_399 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_4_fu_2325_p2 = ((delta_28_reg_425 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_5_fu_2440_p2 = ((delta_29_reg_451 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_6_fu_2526_p2 = ((delta_30_reg_477 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_7_fu_2602_p2 = ((delta_31_reg_503 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_1751_p2 = ((delta_24_reg_321 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_562_p2 = ((current_time == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_10_fu_967_p2 = (($signed(dt_5_reg_2951) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_11_fu_972_p2 = (($signed(dt_5_reg_2951) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_12_fu_1009_p2 = (($signed(dt_6_reg_2965) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_13_fu_1014_p2 = (($signed(dt_6_reg_2965) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_14_fu_1051_p2 = (($signed(dt_7_reg_2979) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_15_fu_1056_p2 = (($signed(dt_7_reg_2979) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_710_p2 = (($signed(dt_reg_2881) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_773_p2 = (($signed(dt_1_reg_2895) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_778_p2 = (($signed(dt_1_reg_2895) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_841_p2 = (($signed(dt_2_reg_2909) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_846_p2 = (($signed(dt_2_reg_2909) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_883_p2 = (($signed(dt_3_reg_2923) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_888_p2 = (($signed(dt_3_reg_2923) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_925_p2 = (($signed(dt_4_reg_2937) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_9_fu_930_p2 = (($signed(dt_4_reg_2937) < $signed(zext_ln46_cast_reg_2777)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_705_p2 = (($signed(dt_reg_2881) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_1317_p2 = (($signed(exp_decay_2_fu_1311_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_1421_p2 = (($signed(exp_decay_4_fu_1415_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_1442_p2 = (($signed(exp_decay_6_reg_3309) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_1546_p2 = (($signed(exp_decay_8_reg_3378) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_5_fu_1566_p2 = (($signed(exp_decay_10_reg_3389) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_6_fu_1726_p2 = (($signed(exp_decay_12_reg_3453) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_7_fu_1746_p2 = (($signed(exp_decay_14_reg_3464) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1266_p2 = (($signed(exp_decay_reg_3230) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_1481_p2 = ((tmp_12_fu_1474_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_1661_p2 = ((tmp_24_fu_1654_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_1827_p2 = ((tmp_31_fu_1820_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_4_fu_1969_p2 = ((tmp_38_fu_1962_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_5_fu_2119_p2 = ((tmp_44_fu_2112_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_6_fu_2260_p2 = ((tmp_51_fu_2253_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_7_fu_2401_p2 = ((tmp_57_fu_2394_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1347_p2 = ((tmp_s_fu_1340_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_1_fu_804_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_1_fu_798_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_2_fu_872_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_2_fu_866_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_3_fu_914_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_3_fu_908_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_4_fu_956_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_4_fu_950_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_5_fu_998_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_5_fu_992_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_6_fu_1040_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_6_fu_1034_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_7_fu_1082_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_7_fu_1076_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_736_p2 = (($signed(zext_ln53_reg_2801) > $signed(sub_ln53_fu_730_p2)) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_1302_p2 = (($signed(exp_decay_3_fu_1296_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_1406_p2 = (($signed(exp_decay_5_fu_1400_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_3_fu_1436_p2 = (($signed(exp_decay_7_fu_1430_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_4_fu_1540_p2 = (($signed(exp_decay_9_fu_1534_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_5_fu_1560_p2 = (($signed(exp_decay_11_fu_1554_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_6_fu_1720_p2 = (($signed(exp_decay_13_fu_1714_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_7_fu_1740_p2 = (($signed(exp_decay_15_fu_1734_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1256_p2 = (($signed(exp_decay_1_fu_1250_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_1784_p2 = ((tmp_19_fu_1776_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_2_fu_1926_p2 = ((tmp_26_fu_1918_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_3_fu_2076_p2 = ((tmp_33_fu_2068_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_4_fu_2217_p2 = ((tmp_40_fu_2209_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_5_fu_2358_p2 = ((tmp_46_fu_2350_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_6_fu_2480_p2 = ((tmp_53_fu_2472_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_7_fu_2559_p2 = ((tmp_59_fu_2551_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1618_p2 = ((tmp_10_fu_1610_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_1_fu_628_p2 = ((p_ZL16post_spike_times_1_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_2_fu_639_p2 = ((p_ZL16post_spike_times_2_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_3_fu_650_p2 = ((p_ZL16post_spike_times_3_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_4_fu_661_p2 = ((p_ZL16post_spike_times_4_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_5_fu_672_p2 = ((p_ZL16post_spike_times_5_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_6_fu_683_p2 = ((p_ZL16post_spike_times_6_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_7_fu_694_p2 = ((p_ZL16post_spike_times_7_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_617_p2 = ((p_ZL16post_spike_times_0_q0 == 32'd0) ? 1'b1 : 1'b0);

assign lshr_ln5_fu_584_p4 = {{ap_sig_allocacmp_post_id_2[5:3]}};

assign mul_ln51_1_fu_1378_p0 = mul_ln51_1_fu_1378_p00;

assign mul_ln51_1_fu_1378_p00 = exp_decay_2_reg_3285;

assign mul_ln51_1_fu_1378_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_2_fu_1512_p0 = mul_ln51_2_fu_1512_p00;

assign mul_ln51_2_fu_1512_p00 = exp_decay_4_reg_3351;

assign mul_ln51_2_fu_1512_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_3_fu_1692_p0 = mul_ln51_3_fu_1692_p00;

assign mul_ln51_3_fu_1692_p00 = exp_decay_6_reg_3309;

assign mul_ln51_3_fu_1692_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_4_fu_1858_p0 = mul_ln51_4_fu_1858_p00;

assign mul_ln51_4_fu_1858_p00 = exp_decay_8_reg_3378;

assign mul_ln51_4_fu_1858_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_5_fu_2000_p0 = mul_ln51_5_fu_2000_p00;

assign mul_ln51_5_fu_2000_p00 = exp_decay_10_reg_3389;

assign mul_ln51_5_fu_2000_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_6_fu_2150_p0 = mul_ln51_6_fu_2150_p00;

assign mul_ln51_6_fu_2150_p00 = exp_decay_12_reg_3453;

assign mul_ln51_6_fu_2150_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_7_fu_2291_p0 = mul_ln51_7_fu_2291_p00;

assign mul_ln51_7_fu_2291_p00 = exp_decay_14_reg_3464;

assign mul_ln51_7_fu_2291_p1 = sext_ln48_cast_reg_2765;

assign mul_ln51_fu_1274_p0 = mul_ln51_fu_1274_p00;

assign mul_ln51_fu_1274_p00 = exp_decay_reg_3230;

assign mul_ln51_fu_1274_p1 = sext_ln48_cast_reg_2765;

assign p_0_fu_2608_p7 = {{{{{{current_time}, {delta_31_reg_503}}, {2'd0}}, {lshr_ln5_reg_2829_pp0_iter5_reg}}, {3'd7}}, {pre_id}};

assign p_1_fu_2028_p7 = {{{{{{current_time}, {delta_25_reg_347}}, {2'd0}}, {tmp_20_fu_2019_p4}}, {1'd1}}, {pre_id}};

assign p_2_fu_2169_p7 = {{{{{{current_time}, {delta_26_reg_373}}, {2'd0}}, {grp_fu_529_p4}}, {2'd2}}, {pre_id}};

assign p_3_fu_2310_p7 = {{{{{{current_time}, {delta_27_reg_399}}, {2'd0}}, {grp_fu_529_p4}}, {2'd3}}, {pre_id}};

assign p_4_fu_2426_p7 = {{{{{{current_time}, {delta_28_reg_425}}, {2'd0}}, {lshr_ln5_reg_2829_pp0_iter4_reg}}, {3'd4}}, {pre_id}};

assign p_5_fu_2509_p9 = {{{{{{{{current_time}, {delta_29_reg_451}}, {2'd0}}, {lshr_ln5_reg_2829_pp0_iter4_reg}}, {1'd1}}, {tmp_47_reg_3675}}, {1'd1}}, {pre_id}};

assign p_6_fu_2588_p7 = {{{{{{current_time}, {delta_30_reg_477}}, {2'd0}}, {lshr_ln5_reg_2829_pp0_iter5_reg}}, {3'd6}}, {pre_id}};

assign p_ZL16post_spike_times_0_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_0_ce0 = p_ZL16post_spike_times_0_ce0_local;

assign p_ZL16post_spike_times_1_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_1_ce0 = p_ZL16post_spike_times_1_ce0_local;

assign p_ZL16post_spike_times_2_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_2_ce0 = p_ZL16post_spike_times_2_ce0_local;

assign p_ZL16post_spike_times_3_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_3_ce0 = p_ZL16post_spike_times_3_ce0_local;

assign p_ZL16post_spike_times_4_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_4_ce0 = p_ZL16post_spike_times_4_ce0_local;

assign p_ZL16post_spike_times_5_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_5_ce0 = p_ZL16post_spike_times_5_ce0_local;

assign p_ZL16post_spike_times_6_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_6_ce0 = p_ZL16post_spike_times_6_ce0_local;

assign p_ZL16post_spike_times_7_address0 = zext_ln93_fu_594_p1;

assign p_ZL16post_spike_times_7_ce0 = p_ZL16post_spike_times_7_ce0_local;

assign p_s_fu_1880_p6 = {{{{{current_time}, {delta_24_reg_321}}, {2'd0}}, {trunc_ln110_fu_1877_p1}}, {pre_id}};

assign post_id_3_fu_606_p2 = (ap_sig_allocacmp_post_id_2 + 7'd8);

assign select_ln51_1_fu_1492_p3 = ((icmp_ln51_1_fu_1481_p2[0:0] == 1'b1) ? add_ln51_1_fu_1487_p2 : tmp_13_cast_reg_3330);

assign select_ln51_2_fu_1672_p3 = ((icmp_ln51_2_fu_1661_p2[0:0] == 1'b1) ? add_ln51_2_fu_1667_p2 : tmp_17_cast_reg_3410);

assign select_ln51_3_fu_1838_p3 = ((icmp_ln51_3_fu_1827_p2[0:0] == 1'b1) ? add_ln51_3_fu_1833_p2 : tmp_21_cast_reg_3485);

assign select_ln51_4_fu_1980_p3 = ((icmp_ln51_4_fu_1969_p2[0:0] == 1'b1) ? add_ln51_4_fu_1975_p2 : tmp_44_cast_reg_3542);

assign select_ln51_5_fu_2130_p3 = ((icmp_ln51_5_fu_2119_p2[0:0] == 1'b1) ? add_ln51_5_fu_2125_p2 : tmp_53_cast_reg_3576);

assign select_ln51_6_fu_2271_p3 = ((icmp_ln51_6_fu_2260_p2[0:0] == 1'b1) ? add_ln51_6_fu_2266_p2 : tmp_62_cast_reg_3610);

assign select_ln51_7_fu_2412_p3 = ((icmp_ln51_7_fu_2401_p2[0:0] == 1'b1) ? add_ln51_7_fu_2407_p2 : tmp_76_cast_reg_3644);

assign select_ln51_fu_1358_p3 = ((icmp_ln51_fu_1347_p2[0:0] == 1'b1) ? add_ln51_fu_1353_p2 : tmp_10_cast_reg_3264);

assign select_ln58_1_fu_1796_p3 = ((icmp_ln58_1_fu_1784_p2[0:0] == 1'b1) ? add_ln58_1_fu_1790_p2 : tmp_15_cast_fu_1757_p4);

assign select_ln58_2_fu_1938_p3 = ((icmp_ln58_2_fu_1926_p2[0:0] == 1'b1) ? add_ln58_2_fu_1932_p2 : tmp_19_cast_fu_1899_p4);

assign select_ln58_3_fu_2088_p3 = ((icmp_ln58_3_fu_2076_p2[0:0] == 1'b1) ? add_ln58_3_fu_2082_p2 : tmp_23_cast_fu_2049_p4);

assign select_ln58_4_fu_2229_p3 = ((icmp_ln58_4_fu_2217_p2[0:0] == 1'b1) ? add_ln58_4_fu_2223_p2 : tmp_48_cast_fu_2190_p4);

assign select_ln58_5_fu_2370_p3 = ((icmp_ln58_5_fu_2358_p2[0:0] == 1'b1) ? add_ln58_5_fu_2364_p2 : tmp_57_cast_fu_2331_p4);

assign select_ln58_6_fu_2492_p3 = ((icmp_ln58_6_fu_2480_p2[0:0] == 1'b1) ? add_ln58_6_fu_2486_p2 : tmp_66_cast_fu_2453_p4);

assign select_ln58_7_fu_2571_p3 = ((icmp_ln58_7_fu_2559_p2[0:0] == 1'b1) ? add_ln58_7_fu_2565_p2 : tmp_78_cast_fu_2532_p4);

assign select_ln58_fu_1630_p3 = ((icmp_ln58_fu_1618_p2[0:0] == 1'b1) ? add_ln58_fu_1624_p2 : tmp_11_cast_fu_1591_p4);

assign sext_ln48_cast_fu_546_p1 = $signed(sext_ln48);

assign sext_ln53_1_fu_795_p1 = dt_1_reg_2895;

assign sext_ln53_2_fu_863_p1 = dt_2_reg_2909;

assign sext_ln53_3_fu_905_p1 = dt_3_reg_2923;

assign sext_ln53_4_fu_947_p1 = dt_4_reg_2937;

assign sext_ln53_5_fu_989_p1 = dt_5_reg_2951;

assign sext_ln53_6_fu_1031_p1 = dt_6_reg_2965;

assign sext_ln53_7_fu_1073_p1 = dt_7_reg_2979;

assign sext_ln53_fu_727_p1 = dt_reg_2881;

assign sext_ln55_cast_fu_554_p1 = $signed(sext_ln55);

assign sext_ln58_cast_fu_542_p1 = $signed(sext_ln58);

assign sext_ln93_cast_fu_538_p1 = $signed(sext_ln93);

assign sub_ln53_1_fu_798_p2 = ($signed(33'd0) - $signed(sext_ln53_1_fu_795_p1));

assign sub_ln53_2_fu_866_p2 = ($signed(33'd0) - $signed(sext_ln53_2_fu_863_p1));

assign sub_ln53_3_fu_908_p2 = ($signed(33'd0) - $signed(sext_ln53_3_fu_905_p1));

assign sub_ln53_4_fu_950_p2 = ($signed(33'd0) - $signed(sext_ln53_4_fu_947_p1));

assign sub_ln53_5_fu_992_p2 = ($signed(33'd0) - $signed(sext_ln53_5_fu_989_p1));

assign sub_ln53_6_fu_1034_p2 = ($signed(33'd0) - $signed(sext_ln53_6_fu_1031_p1));

assign sub_ln53_7_fu_1076_p2 = ($signed(33'd0) - $signed(sext_ln53_7_fu_1073_p1));

assign sub_ln53_fu_730_p2 = ($signed(33'd0) - $signed(sext_ln53_fu_727_p1));

assign tmp_10_fu_1610_p3 = {{trunc_ln58_fu_1607_p1}, {7'd0}};

assign tmp_11_cast_fu_1591_p1 = grp_fu_2622_p3;

assign tmp_11_cast_fu_1591_p4 = {{tmp_11_cast_fu_1591_p1[24:9]}};

assign tmp_12_fu_1474_p3 = {{trunc_ln51_1_reg_3337}, {7'd0}};

assign tmp_13_fu_720_p3 = dt_reg_2881[32'd31];

assign tmp_14_fu_1333_p3 = mul_ln51_reg_3259[32'd30];

assign tmp_15_cast_fu_1757_p1 = grp_fu_2632_p3;

assign tmp_15_cast_fu_1757_p4 = {{tmp_15_cast_fu_1757_p1[24:9]}};

assign tmp_15_fu_1600_p1 = grp_fu_2622_p3;

assign tmp_15_fu_1600_p3 = tmp_15_fu_1600_p1[32'd30];

assign tmp_16_fu_788_p3 = dt_1_reg_2895[32'd31];

assign tmp_17_fu_1467_p3 = mul_ln51_1_reg_3325[32'd30];

assign tmp_18_fu_1766_p1 = grp_fu_2632_p3;

assign tmp_18_fu_1766_p3 = tmp_18_fu_1766_p1[32'd30];

assign tmp_19_cast_fu_1899_p1 = grp_fu_2642_p3;

assign tmp_19_cast_fu_1899_p4 = {{tmp_19_cast_fu_1899_p1[24:9]}};

assign tmp_19_fu_1776_p3 = {{trunc_ln58_1_fu_1773_p1}, {7'd0}};

assign tmp_20_fu_2019_p4 = {{post_id_2_reg_2817_pp0_iter4_reg[5:1]}};

assign tmp_22_fu_856_p3 = dt_2_reg_2909[32'd31];

assign tmp_23_cast_fu_2049_p1 = grp_fu_2652_p3;

assign tmp_23_cast_fu_2049_p4 = {{tmp_23_cast_fu_2049_p1[24:9]}};

assign tmp_23_fu_1647_p3 = mul_ln51_2_reg_3405[32'd30];

assign tmp_24_fu_1654_p3 = {{trunc_ln51_2_reg_3417}, {7'd0}};

assign tmp_25_fu_1908_p1 = grp_fu_2642_p3;

assign tmp_25_fu_1908_p3 = tmp_25_fu_1908_p1[32'd30];

assign tmp_26_fu_1918_p3 = {{trunc_ln58_2_fu_1915_p1}, {7'd0}};

assign tmp_29_fu_898_p3 = dt_3_reg_2923[32'd31];

assign tmp_30_fu_1813_p3 = mul_ln51_3_reg_3480[32'd30];

assign tmp_31_fu_1820_p3 = {{trunc_ln51_3_reg_3492}, {7'd0}};

assign tmp_32_fu_2058_p1 = grp_fu_2652_p3;

assign tmp_32_fu_2058_p3 = tmp_32_fu_2058_p1[32'd30];

assign tmp_33_fu_2068_p3 = {{trunc_ln58_3_fu_2065_p1}, {7'd0}};

assign tmp_36_fu_940_p3 = dt_4_reg_2937[32'd31];

assign tmp_37_fu_1955_p3 = mul_ln51_4_reg_3537[32'd30];

assign tmp_38_fu_1962_p3 = {{trunc_ln51_4_reg_3549}, {7'd0}};

assign tmp_39_fu_2199_p1 = grp_fu_2662_p3;

assign tmp_39_fu_2199_p3 = tmp_39_fu_2199_p1[32'd30];

assign tmp_40_fu_2209_p3 = {{trunc_ln58_4_fu_2206_p1}, {7'd0}};

assign tmp_42_fu_982_p3 = dt_5_reg_2951[32'd31];

assign tmp_43_fu_2105_p3 = mul_ln51_5_reg_3571[32'd30];

assign tmp_44_fu_2112_p3 = {{trunc_ln51_5_reg_3583}, {7'd0}};

assign tmp_45_fu_2340_p1 = grp_fu_2672_p3;

assign tmp_45_fu_2340_p3 = tmp_45_fu_2340_p1[32'd30];

assign tmp_46_fu_2350_p3 = {{trunc_ln58_5_fu_2347_p1}, {7'd0}};

assign tmp_48_cast_fu_2190_p1 = grp_fu_2662_p3;

assign tmp_48_cast_fu_2190_p4 = {{tmp_48_cast_fu_2190_p1[24:9]}};

assign tmp_49_fu_1024_p3 = dt_6_reg_2965[32'd31];

assign tmp_50_fu_2246_p3 = mul_ln51_6_reg_3605[32'd30];

assign tmp_51_fu_2253_p3 = {{trunc_ln51_6_reg_3617}, {7'd0}};

assign tmp_52_fu_2462_p1 = grp_fu_2682_p3;

assign tmp_52_fu_2462_p3 = tmp_52_fu_2462_p1[32'd30];

assign tmp_53_fu_2472_p3 = {{trunc_ln58_6_fu_2469_p1}, {7'd0}};

assign tmp_55_fu_1066_p3 = dt_7_reg_2979[32'd31];

assign tmp_56_fu_2387_p3 = mul_ln51_7_reg_3639[32'd30];

assign tmp_57_cast_fu_2331_p1 = grp_fu_2672_p3;

assign tmp_57_cast_fu_2331_p4 = {{tmp_57_cast_fu_2331_p1[24:9]}};

assign tmp_57_fu_2394_p3 = {{trunc_ln51_7_reg_3651}, {7'd0}};

assign tmp_58_fu_2541_p1 = grp_fu_2692_p3;

assign tmp_58_fu_2541_p3 = tmp_58_fu_2541_p1[32'd30];

assign tmp_59_fu_2551_p3 = {{trunc_ln58_7_fu_2548_p1}, {7'd0}};

assign tmp_66_cast_fu_2453_p1 = grp_fu_2682_p3;

assign tmp_66_cast_fu_2453_p4 = {{tmp_66_cast_fu_2453_p1[24:9]}};

assign tmp_78_cast_fu_2532_p1 = grp_fu_2692_p3;

assign tmp_78_cast_fu_2532_p4 = {{tmp_78_cast_fu_2532_p1[24:9]}};

assign tmp_fu_576_p3 = ap_sig_allocacmp_post_id_2[32'd6];

assign tmp_s_fu_1340_p3 = {{trunc_ln51_reg_3271}, {7'd0}};

assign trunc_ln110_fu_1877_p1 = post_id_2_reg_2817_pp0_iter4_reg[5:0];

assign trunc_ln48_10_fu_1006_p1 = dt_5_reg_2951[7:0];

assign trunc_ln48_12_fu_1048_p1 = dt_6_reg_2965[7:0];

assign trunc_ln48_14_fu_1090_p1 = dt_7_reg_2979[7:0];

assign trunc_ln48_2_fu_825_p1 = dt_1_reg_2895[7:0];

assign trunc_ln48_4_fu_880_p1 = dt_2_reg_2909[7:0];

assign trunc_ln48_6_fu_922_p1 = dt_3_reg_2923[7:0];

assign trunc_ln48_8_fu_964_p1 = dt_4_reg_2937[7:0];

assign trunc_ln48_fu_757_p1 = dt_reg_2881[7:0];

assign trunc_ln51_1_fu_1393_p1 = mul_ln51_1_fu_1378_p2[8:0];

assign trunc_ln51_2_fu_1527_p1 = mul_ln51_2_fu_1512_p2[8:0];

assign trunc_ln51_3_fu_1707_p1 = mul_ln51_3_fu_1692_p2[8:0];

assign trunc_ln51_4_fu_1873_p1 = mul_ln51_4_fu_1858_p2[8:0];

assign trunc_ln51_5_fu_2015_p1 = mul_ln51_5_fu_2000_p2[8:0];

assign trunc_ln51_6_fu_2165_p1 = mul_ln51_6_fu_2150_p2[8:0];

assign trunc_ln51_7_fu_2306_p1 = mul_ln51_7_fu_2291_p2[8:0];

assign trunc_ln51_fu_1289_p1 = mul_ln51_fu_1274_p2[8:0];

assign trunc_ln55_10_fu_1003_p1 = dt_5_reg_2951[7:0];

assign trunc_ln55_12_fu_1045_p1 = dt_6_reg_2965[7:0];

assign trunc_ln55_14_fu_1087_p1 = dt_7_reg_2979[7:0];

assign trunc_ln55_2_fu_809_p1 = dt_1_reg_2895[7:0];

assign trunc_ln55_4_fu_877_p1 = dt_2_reg_2909[7:0];

assign trunc_ln55_6_fu_919_p1 = dt_3_reg_2923[7:0];

assign trunc_ln55_8_fu_961_p1 = dt_4_reg_2937[7:0];

assign trunc_ln55_fu_741_p1 = dt_reg_2881[7:0];

assign trunc_ln58_1_fu_1773_p0 = grp_fu_2632_p3;

assign trunc_ln58_1_fu_1773_p1 = trunc_ln58_1_fu_1773_p0[8:0];

assign trunc_ln58_2_fu_1915_p0 = grp_fu_2642_p3;

assign trunc_ln58_2_fu_1915_p1 = trunc_ln58_2_fu_1915_p0[8:0];

assign trunc_ln58_3_fu_2065_p0 = grp_fu_2652_p3;

assign trunc_ln58_3_fu_2065_p1 = trunc_ln58_3_fu_2065_p0[8:0];

assign trunc_ln58_4_fu_2206_p0 = grp_fu_2662_p3;

assign trunc_ln58_4_fu_2206_p1 = trunc_ln58_4_fu_2206_p0[8:0];

assign trunc_ln58_5_fu_2347_p0 = grp_fu_2672_p3;

assign trunc_ln58_5_fu_2347_p1 = trunc_ln58_5_fu_2347_p0[8:0];

assign trunc_ln58_6_fu_2469_p0 = grp_fu_2682_p3;

assign trunc_ln58_6_fu_2469_p1 = trunc_ln58_6_fu_2469_p0[8:0];

assign trunc_ln58_7_fu_2548_p0 = grp_fu_2692_p3;

assign trunc_ln58_7_fu_2548_p1 = trunc_ln58_7_fu_2548_p0[8:0];

assign trunc_ln58_fu_1607_p0 = grp_fu_2622_p3;

assign trunc_ln58_fu_1607_p1 = trunc_ln58_fu_1607_p0[8:0];

assign zext_ln46_cast_fu_550_p1 = zext_ln46;

assign zext_ln53_fu_558_p1 = params_stdp_window_val;

assign zext_ln93_fu_594_p1 = lshr_ln5_fu_584_p4;

always @ (posedge ap_clk) begin
    zext_ln46_cast_reg_2777[31:16] <= 16'b0000000000000000;
    zext_ln53_reg_2801[32:16] <= 17'b00000000000000000;
    ap_phi_reg_pp0_iter3_delta_24_reg_321[15:0] <= 16'b0000000000000000;
    ap_phi_reg_pp0_iter3_delta_25_reg_347[15:0] <= 16'b0000000000000000;
end

endmodule //snn_top_hls_process_pre_spike_Pipeline_STDP_LTD_LOOP
