{"sha": "df6194d4a526ed25c30c217ea9a92d59abd20f2b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGY2MTk0ZDRhNTI2ZWQyNWMzMGMyMTdlYTlhOTJkNTlhYmQyMGYyYg==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@redhat.com", "date": "2001-01-16T21:45:34Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2001-01-16T21:45:34Z"}, "message": "* invoke.texi: Document IA-64 options.\n\nFrom-SVN: r39076", "tree": {"sha": "302f2af7d6073b827fcf8d46aa3c00d0a0335269", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/302f2af7d6073b827fcf8d46aa3c00d0a0335269"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/df6194d4a526ed25c30c217ea9a92d59abd20f2b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/df6194d4a526ed25c30c217ea9a92d59abd20f2b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/df6194d4a526ed25c30c217ea9a92d59abd20f2b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/df6194d4a526ed25c30c217ea9a92d59abd20f2b/comments", "author": null, "committer": null, "parents": [{"sha": "aebf246210ee1d716a3ccd59150c0ccd6b1f12f3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aebf246210ee1d716a3ccd59150c0ccd6b1f12f3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/aebf246210ee1d716a3ccd59150c0ccd6b1f12f3"}], "stats": {"total": 82, "additions": 82, "deletions": 0}, "files": [{"sha": "ff1f38ec658f7801cb02cce43d9d2928b13b8b4b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/df6194d4a526ed25c30c217ea9a92d59abd20f2b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/df6194d4a526ed25c30c217ea9a92d59abd20f2b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=df6194d4a526ed25c30c217ea9a92d59abd20f2b", "patch": "@@ -1,5 +1,7 @@\n 2001-01-16  Jim Wilson  <wilson@redhat.com>\n \n+\t* invoke.texi: Document IA-64 options.\n+\n \t* config/ia64/ia64.c (ia64_print_operand_address): Delete 'B' support.\n \t(fixup_errata): Delete TARGET_A_STEP use.\n \t* config/ia64/ia64.h (MASK_A_STEP, TARGET_A_STEP): Delete."}, {"sha": "4536ba66160ec88ce7a231ab7774618f558734bf", "filename": "gcc/invoke.texi", "status": "modified", "additions": 80, "deletions": 0, "changes": 80, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/df6194d4a526ed25c30c217ea9a92d59abd20f2b/gcc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/df6194d4a526ed25c30c217ea9a92d59abd20f2b/gcc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Finvoke.texi?ref=df6194d4a526ed25c30c217ea9a92d59abd20f2b", "patch": "@@ -559,6 +559,14 @@ in the following sections.\n -mno-callgraph-data -mslow-bytes -mno-slow-bytes -mno-lsim @gol\n -mlittle-endian -mbig-endian -m210 -m340 -mstack-increment}\n \n+@emph{IA-64 Options}\n+@gccoptlist{\n+-mbig-endian -mlittle-endian -mgnu-as -mgnu-ld -mno-pic @gol\n+-mvolatile-asm-stop -mb-step -mregister-names -mno-sdata @gol\n+-mconstant-gp -mauto-pic -minline-divide-min-latency @gol\n+-minline-divide-max-throughput -mno-dwarf2-asm @gol\n+-mfixed-range=@var{register range}}\n+\n @item Code Generation Options\n @xref{Code Gen Options,,Options for Code Generation Conventions}.\n @gccoptlist{\n@@ -4365,6 +4373,7 @@ that macro, which enables you to change the defaults.\n * NS32K Options::\n * AVR Options::\n * MCore Options::\n+* IA-64 Options::\n * D30V Options::\n @end menu\n \n@@ -7696,6 +7705,77 @@ Generate code for a little endian target.\n Generate code for the 210 processor.\n @end table\n \n+@node IA-64 Options\n+@subsection IA-64 Options\n+@cindex IA-64 Options\n+\n+These are the @samp{-m} options defined for the Intel IA-64 architecture.\n+\n+@table @gcctabopt\n+@item -mbig-endian\n+Generate code for a big endian target.  This is the default for HPUX.\n+\n+@item -mlittle-endian\n+Generate code for a little endian target.  This is the default for AIX5\n+and Linux.\n+\n+@item -mgnu-as\n+@itemx -mno-gnu-as\n+Generate code for the GNU assembler.  This is the default.  Also, this is\n+the default if the configure option @samp{--with-gnu-as} is used.\n+\n+@item -mgnu-ld\n+@itemx -mno-gnu-ld\n+Generate code for the GNU linker.  This is the default.  Also, this is the\n+default if the configure option @samp{--with-gnu-ld} is used.\n+\n+@item -mno-pic\n+Generate code that does not use a global pointer register.\n+\n+@item -mvolatile-asm-stop\n+@itemx -mno-volatile-asm-stop\n+Generate a stop bit immediately before and after volatile asm statements.\n+\n+@item -mb-step\n+Generate code that works around Itanium B step errata.\n+\n+@item -mregister-names\n+@itemx -mno-register-names\n+Generate @samp{in}, @samp{loc}, and @samp{out} register names for the\n+stacked registers.\n+\n+@item -mno-sdata\n+@itemx -msdata\n+Disable optimizations that use the small data section.  This may be useful\n+for working around optimizer bugs.\n+\n+@item -mconstant-gp\n+Generate code that uses a single constant global pointer value.  This is\n+useful when compiling kernel code.\n+\n+@item -mauto-pic\n+Generate code that is self-relocatable.  This implies @samp{-mconstant-gp}.\n+This is useful when compiling firmware code.\n+\n+@item -minline-divide-min-latency\n+Generate code for inline divides using the minimum latency algorithm.\n+\n+@item -minline-divide-max-throughput\n+Generate code for inline divides using the maximum throughput algorithm.\n+\n+@item -mno-dwarf2-asm\n+@itemx -mdwarf2-asm\n+Don't generate assembler code for the DWARF2 line number debugging info.\n+This may be useful when not using the GNU assembler.\n+\n+@item -mfixed-range=@var{register range}\n+Generate code treating the given register range as fixed registers.\n+A fixed register is one that the register allocator can not use.  This is\n+useful when compiling kernel code.  A register range is specified as\n+two registers separated by a dash.  Multiple register ranges can be\n+specified separated by a comma.\n+@end table\n+\n @node D30V Options\n @subsection D30V Options\n @cindex D30V Options"}]}