Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Apr 20 13:13:15 2022
| Host         : Eleclab86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.497        0.000                      0                 4652        0.059        0.000                      0                 4652        3.000        0.000                       0                  1614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.497        0.000                      0                 3811        0.059        0.000                      0                 3811        9.500        0.000                       0                  1610  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.109        0.000                      0                  841        0.813        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.935ns  (logic 4.947ns (29.211%)  route 11.988ns (70.789%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X65Y77         FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456    -1.975 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.376    -0.599    cpu/u_logic/Sgj2z4
    SLICE_X72Y81         LUT3 (Prop_lut3_I2_O)        0.150    -0.449 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.914     0.465    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.326     0.791 r  cpu/u_logic/HADDR[28]_INST_0_i_25/O
                         net (fo=1, routed)           0.444     1.235    cpu/u_logic/HADDR[28]_INST_0_i_25_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.359 r  cpu/u_logic/HADDR[28]_INST_0_i_10/O
                         net (fo=35, routed)          1.383     2.742    cpu/u_logic/HADDR[28]_INST_0_i_10_n_0
    SLICE_X74Y93         LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.849     3.715    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.609     4.448    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.572 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.448     5.020    cpu/u_logic/p_1_in[3]
    SLICE_X71Y88         LUT4 (Prop_lut4_I2_O)        0.124     5.144 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.144    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.545 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.545    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.993 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.571     6.564    cpu/u_logic/p_1_in1_in[7]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.400 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.517    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.634 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.634    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.751 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.868 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.183 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.050     9.233    cpu/u_logic/p_0_in52_in
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.540 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.584    10.124    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.574    10.823    cpu/u_logic/HPROT[1]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.947 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.900    11.847    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.691    12.661    RAM/HTRANS[0]
    SLICE_X79Y84         LUT4 (Prop_lut4_I3_O)        0.124    12.785 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.928    13.714    RAM/active
    SLICE_X76Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.838 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.667    14.505    RAM/rConflict[3]_i_1_n_0
    SLICE_X74Y73         FDRE                                         r  RAM/rConflict_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.582    18.044    RAM/clk_out1
    SLICE_X74Y73         FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.430    17.614    
                         clock uncertainty           -0.089    17.526    
    SLICE_X74Y73         FDRE (Setup_fdre_C_R)       -0.524    17.002    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.803ns  (logic 4.947ns (29.442%)  route 11.856ns (70.558%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X65Y77         FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456    -1.975 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.376    -0.599    cpu/u_logic/Sgj2z4
    SLICE_X72Y81         LUT3 (Prop_lut3_I2_O)        0.150    -0.449 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.914     0.465    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.326     0.791 r  cpu/u_logic/HADDR[28]_INST_0_i_25/O
                         net (fo=1, routed)           0.444     1.235    cpu/u_logic/HADDR[28]_INST_0_i_25_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.359 r  cpu/u_logic/HADDR[28]_INST_0_i_10/O
                         net (fo=35, routed)          1.383     2.742    cpu/u_logic/HADDR[28]_INST_0_i_10_n_0
    SLICE_X74Y93         LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.849     3.715    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.609     4.448    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.572 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.448     5.020    cpu/u_logic/p_1_in[3]
    SLICE_X71Y88         LUT4 (Prop_lut4_I2_O)        0.124     5.144 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.144    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.545 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.545    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.993 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.571     6.564    cpu/u_logic/p_1_in1_in[7]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.400 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.517    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.634 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.634    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.751 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.868 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.183 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.050     9.233    cpu/u_logic/p_0_in52_in
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.540 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.584    10.124    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.574    10.823    cpu/u_logic/HPROT[1]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.947 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.900    11.847    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.691    12.661    RAM/HTRANS[0]
    SLICE_X79Y84         LUT4 (Prop_lut4_I3_O)        0.124    12.785 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.928    13.714    RAM/active
    SLICE_X76Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.838 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.534    14.372    RAM/rConflict[3]_i_1_n_0
    SLICE_X75Y74         FDRE                                         r  RAM/rConflict_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.580    18.042    RAM/clk_out1
    SLICE_X75Y74         FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.430    17.612    
                         clock uncertainty           -0.089    17.524    
    SLICE_X75Y74         FDRE (Setup_fdre_C_R)       -0.429    17.095    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.782ns  (logic 4.947ns (29.479%)  route 11.835ns (70.521%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X65Y77         FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456    -1.975 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.376    -0.599    cpu/u_logic/Sgj2z4
    SLICE_X72Y81         LUT3 (Prop_lut3_I2_O)        0.150    -0.449 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.914     0.465    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.326     0.791 r  cpu/u_logic/HADDR[28]_INST_0_i_25/O
                         net (fo=1, routed)           0.444     1.235    cpu/u_logic/HADDR[28]_INST_0_i_25_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.359 r  cpu/u_logic/HADDR[28]_INST_0_i_10/O
                         net (fo=35, routed)          1.383     2.742    cpu/u_logic/HADDR[28]_INST_0_i_10_n_0
    SLICE_X74Y93         LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.849     3.715    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.609     4.448    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.572 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.448     5.020    cpu/u_logic/p_1_in[3]
    SLICE_X71Y88         LUT4 (Prop_lut4_I2_O)        0.124     5.144 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.144    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.545 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.545    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.993 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.571     6.564    cpu/u_logic/p_1_in1_in[7]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.400 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.517    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.634 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.634    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.751 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.868 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.183 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.050     9.233    cpu/u_logic/p_0_in52_in
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.540 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.584    10.124    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.574    10.823    cpu/u_logic/HPROT[1]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.947 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.900    11.847    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.691    12.661    RAM/HTRANS[0]
    SLICE_X79Y84         LUT4 (Prop_lut4_I3_O)        0.124    12.785 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.928    13.714    RAM/active
    SLICE_X76Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.838 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.513    14.351    RAM/rConflict[3]_i_1_n_0
    SLICE_X77Y72         FDRE                                         r  RAM/rConflict_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.583    18.045    RAM/clk_out1
    SLICE_X77Y72         FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.430    17.615    
                         clock uncertainty           -0.089    17.527    
    SLICE_X77Y72         FDRE (Setup_fdre_C_R)       -0.429    17.098    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         17.098    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.782ns  (logic 4.947ns (29.479%)  route 11.835ns (70.521%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 18.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X65Y77         FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456    -1.975 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.376    -0.599    cpu/u_logic/Sgj2z4
    SLICE_X72Y81         LUT3 (Prop_lut3_I2_O)        0.150    -0.449 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.914     0.465    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.326     0.791 r  cpu/u_logic/HADDR[28]_INST_0_i_25/O
                         net (fo=1, routed)           0.444     1.235    cpu/u_logic/HADDR[28]_INST_0_i_25_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.359 r  cpu/u_logic/HADDR[28]_INST_0_i_10/O
                         net (fo=35, routed)          1.383     2.742    cpu/u_logic/HADDR[28]_INST_0_i_10_n_0
    SLICE_X74Y93         LUT2 (Prop_lut2_I0_O)        0.124     2.866 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.849     3.715    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.609     4.448    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.572 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.448     5.020    cpu/u_logic/p_1_in[3]
    SLICE_X71Y88         LUT4 (Prop_lut4_I2_O)        0.124     5.144 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.144    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.545 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.545    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.993 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.571     6.564    cpu/u_logic/p_1_in1_in[7]
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.400 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X70Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.517    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.634 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.634    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.751 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.868 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.183 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           1.050     9.233    cpu/u_logic/p_0_in52_in
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.307     9.540 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.584    10.124    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.574    10.823    cpu/u_logic/HPROT[1]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.947 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.900    11.847    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.971 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.691    12.661    RAM/HTRANS[0]
    SLICE_X79Y84         LUT4 (Prop_lut4_I3_O)        0.124    12.785 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.928    13.714    RAM/active
    SLICE_X76Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.838 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.513    14.351    RAM/rConflict[3]_i_1_n_0
    SLICE_X77Y72         FDRE                                         r  RAM/rConflict_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.583    18.045    RAM/clk_out1
    SLICE_X77Y72         FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.430    17.615    
                         clock uncertainty           -0.089    17.527    
    SLICE_X77Y72         FDRE (Setup_fdre_C_R)       -0.429    17.098    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         17.098    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Bk33z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.611ns  (logic 3.128ns (18.831%)  route 13.483ns (81.169%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.706    -2.341    cpu/u_logic/HCLK
    SLICE_X80Y73         FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.823 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.259    -0.563    cpu/u_logic/Dks2z4
    SLICE_X85Y75         LUT6 (Prop_lut6_I1_O)        0.124    -0.439 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.469     0.030    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.118     0.148 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.194     1.342    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.326     1.668 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.020     2.688    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I2_O)        0.124     2.812 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          1.069     3.881    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y72         LUT2 (Prop_lut2_I0_O)        0.154     4.035 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.717     4.752    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.320     5.072 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.859     5.931    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.374     6.305 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           0.998     7.303    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X85Y69         LUT6 (Prop_lut6_I2_O)        0.326     7.629 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.768     8.397    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.521 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.280     8.801    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.925 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.976     9.901    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X81Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.025 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.965    10.990    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.632    11.746    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.870 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.254    13.124    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          1.022    14.270    cpu/u_logic/Qd1wx4
    SLICE_X63Y94         FDPE                                         r  cpu/u_logic/Bk33z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.511    17.973    cpu/u_logic/HCLK
    SLICE_X63Y94         FDPE                                         r  cpu/u_logic/Bk33z4_reg/C
                         clock pessimism             -0.430    17.543    
                         clock uncertainty           -0.089    17.455    
    SLICE_X63Y94         FDPE (Setup_fdpe_C_D)       -0.067    17.388    cpu/u_logic/Bk33z4_reg
  -------------------------------------------------------------------
                         required time                         17.388    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Zgr2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 3.128ns (18.903%)  route 13.420ns (81.097%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.706    -2.341    cpu/u_logic/HCLK
    SLICE_X80Y73         FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.823 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.259    -0.563    cpu/u_logic/Dks2z4
    SLICE_X85Y75         LUT6 (Prop_lut6_I1_O)        0.124    -0.439 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.469     0.030    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.118     0.148 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.194     1.342    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.326     1.668 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.020     2.688    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I2_O)        0.124     2.812 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          1.069     3.881    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y72         LUT2 (Prop_lut2_I0_O)        0.154     4.035 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.717     4.752    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.320     5.072 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.859     5.931    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.374     6.305 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           0.998     7.303    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X85Y69         LUT6 (Prop_lut6_I2_O)        0.326     7.629 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.768     8.397    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.521 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.280     8.801    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.925 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.976     9.901    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X81Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.025 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.965    10.990    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.632    11.746    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.870 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.254    13.124    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          0.959    14.207    cpu/u_logic/Qd1wx4
    SLICE_X64Y95         FDPE                                         r  cpu/u_logic/Zgr2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X64Y95         FDPE                                         r  cpu/u_logic/Zgr2z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X64Y95         FDPE (Setup_fdpe_C_D)       -0.081    17.375    cpu/u_logic/Zgr2z4_reg
  -------------------------------------------------------------------
                         required time                         17.375    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Cgu2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.559ns  (logic 3.128ns (18.890%)  route 13.431ns (81.110%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.706    -2.341    cpu/u_logic/HCLK
    SLICE_X80Y73         FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.823 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.259    -0.563    cpu/u_logic/Dks2z4
    SLICE_X85Y75         LUT6 (Prop_lut6_I1_O)        0.124    -0.439 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.469     0.030    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.118     0.148 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.194     1.342    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.326     1.668 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.020     2.688    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I2_O)        0.124     2.812 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          1.069     3.881    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y72         LUT2 (Prop_lut2_I0_O)        0.154     4.035 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.717     4.752    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.320     5.072 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.859     5.931    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.374     6.305 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           0.998     7.303    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X85Y69         LUT6 (Prop_lut6_I2_O)        0.326     7.629 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.768     8.397    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.521 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.280     8.801    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.925 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.976     9.901    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X81Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.025 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.965    10.990    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.632    11.746    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.870 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.254    13.124    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          0.971    14.219    cpu/u_logic/Qd1wx4
    SLICE_X64Y93         FDPE                                         r  cpu/u_logic/Cgu2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X64Y93         FDPE                                         r  cpu/u_logic/Cgu2z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X64Y93         FDPE (Setup_fdpe_C_D)       -0.067    17.389    cpu/u_logic/Cgu2z4_reg
  -------------------------------------------------------------------
                         required time                         17.389    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/T263z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 3.128ns (18.880%)  route 13.439ns (81.119%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.706    -2.341    cpu/u_logic/HCLK
    SLICE_X80Y73         FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.823 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.259    -0.563    cpu/u_logic/Dks2z4
    SLICE_X85Y75         LUT6 (Prop_lut6_I1_O)        0.124    -0.439 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.469     0.030    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.118     0.148 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.194     1.342    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.326     1.668 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.020     2.688    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I2_O)        0.124     2.812 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          1.069     3.881    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y72         LUT2 (Prop_lut2_I0_O)        0.154     4.035 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.717     4.752    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.320     5.072 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.859     5.931    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.374     6.305 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           0.998     7.303    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X85Y69         LUT6 (Prop_lut6_I2_O)        0.326     7.629 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.768     8.397    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.521 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.280     8.801    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.925 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.976     9.901    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X81Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.025 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.965    10.990    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.632    11.746    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.870 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.254    13.124    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          0.979    14.227    cpu/u_logic/Qd1wx4
    SLICE_X70Y93         FDPE                                         r  cpu/u_logic/T263z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X70Y93         FDPE                                         r  cpu/u_logic/T263z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X70Y93         FDPE (Setup_fdpe_C_D)       -0.056    17.400    cpu/u_logic/T263z4_reg
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Sa23z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 3.128ns (18.905%)  route 13.418ns (81.095%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.706    -2.341    cpu/u_logic/HCLK
    SLICE_X80Y73         FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.823 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.259    -0.563    cpu/u_logic/Dks2z4
    SLICE_X85Y75         LUT6 (Prop_lut6_I1_O)        0.124    -0.439 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.469     0.030    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.118     0.148 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.194     1.342    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.326     1.668 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.020     2.688    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I2_O)        0.124     2.812 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          1.069     3.881    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y72         LUT2 (Prop_lut2_I0_O)        0.154     4.035 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.717     4.752    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.320     5.072 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.859     5.931    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.374     6.305 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           0.998     7.303    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X85Y69         LUT6 (Prop_lut6_I2_O)        0.326     7.629 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.768     8.397    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.521 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.280     8.801    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.925 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.976     9.901    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X81Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.025 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.965    10.990    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.632    11.746    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.870 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.254    13.124    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          0.957    14.205    cpu/u_logic/Qd1wx4
    SLICE_X65Y94         FDPE                                         r  cpu/u_logic/Sa23z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X65Y94         FDPE                                         r  cpu/u_logic/Sa23z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X65Y94         FDPE (Setup_fdpe_C_D)       -0.067    17.389    cpu/u_logic/Sa23z4_reg
  -------------------------------------------------------------------
                         required time                         17.389    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Kfr2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 3.128ns (18.902%)  route 13.420ns (81.098%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.706    -2.341    cpu/u_logic/HCLK
    SLICE_X80Y73         FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.823 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.259    -0.563    cpu/u_logic/Dks2z4
    SLICE_X85Y75         LUT6 (Prop_lut6_I1_O)        0.124    -0.439 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.469     0.030    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.118     0.148 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.194     1.342    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.326     1.668 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.020     2.688    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I2_O)        0.124     2.812 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          1.069     3.881    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y72         LUT2 (Prop_lut2_I0_O)        0.154     4.035 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.717     4.752    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.320     5.072 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.859     5.931    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.374     6.305 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           0.998     7.303    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X85Y69         LUT6 (Prop_lut6_I2_O)        0.326     7.629 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.768     8.397    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.521 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.280     8.801    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.925 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.976     9.901    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X81Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.025 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.965    10.990    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.632    11.746    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.870 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.254    13.124    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X73Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          0.960    14.208    cpu/u_logic/Qd1wx4
    SLICE_X66Y94         FDPE                                         r  cpu/u_logic/Kfr2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X66Y94         FDPE                                         r  cpu/u_logic/Kfr2z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X66Y94         FDPE (Setup_fdpe_C_D)       -0.045    17.411    cpu/u_logic/Kfr2z4_reg
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  3.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.577%)  route 0.250ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.600    -0.512    ROM/loader/clk_out1
    SLICE_X80Y60         FDRE                                         r  ROM/loader/nibbleReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  ROM/loader/nibbleReg_reg[3][2]/Q
                         net (fo=1, routed)           0.250    -0.098    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.915    -0.237    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.453    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.157    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.577%)  route 0.250ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.599    -0.513    ROM/loader/clk_out1
    SLICE_X80Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  ROM/loader/nibbleReg_reg[7][3]/Q
                         net (fo=1, routed)           0.250    -0.099    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.907    -0.245    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.461    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.165    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.804%)  route 0.259ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.564    -0.548    ROM/loader/clk_out1
    SLICE_X62Y63         FDRE                                         r  ROM/loader/nibbleReg_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  ROM/loader/nibbleReg_reg[4][1]/Q
                         net (fo=1, routed)           0.259    -0.126    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.872    -0.280    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.495    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.199    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.873%)  route 0.258ns (61.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.599    -0.513    ROM/loader/clk_out1
    SLICE_X80Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  ROM/loader/nibbleReg_reg[7][1]/Q
                         net (fo=1, routed)           0.258    -0.091    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.907    -0.245    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.461    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.165    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.689%)  route 0.260ns (61.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.599    -0.513    ROM/loader/clk_out1
    SLICE_X80Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  ROM/loader/nibbleReg_reg[7][0]/Q
                         net (fo=1, routed)           0.260    -0.089    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.907    -0.245    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.461    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.165    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.589%)  route 0.284ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.566    -0.546    ROM/loader/clk_out1
    SLICE_X62Y61         FDRE                                         r  ROM/loader/nibbleReg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  ROM/loader/nibbleReg_reg[2][1]/Q
                         net (fo=1, routed)           0.284    -0.098    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.880    -0.272    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.487    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.191    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ROM/loader/wordCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.354%)  route 0.192ns (57.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.593    -0.519    ROM/loader/clk_out1
    SLICE_X73Y61         FDRE                                         r  ROM/loader/wordCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  ROM/loader/wordCount_reg[6]/Q
                         net (fo=10, routed)          0.192    -0.186    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.904    -0.248    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.281    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.303%)  route 0.227ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.590    -0.522    RAM/clk_out1
    SLICE_X73Y66         FDRE                                         r  RAM/rHADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  RAM/rHADDR_reg[4]/Q
                         net (fo=5, routed)           0.227    -0.154    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y13         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.900    -0.252    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.468    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.285    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ROM/loader/wordCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.736%)  route 0.233ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.591    -0.521    ROM/loader/clk_out1
    SLICE_X73Y63         FDRE                                         r  ROM/loader/wordCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  ROM/loader/wordCount_reg[12]/Q
                         net (fo=9, routed)           0.233    -0.148    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.904    -0.248    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.281    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.755%)  route 0.232ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.590    -0.522    RAM/clk_out1
    SLICE_X72Y66         FDRE                                         r  RAM/rHADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  RAM/rHADDR_reg[9]/Q
                         net (fo=5, routed)           0.232    -0.149    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y13         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.900    -0.252    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.468    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.285    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y69    GPIO/in0A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y77    GPIO/in0A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y77    GPIO/in0A_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y77    GPIO/in0A_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y77    GPIO/in0A_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y69    GPIO/in0B_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y70    GPIO/in0B_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y70    GPIO/in0B_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y66    GPIO/in1B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y67    GPIO/out0H_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y66    GPIO/in0A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y66    GPIO/in0A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y66    GPIO/in0A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y67    GPIO/in0A_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y66    GPIO/in0A_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y62    GPIO/in0A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y66    GPIO/in0A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y65    GPIO/in0A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y62    GPIO/in0A_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y62    GPIO/in0A_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.109ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Dcs2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 0.642ns (6.819%)  route 8.773ns (93.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.875     6.982    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X60Y92         FDPE                                         f  cpu/u_logic/Dcs2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.508    17.970    cpu/u_logic/HCLK
    SLICE_X60Y92         FDPE                                         r  cpu/u_logic/Dcs2z4_reg/C
                         clock pessimism             -0.430    17.540    
                         clock uncertainty           -0.089    17.452    
    SLICE_X60Y92         FDPE (Recov_fdpe_C_PRE)     -0.361    17.091    cpu/u_logic/Dcs2z4_reg
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                 10.109    

Slack (MET) :             10.393ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Eyr2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 0.642ns (7.026%)  route 8.495ns (92.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.597     6.703    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X64Y94         FDPE                                         f  cpu/u_logic/Eyr2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X64Y94         FDPE                                         r  cpu/u_logic/Eyr2z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X64Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    17.097    cpu/u_logic/Eyr2z4_reg
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 10.393    

Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Sa23z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.642ns (7.030%)  route 8.491ns (92.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.592     6.699    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X65Y94         FDPE                                         f  cpu/u_logic/Sa23z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X65Y94         FDPE                                         r  cpu/u_logic/Sa23z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X65Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    17.097    cpu/u_logic/Sa23z4_reg
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Yg23z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.642ns (7.030%)  route 8.491ns (92.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.592     6.699    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X65Y94         FDPE                                         f  cpu/u_logic/Yg23z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X65Y94         FDPE                                         r  cpu/u_logic/Yg23z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X65Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    17.097    cpu/u_logic/Yg23z4_reg
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.499ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Hq23z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 0.642ns (7.110%)  route 8.387ns (92.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.489     6.596    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X67Y89         FDPE                                         f  cpu/u_logic/Hq23z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X67Y89         FDPE                                         r  cpu/u_logic/Hq23z4_reg/C
                         clock pessimism             -0.430    17.542    
                         clock uncertainty           -0.089    17.454    
    SLICE_X67Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    17.095    cpu/u_logic/Hq23z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                 10.499    

Slack (MET) :             10.522ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Qz33z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 0.642ns (7.116%)  route 8.379ns (92.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.481     6.588    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X70Y89         FDPE                                         f  cpu/u_logic/Qz33z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X70Y89         FDPE                                         r  cpu/u_logic/Qz33z4_reg/C
                         clock pessimism             -0.413    17.559    
                         clock uncertainty           -0.089    17.471    
    SLICE_X70Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    17.110    cpu/u_logic/Qz33z4_reg
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 10.522    

Slack (MET) :             10.576ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Cyq2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.642ns (7.165%)  route 8.318ns (92.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 17.963 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.420     6.527    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X68Y80         FDPE                                         f  cpu/u_logic/Cyq2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.501    17.963    cpu/u_logic/HCLK
    SLICE_X68Y80         FDPE                                         r  cpu/u_logic/Cyq2z4_reg/C
                         clock pessimism             -0.413    17.550    
                         clock uncertainty           -0.089    17.462    
    SLICE_X68Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    17.103    cpu/u_logic/Cyq2z4_reg
  -------------------------------------------------------------------
                         required time                         17.103    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 10.576    

Slack (MET) :             10.596ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/S2r2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 0.642ns (7.186%)  route 8.292ns (92.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.394     6.500    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X67Y94         FDPE                                         f  cpu/u_logic/S2r2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X67Y94         FDPE                                         r  cpu/u_logic/S2r2z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X67Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    17.097    cpu/u_logic/S2r2z4_reg
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 10.596    

Slack (MET) :             10.596ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Vdr2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 0.642ns (7.186%)  route 8.292ns (92.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.394     6.500    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X67Y94         FDPE                                         f  cpu/u_logic/Vdr2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X67Y94         FDPE                                         r  cpu/u_logic/Vdr2z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X67Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    17.097    cpu/u_logic/Vdr2z4_reg
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 10.596    

Slack (MET) :             10.680ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pet2z4_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.642ns (7.285%)  route 8.171ns (92.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.613    -2.434    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.518    -1.916 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          2.898     0.983    cpu/u_logic/HRESETn
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.107 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.273     6.379    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X69Y82         FDCE                                         f  cpu/u_logic/Pet2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        1.504    17.966    cpu/u_logic/HCLK
    SLICE_X69Y82         FDCE                                         r  cpu/u_logic/Pet2z4_reg/C
                         clock pessimism             -0.413    17.553    
                         clock uncertainty           -0.089    17.465    
    SLICE_X69Y82         FDCE (Recov_fdce_C_CLR)     -0.405    17.060    cpu/u_logic/Pet2z4_reg
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 10.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/U5x2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.411%)  route 0.582ns (73.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.337    -0.056    cpu/u_logic/HRESETn
    SLICE_X72Y79         LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.245     0.234    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X73Y82         FDCE                                         f  cpu/u_logic/U5x2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X73Y82         FDCE                                         r  cpu/u_logic/U5x2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X73Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    cpu/u_logic/U5x2z4_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Nen2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.179%)  route 0.655ns (75.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.337    -0.056    cpu/u_logic/HRESETn
    SLICE_X72Y79         LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.318     0.307    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X72Y84         FDCE                                         f  cpu/u_logic/Nen2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.861    -0.291    cpu/u_logic/HCLK
    SLICE_X72Y84         FDCE                                         r  cpu/u_logic/Nen2z4_reg/C
                         clock pessimism             -0.194    -0.485    
    SLICE_X72Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cpu/u_logic/Nen2z4_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/K3l2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.683%)  route 0.802ns (79.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.337    -0.056    cpu/u_logic/HRESETn
    SLICE_X72Y79         LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.464     0.453    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X77Y83         FDCE                                         f  cpu/u_logic/K3l2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.863    -0.289    cpu/u_logic/HCLK
    SLICE_X77Y83         FDCE                                         r  cpu/u_logic/K3l2z4_reg/C
                         clock pessimism             -0.194    -0.483    
    SLICE_X77Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    cpu/u_logic/K3l2z4_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Efp2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.048%)  route 0.834ns (79.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.337    -0.056    cpu/u_logic/HRESETn
    SLICE_X72Y79         LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.496     0.485    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X74Y86         FDPE                                         f  cpu/u_logic/Efp2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.865    -0.287    cpu/u_logic/HCLK
    SLICE_X74Y86         FDPE                                         r  cpu/u_logic/Efp2z4_reg/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X74Y86         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.552    cpu/u_logic/Efp2z4_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Bsy2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.254%)  route 0.823ns (79.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.600     0.207    cpu/u_logic/HRESETn
    SLICE_X75Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.223     0.475    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y73         FDPE                                         f  cpu/u_logic/Bsy2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.852    -0.300    cpu/u_logic/HCLK
    SLICE_X73Y73         FDPE                                         r  cpu/u_logic/Bsy2z4_reg/C
                         clock pessimism             -0.194    -0.494    
    SLICE_X73Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.589    cpu/u_logic/Bsy2z4_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Gqw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.254%)  route 0.823ns (79.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.600     0.207    cpu/u_logic/HRESETn
    SLICE_X75Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.223     0.475    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y73         FDPE                                         f  cpu/u_logic/Gqw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.852    -0.300    cpu/u_logic/HCLK
    SLICE_X73Y73         FDPE                                         r  cpu/u_logic/Gqw2z4_reg/C
                         clock pessimism             -0.194    -0.494    
    SLICE_X73Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.589    cpu/u_logic/Gqw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ckw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.169%)  route 0.827ns (79.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.600     0.207    cpu/u_logic/HRESETn
    SLICE_X75Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.227     0.479    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X72Y73         FDPE                                         f  cpu/u_logic/Ckw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.852    -0.300    cpu/u_logic/HCLK
    SLICE_X72Y73         FDPE                                         r  cpu/u_logic/Ckw2z4_reg/C
                         clock pessimism             -0.194    -0.494    
    SLICE_X72Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.589    cpu/u_logic/Ckw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Xly2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.169%)  route 0.827ns (79.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.600     0.207    cpu/u_logic/HRESETn
    SLICE_X75Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.227     0.479    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X72Y73         FDPE                                         f  cpu/u_logic/Xly2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.852    -0.300    cpu/u_logic/HCLK
    SLICE_X72Y73         FDPE                                         r  cpu/u_logic/Xly2z4_reg/C
                         clock pessimism             -0.194    -0.494    
    SLICE_X72Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.589    cpu/u_logic/Xly2z4_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Nbm2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.209ns (19.859%)  route 0.843ns (80.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.600     0.207    cpu/u_logic/HRESETn
    SLICE_X75Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.243     0.495    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X75Y78         FDCE                                         f  cpu/u_logic/Nbm2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.858    -0.294    cpu/u_logic/HCLK
    SLICE_X75Y78         FDCE                                         r  cpu/u_logic/Nbm2z4_reg/C
                         clock pessimism             -0.194    -0.488    
    SLICE_X75Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    cpu/u_logic/Nbm2z4_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/R1w2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.209ns (19.859%)  route 0.843ns (80.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X70Y75         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.600     0.207    cpu/u_logic/HRESETn
    SLICE_X75Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.243     0.495    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X75Y78         FDPE                                         f  cpu/u_logic/R1w2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1608, routed)        0.858    -0.294    cpu/u_logic/HCLK
    SLICE_X75Y78         FDPE                                         r  cpu/u_logic/R1w2z4_reg/C
                         clock pessimism             -0.194    -0.488    
    SLICE_X75Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.583    cpu/u_logic/R1w2z4_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.078    





